-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multirate_v1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC );
end;


architecture behav of Multirate_v1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Multirate_v1_Multirate_v1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.408188,HLS_SYN_LAT=10,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6027,HLS_SYN_LUT=3067,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv10_32 : STD_LOGIC_VECTOR (9 downto 0) := "0000110010";
    constant ap_const_lv10_232 : STD_LOGIC_VECTOR (9 downto 0) := "1000110010";
    constant ap_const_lv10_F7 : STD_LOGIC_VECTOR (9 downto 0) := "0011110111";
    constant ap_const_lv13_1FA9 : STD_LOGIC_VECTOR (12 downto 0) := "1111110101001";
    constant ap_const_lv13_834 : STD_LOGIC_VECTOR (12 downto 0) := "0100000110100";
    constant ap_const_lv13_1BC1 : STD_LOGIC_VECTOR (12 downto 0) := "1101111000001";
    constant ap_const_lv14_205D : STD_LOGIC_VECTOR (13 downto 0) := "10000001011101";
    constant ap_const_lv14_1CAA : STD_LOGIC_VECTOR (13 downto 0) := "01110010101010";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal mod_value : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal y2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_40_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_40_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_40_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_40_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_40_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_41_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_41_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_41_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_41_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_42_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_42_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_42_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_42_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_43_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_43_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_43_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_int_43_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal mod_value_load_reg_1256 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal shl_ln45_fu_984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln40_fu_1045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_fu_473_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp4_reg_1362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal shl_ln35_fu_1182_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln51_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_read : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_read_9 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_read_10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_read_11 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_read_12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_ce : STD_LOGIC;
    signal ap_block_state1_ignore_call5 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state6_ignore_call5 : BOOLEAN;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_FIR_filter_1_fu_425_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_delays_read_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_delays_read_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_delays_read_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_coe_read : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_coe_read_9 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_coe_read_10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_coe_read_11 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_425_FIR_coe_read_12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_425_ap_ce : STD_LOGIC;
    signal ap_block_state1_ignore_call20 : BOOLEAN;
    signal ap_block_state6_ignore_call20 : BOOLEAN;
    signal grp_FIR_filter_2_fu_462_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_FIR_delays_read_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_FIR_delays_read_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_FIR_delays_read_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_FIR_delays_read_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_FIR_delays_write : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_462_ap_ce : STD_LOGIC;
    signal ap_block_state1_ignore_call6 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_FIR_filter_fu_473_ap_start : STD_LOGIC;
    signal grp_FIR_filter_fu_473_ap_done : STD_LOGIC;
    signal grp_FIR_filter_fu_473_ap_idle : STD_LOGIC;
    signal grp_FIR_filter_fu_473_ap_ready : STD_LOGIC;
    signal grp_FIR_filter_fu_473_x_n : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge2_phi_fu_391_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal storemerge2_reg_385 : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_output_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state26 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal grp_FIR_filter_fu_473_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm_state13 : STD_LOGIC;
    signal ap_block_state6 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal add_ln32_1_fu_1104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_fu_1098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal regslice_both_input_r_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Multirate_v1_FIR_filter_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_coe_read : IN STD_LOGIC_VECTOR (9 downto 0);
        FIR_coe_read_9 : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_coe_read_10 : IN STD_LOGIC_VECTOR (13 downto 0);
        FIR_coe_read_11 : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_coe_read_12 : IN STD_LOGIC_VECTOR (9 downto 0);
        FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Multirate_v1_FIR_filter_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Multirate_v1_FIR_filter IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_n : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Multirate_v1_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_FIR_filter_1_fu_405 : component Multirate_v1_FIR_filter_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_1_fu_405_FIR_delays_read,
        FIR_delays_read_22 => grp_FIR_filter_1_fu_405_FIR_delays_read_22,
        FIR_delays_read_23 => grp_FIR_filter_1_fu_405_FIR_delays_read_23,
        FIR_delays_read_24 => grp_FIR_filter_1_fu_405_FIR_delays_read_24,
        FIR_coe_read => grp_FIR_filter_1_fu_405_FIR_coe_read,
        FIR_coe_read_9 => grp_FIR_filter_1_fu_405_FIR_coe_read_9,
        FIR_coe_read_10 => grp_FIR_filter_1_fu_405_FIR_coe_read_10,
        FIR_coe_read_11 => grp_FIR_filter_1_fu_405_FIR_coe_read_11,
        FIR_coe_read_12 => grp_FIR_filter_1_fu_405_FIR_coe_read_12,
        FIR_delays_write => input_r_TDATA_int_regslice,
        ap_return_0 => grp_FIR_filter_1_fu_405_ap_return_0,
        ap_return_1 => grp_FIR_filter_1_fu_405_ap_return_1,
        ap_return_2 => grp_FIR_filter_1_fu_405_ap_return_2,
        ap_return_3 => grp_FIR_filter_1_fu_405_ap_return_3,
        ap_return_4 => grp_FIR_filter_1_fu_405_ap_return_4,
        ap_ce => grp_FIR_filter_1_fu_405_ap_ce);

    grp_FIR_filter_1_fu_425 : component Multirate_v1_FIR_filter_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_1_fu_425_FIR_delays_read,
        FIR_delays_read_22 => grp_FIR_filter_1_fu_425_FIR_delays_read_22,
        FIR_delays_read_23 => grp_FIR_filter_1_fu_425_FIR_delays_read_23,
        FIR_delays_read_24 => grp_FIR_filter_1_fu_425_FIR_delays_read_24,
        FIR_coe_read => grp_FIR_filter_1_fu_425_FIR_coe_read,
        FIR_coe_read_9 => grp_FIR_filter_1_fu_425_FIR_coe_read_9,
        FIR_coe_read_10 => grp_FIR_filter_1_fu_425_FIR_coe_read_10,
        FIR_coe_read_11 => grp_FIR_filter_1_fu_425_FIR_coe_read_11,
        FIR_coe_read_12 => grp_FIR_filter_1_fu_425_FIR_coe_read_12,
        FIR_delays_write => y2,
        ap_return_0 => grp_FIR_filter_1_fu_425_ap_return_0,
        ap_return_1 => grp_FIR_filter_1_fu_425_ap_return_1,
        ap_return_2 => grp_FIR_filter_1_fu_425_ap_return_2,
        ap_return_3 => grp_FIR_filter_1_fu_425_ap_return_3,
        ap_return_4 => grp_FIR_filter_1_fu_425_ap_return_4,
        ap_ce => grp_FIR_filter_1_fu_425_ap_ce);

    grp_FIR_filter_2_fu_462 : component Multirate_v1_FIR_filter_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_2_fu_462_FIR_delays_read,
        FIR_delays_read_9 => grp_FIR_filter_2_fu_462_FIR_delays_read_9,
        FIR_delays_read_10 => grp_FIR_filter_2_fu_462_FIR_delays_read_10,
        FIR_delays_read_11 => grp_FIR_filter_2_fu_462_FIR_delays_read_11,
        FIR_delays_read_12 => grp_FIR_filter_2_fu_462_FIR_delays_read_12,
        FIR_delays_write => grp_FIR_filter_2_fu_462_FIR_delays_write,
        ap_return_0 => grp_FIR_filter_2_fu_462_ap_return_0,
        ap_return_1 => grp_FIR_filter_2_fu_462_ap_return_1,
        ap_return_2 => grp_FIR_filter_2_fu_462_ap_return_2,
        ap_return_3 => grp_FIR_filter_2_fu_462_ap_return_3,
        ap_return_4 => grp_FIR_filter_2_fu_462_ap_return_4,
        ap_return_5 => grp_FIR_filter_2_fu_462_ap_return_5,
        ap_ce => grp_FIR_filter_2_fu_462_ap_ce);

    grp_FIR_filter_fu_473 : component Multirate_v1_FIR_filter
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FIR_filter_fu_473_ap_start,
        ap_done => grp_FIR_filter_fu_473_ap_done,
        ap_idle => grp_FIR_filter_fu_473_ap_idle,
        ap_ready => grp_FIR_filter_fu_473_ap_ready,
        x_n => grp_FIR_filter_fu_473_x_n,
        ap_return => grp_FIR_filter_fu_473_ap_return);

    regslice_both_input_r_U : component Multirate_v1_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_U_apdone_blk);

    regslice_both_output_r_U : component Multirate_v1_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_FIR_filter_fu_473_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FIR_filter_fu_473_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state13) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_FIR_filter_fu_473_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FIR_filter_fu_473_ap_ready = ap_const_logic_1)) then 
                    grp_FIR_filter_fu_473_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    storemerge2_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7) and (mod_value_load_reg_1256 = ap_const_lv2_2))) then 
                storemerge2_reg_385 <= ap_const_lv2_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
                storemerge2_reg_385 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7) and (mod_value_load_reg_1256 = ap_const_lv2_1))) then 
                storemerge2_reg_385 <= ap_const_lv2_2;
            elsif (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26) and (mod_value_load_reg_1256 = ap_const_lv2_0))) then 
                storemerge2_reg_385 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                mod_value <= ap_phi_mux_storemerge2_phi_fu_391_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mod_value_load_reg_1256 <= mod_value;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                p_ZL19H_filter_FIR_dec_40_0 <= grp_FIR_filter_2_fu_462_ap_return_1;
                p_ZL19H_filter_FIR_dec_40_1 <= grp_FIR_filter_2_fu_462_ap_return_2;
                p_ZL19H_filter_FIR_dec_40_2 <= grp_FIR_filter_2_fu_462_ap_return_3;
                p_ZL19H_filter_FIR_dec_40_3 <= grp_FIR_filter_2_fu_462_ap_return_4;
                p_ZL19H_filter_FIR_dec_40_4 <= grp_FIR_filter_2_fu_462_ap_return_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                p_ZL19H_filter_FIR_dec_41_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL19H_filter_FIR_dec_41_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
                p_ZL19H_filter_FIR_dec_41_2 <= grp_FIR_filter_1_fu_405_ap_return_3;
                p_ZL19H_filter_FIR_dec_41_3 <= grp_FIR_filter_1_fu_405_ap_return_4;
                p_ZL19H_filter_FIR_int_43_0 <= grp_FIR_filter_1_fu_425_ap_return_1;
                p_ZL19H_filter_FIR_int_43_1 <= grp_FIR_filter_1_fu_425_ap_return_2;
                p_ZL19H_filter_FIR_int_43_2 <= grp_FIR_filter_1_fu_425_ap_return_3;
                p_ZL19H_filter_FIR_int_43_3 <= grp_FIR_filter_1_fu_425_ap_return_4;
                y1_phase3 <= grp_FIR_filter_1_fu_405_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_2))) then
                p_ZL19H_filter_FIR_dec_42_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL19H_filter_FIR_dec_42_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
                p_ZL19H_filter_FIR_dec_42_2 <= grp_FIR_filter_1_fu_405_ap_return_3;
                p_ZL19H_filter_FIR_dec_42_3 <= grp_FIR_filter_1_fu_405_ap_return_4;
                p_ZL19H_filter_FIR_int_42_0 <= grp_FIR_filter_1_fu_425_ap_return_1;
                p_ZL19H_filter_FIR_int_42_1 <= grp_FIR_filter_1_fu_425_ap_return_2;
                p_ZL19H_filter_FIR_int_42_2 <= grp_FIR_filter_1_fu_425_ap_return_3;
                p_ZL19H_filter_FIR_int_42_3 <= grp_FIR_filter_1_fu_425_ap_return_4;
                y1_phase2 <= grp_FIR_filter_1_fu_405_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_1))) then
                p_ZL19H_filter_FIR_dec_43_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL19H_filter_FIR_dec_43_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
                p_ZL19H_filter_FIR_dec_43_2 <= grp_FIR_filter_1_fu_405_ap_return_3;
                p_ZL19H_filter_FIR_dec_43_3 <= grp_FIR_filter_1_fu_405_ap_return_4;
                p_ZL19H_filter_FIR_int_41_0 <= grp_FIR_filter_1_fu_425_ap_return_1;
                p_ZL19H_filter_FIR_int_41_1 <= grp_FIR_filter_1_fu_425_ap_return_2;
                p_ZL19H_filter_FIR_int_41_2 <= grp_FIR_filter_1_fu_425_ap_return_3;
                p_ZL19H_filter_FIR_int_41_3 <= grp_FIR_filter_1_fu_425_ap_return_4;
                y1_phase1 <= grp_FIR_filter_1_fu_405_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                p_ZL19H_filter_FIR_int_40_0 <= grp_FIR_filter_2_fu_462_ap_return_1;
                p_ZL19H_filter_FIR_int_40_1 <= grp_FIR_filter_2_fu_462_ap_return_2;
                p_ZL19H_filter_FIR_int_40_2 <= grp_FIR_filter_2_fu_462_ap_return_3;
                p_ZL19H_filter_FIR_int_40_3 <= grp_FIR_filter_2_fu_462_ap_return_4;
                p_ZL19H_filter_FIR_int_40_4 <= grp_FIR_filter_2_fu_462_ap_return_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                ref_tmp4_reg_1362 <= grp_FIR_filter_fu_473_ap_return;
                y2 <= grp_FIR_filter_fu_473_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (mod_value, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state25, ap_CS_fsm_state26, mod_value_load_reg_1256, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state26, ap_block_state7, ap_block_state6, ap_block_state1, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((mod_value = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((mod_value = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((mod_value = ap_const_lv2_1) or (mod_value = ap_const_lv2_2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and ((mod_value_load_reg_1256 = ap_const_lv2_1) or (mod_value_load_reg_1256 = ap_const_lv2_2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7) and ((mod_value_load_reg_1256 = ap_const_lv2_1) or (mod_value_load_reg_1256 = ap_const_lv2_2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln32_1_fu_1104_p2 <= std_logic_vector(unsigned(y1_phase3) + unsigned(grp_FIR_filter_2_fu_462_ap_return_0));
    add_ln32_fu_1098_p2 <= std_logic_vector(unsigned(y1_phase1) + unsigned(y1_phase2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state13 <= ap_NS_fsm(12);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(ap_block_state26)
    begin
        if ((ap_const_boolean_1 = ap_block_state26)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7)
    begin
        if ((ap_const_boolean_1 = ap_block_state7)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(mod_value, input_r_TVALID_int_regslice)
    begin
                ap_block_state1 <= (((mod_value = ap_const_lv2_0) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_3) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_2) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_1) and (input_r_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state1_ignore_call20_assign_proc : process(mod_value, input_r_TVALID_int_regslice)
    begin
                ap_block_state1_ignore_call20 <= (((mod_value = ap_const_lv2_0) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_3) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_2) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_1) and (input_r_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state1_ignore_call5_assign_proc : process(mod_value, input_r_TVALID_int_regslice)
    begin
                ap_block_state1_ignore_call5 <= (((mod_value = ap_const_lv2_0) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_3) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_2) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_1) and (input_r_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state1_ignore_call6_assign_proc : process(mod_value, input_r_TVALID_int_regslice)
    begin
                ap_block_state1_ignore_call6 <= (((mod_value = ap_const_lv2_0) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_3) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_2) and (input_r_TVALID_int_regslice = ap_const_logic_0)) or ((mod_value = ap_const_lv2_1) and (input_r_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state26_assign_proc : process(mod_value_load_reg_1256, regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state26 <= ((regslice_both_output_r_U_apdone_blk = ap_const_logic_1) or ((mod_value_load_reg_1256 = ap_const_lv2_0) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_assign_proc : process(mod_value_load_reg_1256, output_r_TREADY_int_regslice)
    begin
                ap_block_state6 <= (((mod_value_load_reg_1256 = ap_const_lv2_2) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((mod_value_load_reg_1256 = ap_const_lv2_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_ignore_call20_assign_proc : process(mod_value_load_reg_1256, output_r_TREADY_int_regslice)
    begin
                ap_block_state6_ignore_call20 <= (((mod_value_load_reg_1256 = ap_const_lv2_2) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((mod_value_load_reg_1256 = ap_const_lv2_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_ignore_call5_assign_proc : process(mod_value_load_reg_1256, output_r_TREADY_int_regslice)
    begin
                ap_block_state6_ignore_call5 <= (((mod_value_load_reg_1256 = ap_const_lv2_2) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((mod_value_load_reg_1256 = ap_const_lv2_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state7_assign_proc : process(mod_value_load_reg_1256, output_r_TREADY_int_regslice)
    begin
                ap_block_state7 <= (((mod_value_load_reg_1256 = ap_const_lv2_2) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((mod_value_load_reg_1256 = ap_const_lv2_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_phi_mux_storemerge2_phi_fu_391_p8_assign_proc : process(ap_CS_fsm_state26, mod_value_load_reg_1256, storemerge2_reg_385)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (mod_value_load_reg_1256 = ap_const_lv2_0))) then 
            ap_phi_mux_storemerge2_phi_fu_391_p8 <= ap_const_lv2_1;
        else 
            ap_phi_mux_storemerge2_phi_fu_391_p8 <= storemerge2_reg_385;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_read_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read <= ap_const_lv10_F7;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read <= ap_const_lv10_232;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read <= ap_const_lv10_32;
            else 
                grp_FIR_filter_1_fu_405_FIR_coe_read <= "XXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_read <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_read_10_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((((mod_value = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_read_10 <= ap_const_lv14_1CAA;
        elsif (((mod_value = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_read_10 <= ap_const_lv14_205D;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_read_10 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_read_11_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_11 <= ap_const_lv13_834;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_11 <= ap_const_lv13_1BC1;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_11 <= ap_const_lv13_1FA9;
            else 
                grp_FIR_filter_1_fu_405_FIR_coe_read_11 <= "XXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_read_11 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_read_12_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_12 <= ap_const_lv10_232;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_12 <= ap_const_lv10_F7;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_12 <= ap_const_lv10_32;
            else 
                grp_FIR_filter_1_fu_405_FIR_coe_read_12 <= "XXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_read_12 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_read_9_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_9 <= ap_const_lv13_1BC1;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_9 <= ap_const_lv13_834;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_coe_read_9 <= ap_const_lv13_1FA9;
            else 
                grp_FIR_filter_1_fu_405_FIR_coe_read_9 <= "XXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_read_9 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_43_0, p_ZL19H_filter_FIR_dec_42_0, p_ZL19H_filter_FIR_dec_41_0, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL19H_filter_FIR_dec_41_0;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL19H_filter_FIR_dec_43_0;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL19H_filter_FIR_dec_42_0;
            else 
                grp_FIR_filter_1_fu_405_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_22_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_43_1, p_ZL19H_filter_FIR_dec_42_1, p_ZL19H_filter_FIR_dec_41_1, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_22 <= p_ZL19H_filter_FIR_dec_41_1;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_22 <= p_ZL19H_filter_FIR_dec_43_1;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_22 <= p_ZL19H_filter_FIR_dec_42_1;
            else 
                grp_FIR_filter_1_fu_405_FIR_delays_read_22 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_23_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_43_2, p_ZL19H_filter_FIR_dec_42_2, p_ZL19H_filter_FIR_dec_41_2, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_23 <= p_ZL19H_filter_FIR_dec_41_2;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_23 <= p_ZL19H_filter_FIR_dec_43_2;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_23 <= p_ZL19H_filter_FIR_dec_42_2;
            else 
                grp_FIR_filter_1_fu_405_FIR_delays_read_23 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_24_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_43_3, p_ZL19H_filter_FIR_dec_42_3, p_ZL19H_filter_FIR_dec_41_3, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_24 <= p_ZL19H_filter_FIR_dec_41_3;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_24 <= p_ZL19H_filter_FIR_dec_43_3;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_405_FIR_delays_read_24 <= p_ZL19H_filter_FIR_dec_42_3;
            else 
                grp_FIR_filter_1_fu_405_FIR_delays_read_24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state31, ap_block_state1_ignore_call5, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_block_state6_ignore_call5, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_ignore_call5) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state1_ignore_call5) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            grp_FIR_filter_1_fu_405_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_1_fu_405_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_coe_read_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read <= ap_const_lv10_232;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read <= ap_const_lv10_F7;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read <= ap_const_lv10_32;
            else 
                grp_FIR_filter_1_fu_425_FIR_coe_read <= "XXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_coe_read <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_coe_read_10_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((((mod_value = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_FIR_filter_1_fu_425_FIR_coe_read_10 <= ap_const_lv14_1CAA;
        elsif (((mod_value = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_1_fu_425_FIR_coe_read_10 <= ap_const_lv14_205D;
        else 
            grp_FIR_filter_1_fu_425_FIR_coe_read_10 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_coe_read_11_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_11 <= ap_const_lv13_1BC1;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_11 <= ap_const_lv13_834;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_11 <= ap_const_lv13_1FA9;
            else 
                grp_FIR_filter_1_fu_425_FIR_coe_read_11 <= "XXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_coe_read_11 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_coe_read_12_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_12 <= ap_const_lv10_F7;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_12 <= ap_const_lv10_232;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_12 <= ap_const_lv10_32;
            else 
                grp_FIR_filter_1_fu_425_FIR_coe_read_12 <= "XXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_coe_read_12 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_coe_read_9_assign_proc : process(mod_value, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_9 <= ap_const_lv13_834;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_9 <= ap_const_lv13_1BC1;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_coe_read_9 <= ap_const_lv13_1FA9;
            else 
                grp_FIR_filter_1_fu_425_FIR_coe_read_9 <= "XXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_coe_read_9 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_delays_read_assign_proc : process(mod_value, p_ZL19H_filter_FIR_int_41_0, p_ZL19H_filter_FIR_int_42_0, p_ZL19H_filter_FIR_int_43_0, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read <= p_ZL19H_filter_FIR_int_43_0;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read <= p_ZL19H_filter_FIR_int_41_0;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read <= p_ZL19H_filter_FIR_int_42_0;
            else 
                grp_FIR_filter_1_fu_425_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_delays_read_22_assign_proc : process(mod_value, p_ZL19H_filter_FIR_int_41_1, p_ZL19H_filter_FIR_int_42_1, p_ZL19H_filter_FIR_int_43_1, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_22 <= p_ZL19H_filter_FIR_int_43_1;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_22 <= p_ZL19H_filter_FIR_int_41_1;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_22 <= p_ZL19H_filter_FIR_int_42_1;
            else 
                grp_FIR_filter_1_fu_425_FIR_delays_read_22 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_delays_read_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_delays_read_23_assign_proc : process(mod_value, p_ZL19H_filter_FIR_int_41_2, p_ZL19H_filter_FIR_int_42_2, p_ZL19H_filter_FIR_int_43_2, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_23 <= p_ZL19H_filter_FIR_int_43_2;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_23 <= p_ZL19H_filter_FIR_int_41_2;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_23 <= p_ZL19H_filter_FIR_int_42_2;
            else 
                grp_FIR_filter_1_fu_425_FIR_delays_read_23 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_delays_read_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_FIR_delays_read_24_assign_proc : process(mod_value, p_ZL19H_filter_FIR_int_41_3, p_ZL19H_filter_FIR_int_42_3, p_ZL19H_filter_FIR_int_43_3, ap_CS_fsm_state1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((mod_value = ap_const_lv2_3)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_24 <= p_ZL19H_filter_FIR_int_43_3;
            elsif ((mod_value = ap_const_lv2_1)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_24 <= p_ZL19H_filter_FIR_int_41_3;
            elsif ((mod_value = ap_const_lv2_2)) then 
                grp_FIR_filter_1_fu_425_FIR_delays_read_24 <= p_ZL19H_filter_FIR_int_42_3;
            else 
                grp_FIR_filter_1_fu_425_FIR_delays_read_24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_FIR_filter_1_fu_425_FIR_delays_read_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_425_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state31, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_block_state1_ignore_call20, ap_block_state6_ignore_call20, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_ignore_call20) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state1_ignore_call20) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            grp_FIR_filter_1_fu_425_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_1_fu_425_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_read_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_40_0, p_ZL19H_filter_FIR_int_40_0, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read <= p_ZL19H_filter_FIR_int_40_0;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read <= p_ZL19H_filter_FIR_dec_40_0;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_read_10_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_40_2, p_ZL19H_filter_FIR_int_40_2, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_10 <= p_ZL19H_filter_FIR_int_40_2;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_10 <= p_ZL19H_filter_FIR_dec_40_2;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_read_10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_read_11_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_40_3, p_ZL19H_filter_FIR_int_40_3, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_11 <= p_ZL19H_filter_FIR_int_40_3;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_11 <= p_ZL19H_filter_FIR_dec_40_3;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_read_11 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_read_12_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_40_4, p_ZL19H_filter_FIR_int_40_4, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_12 <= p_ZL19H_filter_FIR_int_40_4;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_12 <= p_ZL19H_filter_FIR_dec_40_4;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_read_12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_read_9_assign_proc : process(mod_value, p_ZL19H_filter_FIR_dec_40_1, p_ZL19H_filter_FIR_int_40_1, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_9 <= p_ZL19H_filter_FIR_int_40_1;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_read_9 <= p_ZL19H_filter_FIR_dec_40_1;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_read_9 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_FIR_delays_write_assign_proc : process(mod_value, ap_CS_fsm_state1, ref_tmp4_reg_1362, ap_CS_fsm_state19, input_r_TDATA_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_FIR_filter_2_fu_462_FIR_delays_write <= ref_tmp4_reg_1362;
        elsif (((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_FIR_filter_2_fu_462_FIR_delays_write <= input_r_TDATA_int_regslice;
        else 
            grp_FIR_filter_2_fu_462_FIR_delays_write <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_462_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state25, ap_block_state1_ignore_call6, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_state1_ignore_call6) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            grp_FIR_filter_2_fu_462_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_2_fu_462_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_FIR_filter_fu_473_ap_start <= grp_FIR_filter_fu_473_ap_start_reg;
    grp_FIR_filter_fu_473_x_n <= std_logic_vector(unsigned(add_ln32_1_fu_1104_p2) + unsigned(add_ln32_fu_1098_p2));

    input_r_TDATA_blk_n_assign_proc : process(mod_value, ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if ((((mod_value = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(mod_value, ap_CS_fsm_state1, ap_block_state1)
    begin
        if ((((mod_value = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((mod_value = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state25, ap_CS_fsm_state26, mod_value_load_reg_1256, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state31, ap_CS_fsm_state32, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state25) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (mod_value_load_reg_1256 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (mod_value_load_reg_1256 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state26) and (mod_value_load_reg_1256 = ap_const_lv2_0)))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state25, mod_value_load_reg_1256, ap_CS_fsm_state6, ap_CS_fsm_state31, shl_ln45_fu_984_p2, shl_ln40_fu_1045_p2, shl_ln35_fu_1182_p2, shl_ln51_fu_1249_p2, ap_block_state6, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TDATA_int_regslice <= shl_ln51_fu_1249_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TDATA_int_regslice <= shl_ln35_fu_1182_p2;
        elsif (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_1))) then 
            output_r_TDATA_int_regslice <= shl_ln40_fu_1045_p2;
        elsif (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_2))) then 
            output_r_TDATA_int_regslice <= shl_ln45_fu_984_p2;
        else 
            output_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state25, mod_value_load_reg_1256, ap_CS_fsm_state6, ap_CS_fsm_state31, ap_block_state6, output_r_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value_load_reg_1256 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln35_fu_1182_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_2_fu_462_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    shl_ln40_fu_1045_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_1_fu_425_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    shl_ln45_fu_984_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_1_fu_425_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    shl_ln51_fu_1249_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_1_fu_425_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
end behav;
