TimeQuest Timing Analyzer report for Uni_Projektas
Fri Apr 21 12:16:53 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'ADC_DCLKA'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'ADC_DCLKA'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Setup: 'ADC_DCLKA'
 34. Fast Model Hold: 'CLK'
 35. Fast Model Hold: 'ADC_DCLKA'
 36. Fast Model Minimum Pulse Width: 'CLK'
 37. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 38. Fast Model Minimum Pulse Width: 'ADC_CLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Fri Apr 21 12:16:53 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 183.79 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
; 225.33 MHz ; 225.33 MHz      ; ADC_DCLKA  ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 14.559 ; 0.000         ;
; ADC_DCLKA ; 15.562 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK       ; 0.499 ; 0.000         ;
; ADC_DCLKA ; 3.460 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_DCLKA ; 8.758  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.339      ;
; 14.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.339      ;
; 14.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.339      ;
; 14.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.339      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.131      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.131      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.131      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.131      ;
; 14.771 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.127      ;
; 14.771 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.127      ;
; 14.771 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.127      ;
; 14.771 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.127      ;
; 14.781 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.119      ;
; 14.781 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.119      ;
; 14.781 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.119      ;
; 14.781 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.119      ;
; 14.851 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.047      ;
; 14.851 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.047      ;
; 14.851 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.047      ;
; 14.851 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.047      ;
; 14.869 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.029      ;
; 14.869 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.029      ;
; 14.869 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.029      ;
; 14.869 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.029      ;
; 14.875 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.025      ;
; 14.875 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.025      ;
; 14.875 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.025      ;
; 14.875 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.025      ;
; 14.897 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; STATE_MANAGER:this_state_manager|counter[31]                                 ; CLK          ; CLK         ; 20.000       ; -0.005     ; 5.138      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.980      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.980      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.980      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81  ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.980      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.979      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.978      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.978      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.978      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.922 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.978      ;
; 14.928 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.970      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.972      ;
; 14.928 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.970      ;
; 14.928 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.970      ;
; 14.928 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.970      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.972      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.972      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.972      ;
; 14.930 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.970      ;
; 14.930 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.970      ;
; 14.930 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.970      ;
; 14.930 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.970      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.931 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.967      ;
; 14.936 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.964      ;
; 14.936 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.964      ;
; 14.936 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.964      ;
; 14.936 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.964      ;
; 14.937 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.961      ;
; 14.937 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.961      ;
; 14.937 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.961      ;
; 14.937 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.961      ;
; 14.940 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.960      ;
; 14.940 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.960      ;
; 14.940 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.960      ;
; 14.940 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.960      ;
; 14.969 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.931      ;
; 14.969 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.931      ;
; 14.969 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.931      ;
; 14.969 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.931      ;
; 14.983 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; STATE_MANAGER:this_state_manager|counter[30]                                 ; CLK          ; CLK         ; 20.000       ; -0.005     ; 5.052      ;
; 15.016 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.882      ;
; 15.016 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.882      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADC_DCLKA'                                                                                                                                                                 ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.562 ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 4.478      ;
; 15.603 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.200     ; 4.237      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.623 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.204     ; 4.213      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.933 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.201     ; 3.906      ;
; 15.964 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.203     ; 3.873      ;
; 16.019 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.203     ; 3.818      ;
; 16.274 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.200     ; 3.566      ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                   ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.740 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM1                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM11                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM15                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM19                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.762 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.771 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.784 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.090      ;
; 0.787 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.093      ;
; 0.796 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.796 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.798 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.104      ;
; 0.800 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.106      ;
; 0.807 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.113      ;
; 0.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.114      ;
; 0.809 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.115      ;
; 0.825 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.131      ;
; 0.899 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.205      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.923 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.229      ;
; 0.938 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.244      ;
; 0.950 ; MRAM_Controller:this_mram_controller|data_out[6]                                                                                                                                                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.318      ;
; 0.962 ; MRAM_Controller:this_mram_controller|data_out[7]                                                                                                                                                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.330      ;
; 0.997 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.303      ;
; 1.001 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[2]~reg0                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.307      ;
; 1.002 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.306      ;
; 1.003 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.307      ;
; 1.044 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.350      ;
; 1.054 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.361      ;
; 1.055 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.362      ;
; 1.065 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.371      ;
; 1.075 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.381      ;
; 1.077 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; -0.013     ; 1.370      ;
; 1.077 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; -0.013     ; 1.370      ;
; 1.079 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.013     ; 1.372      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADC_DCLKA'                                                                                                                                                                 ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.460 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.200     ; 3.566      ;
; 3.715 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.203     ; 3.818      ;
; 3.770 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.203     ; 3.873      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 3.801 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.201     ; 3.906      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.111 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.204     ; 4.213      ;
; 4.131 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.200     ; 4.237      ;
; 4.172 ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 4.478      ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|READ_ADC_DONE|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|READ_ADC_DONE|clk                 ;
; 17.223 ; 20.000       ; 2.777          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 4.935 ; 4.935 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 4.827 ; 4.827 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 4.845 ; 4.845 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 4.845 ; 4.845 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 4.827 ; 4.827 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 4.935 ; 4.935 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 4.801 ; 4.801 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 4.387 ; 4.387 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 4.373 ; 4.373 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 4.351 ; 4.351 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 4.271 ; 4.271 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 4.811 ; 4.811 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.695 ; 4.695 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.614 ; 4.614 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.618 ; 4.618 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.687 ; 4.687 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.688 ; 4.688 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.685 ; 4.685 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 4.650 ; 4.650 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 4.811 ; 4.811 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -4.005 ; -4.005 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -4.561 ; -4.561 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -4.579 ; -4.579 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -4.579 ; -4.579 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -4.561 ; -4.561 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -4.669 ; -4.669 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -4.535 ; -4.535 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -4.121 ; -4.121 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -4.107 ; -4.107 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -4.085 ; -4.085 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -4.005 ; -4.005 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -4.348 ; -4.348 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -4.429 ; -4.429 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -4.348 ; -4.348 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -4.352 ; -4.352 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -4.421 ; -4.421 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -4.422 ; -4.422 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -4.419 ; -4.419 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -4.384 ; -4.384 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -4.545 ; -4.545 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.454 ; 7.454 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.287 ; 8.287 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.673 ; 7.673 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.100 ; 8.100 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.279 ; 9.279 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.656 ; 7.656 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.653 ; 7.653 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.640 ; 7.640 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.639 ; 7.639 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.415 ; 8.415 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.279 ; 9.279 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.765 ; 8.765 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.220 ; 9.220 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.544 ; 7.544 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.062 ; 9.062 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.486 ; 7.486 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.498 ; 7.498 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.647 ; 7.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.008 ; 8.008 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 9.211 ; 9.211 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.558 ; 8.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.454 ; 7.454 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.287 ; 8.287 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.673 ; 7.673 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.100 ; 8.100 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.656 ; 7.656 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.653 ; 7.653 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.640 ; 7.640 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.639 ; 7.639 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.415 ; 8.415 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.279 ; 9.279 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.765 ; 8.765 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.220 ; 9.220 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.544 ; 7.544 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.062 ; 9.062 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.486 ; 7.486 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.498 ; 7.498 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.647 ; 7.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.008 ; 8.008 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 9.211 ; 9.211 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.558 ; 8.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.094 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.575 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.590 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.592 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.575 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.582 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.029 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.338 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.744 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.207 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.035 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.094 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.575 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.590 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.592 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.575 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.582 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.029 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.338 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.744 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.207 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.035 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.094     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.575     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.590     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.592     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.575     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.582     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.029     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.338     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.744     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.207     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.035     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.094     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.575     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.590     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.592     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.575     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.582     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.029     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.338     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.744     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.207     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.035     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 17.492 ; 0.000         ;
; ADC_DCLKA ; 18.261 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK       ; 0.215 ; 0.000         ;
; ADC_DCLKA ; 1.308 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_DCLKA ; 9.000  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.492 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.475      ;
; 17.492 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.475      ;
; 17.492 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.475      ;
; 17.492 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.475      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.553 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.417      ;
; 17.553 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.417      ;
; 17.553 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.417      ;
; 17.553 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.417      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.569 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.398      ;
; 17.615 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.355      ;
; 17.615 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.355      ;
; 17.615 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.355      ;
; 17.615 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.355      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.351      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.351      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.351      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.351      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.348      ;
; 17.625 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.345      ;
; 17.625 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.345      ;
; 17.625 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.345      ;
; 17.625 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.345      ;
; 17.629 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.341      ;
; 17.629 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.341      ;
; 17.629 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.341      ;
; 17.629 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.341      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADC_DCLKA'                                                                                                                                                                 ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.261 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.280     ; 1.491      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.382 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.371      ;
; 18.415 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.278     ; 1.339      ;
; 18.443 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.310      ;
; 18.518 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.279     ; 1.235      ;
; 18.564 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.278     ; 1.190      ;
; 18.572 ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.460      ;
+--------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                   ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM11                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM1                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM19                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM15                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.254 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; MRAM_Controller:this_mram_controller|data_out[6]                                                                                                                                                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.453      ;
; 0.260 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; MRAM_Controller:this_mram_controller|data_out[7]                                                                                                                                                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.458      ;
; 0.261 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.271 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.278 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.430      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.299 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.319 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.472      ;
; 0.326 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.331 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.482      ;
; 0.332 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.483      ;
; 0.340 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.492      ;
; 0.344 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.496      ;
; 0.351 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[6]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.503      ;
; 0.354 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; STATE_MANAGER:this_state_manager|counter[16]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[16]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADC_DCLKA'                                                                                                                                                                 ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.308 ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.460      ;
; 1.316 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.278     ; 1.190      ;
; 1.362 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.235      ;
; 1.437 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.310      ;
; 1.465 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.278     ; 1.339      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.498 ; STATE_MANAGER:this_state_manager|curr_state.read_adc ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.279     ; 1.371      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
; 1.619 ; MRAM_Controller:this_mram_controller|curr_state.idle ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.280     ; 1.491      ;
+-------+------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|READ_ADC_DONE    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|READ_ADC_DONE|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|READ_ADC_DONE|clk                 ;
; 17.778 ; 20.000       ; 2.222          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 2.479 ; 2.479 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 2.386 ; 2.386 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 2.399 ; 2.399 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 2.405 ; 2.405 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 2.390 ; 2.390 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 2.479 ; 2.479 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 2.408 ; 2.408 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 2.272 ; 2.272 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 2.260 ; 2.260 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 2.231 ; 2.231 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 2.199 ; 2.199 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 2.217 ; 2.217 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 2.100 ; 2.100 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 2.103 ; 2.103 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 2.124 ; 2.124 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 2.124 ; 2.124 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 2.120 ; 2.120 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.119 ; 2.119 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.217 ; 2.217 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -2.079 ; -2.079 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -2.266 ; -2.266 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -2.279 ; -2.279 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -2.285 ; -2.285 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -2.270 ; -2.270 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -2.359 ; -2.359 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -2.288 ; -2.288 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -2.152 ; -2.152 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -2.140 ; -2.140 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -2.111 ; -2.111 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -2.079 ; -2.079 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.980 ; -1.980 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -2.008 ; -2.008 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -1.980 ; -1.980 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -1.983 ; -1.983 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -2.004 ; -2.004 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -2.004 ; -2.004 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -2.000 ; -2.000 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -1.999 ; -1.999 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -2.097 ; -2.097 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.416 ; 3.416 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.512 ; 3.512 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.743 ; 3.743 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.101 ; 4.101 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.476 ; 3.476 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.575 ; 3.575 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.570 ; 3.570 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.817 ; 3.817 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.101 ; 4.101 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.931 ; 3.931 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.093 ; 4.093 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.954 ; 3.954 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.438 ; 3.438 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.442 ; 3.442 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.567 ; 3.567 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.635 ; 3.635 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 4.073 ; 4.073 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.835 ; 3.835 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.416 ; 3.416 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.512 ; 3.512 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.743 ; 3.743 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.438 ; 3.438 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.476 ; 3.476 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.575 ; 3.575 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.570 ; 3.570 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.817 ; 3.817 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.101 ; 4.101 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.931 ; 3.931 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.093 ; 4.093 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.954 ; 3.954 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.438 ; 3.438 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.442 ; 3.442 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.567 ; 3.567 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.635 ; 3.635 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 4.073 ; 4.073 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.835 ; 3.835 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.577 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.542 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.546 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.550 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.549 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.542 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.547 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.707 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.786 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.063 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.992 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.577 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.542 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.546 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.550 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.549 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.542 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.547 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.707 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.786 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.063 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.992 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.577     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.542     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.546     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.550     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.549     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.542     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.547     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.707     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.786     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.063     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.992     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.577     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.542     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.546     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.550     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.549     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.542     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.547     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.707     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.786     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.063     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.992     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.559 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; 15.562 ; 1.308 ; N/A      ; N/A     ; 8.758               ;
;  CLK             ; 14.559 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 4.935 ; 4.935 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 4.827 ; 4.827 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 4.845 ; 4.845 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 4.845 ; 4.845 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 4.827 ; 4.827 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 4.935 ; 4.935 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 4.801 ; 4.801 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 4.387 ; 4.387 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 4.373 ; 4.373 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 4.351 ; 4.351 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 4.271 ; 4.271 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 4.811 ; 4.811 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.695 ; 4.695 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.614 ; 4.614 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.618 ; 4.618 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.687 ; 4.687 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.688 ; 4.688 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.685 ; 4.685 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 4.650 ; 4.650 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 4.811 ; 4.811 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -2.079 ; -2.079 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -2.266 ; -2.266 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -2.279 ; -2.279 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -2.285 ; -2.285 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -2.270 ; -2.270 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -2.359 ; -2.359 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -2.288 ; -2.288 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -2.152 ; -2.152 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -2.140 ; -2.140 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -2.111 ; -2.111 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -2.079 ; -2.079 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.980 ; -1.980 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -2.008 ; -2.008 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -1.980 ; -1.980 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -1.983 ; -1.983 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -2.004 ; -2.004 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -2.004 ; -2.004 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -2.000 ; -2.000 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -1.999 ; -1.999 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -2.097 ; -2.097 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.454 ; 7.454 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.287 ; 8.287 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.673 ; 7.673 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.100 ; 8.100 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.279 ; 9.279 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.656 ; 7.656 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.653 ; 7.653 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.640 ; 7.640 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.639 ; 7.639 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.415 ; 8.415 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.279 ; 9.279 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.765 ; 8.765 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.220 ; 9.220 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.544 ; 7.544 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.062 ; 9.062 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.486 ; 7.486 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.498 ; 7.498 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.647 ; 7.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.008 ; 8.008 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.136 ; 8.136 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 9.211 ; 9.211 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.558 ; 8.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.416 ; 3.416 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.512 ; 3.512 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.743 ; 3.743 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.438 ; 3.438 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.576 ; 3.576 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.476 ; 3.476 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.575 ; 3.575 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.570 ; 3.570 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.817 ; 3.817 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.101 ; 4.101 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.931 ; 3.931 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.093 ; 4.093 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.954 ; 3.954 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.438 ; 3.438 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.442 ; 3.442 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.567 ; 3.567 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.635 ; 3.635 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.732 ; 3.732 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 4.073 ; 4.073 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.835 ; 3.835 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 1        ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 24       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 15       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3331     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 1        ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 24       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 15       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3331     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 21 12:16:52 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(4): UART_Controller_1|uart_clk_divider|clock_out could not be matched with a net
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name UART_CLK -period 8680.5 [get_nets {UART_Controller_1|uart_clk_divider|clock_out}]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.559         0.000 CLK 
    Info (332119):    15.562         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     3.460         0.000 ADC_DCLKA 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):     8.758         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.492         0.000 CLK 
    Info (332119):    18.261         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     1.308         0.000 ADC_DCLKA 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):     9.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Fri Apr 21 12:16:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


