** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=1e-6 W=19e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=67e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=7e-6 W=25e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=338e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=338e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=1e-6 W=72e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=1e-6 W=72e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=468e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=468e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=7e-6 W=389e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=338e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=248e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=248e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=338e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=7e-6 W=600e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 51 dB
** Power consumption: 12.0391 mW
** Area: 11464 (mu_m)^2
** Transit frequency: 23.0251 MHz
** Transit frequency with error factor: 23.0252 MHz
** Slew rate: 23.9961 V/mu_s
** Phase margin: 65.8902Â°
** CMRR: 109 dB
** VoutMax: 3 V
** VoutMin: 1 V
** VcmMax: 3.87001 V
** VcmMin: 0.0300001 V


** Expected Currents: 
** NormalTransistorPmos: -156.607 muA
** DiodeTransistorPmos: -993.662 muA
** NormalTransistorPmos: -993.663 muA
** NormalTransistorPmos: -993.664 muA
** DiodeTransistorPmos: -993.663 muA
** NormalTransistorNmos: 1115.59 muA
** NormalTransistorNmos: 1115.59 muA
** NormalTransistorNmos: 1115.59 muA
** NormalTransistorNmos: 1115.59 muA
** NormalTransistorPmos: -243.849 muA
** NormalTransistorPmos: -121.924 muA
** NormalTransistorPmos: -121.924 muA
** DiodeTransistorNmos: 156.608 muA
** DiodeTransistorNmos: 156.609 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.03901  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.28801  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.572001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.76101  V
** innerTransistorStack1Load1: 4.02401  V
** innerTransistorStack1Load2: 0.454001  V
** innerTransistorStack2Load1: 4.03101  V
** innerTransistorStack2Load2: 0.455001  V
** sourceTransconductance: 3.23001  V


.END