<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600MachineScheduler.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R600MachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600MachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600MachineScheduler.h - R600 Scheduler Interface -*- C++ -*-------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief R600 Machine Scheduler interface</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_R600MACHINESCHEDULER_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_R600MACHINESCHEDULER_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PriorityQueue_8h.html">llvm/ADT/PriorityQueue.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1R600SchedStrategy.html">R600SchedStrategy</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *TII;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> *TRI;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">enum</span> InstKind {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    IDAlu,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    IDFetch,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    IDOther,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    IDLast</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  };</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">enum</span> AluKind {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    AluAny,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    AluT_X,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    AluT_Y,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    AluT_Z,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    AluT_W,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    AluT_XYZW,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    AluPredX,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    AluTrans,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    AluDiscarded, <span class="comment">// LLVM Instructions that are going to be eliminated</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    AluLast</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  };</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  std::vector&lt;SUnit *&gt; Available[IDLast], Pending[IDLast];</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  std::vector&lt;SUnit *&gt; AvailableAlus[AluLast];</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  std::vector&lt;SUnit *&gt; PhysicalRegCopy;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  InstKind CurInstKind;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">int</span> CurEmitted;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  InstKind NextInstKind;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> AluInstCount;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> FetchInstCount;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">int</span> InstKindLimit[IDLast];</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">int</span> OccupedSlotsMask;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">   70</a></span>&#160;  <a class="code" href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">R600SchedStrategy</a>() :</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    DAG(nullptr), TII(nullptr), TRI(nullptr), MRI(nullptr) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">   74</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">~R600SchedStrategy</a>() {}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  std::vector&lt;MachineInstr *&gt; InstructionsGroupCandidate;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> VLIW5;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">int</span> getInstKind(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> regBelongsToClass(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  AluKind getAluKind(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">void</span> LoadAlu();</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">unsigned</span> AvailablesAluCount() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *AttemptFillSlot (<span class="keywordtype">unsigned</span> Slot, <span class="keywordtype">bool</span> AnyAlu);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">void</span> PrepareNextSlot();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PopInst(std::vector&lt;SUnit*&gt; &amp;Q, <span class="keywordtype">bool</span> AnyALU);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">void</span> AssignSlot(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Slot);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* pickAlu();</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* pickOther(<span class="keywordtype">int</span> QID);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">void</span> MoveUnits(std::vector&lt;SUnit *&gt; &amp;QSrc, std::vector&lt;SUnit *&gt; &amp;QDst);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* R600MACHINESCHEDULER_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_abe1c22281512c39286cbb9bca97ae7b8"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">llvm::R600SchedStrategy::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00145">R600MachineScheduler.cpp:145</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_a2c1760a96cdc9e6f584b99740060fcee"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">llvm::R600SchedStrategy::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00026">R600MachineScheduler.cpp:26</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00222">MachineScheduler.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00346">MachineScheduler.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_a4ae49efe3ba813f5cb7a746245b9b0e1"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">llvm::R600SchedStrategy::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00197">R600MachineScheduler.cpp:197</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_a3351536ef89bb6fe156f754d2ee7c24c"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">llvm::R600SchedStrategy::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00058">R600MachineScheduler.cpp:58</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">llvm::R600SchedStrategy::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00193">R600MachineScheduler.cpp:193</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html">llvm::R600SchedStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8h_source.html#l00027">R600MachineScheduler.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00024">R600RegisterInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_aa1d7be3ad16a406aa9d4667570f1a853"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">llvm::R600SchedStrategy::R600SchedStrategy</a></div><div class="ttdeci">R600SchedStrategy()</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8h_source.html#l00070">R600MachineScheduler.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00168">MachineScheduler.h:168</a></div></div>
<div class="ttc" id="PriorityQueue_8h_html"><div class="ttname"><a href="PriorityQueue_8h.html">PriorityQueue.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600SchedStrategy_html_ad8eef7ae29f274127487ec2425d6a235"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">llvm::R600SchedStrategy::~R600SchedStrategy</a></div><div class="ttdeci">virtual ~R600SchedStrategy()</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8h_source.html#l00074">R600MachineScheduler.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:52:42 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
