// Seed: 2693293080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  reg id_6;
  assign id_4 = 1;
  always @(negedge 1) begin
    id_6 <= id_2;
    id_3 = id_1;
  end
endmodule
