library verilog;
use verilog.vl_types.all;
entity ps2_mouse_gate is
    port(
        \in\            : in     vl_logic;
        ps2_clk_hiz     : in     vl_logic;
        out_clk         : inout  vl_logic
    );
end ps2_mouse_gate;
