// Seed: 2013145868
module module_0 ();
  id_2(
      -1'b0, id_3, id_3, id_1, id_4
  );
  assign module_2.type_4 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 ();
  always id_1 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output logic id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11
);
  assign id_1 = id_5;
  wire id_13, id_14 = id_14;
  always_comb id_8 <= 1'd0;
  module_0 modCall_1 ();
  wire \id_15 ;
  wire id_16, id_17, id_18;
endmodule
