5 e 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd err6.1.vcd -o err6.1.cdd -v err6.1.v -y lib -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" err6.1.v 10 42 1
2 1 37 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 12 870004 1 0 0 0 1 17 0 1 1 1 0
1 reset 12 7000b 1 0 0 0 1 17 0 1 0 1 0
1 head 12 70012 1 0 0 0 1 17 0 1 0 0 0
1 tail 12 70018 1 0 0 0 1 17 0 1 0 0 0
1 valid 12 7001e 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 0 fsma "main.foo" lib/fsma.v 1 46 1
2 2 23 110015 15 1 100c 0 0 1 1 clock
2 3 23 90015 20 27 100a 2 0 1 18 0 1 0 0 0 0
2 4 23 36003f 1 1 1004 0 0 2 1 next_state
2 5 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 6 23 210032 2 1a 1044 4 5 2 18 0 3 ffffffff 0 0 0
2 7 23 210025 2 1 100c 0 0 1 1 reset
2 8 23 21003f 2 19 1004 6 7 2 18 0 3 ffffffff 0 0 0
2 9 23 18001c 0 1 1410 0 0 2 1 state
2 10 23 18003f a 38 6 8 9
2 11 35 230026 1 1 1004 0 0 1 1 tail
2 12 35 230026 1 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 35 1a001e 1 1 1004 0 0 1 1 valid
2 14 35 1a001e 1 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 35 120015 1 1 1004 0 0 1 1 head
2 16 35 120015 1 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 35 9000d 1 1 1004 0 0 2 1 state
2 18 35 9000d 1 29 1008 17 0 1 18 0 1 0 0 0 0
2 19 35 90015 2 2b 1008 16 18 1 18 0 1 0 0 0 0
2 20 35 9001e 2 2b 1008 14 19 1 18 0 1 0 0 0 0
2 21 35 90026 5 2b 100a 12 20 1 18 0 1 0 0 0 0
2 22 36 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 0 0 2 1 1006 0 0 2 1 next_state
2 24 0 0 2 1 1006 0 0 2 1 state
1 STATE_IDLE 0 c0000 1 0 31 0 2 17 0 0 0 0 0
1 STATE_HEAD 0 c0000 1 0 31 0 2 17 1 0 0 0 0
1 STATE_DATA 0 c0000 1 0 31 0 2 17 2 0 0 0 0
1 STATE_TAIL 0 c0000 1 0 31 0 2 17 3 0 0 0 0
1 clock 9 a 1 0 0 0 1 17 1 1 1 1 0
1 reset 10 a 1 0 0 0 1 17 1 1 0 1 0
1 head 11 a 1 0 0 0 1 17 1 1 0 0 0
1 tail 12 a 1 0 0 0 1 17 1 1 0 0 0
1 valid 13 a 1 0 0 0 1 17 1 1 0 0 0
1 state 20 7000b 1 0 1 0 2 17 0 3 0 0 0
1 next_state 21 87000b 1 0 1 0 2 17 0 3 0 0 0
4 24 f 24 24
4 23 f 23 23
4 10 6 3 3
4 3 1 10 0
4 22 6 21 0
4 21 1 22 0
6 24 23 1  1 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0  2 16 2 0
3 1 fsma.$u2 "main.foo.$u2" lib/fsma.v 0 43 1
2 25 38 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 26 37 9000d 5 1 1006 0 0 2 1 state
2 27 38 0 2 2d 104e 25 26 1 18 0 1 ffffffff 1 0 0
2 28 39 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 29 39 0 1 2d 1006 28 26 1 18 0 1 ffffffff 0 0 0
2 30 40 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 31 40 0 1 2d 1006 30 26 1 18 0 1 ffffffff 0 0 0
2 32 41 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 33 41 0 1 2d 1006 32 26 1 18 0 1 ffffffff 0 0 0
2 34 41 3d0046 0 32 1010 0 0 2 1 STATE_IDLE
2 35 41 300039 0 32 1010 0 0 2 1 STATE_HEAD
2 36 41 1f0039 0 1a 1030 34 35 2 18 0 3 0 0 0 0
2 37 41 28002b 0 1 1010 0 0 1 1 head
2 38 41 200024 0 1 1010 0 0 1 1 valid
2 39 41 20002b 0 8 1030 37 38 1 18 0 1 0 0 0 0
2 40 41 1f0046 0 19 1030 36 39 2 18 0 3 0 0 0 0
2 41 41 12001b 0 1 1410 0 0 2 1 next_state
2 42 41 120046 0 37 32 40 41
2 43 40 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 44 40 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 45 40 1f0039 0 1a 1030 43 44 2 18 0 3 0 0 0 0
2 46 40 28002b 0 1 1010 0 0 1 1 tail
2 47 40 200024 0 1 1010 0 0 1 1 valid
2 48 40 20002b 0 8 1030 46 47 1 18 0 1 0 0 0 0
2 49 40 1f0046 0 19 1030 45 48 2 18 0 3 0 0 0 0
2 50 40 12001b 0 1 1410 0 0 2 1 next_state
2 51 40 120046 0 37 32 49 50
2 52 39 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 53 39 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 54 39 1f0039 0 1a 1030 52 53 2 18 0 3 0 0 0 0
2 55 39 28002b 0 1 1010 0 0 1 1 tail
2 56 39 200024 0 1 1010 0 0 1 1 valid
2 57 39 20002b 0 8 1030 55 56 1 18 0 1 0 0 0 0
2 58 39 1f0046 0 19 1030 54 57 2 18 0 3 0 0 0 0
2 59 39 12001b 0 1 1410 0 0 2 1 next_state
2 60 39 120046 0 37 32 58 59
2 61 38 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 62 38 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 63 38 1f0039 1 1a 1104 61 62 2 18 0 3 ffffffff 0 0 0
2 64 38 28002b 1 1 1004 0 0 1 1 head
2 65 38 200024 1 1 1004 0 0 1 1 valid
2 66 38 20002b 1 8 1044 64 65 1 18 0 1 ffffffff ffffffff 0 0
2 67 38 1f0046 1 19 1004 63 66 2 18 0 3 ffffffff 0 0 0
2 68 38 12001b 0 1 1410 0 0 2 1 next_state
2 69 38 120046 1 37 16 67 68
4 42 0 0 0
4 33 0 42 0
4 51 0 0 0
4 31 0 51 33
4 60 0 0 0
4 29 0 60 31
4 69 0 0 0
4 27 11 69 29
3 1 main.$u0 "main.$u0" err6.1.v 0 35 1
3 1 main.$u1 "main.$u1" err6.1.v 0 40 1
2 70 38 9000c 1 0 21004 0 0 1 16 0 0
2 71 38 10005 0 1 1410 0 0 1 1 clock
2 72 38 1000c 1 37 16 70 71
2 73 39 b000b 1 0 1008 0 0 32 48 1 0
2 74 39 9000c 2b 2c 900a 73 0 32 18 0 ffffffff 0 0 0 0
2 75 39 17001b 15 1 101c 0 0 1 1 clock
2 76 39 160016 15 1b 102c 75 0 1 18 0 1 ffffffff 1 0 0
2 77 39 e0012 0 1 1410 0 0 1 1 clock
2 78 39 e001b 15 37 3e 76 77
4 78 6 74 74
4 74 0 78 0
4 72 11 74 74
