ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"ll_aton_runtime.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c"
  25              		.section	.text.__LL_ATON_RT_Init_Network,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__LL_ATON_RT_Init_Network:
  32              	.LVL0:
  33              	.LFB322:
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @file    ll_aton_runtime.c
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief   ATON LL runtime.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <inttypes.h>
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <limits.h>
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdbool.h>
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdint.h>
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_util.h" // Leave blank line after the include
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 2


  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton.h"
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_runtime.h"
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_reloc_network.h"
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Helper macros for interrupt masks generation */
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define ATON_INT_GET_MASK(_macro_, _unit_) (_macro_(_unit_, 0, 0) | (((uint64_t)_macro_(_unit_, 0, 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define ATON_INT_GET_MASK(_macro_, _unit_) _macro_(_unit_, 0, 0)
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON RT Variables ***/
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Check if current runtime is prepared for underlying ATON IP instance */
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if !defined(ATON_INTCTRL_INTS) || !defined(ATON_STRENG_NUM)
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error macros `ATON_INTCTRL_INTS` & `ATON_STRENG_NUM` MUST be defined but at least one is not!
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // `ATON_INTCTRL_INTS` and `ATON_STRENG_NUM` are defined
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 64 ATON interrupts and up to 32 streaming engines (
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) && (ATON_EPOCHCTRL_NUM > 32)
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 32 epoch controllers!
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_EPOCHCTRL_NUM > 32)
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // `ATON_INTCTRL_INTS` and `ATON_STRENG_NUM` are defined
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_WEAK void dump_dma_state(void){};
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Global variable for the current ATON IP owner */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner = NULL;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Current wait mask set */
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** uint32_t volatile __ll_current_wait_mask = 0;
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !NDEBUG
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Trace runtime callback */
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static TraceRuntime_FuncPtr_t ll_aton_init_deinit_trace = NULL;
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Forward declaration */
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void);
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define LL_ATON_DISABLE_ALL_IRQs()                                                                 
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   do                                                                                               
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {                                                                                                
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(0);                                                                   
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(1);                                                                   
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(2);                                                                   
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(3);                                                                   
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   } while (0)
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** Helper Functions ***/
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 3


  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int i = 0;
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (list != NULL)
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       list++;
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return i;
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Is it the first epoch block in an AtoNN epoch? */
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochStart(eb))
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Grab ATON IP lock in case not a pure SW or internal epoch */
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) || // epoch blobs are flagged as pure HW, so checking for epoch 
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb))
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_set_aton_owner(nn_instance);
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(eb))
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set wait mask(s) in interrupt controller */
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) &&                                                                 
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the e
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interr
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Trying to execute an epoch blob, but\n\t"
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- either ATON machine configuration does not contain an epoch controller unit o
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 4


 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- ATON runtime is configured for polling mode execution which does not support 
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "controllers\n");
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_FFLUSH(stdout);
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_PLAT_HAS_FFLUSH
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->start_epoch_block != NULL)
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(!EpochBlock_IsEpochPureSW(eb) && !EpochBlock_IsEpochHybrid(eb));
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start epoch block */
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->start_epoch_block, (co
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->start_epoch_block((const void *)eb);
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->start_epoch_block((const void *)eb);
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* configure epoch controller */
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_InitTypeDef conf;
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_Init(ecId, &conf);
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (ATON_EPOCHCTRL_ENCRYPTION_EN(ecId) && EpochBlock_IsBlobEncrypted(eb))
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (nn_instance->exec_state.inst_reloc != 0)
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_EncryptionInit(ecId, ai_rel_network_blob_encryption_info(nn_instance->exec_sta
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_EncryptionInit(ecId, nn_instance->network->blob_encryption_info());
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       // LL_ATON_ASSERT(nn_instance->network->blob_encryption_info()->enable == 1);
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_EpochCtrl_EncryptionInit(ecId, nn_instance->network->blob_encryption_info());
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 5


 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start/enable epoch controller */
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(EPOCHCTRL, ecId);
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                   NN_Instance_TypeDef *nn_instance)
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* stop/disable epoch controller */
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* disable epoch controller clock */
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->end_epoch_block != NULL)
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->end_epoch_block, eb);
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->end_epoch_block((const void *)eb);
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->end_epoch_block((const void *)eb);
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reset wait mask */
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 6


 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Release ATON IP lock in case it's a pure HW epoch */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance, false);
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, 
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        // cleared at this point in time!
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Determine if there is a new inserted epoch block array */
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if ((nn_instance->exec_state.next_epoch_block != NULL))
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* save current context */
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set new context */
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_stat
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset next epoch block */
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.next_epoch_block = NULL;
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block++;
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 7


 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return (1 << EpochBlock_EpochControllerUnit(eb));
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (outpu
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  34              		.loc 1 328 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
  38              		.loc 1 330 3 view .LVU1
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
  39              		.loc 1 328 1 is_stmt 0 view .LVU2
  40 0000 10B5     		push	{r4, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 4, -8
  43              		.cfi_offset 14, -4
  44              		.loc 1 330 6 view .LVU3
  45 0002 0446     		mov	r4, r0
  46 0004 10B3     		cbz	r0, .L1
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
  47              		.loc 1 336 3 is_stmt 1 view .LVU4
  48              		.loc 1 336 18 is_stmt 0 view .LVU5
  49 0006 0368     		ldr	r3, [r0]
  50              		.loc 1 336 6 view .LVU6
  51 0008 03B3     		cbz	r3, .L1
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize static variables **/
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set context */
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list;
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = ai_rel_network_get_epoch_items(nn_instance->exec_state.inst_reloc);
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 8


 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = nn_instance->network->epoch_block_items();
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
  52              		.loc 1 354 3 is_stmt 1 view .LVU7
  53              		.loc 1 354 48 is_stmt 0 view .LVU8
  54 000a DB69     		ldr	r3, [r3, #28]
  55 000c 9847     		blx	r3
  56              	.LVL1:
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
  57              		.loc 1 356 3 is_stmt 1 view .LVU9
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
  58              		.loc 1 358 44 is_stmt 0 view .LVU10
  59 000e 0023     		movs	r3, #0
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  60              		.loc 1 356 47 view .LVU11
  61 0010 6060     		str	r0, [r4, #4]
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  62              		.loc 1 357 3 is_stmt 1 view .LVU12
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  63              		.loc 1 357 45 is_stmt 0 view .LVU13
  64 0012 A060     		str	r0, [r4, #8]
  65              		.loc 1 358 3 is_stmt 1 view .LVU14
  66              		.loc 1 358 44 is_stmt 0 view .LVU15
  67 0014 E360     		str	r3, [r4, #12]
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set saved context */
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
  68              		.loc 1 361 3 is_stmt 1 view .LVU16
  69              		.loc 1 361 53 is_stmt 0 view .LVU17
  70 0016 2361     		str	r3, [r4, #16]
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
  71              		.loc 1 362 3 is_stmt 1 view .LVU18
  72              		.loc 1 362 51 is_stmt 0 view .LVU19
  73 0018 6361     		str	r3, [r4, #20]
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.
  74              		.loc 1 364 3 is_stmt 1 view .LVU20
  75              		.loc 1 364 99 is_stmt 0 view .LVU21
  76 001a 6368     		ldr	r3, [r4, #4]
  77              	.LVL2:
  78              	.LBB114:
  79              	.LBI114:
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  80              		.loc 1 85 17 is_stmt 1 view .LVU22
  81              	.LBB115:
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82              		.loc 1 87 3 view .LVU23
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  83              		.loc 1 89 3 view .LVU24
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84              		.loc 1 89 6 is_stmt 0 view .LVU25
  85 001c A3B9     		cbnz	r3, .L8
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 9


  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  86              		.loc 1 87 7 view .LVU26
  87 001e 1A46     		mov	r2, r3
  88              	.LVL3:
  89              	.L6:
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  90              		.loc 1 97 3 is_stmt 1 view .LVU27
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  91              		.loc 1 97 3 is_stmt 0 view .LVU28
  92              	.LBE115:
  93              	.LBE114:
  94              		.loc 1 364 46 discriminator 1 view .LVU29
  95 0020 6262     		str	r2, [r4, #36]
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
  96              		.loc 1 365 3 is_stmt 1 view .LVU30
  97              		.loc 1 365 52 is_stmt 0 view .LVU31
  98 0022 0022     		movs	r2, #0
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set information about running inference */
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.inference_started = false;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set asynchronous status variables */
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
  99              		.loc 1 378 30 view .LVU32
 100 0024 E36A     		ldr	r3, [r4, #44]
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 101              		.loc 1 365 52 view .LVU33
 102 0026 A262     		str	r2, [r4, #40]
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 103              		.loc 1 369 3 is_stmt 1 view .LVU34
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 104              		.loc 1 369 45 is_stmt 0 view .LVU35
 105 0028 2276     		strb	r2, [r4, #24]
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 106              		.loc 1 373 3 is_stmt 1 view .LVU36
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 107              		.loc 1 373 44 is_stmt 0 view .LVU37
 108 002a E261     		str	r2, [r4, #28]
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 109              		.loc 1 374 3 is_stmt 1 view .LVU38
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 110              		.loc 1 374 55 is_stmt 0 view .LVU39
 111 002c 84F82020 		strb	r2, [r4, #32]
 112              		.loc 1 378 3 is_stmt 1 view .LVU40
 113              		.loc 1 378 6 is_stmt 0 view .LVU41
 114 0030 63B1     		cbz	r3, .L1
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, N
 115              		.loc 1 380 5 is_stmt 1 view .LVU42
 116 0032 2146     		mov	r1, r4
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 10


 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 117              		.loc 1 382 1 is_stmt 0 view .LVU43
 118 0034 BDE81040 		pop	{r4, lr}
 119              		.cfi_remember_state
 120              		.cfi_restore 14
 121              		.cfi_restore 4
 122              		.cfi_def_cfa_offset 0
 123              	.LVL4:
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124              		.loc 1 380 5 view .LVU44
 125 0038 0420     		movs	r0, #4
 126              	.LVL5:
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 127              		.loc 1 380 5 view .LVU45
 128 003a 1847     		bx	r3	@ indirect register sibling call
 129              	.LVL6:
 130              	.L7:
 131              		.cfi_restore_state
 132              	.LBB119:
 133              	.LBB118:
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 134              		.loc 1 93 7 is_stmt 1 view .LVU46
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 135              		.loc 1 93 11 is_stmt 0 view .LVU47
 136 003c 1433     		adds	r3, r3, #20
 137              	.LVL7:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 138              		.loc 1 91 54 is_stmt 1 discriminator 3 view .LVU48
 139 003e 0132     		adds	r2, r2, #1
 140              	.LVL8:
 141              	.L5:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 142              		.loc 1 91 17 discriminator 1 view .LVU49
 143              	.LBB116:
 144              	.LBI116:
 145              		.file 2 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 11


  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_cipher.h"
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup User I/O Return Values & Callback Event Types
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Epoch Blocks
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 12


  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,                 /**< */
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0),   /**< First EpochBlock of an Epoch */
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),     /**< Last EpochBlock of an Epoch */
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),          /**< Item is an Epoch Blob */
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),       /**< Last EpochBlock */
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),       /**< Pure HW EpochBlock */
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),       /**< Pure SW EpochBlock */
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),        /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),      /**< ATON lib internal EpochBlock (used to impleme
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob_encrypted = (0x1 << 8) /**< The blob is encrypted and must be decrypted o
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for User Callbacks
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 13


 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if - in case this epoch is a blob (see above) - the blob is encrypted
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 14


 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Input, Output, and Internal Buffers
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT2 = 2,
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT2 = 3,
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT4 = 4,
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT4 = 5,
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 6,
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 7,
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 8,
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 9,
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 10,
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 11,
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 12,
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 13,
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 14,
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 15,
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 16,
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 17,
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 18,
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 19,
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 20,
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 15


 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for Buffer Analysis
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 16


 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types and Declaration Macros for ATON Runtime Execution & User AP
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Streng_EncryptionTypedef *LL_ATON_WeightEncryption_Info_##network_name(void);    
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Streng_EncryptionTypedef *LL_ATON_BlobEncryption_Info_##network_name(void);      
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Streng_EncryptionTypedef *(*NN_Encryption_Info_TypeDef)(void);
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 17


 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Encryption_Info_TypeDef blob_encryption_info;
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Encryption_Info_TypeDef weight_encryption_info;
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // !NDEBUG
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 18


 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Inline Implementations
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 146              		.loc 2 427 22 view .LVU50
 147              	.LBB117:
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 148              		.loc 2 429 5 view .LVU51
 149              		.loc 2 429 5 is_stmt 0 view .LVU52
 150              	.LBE117:
 151              	.LBE116:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 152              		.loc 1 91 17 discriminator 1 view .LVU53
 153 0040 198A     		ldrh	r1, [r3, #16]
 154 0042 0907     		lsls	r1, r1, #28
 155 0044 FAD5     		bpl	.L7
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 156              		.loc 1 91 17 discriminator 1 view .LVU54
 157 0046 EBE7     		b	.L6
 158              	.LVL9:
 159              	.L8:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 160              		.loc 1 91 12 view .LVU55
 161 0048 0122     		movs	r2, #1
 162 004a F9E7     		b	.L5
 163              	.LVL10:
 164              	.L1:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 165              		.loc 1 91 12 view .LVU56
 166              	.LBE118:
 167              	.LBE119:
 168              		.loc 1 382 1 view .LVU57
 169 004c 10BD     		pop	{r4, pc}
 170              		.loc 1 382 1 view .LVU58
 171              		.cfi_endproc
 172              	.LFE322:
 174              		.section	.rodata.__LL_ATON_RT_SetWaitMask.str1.1,"aMS",%progbits,1
 175              	.LC0:
 176 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner != ((void *)0)\000"
 176      5F637572 
 176      72656E74 
 176      5F61746F 
 176      6E5F6970 
 177              	.LC1:
 178 002a 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h\000"
 178      41495F52 
 178      756E7469 
 178      6D652F4E 
 178      70752F6C 
 179              		.section	.text.__LL_ATON_RT_SetWaitMask,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 19


 182              		.thumb
 183              		.thumb_func
 185              	__LL_ATON_RT_SetWaitMask:
 186              	.LVL11:
 187              	.LFB311:
 188              		.file 3 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @file    ll_aton_runtime.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @brief   Header file of ATON LL runtime.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef __LL_ATON_RUNTIME_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #define __LL_ATON_RUNTIME_H
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifdef __cplusplus
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** extern "C"
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** {
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdint.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdio.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdlib.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_rt_user_api.h"
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_util.h"
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /*** Helper Functions ***/
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_LOCK_ATON();
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = new_owner;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 20


  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner, bool reset_mask)
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (reset_mask && (__ll_current_wait_mask != 0))
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_PRINTF("WARNING: performing a hard-reset of debug wait-mask!\n");
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_current_wait_mask = 0;
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     else
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(__ll_current_wait_mask == 0);
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #else  // !NDEBUG
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   LL_ATON_LIB_UNUSED(reset_mask);
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = NULL;
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /**
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *  Note: the following function may only be called at the beginning of
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       no streaming engine interrupts might trigger (anymore)!
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    **/
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance != NULL);
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                          // cleared at this point in time!
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline uint32_t __LL_ATON_RT_GetCurrEpochBlockIndex(NN_Instance_TypeDef *nn_instance)
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_current_epoch_block = nn_instance->exec_state.current_epoch
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_first_epoch_block = nn_instance->exec_state.first_epoch_blo
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(_first_epoch_block <= _current_epoch_block); // should never happen
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     return (_current_epoch_block - _first_epoch_block);
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetCurrentEpochBlock(int32_t index, NN_Instance_TypeDef *nn_insta
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* should never happen (assumes that a `nn_instance->exec_state.current_epoch_block++` will be
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****        performed by the runtime immediately afterwards) */
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(index < (int32_t)(nn_instance->exec_state.nr_of_epoch_blocks - 1));
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 21


 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index]
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* set wait mask(s) in interrupt controller */
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 189              		.loc 3 115 3 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 193              		.loc 3 117 5 view .LVU60
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 194              		.loc 3 118 5 view .LVU61
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 195              		.loc 3 115 3 is_stmt 0 view .LVU62
 196 0000 08B5     		push	{r3, lr}
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 3, -8
 199              		.cfi_offset 14, -4
 200              		.loc 3 118 5 view .LVU63
 201 0002 074B     		ldr	r3, .L17
 202 0004 1B68     		ldr	r3, [r3]
 203 0006 2BB9     		cbnz	r3, .L16
 204              	.LBB122:
 205              	.LBI122:
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 206              		.loc 3 114 22 is_stmt 1 view .LVU64
 207              	.LVL12:
 208              	.LBB123:
 209              		.loc 3 118 5 is_stmt 0 discriminator 1 view .LVU65
 210 0008 7621     		movs	r1, #118
 211 000a 064B     		ldr	r3, .L17+4
 212 000c 064A     		ldr	r2, .L17+8
 213 000e 0748     		ldr	r0, .L17+12
 214              	.LVL13:
 215              		.loc 3 118 5 discriminator 1 view .LVU66
 216 0010 FFF7FEFF 		bl	__assert_func
 217              	.LVL14:
 218              	.L16:
 219              		.loc 3 118 5 discriminator 1 view .LVU67
 220              	.LBE123:
 221              	.LBE122:
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
 222              		.loc 3 120 5 is_stmt 1 view .LVU68
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_wait_mask = wait_mask;
 223              		.loc 3 121 5 view .LVU69
 224              		.loc 3 121 28 is_stmt 0 view .LVU70
 225 0014 064B     		ldr	r3, .L17+16
 226 0016 1860     		str	r0, [r3]
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     wait_mask <<= ATON_STRENG_INT(0);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 22


 227              		.loc 3 125 5 is_stmt 1 view .LVU71
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef LL_ATON_RT_USE_IRQ_OR_MASK
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller AND mask for epoch block */
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
 228              		.loc 3 128 5 view .LVU72
 229              		.loc 3 128 5 view .LVU73
 230              		.loc 3 128 5 view .LVU74
 231 0018 C043     		mvns	r0, r0
 232              	.LVL15:
 233              		.loc 3 128 5 is_stmt 0 view .LVU75
 234 001a 064B     		ldr	r3, .L17+20
 235              		.loc 3 128 5 view .LVU76
 236 001c 5862     		str	r0, [r3, #36]
 237              	.LVL16:
 238              		.loc 3 128 5 is_stmt 1 view .LVU77
 239              		.loc 3 128 5 view .LVU78
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #else  // LL_ATON_RT_USE_IRQ_OR_MASK
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller OR mask for epoch block */
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     uint32_t val = ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0); // disable all streaming engine eve
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                                                                 // (all other events & errors are e
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     val &= ~wait_mask;
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTORMSK_SET(val);
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // LL_ATON_RT_USE_IRQ_OR_MASK
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 240              		.loc 3 137 3 is_stmt 0 view .LVU79
 241 001e 08BD     		pop	{r3, pc}
 242              	.L18:
 243              		.align	2
 244              	.L17:
 245 0020 00000000 		.word	__ll_current_aton_ip_owner
 246 0024 00000000 		.word	.LC0
 247 0028 00000000 		.word	__func__.7
 248 002c 2A000000 		.word	.LC1
 249 0030 00000000 		.word	__ll_current_wait_mask
 250 0034 00100E58 		.word	1477316608
 251              		.cfi_endproc
 252              	.LFE311:
 254              		.section	.rodata.EpochBlock_EpochControllerUnit.str1.1,"aMS",%progbits,1
 255              	.LC2:
 256 0000 45706F63 		.ascii	"EpochBlock_IsEpochBlob(eb)\000"
 256      68426C6F 
 256      636B5F49 
 256      7345706F 
 256      6368426C 
 257              	.LC3:
 258 001b 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h\000"
 258      41495F52 
 258      756E7469 
 258      6D652F4E 
 258      70752F6C 
 259              		.section	.text.EpochBlock_EpochControllerUnit,"ax",%progbits
 260              		.align	1
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	EpochBlock_EpochControllerUnit:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 23


 266              	.LVL17:
 267              	.LFB286:
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb)
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob_encrypted) != 0);
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 268              		.loc 2 473 3 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 272              		.loc 2 474 5 view .LVU81
 273              	.LBB130:
 274              	.LBI130:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 275              		.loc 2 442 22 view .LVU82
 276              	.LBB131:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 24


 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 277              		.loc 2 444 5 view .LVU83
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 278              		.loc 2 444 5 is_stmt 0 view .LVU84
 279              	.LBE131:
 280              	.LBE130:
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 281              		.loc 2 473 3 view .LVU85
 282 0000 08B5     		push	{r3, lr}
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 286              		.loc 2 474 5 discriminator 1 view .LVU86
 287 0002 038A     		ldrh	r3, [r0, #16]
 288 0004 5B07     		lsls	r3, r3, #29
 289 0006 06D4     		bmi	.L20
 290              	.LBB132:
 291              	.LBI132:
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 292              		.loc 2 472 26 is_stmt 1 view .LVU87
 293              	.LVL18:
 294              	.LBB133:
 295              		.loc 2 474 5 is_stmt 0 discriminator 1 view .LVU88
 296 0008 4FF4ED71 		mov	r1, #474
 297 000c 034B     		ldr	r3, .L21
 298 000e 044A     		ldr	r2, .L21+4
 299 0010 0448     		ldr	r0, .L21+8
 300              	.LVL19:
 301              		.loc 2 474 5 discriminator 1 view .LVU89
 302 0012 FFF7FEFF 		bl	__assert_func
 303              	.LVL20:
 304              	.L20:
 305              		.loc 2 474 5 discriminator 1 view .LVU90
 306              	.LBE133:
 307              	.LBE132:
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 308              		.loc 2 475 5 is_stmt 1 view .LVU91
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 309              		.loc 2 476 3 is_stmt 0 view .LVU92
 310 0016 C068     		ldr	r0, [r0, #12]
 311              	.LVL21:
 312              		.loc 2 476 3 view .LVU93
 313 0018 08BD     		pop	{r3, pc}
 314              	.L22:
 315 001a 00BF     		.align	2
 316              	.L21:
 317 001c 00000000 		.word	.LC2
 318 0020 00000000 		.word	__func__.6
 319 0024 1B000000 		.word	.LC3
 320              		.cfi_endproc
 321              	.LFE286:
 323              		.section	.rodata.__ll_clear_aton_owner.str1.1,"aMS",%progbits,1
 324              	.LC4:
 325 0000 63757272 		.ascii	"current_owner == __ll_current_aton_ip_owner\000"
 325      656E745F 
 325      6F776E65 
 325      72203D3D 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 25


 325      205F5F6C 
 326              	.LC5:
 327 002c 5741524E 		.ascii	"WARNING: performing a hard-reset of debug wait-mask"
 327      494E473A 
 327      20706572 
 327      666F726D 
 327      696E6720 
 328 005f 2100     		.ascii	"!\000"
 329              	.LC6:
 330 0061 5F5F6C6C 		.ascii	"__ll_current_wait_mask == 0\000"
 330      5F637572 
 330      72656E74 
 330      5F776169 
 330      745F6D61 
 331              		.section	.text.__ll_clear_aton_owner,"ax",%progbits
 332              		.align	1
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	__ll_clear_aton_owner:
 338              	.LVL22:
 339              	.LFB307:
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 340              		.loc 3 55 3 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
 344              		.loc 3 56 5 view .LVU95
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 345              		.loc 3 57 5 view .LVU96
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 346              		.loc 3 55 3 is_stmt 0 view .LVU97
 347 0000 38B5     		push	{r3, r4, r5, lr}
 348              		.cfi_def_cfa_offset 16
 349              		.cfi_offset 3, -16
 350              		.cfi_offset 4, -12
 351              		.cfi_offset 5, -8
 352              		.cfi_offset 14, -4
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 353              		.loc 3 57 5 view .LVU98
 354 0002 0E4D     		ldr	r5, .L37
 355 0004 2B68     		ldr	r3, [r5]
 356 0006 8342     		cmp	r3, r0
 357 0008 05D0     		beq	.L24
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 358              		.loc 3 57 5 discriminator 1 view .LVU99
 359 000a 3921     		movs	r1, #57
 360              	.LVL23:
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 361              		.loc 3 57 5 discriminator 1 view .LVU100
 362 000c 0C4B     		ldr	r3, .L37+4
 363 000e 0D4A     		ldr	r2, .L37+8
 364              	.L36:
 365              	.LBB136:
 366              	.LBB137:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 26


 367              		.loc 3 68 7 discriminator 1 view .LVU101
 368 0010 0D48     		ldr	r0, .L37+12
 369              	.LVL24:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 370              		.loc 3 68 7 discriminator 1 view .LVU102
 371 0012 FFF7FEFF 		bl	__assert_func
 372              	.LVL25:
 373              	.L24:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 374              		.loc 3 68 7 discriminator 1 view .LVU103
 375              	.LBE137:
 376              	.LBE136:
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (reset_mask && (__ll_current_wait_mask != 0))
 377              		.loc 3 60 5 is_stmt 1 view .LVU104
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 378              		.loc 3 61 5 view .LVU105
 379 0016 0D4C     		ldr	r4, .L37+16
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 380              		.loc 3 61 8 is_stmt 0 view .LVU106
 381 0018 49B1     		cbz	r1, .L25
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 382              		.loc 3 61 47 discriminator 1 view .LVU107
 383 001a 2368     		ldr	r3, [r4]
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 384              		.loc 3 61 20 discriminator 1 view .LVU108
 385 001c 3BB1     		cbz	r3, .L25
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_current_wait_mask = 0;
 386              		.loc 3 63 7 is_stmt 1 view .LVU109
 387 001e 0C48     		ldr	r0, .L37+20
 388              	.LVL26:
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_current_wait_mask = 0;
 389              		.loc 3 63 7 is_stmt 0 view .LVU110
 390 0020 FFF7FEFF 		bl	puts
 391              	.LVL27:
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 392              		.loc 3 64 7 is_stmt 1 view .LVU111
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 393              		.loc 3 64 30 is_stmt 0 view .LVU112
 394 0024 0023     		movs	r3, #0
 395 0026 2360     		str	r3, [r4]
 396              	.L26:
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
 397              		.loc 3 74 5 is_stmt 1 view .LVU113
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
 398              		.loc 3 74 32 is_stmt 0 view .LVU114
 399 0028 0023     		movs	r3, #0
 400 002a 2B60     		str	r3, [r5]
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 401              		.loc 3 75 31 is_stmt 1 view .LVU115
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 402              		.loc 3 76 3 is_stmt 0 view .LVU116
 403 002c 38BD     		pop	{r3, r4, r5, pc}
 404              	.LVL28:
 405              	.L25:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 406              		.loc 3 68 7 is_stmt 1 view .LVU117
 407 002e 2368     		ldr	r3, [r4]
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 27


 408 0030 002B     		cmp	r3, #0
 409 0032 F9D0     		beq	.L26
 410              	.LBB139:
 411              	.LBI136:
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 412              		.loc 3 54 22 view .LVU118
 413              	.LVL29:
 414              	.LBB138:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 415              		.loc 3 68 7 is_stmt 0 discriminator 1 view .LVU119
 416 0034 4421     		movs	r1, #68
 417              	.LVL30:
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 418              		.loc 3 68 7 discriminator 1 view .LVU120
 419 0036 074B     		ldr	r3, .L37+24
 420 0038 024A     		ldr	r2, .L37+8
 421 003a E9E7     		b	.L36
 422              	.L38:
 423              		.align	2
 424              	.L37:
 425 003c 00000000 		.word	__ll_current_aton_ip_owner
 426 0040 00000000 		.word	.LC4
 427 0044 00000000 		.word	__func__.13
 428 0048 2A000000 		.word	.LC1
 429 004c 00000000 		.word	__ll_current_wait_mask
 430 0050 2C000000 		.word	.LC5
 431 0054 61000000 		.word	.LC6
 432              	.LBE138:
 433              	.LBE139:
 434              		.cfi_endproc
 435              	.LFE307:
 437              		.section	.rodata.__LL_ATON_RT_ExecEndEpochBlock.str1.1,"aMS",%progbits,1
 438              	.LC7:
 439 0000 65634964 		.ascii	"ecId < 1\000"
 439      203C2031 
 439      00
 440              	.LC8:
 441 0009 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c\000"
 441      41495F52 
 441      756E7469 
 441      6D652F4E 
 441      70752F6C 
 442              	.LC9:
 443 0036 6E6E5F69 		.ascii	"nn_instance == __ll_current_aton_ip_owner\000"
 443      6E737461 
 443      6E636520 
 443      3D3D205F 
 443      5F6C6C5F 
 444              	.LC10:
 445 0060 45706F63 		.ascii	"EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpoc"
 445      68426C6F 
 445      636B5F49 
 445      7345706F 
 445      6368496E 
 446 0093 68487962 		.ascii	"hHybrid(eb) || (__ll_current_aton_ip_owner != nn_in"
 446      72696428 
 446      65622920 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 28


 446      7C7C2028 
 446      5F5F6C6C 
 447 00c6 7374616E 		.ascii	"stance)\000"
 447      63652900 
 448              		.section	.text.__LL_ATON_RT_ExecEndEpochBlock,"ax",%progbits
 449              		.align	1
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	__LL_ATON_RT_ExecEndEpochBlock:
 455              	.LVL31:
 456              	.LFB319:
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 457              		.loc 1 211 1 is_stmt 1 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 461              		.loc 1 212 3 view .LVU122
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 462              		.loc 1 212 30 is_stmt 0 view .LVU123
 463 0000 CB6A     		ldr	r3, [r1, #44]
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 464              		.loc 1 211 1 view .LVU124
 465 0002 70B5     		push	{r4, r5, r6, lr}
 466              		.cfi_def_cfa_offset 16
 467              		.cfi_offset 4, -16
 468              		.cfi_offset 5, -12
 469              		.cfi_offset 6, -8
 470              		.cfi_offset 14, -4
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 471              		.loc 1 211 1 view .LVU125
 472 0004 0546     		mov	r5, r0
 473 0006 0C46     		mov	r4, r1
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 474              		.loc 1 212 6 view .LVU126
 475 0008 13B1     		cbz	r3, .L40
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 476              		.loc 1 213 5 is_stmt 1 view .LVU127
 477 000a 0246     		mov	r2, r0
 478 000c 0220     		movs	r0, #2
 479              	.LVL32:
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 480              		.loc 1 213 5 is_stmt 0 view .LVU128
 481 000e 9847     		blx	r3
 482              	.LVL33:
 483              	.L40:
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 484              		.loc 1 215 3 is_stmt 1 view .LVU129
 485              	.LBB140:
 486              	.LBI140:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 487              		.loc 2 442 22 view .LVU130
 488              	.LBB141:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 489              		.loc 2 444 5 view .LVU131
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 29


 490              		.loc 2 444 5 is_stmt 0 view .LVU132
 491              	.LBE141:
 492              	.LBE140:
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 493              		.loc 1 215 6 discriminator 1 view .LVU133
 494 0010 2B8A     		ldrh	r3, [r5, #16]
 495 0012 5807     		lsls	r0, r3, #29
 496 0014 18D5     		bpl	.L41
 497              	.LBB142:
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 498              		.loc 1 219 5 is_stmt 1 view .LVU134
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 499              		.loc 1 219 21 is_stmt 0 view .LVU135
 500 0016 2846     		mov	r0, r5
 501 0018 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 502              	.LVL34:
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 503              		.loc 1 220 5 is_stmt 1 view .LVU136
 504 001c 28B1     		cbz	r0, .L42
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 505              		.loc 1 220 5 is_stmt 0 discriminator 1 view .LVU137
 506 001e DC21     		movs	r1, #220
 507 0020 264B     		ldr	r3, .L75
 508 0022 274A     		ldr	r2, .L75+4
 509              	.LVL35:
 510              	.L74:
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 511              		.loc 1 220 5 discriminator 1 view .LVU138
 512              	.LBE142:
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 513              		.loc 1 251 5 discriminator 1 view .LVU139
 514 0024 2748     		ldr	r0, .L75+8
 515 0026 FFF7FEFF 		bl	__assert_func
 516              	.LVL36:
 517              	.L42:
 518              	.LBB143:
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
 519              		.loc 1 221 5 is_stmt 1 view .LVU140
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 520              		.loc 1 222 5 view .LVU141
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 521              		.loc 1 222 5 view .LVU142
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 522              		.loc 1 222 5 view .LVU143
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 523              		.loc 1 222 5 view .LVU144
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 524              		.loc 1 222 5 view .LVU145
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 525              		.loc 1 222 5 view .LVU146
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 526              		.loc 1 222 5 view .LVU147
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 527              		.loc 1 222 5 is_stmt 0 discriminator 4 view .LVU148
 528 002a 0222     		movs	r2, #2
 529 002c 264B     		ldr	r3, .L75+12
 530 002e 1A60     		str	r2, [r3]
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 30


 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 531              		.loc 1 222 5 is_stmt 1 discriminator 4 view .LVU149
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 532              		.loc 1 222 5 discriminator 4 view .LVU150
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 533              		.loc 1 222 5 discriminator 4 view .LVU151
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 534              		.loc 1 222 5 discriminator 4 view .LVU152
 535              	.L43:
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 536              		.loc 1 222 5 discriminator 10 view .LVU153
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 537              		.loc 1 222 5 discriminator 10 view .LVU154
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 538              		.loc 1 222 5 is_stmt 0 discriminator 9 view .LVU155
 539 0030 1A68     		ldr	r2, [r3]
 540 0032 9107     		lsls	r1, r2, #30
 541 0034 FCD4     		bmi	.L43
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 542              		.loc 1 222 5 is_stmt 1 discriminator 11 view .LVU156
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 543              		.loc 1 222 5 discriminator 11 view .LVU157
 544              	.LVL37:
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 545              		.loc 1 222 5 discriminator 11 view .LVU158
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 546              		.loc 1 222 5 discriminator 11 view .LVU159
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 547              		.loc 1 222 5 discriminator 11 view .LVU160
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 548              		.loc 1 222 5 discriminator 11 view .LVU161
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 549              		.loc 1 222 5 is_stmt 0 discriminator 15 view .LVU162
 550 0036 4FF08042 		mov	r2, #1073741824
 551 003a 1A60     		str	r2, [r3]
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 552              		.loc 1 222 5 is_stmt 1 discriminator 15 view .LVU163
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 553              		.loc 1 222 5 discriminator 15 view .LVU164
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 554              		.loc 1 222 5 discriminator 15 view .LVU165
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 555              		.loc 1 222 5 discriminator 15 view .LVU166
 556              	.L44:
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 557              		.loc 1 222 5 discriminator 21 view .LVU167
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 558              		.loc 1 222 5 discriminator 21 view .LVU168
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 559              		.loc 1 222 5 is_stmt 0 discriminator 20 view .LVU169
 560 003c 1A68     		ldr	r2, [r3]
 561 003e 5200     		lsls	r2, r2, #1
 562 0040 FCD4     		bmi	.L44
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 563              		.loc 1 222 5 is_stmt 1 discriminator 22 view .LVU170
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 564              		.loc 1 222 5 discriminator 22 view .LVU171
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 31


 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 565              		.loc 1 225 5 view .LVU172
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 566              		.loc 1 225 5 is_stmt 0 discriminator 4 view .LVU173
 567 0042 1920     		movs	r0, #25
 568              	.LVL38:
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 569              		.loc 1 225 5 discriminator 4 view .LVU174
 570 0044 FFF7FEFF 		bl	LL_ATON_DisableClock
 571              	.LVL39:
 572              	.L41:
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 573              		.loc 1 225 5 discriminator 4 view .LVU175
 574              	.LBE143:
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 575              		.loc 1 231 3 is_stmt 1 view .LVU176
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 576              		.loc 1 231 9 is_stmt 0 view .LVU177
 577 0048 6B68     		ldr	r3, [r5, #4]
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 578              		.loc 1 231 6 view .LVU178
 579 004a 0BB1     		cbz	r3, .L45
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 580              		.loc 1 243 5 is_stmt 1 view .LVU179
 581 004c 2846     		mov	r0, r5
 582 004e 9847     		blx	r3
 583              	.LVL40:
 584              	.L45:
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 585              		.loc 1 248 3 view .LVU180
 586              	.LBB144:
 587              	.LBI144:
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 588              		.loc 2 457 22 view .LVU181
 589              	.LBB145:
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 590              		.loc 2 459 5 view .LVU182
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 591              		.loc 2 459 16 is_stmt 0 view .LVU183
 592 0050 2E8A     		ldrh	r6, [r5, #16]
 593              	.LVL41:
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 594              		.loc 2 459 16 view .LVU184
 595              	.LBE145:
 596              	.LBE144:
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 597              		.loc 1 248 36 discriminator 1 view .LVU185
 598 0052 16F0900F 		tst	r6, #144
 599 0056 0BD1     		bne	.L46
 600              	.L50:
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 601              		.loc 1 256 70 discriminator 1 view .LVU186
 602 0058 16F0C00F 		tst	r6, #192
 603 005c 26D1     		bne	.L47
 604              	.L48:
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 605              		.loc 1 263 3 discriminator 2 view .LVU187
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 32


 606 005e 1B4B     		ldr	r3, .L75+16
 607 0060 1B68     		ldr	r3, [r3]
 608 0062 A342     		cmp	r3, r4
 609 0064 1AD1     		bne	.L51
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 610              		.loc 1 263 3 discriminator 3 view .LVU188
 611 0066 40F20711 		movw	r1, #263
 612 006a 194B     		ldr	r3, .L75+20
 613 006c 144A     		ldr	r2, .L75+4
 614 006e D9E7     		b	.L74
 615              	.L46:
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 616              		.loc 1 251 5 is_stmt 1 view .LVU189
 617 0070 164B     		ldr	r3, .L75+16
 618 0072 1B68     		ldr	r3, [r3]
 619 0074 A342     		cmp	r3, r4
 620 0076 03D0     		beq	.L49
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 621              		.loc 1 251 5 is_stmt 0 discriminator 1 view .LVU190
 622 0078 FB21     		movs	r1, #251
 623 007a 164B     		ldr	r3, .L75+24
 624 007c 104A     		ldr	r2, .L75+4
 625 007e D1E7     		b	.L74
 626              	.L49:
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 627              		.loc 1 252 5 is_stmt 1 view .LVU191
 628 0080 0020     		movs	r0, #0
 629 0082 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 630              	.LVL42:
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 631              		.loc 1 256 3 view .LVU192
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 632              		.loc 1 256 6 is_stmt 0 discriminator 1 view .LVU193
 633 0086 F306     		lsls	r3, r6, #27
 634 0088 E6D5     		bpl	.L50
 635              	.L52:
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 636              		.loc 1 261 5 is_stmt 1 view .LVU194
 637 008a 0021     		movs	r1, #0
 638 008c 2046     		mov	r0, r4
 639 008e FFF7FEFF 		bl	__ll_clear_aton_owner
 640              	.LVL43:
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 641              		.loc 1 263 3 view .LVU195
 642              	.LBB146:
 643              	.LBI146:
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 644              		.loc 2 467 22 view .LVU196
 645              	.LBB147:
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 646              		.loc 2 469 5 view .LVU197
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 647              		.loc 2 469 5 is_stmt 0 view .LVU198
 648              	.LBE147:
 649              	.LBE146:
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 650              		.loc 1 263 3 discriminator 1 view .LVU199
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 33


 651 0092 2B8A     		ldrh	r3, [r5, #16]
 652 0094 03F0C003 		and	r3, r3, #192
 653 0098 002B     		cmp	r3, #0
 654 009a E0D0     		beq	.L48
 655              	.L51:
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 656              		.loc 1 266 3 is_stmt 1 view .LVU200
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 657              		.loc 1 266 30 is_stmt 0 view .LVU201
 658 009c E36A     		ldr	r3, [r4, #44]
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 659              		.loc 1 266 6 view .LVU202
 660 009e 63B1     		cbz	r3, .L39
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 661              		.loc 1 268 5 is_stmt 1 view .LVU203
 662 00a0 2A46     		mov	r2, r5
 663 00a2 2146     		mov	r1, r4
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 664              		.loc 1 270 1 is_stmt 0 view .LVU204
 665 00a4 BDE87040 		pop	{r4, r5, r6, lr}
 666              		.cfi_remember_state
 667              		.cfi_restore 14
 668              		.cfi_restore 6
 669              		.cfi_restore 5
 670              		.cfi_restore 4
 671              		.cfi_def_cfa_offset 0
 672              	.LVL44:
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 673              		.loc 1 268 5 view .LVU205
 674 00a8 0320     		movs	r0, #3
 675 00aa 1847     		bx	r3	@ indirect register sibling call
 676              	.LVL45:
 677              	.L47:
 678              		.cfi_restore_state
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 679              		.loc 1 257 64 view .LVU206
 680 00ac 2369     		ldr	r3, [r4, #16]
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 681              		.loc 1 256 105 discriminator 4 view .LVU207
 682 00ae 002B     		cmp	r3, #0
 683 00b0 F4D1     		bne	.L51
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 684              		.loc 1 258 64 view .LVU208
 685 00b2 E368     		ldr	r3, [r4, #12]
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 686              		.loc 1 257 100 view .LVU209
 687 00b4 002B     		cmp	r3, #0
 688 00b6 F1D1     		bne	.L51
 689 00b8 E7E7     		b	.L52
 690              	.L39:
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 691              		.loc 1 270 1 view .LVU210
 692 00ba 70BD     		pop	{r4, r5, r6, pc}
 693              	.LVL46:
 694              	.L76:
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 695              		.loc 1 270 1 view .LVU211
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 34


 696              		.align	2
 697              	.L75:
 698 00bc 00000000 		.word	.LC7
 699 00c0 00000000 		.word	__func__.4
 700 00c4 09000000 		.word	.LC8
 701 00c8 00E00F58 		.word	1477435392
 702 00cc 00000000 		.word	__ll_current_aton_ip_owner
 703 00d0 60000000 		.word	.LC10
 704 00d4 36000000 		.word	.LC9
 705              		.cfi_endproc
 706              	.LFE319:
 708              		.section	.rodata.__LL_ATON_RT_DetermineNextEpochBlock.str1.1,"aMS",%progbits,1
 709              	.LC11:
 710 0000 6E6E5F69 		.ascii	"nn_instance != ((void *)0)\000"
 710      6E737461 
 710      6E636520 
 710      213D2028 
 710      28766F69 
 711              	.LC12:
 712 001b 6E6E5F69 		.ascii	"nn_instance->exec_state.triggered_events == 0x0\000"
 712      6E737461 
 712      6E63652D 
 712      3E657865 
 712      635F7374 
 713              	.LC13:
 714 004b 6E6E5F69 		.ascii	"nn_instance->exec_state.saved_current_epoch_block ="
 714      6E737461 
 714      6E63652D 
 714      3E657865 
 714      635F7374 
 715 007e 3D202828 		.ascii	"= ((void *)0)\000"
 715      766F6964 
 715      202A2930 
 715      2900
 716              		.section	.text.__LL_ATON_RT_DetermineNextEpochBlock,"ax",%progbits
 717              		.align	1
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 722              	__LL_ATON_RT_DetermineNextEpochBlock:
 723              	.LVL47:
 724              	.LFB320:
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 725              		.loc 1 273 1 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 729              		.loc 1 274 3 view .LVU213
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 730              		.loc 1 273 1 is_stmt 0 view .LVU214
 731 0000 08B5     		push	{r3, lr}
 732              		.cfi_def_cfa_offset 8
 733              		.cfi_offset 3, -8
 734              		.cfi_offset 14, -4
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 735              		.loc 1 274 3 view .LVU215
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 35


 736 0002 30B9     		cbnz	r0, .L78
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 737              		.loc 1 274 3 discriminator 1 view .LVU216
 738 0004 4FF48971 		mov	r1, #274
 739 0008 1A4B     		ldr	r3, .L88
 740 000a 1B4A     		ldr	r2, .L88+4
 741              	.L87:
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 742              		.loc 1 276 3 discriminator 1 view .LVU217
 743 000c 1B48     		ldr	r0, .L88+8
 744              	.LVL48:
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 745              		.loc 1 276 3 discriminator 1 view .LVU218
 746 000e FFF7FEFF 		bl	__assert_func
 747              	.LVL49:
 748              	.L78:
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 749              		.loc 1 276 3 is_stmt 1 view .LVU219
 750 0012 C369     		ldr	r3, [r0, #28]
 751 0014 23B1     		cbz	r3, .L79
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 752              		.loc 1 276 3 is_stmt 0 discriminator 1 view .LVU220
 753 0016 4FF48A71 		mov	r1, #276
 754 001a 194B     		ldr	r3, .L88+12
 755 001c 164A     		ldr	r2, .L88+4
 756 001e F5E7     		b	.L87
 757              	.L79:
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 758              		.loc 1 282 3 is_stmt 1 view .LVU221
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 759              		.loc 1 282 31 is_stmt 0 view .LVU222
 760 0020 C368     		ldr	r3, [r0, #12]
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 761              		.loc 1 282 6 view .LVU223
 762 0022 13B3     		cbz	r3, .L80
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 763              		.loc 1 284 5 is_stmt 1 view .LVU224
 764 0024 0369     		ldr	r3, [r0, #16]
 765 0026 23B1     		cbz	r3, .L81
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 766              		.loc 1 284 5 is_stmt 0 discriminator 1 view .LVU225
 767 0028 4FF48E71 		mov	r1, #284
 768 002c 154B     		ldr	r3, .L88+16
 769 002e 124A     		ldr	r2, .L88+4
 770 0030 ECE7     		b	.L87
 771              	.L81:
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 772              		.loc 1 287 5 is_stmt 1 view .LVU226
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 773              		.loc 1 287 80 is_stmt 0 view .LVU227
 774 0032 4368     		ldr	r3, [r0, #4]
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 775              		.loc 1 287 55 view .LVU228
 776 0034 0361     		str	r3, [r0, #16]
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 777              		.loc 1 288 5 is_stmt 1 view .LVU229
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 36


 778              		.loc 1 288 78 is_stmt 0 view .LVU230
 779 0036 8368     		ldr	r3, [r0, #8]
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 780              		.loc 1 288 53 view .LVU231
 781 0038 4361     		str	r3, [r0, #20]
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 782              		.loc 1 290 5 is_stmt 1 view .LVU232
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 783              		.loc 1 290 79 is_stmt 0 view .LVU233
 784 003a 436A     		ldr	r3, [r0, #36]
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 785              		.loc 1 290 54 view .LVU234
 786 003c 8362     		str	r3, [r0, #40]
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 787              		.loc 1 294 5 is_stmt 1 view .LVU235
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 788              		.loc 1 294 74 is_stmt 0 view .LVU236
 789 003e C368     		ldr	r3, [r0, #12]
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 790              		.loc 1 294 49 view .LVU237
 791 0040 4360     		str	r3, [r0, #4]
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 792              		.loc 1 295 5 is_stmt 1 view .LVU238
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 793              		.loc 1 295 72 is_stmt 0 view .LVU239
 794 0042 C368     		ldr	r3, [r0, #12]
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 795              		.loc 1 295 47 view .LVU240
 796 0044 8360     		str	r3, [r0, #8]
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 797              		.loc 1 297 5 is_stmt 1 view .LVU241
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 798              		.loc 1 297 101 is_stmt 0 view .LVU242
 799 0046 8368     		ldr	r3, [r0, #8]
 800              	.LVL50:
 801              	.LBB152:
 802              	.LBI152:
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 803              		.loc 1 85 17 is_stmt 1 view .LVU243
 804              	.LBB153:
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 805              		.loc 1 87 3 view .LVU244
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 806              		.loc 1 89 3 view .LVU245
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 807              		.loc 1 89 6 is_stmt 0 view .LVU246
 808 0048 6BB9     		cbnz	r3, .L86
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 809              		.loc 1 87 7 view .LVU247
 810 004a 1A46     		mov	r2, r3
 811              	.LVL51:
 812              	.L83:
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 813              		.loc 1 97 3 is_stmt 1 view .LVU248
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 814              		.loc 1 97 3 is_stmt 0 view .LVU249
 815              	.LBE153:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 37


 816              	.LBE152:
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 817              		.loc 1 301 46 view .LVU250
 818 004c 0023     		movs	r3, #0
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 819              		.loc 1 297 48 discriminator 1 view .LVU251
 820 004e 4262     		str	r2, [r0, #36]
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 821              		.loc 1 301 5 is_stmt 1 view .LVU252
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 822              		.loc 1 301 46 is_stmt 0 view .LVU253
 823 0050 C360     		str	r3, [r0, #12]
 824              	.L85:
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 825              		.loc 1 309 3 is_stmt 1 view .LVU254
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 826              		.loc 1 309 55 is_stmt 0 view .LVU255
 827 0052 0023     		movs	r3, #0
 828 0054 80F82030 		strb	r3, [r0, #32]
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 829              		.loc 1 311 1 view .LVU256
 830 0058 08BD     		pop	{r3, pc}
 831              	.LVL52:
 832              	.L84:
 833              	.LBB157:
 834              	.LBB156:
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 835              		.loc 1 93 7 is_stmt 1 view .LVU257
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 836              		.loc 1 93 11 is_stmt 0 view .LVU258
 837 005a 1433     		adds	r3, r3, #20
 838              	.LVL53:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 839              		.loc 1 91 54 is_stmt 1 discriminator 3 view .LVU259
 840 005c 0132     		adds	r2, r2, #1
 841              	.LVL54:
 842              	.L82:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 843              		.loc 1 91 17 discriminator 1 view .LVU260
 844              	.LBB154:
 845              	.LBI154:
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 846              		.loc 2 427 22 view .LVU261
 847              	.LBB155:
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 848              		.loc 2 429 5 view .LVU262
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 849              		.loc 2 429 5 is_stmt 0 view .LVU263
 850              	.LBE155:
 851              	.LBE154:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 852              		.loc 1 91 17 discriminator 1 view .LVU264
 853 005e 198A     		ldrh	r1, [r3, #16]
 854 0060 0907     		lsls	r1, r1, #28
 855 0062 FAD5     		bpl	.L84
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 856              		.loc 1 91 17 discriminator 1 view .LVU265
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 38


 857 0064 F2E7     		b	.L83
 858              	.LVL55:
 859              	.L86:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 860              		.loc 1 91 12 view .LVU266
 861 0066 0122     		movs	r2, #1
 862 0068 F9E7     		b	.L82
 863              	.LVL56:
 864              	.L80:
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 865              		.loc 1 91 12 view .LVU267
 866              	.LBE156:
 867              	.LBE157:
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 868              		.loc 1 305 5 is_stmt 1 view .LVU268
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 869              		.loc 1 305 28 is_stmt 0 view .LVU269
 870 006a 4368     		ldr	r3, [r0, #4]
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 871              		.loc 1 305 48 view .LVU270
 872 006c 1433     		adds	r3, r3, #20
 873 006e 4360     		str	r3, [r0, #4]
 874 0070 EFE7     		b	.L85
 875              	.L89:
 876 0072 00BF     		.align	2
 877              	.L88:
 878 0074 00000000 		.word	.LC11
 879 0078 00000000 		.word	__func__.3
 880 007c 09000000 		.word	.LC8
 881 0080 1B000000 		.word	.LC12
 882 0084 4B000000 		.word	.LC13
 883              		.cfi_endproc
 884              	.LFE320:
 886              		.section	.text.dump_dma_state,"ax",%progbits
 887              		.align	1
 888              		.weak	dump_dma_state
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	dump_dma_state:
 894              	.LFB316:
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 895              		.loc 1 58 39 is_stmt 1 view -0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 900              		.loc 1 58 40 view .LVU272
 901 0000 7047     		bx	lr
 902              		.cfi_endproc
 903              	.LFE316:
 905              		.section	.rodata.__LL_ATON_RT_IrqErr.str1.1,"aMS",%progbits,1
 906              	.LC14:
 907 0000 53747265 		.ascii	"Streaming engine #%lu error interrupt: 0x%lx\012\000"
 907      616D696E 
 907      6720656E 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 39


 907      67696E65 
 907      2023256C 
 908              	.LC15:
 909 002e 53747265 		.ascii	"Streaming engine completion interrupt\000"
 909      616D696E 
 909      6720656E 
 909      67696E65 
 909      20636F6D 
 910              	.LC16:
 911 0054 436F6E76 		.ascii	"Convolutional accelerator interrupt\000"
 911      6F6C7574 
 911      696F6E61 
 911      6C206163 
 911      63656C65 
 912              	.LC17:
 913 0078 5265636F 		.ascii	"Reconfigurable buffer interrupt\000"
 913      6E666967 
 913      75726162 
 913      6C652062 
 913      75666665 
 914              	.LC18:
 915 0098 42757320 		.ascii	"Bus interface interrupt\000"
 915      696E7465 
 915      72666163 
 915      6520696E 
 915      74657272 
 916              	.LC19:
 917 00b0 42555349 		.ascii	"BUSIF%ld ERR: 0x%lx\012\000"
 917      46256C64 
 917      20455252 
 917      3A203078 
 917      256C780A 
 918              	.LC20:
 919 00c5 53747265 		.ascii	"Stream switch interrupt\000"
 919      616D2073 
 919      77697463 
 919      6820696E 
 919      74657272 
 920              	.LC21:
 921 00dd 45706F63 		.ascii	"Epoch Controller ERROR interrupt: EC_IRQ = 0x%08lx\012"
 921      6820436F 
 921      6E74726F 
 921      6C6C6572 
 921      20455252 
 922 0110 00       		.ascii	"\000"
 923              	.LC22:
 924 0111 45706F63 		.ascii	"Epoch Controller opcode counter: 0x%08lx\012\000"
 924      6820436F 
 924      6E74726F 
 924      6C6C6572 
 924      206F7063 
 925              	.LC23:
 926 013b 45706F63 		.ascii	"Epoch Controller label: 0x%08lx\012\000"
 926      6820436F 
 926      6E74726F 
 926      6C6C6572 
 926      206C6162 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 40


 927              	.LC24:
 928 015c 45706F63 		.ascii	"Epoch Controller NOACK interrupt\000"
 928      6820436F 
 928      6E74726F 
 928      6C6C6572 
 928      204E4F41 
 929              	.LC25:
 930 017d 45706F63 		.ascii	"Epoch Controller interrupt\000"
 930      6820436F 
 930      6E74726F 
 930      6C6C6572 
 930      20696E74 
 931              	.LC26:
 932 0198 41544F4E 		.ascii	"ATON_STD_IRQHandler()@%d: irqs=0x%llx\012\000"
 932      5F535444 
 932      5F495251 
 932      48616E64 
 932      6C657228 
 933              	.LC27:
 934 01bf 3000     		.ascii	"0\000"
 935              		.section	.text.__LL_ATON_RT_IrqErr,"ax",%progbits
 936              		.align	1
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 941              	__LL_ATON_RT_IrqErr:
 942              	.LVL57:
 943              	.LFB332:
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** User API Functions ***/
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Registers callbacks for ATON runtime related events (e.g. initialization/deinitialization
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_Callbacktype_t`)
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param rt_callback Function pointer to callback function (set to `NULL` to disable epoch tracing
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called when no network is currently executing!
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetRuntimeCallback(TraceRuntime_FuncPtr_t rt_callback)
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @deprecated This function is deprecated and will be removed in a future release.
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *             Use `LL_ATON_RT_SetNetworkCallback()` instead!
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetEpochCallback(TraceEpochBlock_FuncPtr_t epoch_block_callback, NN_Instance_TypeDe
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 41


 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called while the passed network instance is not executing
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *        and should be called before `LL_ATON_RT_Init_Network()`!
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetNetworkCallback(NN_Instance_TypeDef *nn_instance, TraceEpochBlock_FuncPtr_t epoc
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize a network instance
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Care about epoch controller blobs relocation */
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = false;
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = ai_rel_network_ec_network_init(nn_instance->exec_state.inst_reloc);
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = nn_instance->network->ec_network_init();
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ret == true);
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call actual network instance initialization */
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize a network instance
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 42


 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instan
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance,
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Re-set ATON IP owner */
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == __ll_current_aton_ip_owner)
 487:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // under execution we might still be owner of the ATON IP
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance, true); // `true` means "allow for hard de-initialization of 
 490:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 491:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 492:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** De-initialize static variables **/
 493:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set context */
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 499:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set saved context */
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 502:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = 0;
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 505:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 507:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* intentional do not re-set information about running inference `nn_instance->exec_state.inferen
 508:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 509:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set asynchronous status variables */
 510:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 515:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 517:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Reset network instance for getting ready for a new inference
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 519:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 520:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Reset_Network(NN_Instance_TypeDef *nn_instance)
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 524:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 525:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 43


 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 527:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize the ATON runtime
 528:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 529:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeInit(void)
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 531:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_Init();
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 534:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize IRQ Context **/
 535:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 537:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 538:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Disable & Clear interrupt controller */
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
 540:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 541:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Preset Interrupt Controller masks */
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 545:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 546:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 547:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
 548:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 549:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 550:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 551:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Enable Interrupt Controller (again) */
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(INTCTRL, 0);
 553:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 555:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize OSAL layer **/
 556:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INIT();
 557:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Disable all four ATON interrupts **/
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 560:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 561:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Install IRQ handler **/
 562:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);
 563:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 564:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
 566:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** After having initialized ATON call callback (which among others might initialize further subs
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 572:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize the ATON runtime
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, 
 575:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_DeInit_Network()`)
 576:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 577:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeDeInit(void)
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 579:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 581:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 582:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 44


 583:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Disable all four ATON interrupts */
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 586:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Remove IRQ handler */
 587:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_REMOVE_IRQ(ATON_STD_IRQ_LINE);
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 589:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize OSAL layer */
 590:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DEINIT();
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 592:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize ATON IPs */
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DeInit();
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 595:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 596:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 597:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief  Checks status of previously started epoch block and
 598:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *         starts execution of next epoch block of the NN provided the previous epoch block has ter
 599:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to run/continue (may not be `NULL`)
 600:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_NO_WFE  Next epoch block may be started, NN execution not finished, do not ca
 601:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`
 602:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_WFE     Epoch block is still running, NN execution not finished, you may call
 603:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`.
 604:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            NOTE, that in this case no other network instance may be run/continue
 605:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            same thread!
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            It is entirely the user's responsibility to comply with this restrict
 607:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_DONE    NN execution finished
 608:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 609:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 612:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 613:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Test for wrong/missing initialization */
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
 615:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 616:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Check if network is starting a new inference */
 617:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inference_started == false)
 618:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 619:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Perform epoch controller blob relocation updates */
 620:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 621:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = false;
 622:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 623:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 624:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = ai_rel_network_ec_inference_init(nn_instance->exec_state.inst_reloc);
 625:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 626:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 627:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 628:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != 
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = nn_instance->network->ec_inference_init();
 630:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NU
 633:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 634:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 635:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ret == true);
 637:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 638:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Set inference started flag to `true` */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 45


 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.inference_started = true;
 641:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 642:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Placeholder for things which need to be done before starting an inference */
 643:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* ==> here <== */
 644:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 646:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 647:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool this_run_executed_end_epoch = false;
 648:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 649:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 650:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   while (true)
 651:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 652:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 653:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for current epoch block to finish */
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 656:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
 658:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 659:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Enter critical section */
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
 661:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_ENTER_CS();
 663:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 664:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* reset triggered events */
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.triggered_events &= ~_wait_mask;
 666:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 667:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Exit critical section */
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_EXIT_CS();
 669:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 670:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* end/clean-up epoch block */
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 672:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 673:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 674:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 675:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 676:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 677:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 678:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 679:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop */
 680:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_WFE;
 681:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 682:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 683:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 684:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 685:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* test for last epoch block */
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
 687:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (nn_instance->exec_state.saved_current_epoch_block != NULL)
 689:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 690:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* return from inserted epoch block */
 691:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
 692:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 693:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.current_epoch_block++;
 695:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 46


 697:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_NO_WFE;
 698:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 700:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 701:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Reached end of execution */
 702:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_DONE;
 703:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 704:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 705:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 706:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* run/start current epoch block */
 707:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 708:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (this_run_executed_end_epoch)
 709:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // allow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 710:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 711:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 712:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 713:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!nn_instance->exec_state.current_epoch_block_started)
 715:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 716:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       nn_instance->exec_state.current_epoch_block_started = true;
 717:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 718:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 719:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 720:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 721:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
 723:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 724:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* end/clean-up epoch block */
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 726:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 727:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 728:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* advance epoch block */
 729:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 730:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 731:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 732:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 733:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 734:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 735:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 736:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop */
 737:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_WFE;
 738:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 739:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 740:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 741:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 742:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 743:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 744:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for end of epoch block */
 745:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 746:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (_wait_mask != 0)
 747:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 748:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Perform polling wait */
 749:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (EpochBlock_IsEpochBlob(nn_instance->exec_state.current_epoch_block))
 750:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 751:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 752:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_Wait(_wait_mask);
 753:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 47


 754:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(false); // may never happen
 755:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 756:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 757:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 758:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 759:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_Streng_Wait(_wait_mask);
 760:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 761:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 762:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 763:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 764:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 765:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 766:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* advance epoch block */
 767:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 768:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 769:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 770:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return LL_ATON_RT_NO_WFE;
 771:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 772:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 773:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 774:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 775:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 776:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON Irq Handler ***/
 777:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define IRQ_ERR_MSG() LL_ATON_PRINTF("ATON_STD_IRQHandler()@%d: irqs=0x%" PRIx64 "\n", __LINE__, (u
 778:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 779:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** // REMEMBER: mask out all interrupt from parameter `irqs` you do NOT want to be handled in beyond f
 780:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 781:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint64_t irqs)
 782:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
 783:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint32_t irqs)
 784:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 785:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 944              		.loc 1 785 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 786:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 948              		.loc 1 786 3 view .LVU274
 787:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 949              		.loc 1 787 3 view .LVU275
 788:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 789:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!irqs)
 950              		.loc 1 789 3 view .LVU276
 785:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 951              		.loc 1 785 1 is_stmt 0 view .LVU277
 952 0000 38B5     		push	{r3, r4, r5, lr}
 953              		.cfi_def_cfa_offset 16
 954              		.cfi_offset 3, -16
 955              		.cfi_offset 4, -12
 956              		.cfi_offset 5, -8
 957              		.cfi_offset 14, -4
 958              		.loc 1 789 6 view .LVU278
 959 0002 0446     		mov	r4, r0
 960 0004 0028     		cmp	r0, #0
 961 0006 5DD0     		beq	.L131
 962              	.LVL58:
 963              	.LBB161:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 48


 964              	.LBI161:
 783:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 965              		.loc 1 783 13 is_stmt 1 view .LVU279
 966              	.LBB162:
 790:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 791:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 792:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_STRENG_NUM
 793:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine Error interrupts */
 794:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
 967              		.loc 1 794 3 view .LVU280
 968              		.loc 1 794 12 is_stmt 0 view .LVU281
 969 0008 2F4B     		ldr	r3, .L132
 970              		.loc 1 794 6 view .LVU282
 971 000a 0340     		ands	r3, r0, r3
 972 000c 09D0     		beq	.L93
 973              	.LBB163:
 795:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 796:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 797:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 798:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                    //(ATON_INTCTRL_INTS(0) <= 32)
 799:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 974              		.loc 1 799 5 is_stmt 1 view .LVU283
 800:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                   //(ATON_INTCTRL_INTS(0) <= 32)
 801:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 802:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
 975              		.loc 1 802 5 view .LVU284
 976              	.LVL59:
 803:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 804:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // assumes that stream engine interrupts are assigned in the order of their engine number and t
 805:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // within the `INTREG` register
 806:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
 977              		.loc 1 806 5 view .LVU285
 978              		.loc 1 806 62 is_stmt 0 view .LVU286
 979 000e 5942     		rsbs	r1, r3, #0
 980              		.loc 1 806 59 view .LVU287
 981 0010 1940     		ands	r1, r1, r3
 982              	.LVL60:
 807:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     streaming_engine_nr -= ATON_STRENG_INT(0);
 983              		.loc 1 807 5 is_stmt 1 view .LVU288
 808:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 809:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 810:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
 984              		.loc 1 810 5 view .LVU289
 985              		.loc 1 810 27 is_stmt 0 discriminator 2 view .LVU290
 986 0012 0A29     		cmp	r1, #10
 987 0014 2D4B     		ldr	r3, .L132+4
 988              	.LVL61:
 989              		.loc 1 810 27 discriminator 2 view .LVU291
 990 0016 A8BF     		it	ge
 991 0018 3C23     		movge	r3, #60
 811:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine #%" PRIu32 " error interrupt: 0x%" PRIx32 "\n", streaming_engi
 992              		.loc 1 811 5 view .LVU292
 993 001a 2D48     		ldr	r0, .L132+8
 994              	.LVL62:
 810:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine #%" PRIu32 " error interrupt: 0x%" PRIx32 "\n", streaming_engi
 995              		.loc 1 810 14 discriminator 4 view .LVU293
 996 001c 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 49


 997              	.LVL63:
 998              		.loc 1 811 5 is_stmt 1 view .LVU294
 999 001e FFF7FEFF 		bl	printf
 1000              	.LVL64:
 1001              	.L93:
 1002              		.loc 1 811 5 is_stmt 0 view .LVU295
 1003              	.LBE163:
 812:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !NDEBUG
 813:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 814:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine interrupts */
 815:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
 1004              		.loc 1 815 3 is_stmt 1 view .LVU296
 1005              		.loc 1 815 12 is_stmt 0 view .LVU297
 1006 0022 C4F30903 		ubfx	r3, r4, #0, #10
 1007              		.loc 1 815 6 view .LVU298
 1008 0026 13B1     		cbz	r3, .L95
 816:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 817:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine completion interrupt\n");
 1009              		.loc 1 817 5 is_stmt 1 view .LVU299
 1010 0028 2A48     		ldr	r0, .L132+12
 1011 002a FFF7FEFF 		bl	puts
 1012              	.LVL65:
 1013              	.L95:
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 819:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRENG_NUM
 820:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 821:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_CONVACC_NUM
 822:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Convolutional accelerators interrupts */
 823:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
 1014              		.loc 1 823 3 view .LVU300
 1015              		.loc 1 823 6 is_stmt 0 view .LVU301
 1016 002e 14F4700F 		tst	r4, #15728640
 1017 0032 02D0     		beq	.L96
 824:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 825:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
 1018              		.loc 1 825 5 is_stmt 1 view .LVU302
 1019 0034 2848     		ldr	r0, .L132+16
 1020 0036 FFF7FEFF 		bl	puts
 1021              	.LVL66:
 1022              	.L96:
 826:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 827:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_CONVACC_NUM
 828:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 829:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_RECBUF_NUM)
 830:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reconfigurable buffer interrupts */
 831:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
 1023              		.loc 1 831 3 view .LVU303
 1024              		.loc 1 831 6 is_stmt 0 view .LVU304
 1025 003a E501     		lsls	r5, r4, #7
 1026 003c 02D5     		bpl	.L97
 832:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 833:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
 1027              		.loc 1 833 5 is_stmt 1 view .LVU305
 1028 003e 2748     		ldr	r0, .L132+20
 1029 0040 FFF7FEFF 		bl	puts
 1030              	.LVL67:
 1031              	.L97:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 50


 834:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 835:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_RECBUF_NUM
 836:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 837:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_BUSIF_NUM
 838:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Bus interface interrupts */
 839:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
 1032              		.loc 1 839 3 view .LVU306
 1033              		.loc 1 839 6 is_stmt 0 view .LVU307
 1034 0044 14F0C06F 		tst	r4, #100663296
 1035 0048 0ED0     		beq	.L98
 840:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 841:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Bus interface interrupt\n");
 1036              		.loc 1 841 5 is_stmt 1 view .LVU308
 1037 004a 2548     		ldr	r0, .L132+24
 1038 004c FFF7FEFF 		bl	puts
 1039              	.LVL68:
 842:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 843:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Report offending stream engine */
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_BUSIF_NUM; i++)
 1040              		.loc 1 844 5 view .LVU309
 1041              		.loc 1 844 19 discriminator 1 view .LVU310
 845:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1042              		.loc 1 845 7 view .LVU311
 1043              		.loc 1 845 7 is_stmt 0 discriminator 4 view .LVU312
 1044 0050 244B     		ldr	r3, .L132+28
 1045 0052 0021     		movs	r1, #0
 1046 0054 1A69     		ldr	r2, [r3, #16]
 1047 0056 2448     		ldr	r0, .L132+32
 1048 0058 FFF7FEFF 		bl	printf
 1049              	.LVL69:
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1050              		.loc 1 844 38 is_stmt 1 discriminator 2 view .LVU313
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1051              		.loc 1 844 19 discriminator 1 view .LVU314
 1052              		.loc 1 845 7 view .LVU315
 1053              		.loc 1 845 7 is_stmt 0 discriminator 4 view .LVU316
 1054 005c 234B     		ldr	r3, .L132+36
 1055 005e 0121     		movs	r1, #1
 1056 0060 1A69     		ldr	r2, [r3, #16]
 1057 0062 2148     		ldr	r0, .L132+32
 1058 0064 FFF7FEFF 		bl	printf
 1059              	.LVL70:
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1060              		.loc 1 844 38 is_stmt 1 discriminator 2 view .LVU317
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1061              		.loc 1 844 19 discriminator 1 view .LVU318
 1062              	.L98:
 846:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 847:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_BUSIF_NUM
 848:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 849:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_STRSWITCH_NUM)
 850:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Stream switch interrupts */
 851:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
 1063              		.loc 1 851 3 view .LVU319
 1064              		.loc 1 851 6 is_stmt 0 view .LVU320
 1065 0068 2001     		lsls	r0, r4, #4
 1066 006a 02D5     		bpl	.L99
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 51


 852:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 853:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Stream switch interrupt\n");
 1067              		.loc 1 853 5 is_stmt 1 view .LVU321
 1068 006c 2048     		ldr	r0, .L132+40
 1069 006e FFF7FEFF 		bl	puts
 1070              	.LVL71:
 1071              	.L99:
 854:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 855:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRSWITCH_NUM
 856:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 857:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 858:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Epoch Controller interrupts */
 859:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
 1072              		.loc 1 859 3 view .LVU322
 1073              		.loc 1 859 6 is_stmt 0 view .LVU323
 1074 0072 6100     		lsls	r1, r4, #1
 1075 0074 0CD5     		bpl	.L100
 860:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 861:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_I
 1076              		.loc 1 861 5 is_stmt 1 view .LVU324
 1077 0076 1F4D     		ldr	r5, .L132+44
 1078 0078 1F48     		ldr	r0, .L132+48
 1079 007a E968     		ldr	r1, [r5, #12]
 1080 007c FFF7FEFF 		bl	printf
 1081              	.LVL72:
 862:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
 1082              		.loc 1 862 5 view .LVU325
 1083 0080 296A     		ldr	r1, [r5, #32]
 1084 0082 1E48     		ldr	r0, .L132+52
 1085 0084 FFF7FEFF 		bl	printf
 1086              	.LVL73:
 863:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
 1087              		.loc 1 863 5 view .LVU326
 1088 0088 E969     		ldr	r1, [r5, #28]
 1089 008a 1D48     		ldr	r0, .L132+56
 1090 008c FFF7FEFF 		bl	printf
 1091              	.LVL74:
 1092              	.L100:
 864:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 865:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
 1093              		.loc 1 865 3 view .LVU327
 1094              		.loc 1 865 6 is_stmt 0 view .LVU328
 1095 0090 A200     		lsls	r2, r4, #2
 1096 0092 02D5     		bpl	.L101
 866:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 867:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
 1097              		.loc 1 867 5 is_stmt 1 view .LVU329
 1098 0094 1B48     		ldr	r0, .L132+60
 1099 0096 FFF7FEFF 		bl	puts
 1100              	.LVL75:
 1101              	.L101:
 868:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 869:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
 1102              		.loc 1 869 3 view .LVU330
 1103              		.loc 1 869 6 is_stmt 0 view .LVU331
 1104 009a E300     		lsls	r3, r4, #3
 1105 009c 02D5     		bpl	.L102
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 52


 870:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 871:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller interrupt\n");
 1106              		.loc 1 871 5 is_stmt 1 view .LVU332
 1107 009e 1A48     		ldr	r0, .L132+64
 1108 00a0 FFF7FEFF 		bl	puts
 1109              	.LVL76:
 1110              	.L102:
 872:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 873:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 874:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 875:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* default error handling */
 876:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   dump_dma_state();
 1111              		.loc 1 876 3 view .LVU333
 1112 00a4 FFF7FEFF 		bl	dump_dma_state
 1113              	.LVL77:
 877:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   IRQ_ERR_MSG(); // just for debug
 1114              		.loc 1 877 3 view .LVU334
 1115 00a8 2246     		mov	r2, r4
 1116 00aa 0023     		movs	r3, #0
 1117 00ac 40F26D31 		movw	r1, #877
 1118 00b0 1648     		ldr	r0, .L132+68
 1119 00b2 FFF7FEFF 		bl	printf
 1120              	.LVL78:
 878:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 879:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_FFLUSH(stdout);
 880:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 881:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(false); // may never happen
 1121              		.loc 1 881 3 view .LVU335
 1122 00b6 40F27131 		movw	r1, #881
 1123 00ba 154B     		ldr	r3, .L132+72
 1124 00bc 154A     		ldr	r2, .L132+76
 1125 00be 1648     		ldr	r0, .L132+80
 1126 00c0 FFF7FEFF 		bl	__assert_func
 1127              	.LVL79:
 1128              	.L131:
 1129              		.loc 1 881 3 is_stmt 0 view .LVU336
 1130              	.LBE162:
 1131              	.LBE161:
 882:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 883:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // TODO: Treat as error!
 884:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // All of the above not handled interrupts should be changed in a way that allows both a return f
 885:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, an
 887:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, f
 888:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // call to `LL_ATON_RT_RunEpochBlock()`
 889:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1132              		.loc 1 889 1 view .LVU337
 1133 00c4 38BD     		pop	{r3, r4, r5, pc}
 1134              	.L133:
 1135 00c6 00BF     		.align	2
 1136              	.L132:
 1137 00c8 00FC0F00 		.word	1047552
 1138 00cc 3C500E58 		.word	1477333052
 1139 00d0 00000000 		.word	.LC14
 1140 00d4 2E000000 		.word	.LC15
 1141 00d8 54000000 		.word	.LC16
 1142 00dc 78000000 		.word	.LC17
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 53


 1143 00e0 98000000 		.word	.LC18
 1144 00e4 00200E58 		.word	1477320704
 1145 00e8 B0000000 		.word	.LC19
 1146 00ec 00300E58 		.word	1477324800
 1147 00f0 C5000000 		.word	.LC20
 1148 00f4 00E00F58 		.word	1477435392
 1149 00f8 DD000000 		.word	.LC21
 1150 00fc 11010000 		.word	.LC22
 1151 0100 3B010000 		.word	.LC23
 1152 0104 5C010000 		.word	.LC24
 1153 0108 7D010000 		.word	.LC25
 1154 010c 98010000 		.word	.LC26
 1155 0110 BF010000 		.word	.LC27
 1156 0114 00000000 		.word	__func__.1
 1157 0118 09000000 		.word	.LC8
 1158              		.cfi_endproc
 1159              	.LFE332:
 1161              		.section	.text.LL_ATON_RT_SetRuntimeCallback,"ax",%progbits
 1162              		.align	1
 1163              		.global	LL_ATON_RT_SetRuntimeCallback
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	LL_ATON_RT_SetRuntimeCallback:
 1169              	.LVL80:
 1170              	.LFB323:
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 1171              		.loc 1 394 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1176              		.loc 1 395 3 view .LVU339
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1177              		.loc 1 395 29 is_stmt 0 view .LVU340
 1178 0000 014B     		ldr	r3, .L135
 1179 0002 1860     		str	r0, [r3]
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1180              		.loc 1 396 1 view .LVU341
 1181 0004 7047     		bx	lr
 1182              	.L136:
 1183 0006 00BF     		.align	2
 1184              	.L135:
 1185 0008 00000000 		.word	ll_aton_init_deinit_trace
 1186              		.cfi_endproc
 1187              	.LFE323:
 1189              		.section	.text.LL_ATON_RT_SetEpochCallback,"ax",%progbits
 1190              		.align	1
 1191              		.global	LL_ATON_RT_SetEpochCallback
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	LL_ATON_RT_SetEpochCallback:
 1197              	.LVL81:
 1198              	.LFB324:
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 54


 1199              		.loc 1 407 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1203              		.loc 1 408 3 view .LVU343
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1204              		.loc 1 407 1 is_stmt 0 view .LVU344
 1205 0000 08B5     		push	{r3, lr}
 1206              		.cfi_def_cfa_offset 8
 1207              		.cfi_offset 3, -8
 1208              		.cfi_offset 14, -4
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1209              		.loc 1 408 3 view .LVU345
 1210 0002 31B9     		cbnz	r1, .L138
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1211              		.loc 1 408 3 discriminator 1 view .LVU346
 1212 0004 4FF4CC71 		mov	r1, #408
 1213              	.LVL82:
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1214              		.loc 1 408 3 discriminator 1 view .LVU347
 1215 0008 034B     		ldr	r3, .L139
 1216 000a 044A     		ldr	r2, .L139+4
 1217 000c 0448     		ldr	r0, .L139+8
 1218              	.LVL83:
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1219              		.loc 1 408 3 discriminator 1 view .LVU348
 1220 000e FFF7FEFF 		bl	__assert_func
 1221              	.LVL84:
 1222              	.L138:
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1223              		.loc 1 409 3 is_stmt 1 view .LVU349
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1224              		.loc 1 409 51 is_stmt 0 view .LVU350
 1225 0012 C862     		str	r0, [r1, #44]
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1226              		.loc 1 410 1 view .LVU351
 1227 0014 08BD     		pop	{r3, pc}
 1228              	.L140:
 1229 0016 00BF     		.align	2
 1230              	.L139:
 1231 0018 00000000 		.word	.LC11
 1232 001c 00000000 		.word	__func__.16
 1233 0020 09000000 		.word	.LC8
 1234              		.cfi_endproc
 1235              	.LFE324:
 1237              		.section	.text.LL_ATON_RT_SetNetworkCallback,"ax",%progbits
 1238              		.align	1
 1239              		.global	LL_ATON_RT_SetNetworkCallback
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1244              	LL_ATON_RT_SetNetworkCallback:
 1245              	.LVL85:
 1246              	.LFB325:
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1247              		.loc 1 421 1 is_stmt 1 view -0
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 55


 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1251              		.loc 1 422 3 view .LVU353
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1252              		.loc 1 421 1 is_stmt 0 view .LVU354
 1253 0000 08B5     		push	{r3, lr}
 1254              		.cfi_def_cfa_offset 8
 1255              		.cfi_offset 3, -8
 1256              		.cfi_offset 14, -4
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1257              		.loc 1 422 3 view .LVU355
 1258 0002 30B9     		cbnz	r0, .L142
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1259              		.loc 1 422 3 discriminator 1 view .LVU356
 1260 0004 4FF4D371 		mov	r1, #422
 1261              	.LVL86:
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1262              		.loc 1 422 3 discriminator 1 view .LVU357
 1263 0008 034B     		ldr	r3, .L143
 1264 000a 044A     		ldr	r2, .L143+4
 1265 000c 0448     		ldr	r0, .L143+8
 1266              	.LVL87:
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1267              		.loc 1 422 3 discriminator 1 view .LVU358
 1268 000e FFF7FEFF 		bl	__assert_func
 1269              	.LVL88:
 1270              	.L142:
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1271              		.loc 1 423 3 is_stmt 1 view .LVU359
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1272              		.loc 1 423 51 is_stmt 0 view .LVU360
 1273 0012 C162     		str	r1, [r0, #44]
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1274              		.loc 1 424 1 view .LVU361
 1275 0014 08BD     		pop	{r3, pc}
 1276              	.L144:
 1277 0016 00BF     		.align	2
 1278              	.L143:
 1279 0018 00000000 		.word	.LC11
 1280 001c 00000000 		.word	__func__.15
 1281 0020 09000000 		.word	.LC8
 1282              		.cfi_endproc
 1283              	.LFE325:
 1285              		.section	.rodata.LL_ATON_RT_Init_Network.str1.1,"aMS",%progbits,1
 1286              	.LC28:
 1287 0000 6E6E5F69 		.ascii	"nn_instance->network->ec_network_init != ((void *)0"
 1287      6E737461 
 1287      6E63652D 
 1287      3E6E6574 
 1287      776F726B 
 1288 0033 2900     		.ascii	")\000"
 1289              	.LC29:
 1290 0035 72657420 		.ascii	"ret == 1\000"
 1290      3D3D2031 
 1290      00
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 56


 1291              		.section	.text.LL_ATON_RT_Init_Network,"ax",%progbits
 1292              		.align	1
 1293              		.global	LL_ATON_RT_Init_Network
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1298              	LL_ATON_RT_Init_Network:
 1299              	.LVL89:
 1300              	.LFB326:
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1301              		.loc 1 431 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1305              		.loc 1 433 3 view .LVU363
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1306              		.loc 1 431 1 is_stmt 0 view .LVU364
 1307 0000 10B5     		push	{r4, lr}
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 4, -8
 1310              		.cfi_offset 14, -4
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1311              		.loc 1 433 6 view .LVU365
 1312 0002 0446     		mov	r4, r0
 1313 0004 B0B1     		cbz	r0, .L145
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1314              		.loc 1 439 3 is_stmt 1 view .LVU366
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1315              		.loc 1 439 18 is_stmt 0 view .LVU367
 1316 0006 0368     		ldr	r3, [r0]
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1317              		.loc 1 439 6 view .LVU368
 1318 0008 A3B1     		cbz	r3, .L145
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1319              		.loc 1 457 3 is_stmt 1 view .LVU369
 1320 000a 5B68     		ldr	r3, [r3, #4]
 1321 000c 33B9     		cbnz	r3, .L147
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1322              		.loc 1 457 3 is_stmt 0 discriminator 1 view .LVU370
 1323 000e 40F2C911 		movw	r1, #457
 1324 0012 094B     		ldr	r3, .L156
 1325 0014 094A     		ldr	r2, .L156+4
 1326              	.LVL90:
 1327              	.L155:
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1328              		.loc 1 460 3 discriminator 1 view .LVU371
 1329 0016 0A48     		ldr	r0, .L156+8
 1330 0018 FFF7FEFF 		bl	__assert_func
 1331              	.LVL91:
 1332              	.L147:
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1333              		.loc 1 458 3 is_stmt 1 view .LVU372
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1334              		.loc 1 458 14 is_stmt 0 view .LVU373
 1335 001c 9847     		blx	r3
 1336              	.LVL92:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 57


 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1337              		.loc 1 460 3 is_stmt 1 view .LVU374
 1338 001e 20B9     		cbnz	r0, .L148
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1339              		.loc 1 460 3 is_stmt 0 discriminator 1 view .LVU375
 1340 0020 4FF4E671 		mov	r1, #460
 1341 0024 074B     		ldr	r3, .L156+12
 1342 0026 054A     		ldr	r2, .L156+4
 1343 0028 F5E7     		b	.L155
 1344              	.L148:
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1345              		.loc 1 461 3 is_stmt 1 view .LVU376
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1346              		.loc 1 464 3 view .LVU377
 1347 002a 2046     		mov	r0, r4
 1348              	.LVL93:
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1349              		.loc 1 465 1 is_stmt 0 view .LVU378
 1350 002c BDE81040 		pop	{r4, lr}
 1351              		.cfi_remember_state
 1352              		.cfi_restore 14
 1353              		.cfi_restore 4
 1354              		.cfi_def_cfa_offset 0
 1355              	.LVL94:
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1356              		.loc 1 464 3 view .LVU379
 1357 0030 FFF7FEBF 		b	__LL_ATON_RT_Init_Network
 1358              	.LVL95:
 1359              	.L145:
 1360              		.cfi_restore_state
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1361              		.loc 1 465 1 view .LVU380
 1362 0034 10BD     		pop	{r4, pc}
 1363              	.L157:
 1364 0036 00BF     		.align	2
 1365              	.L156:
 1366 0038 00000000 		.word	.LC28
 1367 003c 00000000 		.word	__func__.14
 1368 0040 09000000 		.word	.LC8
 1369 0044 35000000 		.word	.LC29
 1370              		.cfi_endproc
 1371              	.LFE326:
 1373              		.section	.text.LL_ATON_RT_DeInit_Network,"ax",%progbits
 1374              		.align	1
 1375              		.global	LL_ATON_RT_DeInit_Network
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1380              	LL_ATON_RT_DeInit_Network:
 1381              	.LVL96:
 1382              	.LFB327:
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1383              		.loc 1 472 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 58


 1387              		.loc 1 474 3 view .LVU382
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1388              		.loc 1 472 1 is_stmt 0 view .LVU383
 1389 0000 10B5     		push	{r4, lr}
 1390              		.cfi_def_cfa_offset 8
 1391              		.cfi_offset 4, -8
 1392              		.cfi_offset 14, -4
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1393              		.loc 1 474 6 view .LVU384
 1394 0002 0446     		mov	r4, r0
 1395 0004 C0B1     		cbz	r0, .L158
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1396              		.loc 1 480 3 is_stmt 1 view .LVU385
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1397              		.loc 1 480 30 is_stmt 0 view .LVU386
 1398 0006 C36A     		ldr	r3, [r0, #44]
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1399              		.loc 1 480 6 view .LVU387
 1400 0008 1BB1     		cbz	r3, .L160
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1401              		.loc 1 482 5 is_stmt 1 view .LVU388
 1402 000a 0146     		mov	r1, r0
 1403 000c 0022     		movs	r2, #0
 1404 000e 0520     		movs	r0, #5
 1405              	.LVL97:
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1406              		.loc 1 482 5 is_stmt 0 view .LVU389
 1407 0010 9847     		blx	r3
 1408              	.LVL98:
 1409              	.L160:
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1410              		.loc 1 486 3 is_stmt 1 view .LVU390
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1411              		.loc 1 486 19 is_stmt 0 view .LVU391
 1412 0012 0A4B     		ldr	r3, .L168
 1413 0014 1B68     		ldr	r3, [r3]
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1414              		.loc 1 486 6 view .LVU392
 1415 0016 A342     		cmp	r3, r4
 1416 0018 03D1     		bne	.L161
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1417              		.loc 1 489 5 is_stmt 1 view .LVU393
 1418 001a 0121     		movs	r1, #1
 1419 001c 2046     		mov	r0, r4
 1420 001e FFF7FEFF 		bl	__ll_clear_aton_owner
 1421              	.LVL99:
 1422              	.L161:
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 1423              		.loc 1 494 3 view .LVU394
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1424              		.loc 1 495 3 view .LVU395
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1425              		.loc 1 495 47 is_stmt 0 view .LVU396
 1426 0022 0023     		movs	r3, #0
 1427 0024 6360     		str	r3, [r4, #4]
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1428              		.loc 1 496 3 is_stmt 1 view .LVU397
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 59


 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1429              		.loc 1 496 45 is_stmt 0 view .LVU398
 1430 0026 A360     		str	r3, [r4, #8]
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1431              		.loc 1 497 3 is_stmt 1 view .LVU399
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1432              		.loc 1 497 44 is_stmt 0 view .LVU400
 1433 0028 E360     		str	r3, [r4, #12]
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1434              		.loc 1 500 3 is_stmt 1 view .LVU401
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1435              		.loc 1 500 53 is_stmt 0 view .LVU402
 1436 002a 2361     		str	r3, [r4, #16]
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1437              		.loc 1 501 3 is_stmt 1 view .LVU403
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1438              		.loc 1 501 51 is_stmt 0 view .LVU404
 1439 002c 6361     		str	r3, [r4, #20]
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1440              		.loc 1 503 3 is_stmt 1 view .LVU405
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1441              		.loc 1 503 46 is_stmt 0 view .LVU406
 1442 002e 6362     		str	r3, [r4, #36]
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1443              		.loc 1 504 3 is_stmt 1 view .LVU407
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1444              		.loc 1 504 52 is_stmt 0 view .LVU408
 1445 0030 A362     		str	r3, [r4, #40]
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1446              		.loc 1 511 3 is_stmt 1 view .LVU409
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1447              		.loc 1 511 44 is_stmt 0 view .LVU410
 1448 0032 E361     		str	r3, [r4, #28]
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1449              		.loc 1 512 3 is_stmt 1 view .LVU411
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1450              		.loc 1 512 55 is_stmt 0 view .LVU412
 1451 0034 84F82030 		strb	r3, [r4, #32]
 1452              	.LVL100:
 1453              	.L158:
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1454              		.loc 1 514 1 view .LVU413
 1455 0038 10BD     		pop	{r4, pc}
 1456              	.LVL101:
 1457              	.L169:
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1458              		.loc 1 514 1 view .LVU414
 1459 003a 00BF     		.align	2
 1460              	.L168:
 1461 003c 00000000 		.word	__ll_current_aton_ip_owner
 1462              		.cfi_endproc
 1463              	.LFE327:
 1465              		.section	.text.LL_ATON_RT_Reset_Network,"ax",%progbits
 1466              		.align	1
 1467              		.global	LL_ATON_RT_Reset_Network
 1468              		.syntax unified
 1469              		.thumb
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 60


 1470              		.thumb_func
 1472              	LL_ATON_RT_Reset_Network:
 1473              	.LVL102:
 1474              	.LFB328:
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1475              		.loc 1 521 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1479              		.loc 1 522 3 view .LVU416
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1480              		.loc 1 521 1 is_stmt 0 view .LVU417
 1481 0000 10B5     		push	{r4, lr}
 1482              		.cfi_def_cfa_offset 8
 1483              		.cfi_offset 4, -8
 1484              		.cfi_offset 14, -4
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1485              		.loc 1 521 1 view .LVU418
 1486 0002 0446     		mov	r4, r0
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1487              		.loc 1 522 3 view .LVU419
 1488 0004 FFF7FEFF 		bl	LL_ATON_RT_DeInit_Network
 1489              	.LVL103:
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1490              		.loc 1 523 3 is_stmt 1 view .LVU420
 1491 0008 2046     		mov	r0, r4
 524:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1492              		.loc 1 524 1 is_stmt 0 view .LVU421
 1493 000a BDE81040 		pop	{r4, lr}
 1494              		.cfi_restore 14
 1495              		.cfi_restore 4
 1496              		.cfi_def_cfa_offset 0
 1497              	.LVL104:
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1498              		.loc 1 523 3 view .LVU422
 1499 000e FFF7FEBF 		b	__LL_ATON_RT_Init_Network
 1500              	.LVL105:
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1501              		.loc 1 523 3 view .LVU423
 1502              		.cfi_endproc
 1503              	.LFE328:
 1505              		.section	.text.LL_ATON_RT_RuntimeInit,"ax",%progbits
 1506              		.align	1
 1507              		.global	LL_ATON_RT_RuntimeInit
 1508              		.syntax unified
 1509              		.thumb
 1510              		.thumb_func
 1512              	LL_ATON_RT_RuntimeInit:
 1513              	.LFB329:
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1514              		.loc 1 530 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1518              		.loc 1 532 3 view .LVU425
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 61


 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1519              		.loc 1 530 1 is_stmt 0 view .LVU426
 1520 0000 10B5     		push	{r4, lr}
 1521              		.cfi_def_cfa_offset 8
 1522              		.cfi_offset 4, -8
 1523              		.cfi_offset 14, -4
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1524              		.loc 1 532 3 view .LVU427
 1525 0002 FFF7FEFF 		bl	LL_ATON_Init
 1526              	.LVL106:
 1527              	.LBB202:
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1528              		.loc 1 536 5 is_stmt 1 view .LVU428
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1529              		.loc 1 539 5 view .LVU429
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1530              		.loc 1 539 5 view .LVU430
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1531              		.loc 1 539 5 view .LVU431
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1532              		.loc 1 539 5 view .LVU432
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1533              		.loc 1 539 5 view .LVU433
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1534              		.loc 1 539 5 view .LVU434
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1535              		.loc 1 539 5 view .LVU435
 1536 0006 0222     		movs	r2, #2
 1537 0008 204B     		ldr	r3, .L177
 1538 000a 1A60     		str	r2, [r3]
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1539              		.loc 1 539 5 view .LVU436
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1540              		.loc 1 539 5 view .LVU437
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1541              		.loc 1 539 5 view .LVU438
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1542              		.loc 1 539 5 view .LVU439
 1543              	.L172:
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1544              		.loc 1 539 5 discriminator 2 view .LVU440
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1545              		.loc 1 539 5 discriminator 2 view .LVU441
 1546 000c 1A68     		ldr	r2, [r3]
 1547 000e 9107     		lsls	r1, r2, #30
 1548 0010 FCD4     		bmi	.L172
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1549              		.loc 1 539 5 discriminator 3 view .LVU442
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1550              		.loc 1 539 5 discriminator 3 view .LVU443
 1551              	.LVL107:
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1552              		.loc 1 539 5 discriminator 3 view .LVU444
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1553              		.loc 1 539 5 discriminator 3 view .LVU445
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1554              		.loc 1 539 5 discriminator 3 view .LVU446
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 62


 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1555              		.loc 1 539 5 discriminator 3 view .LVU447
 1556 0012 4FF08042 		mov	r2, #1073741824
 1557 0016 1A60     		str	r2, [r3]
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1558              		.loc 1 539 5 discriminator 3 view .LVU448
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1559              		.loc 1 539 5 discriminator 3 view .LVU449
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1560              		.loc 1 539 5 discriminator 3 view .LVU450
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1561              		.loc 1 539 5 discriminator 3 view .LVU451
 1562              	.L173:
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1563              		.loc 1 539 5 discriminator 5 view .LVU452
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1564              		.loc 1 539 5 discriminator 5 view .LVU453
 1565 0018 1A68     		ldr	r2, [r3]
 1566 001a 5200     		lsls	r2, r2, #1
 1567 001c FCD4     		bmi	.L173
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1568              		.loc 1 539 5 discriminator 6 view .LVU454
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1569              		.loc 1 539 5 discriminator 6 view .LVU455
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1570              		.loc 1 542 5 view .LVU456
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1571              		.loc 1 542 5 view .LVU457
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1572              		.loc 1 542 5 view .LVU458
 1573 001e 40F2FF32 		movw	r2, #1023
 1574 0022 5A61     		str	r2, [r3, #20]
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1575              		.loc 1 542 5 view .LVU459
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1576              		.loc 1 542 5 view .LVU460
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1577              		.loc 1 544 5 view .LVU461
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1578              		.loc 1 544 5 view .LVU462
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1579              		.loc 1 544 5 view .LVU463
 1580 0024 4FF0FF32 		mov	r2, #-1
 1581 0028 5A62     		str	r2, [r3, #36]
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1582              		.loc 1 544 5 view .LVU464
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1583              		.loc 1 544 5 view .LVU465
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1584              		.loc 1 552 5 view .LVU466
 1585              	.LBB203:
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1586              		.loc 1 552 5 view .LVU467
 1587 002a 1A68     		ldr	r2, [r3]
 1588              	.LVL108:
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1589              		.loc 1 552 5 view .LVU468
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 63


 1590 002c 42F00102 		orr	r2, r2, #1
 1591              	.LVL109:
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1592              		.loc 1 552 5 view .LVU469
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1593              		.loc 1 552 5 view .LVU470
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1594              		.loc 1 552 5 view .LVU471
 1595 0030 1A60     		str	r2, [r3]
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1596              		.loc 1 552 5 view .LVU472
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1597              		.loc 1 552 5 view .LVU473
 1598              	.LBE203:
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1599              		.loc 1 552 5 view .LVU474
 1600              	.LBE202:
 556:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1601              		.loc 1 556 3 view .LVU475
 1602 0032 FFF7FEFF 		bl	aton_osal_freertos_init
 1603              	.LVL110:
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1604              		.loc 1 559 3 view .LVU476
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1605              		.loc 1 559 3 view .LVU477
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1606              		.loc 1 559 3 view .LVU478
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1607              		.loc 1 559 3 discriminator 2 view .LVU479
 1608              	.LBB204:
 1609              	.LBI204:
 1610              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2024 Arm Limited. All rights reserved.
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * CMSIS Cortex-M55 Core Peripheral Access Layer Header File
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 64


  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CMSIS CM55 definitions */
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                (55U)                               /*!< Cortex-M Core */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 65


  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ti__)
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 66


 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARMVFP__)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__TI_VFP_SUPPORT__)
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__FPU_VFP__)
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 67


 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 68


 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 69


 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Interrupt Status Access Register
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief APSR Register Definitions */
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 70


 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief IPSR Register Definitions */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief xPSR Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 71


 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief CONTROL Register Definitions */
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 72


 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[16U];
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief NVIC Software Triggered Interrupt Register Definitions */
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 73


 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB CPUID Register Definitions */
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 74


 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Interrupt Control State Register Definitions */
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Vector Table Offset Register Definitions */
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Application Interrupt and Reset Control Register Definitions */
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Pos           15U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Msk           (1UL << SCB_AIRCR_ENDIANNESS_Pos)              /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 75


 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Control Register Definitions */
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configuration Control Register Definitions */
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 76


 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Handler Control and State Register Definitions */
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 77


 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configurable Fault Status Register Definitions */
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB MemManage Fault Status Register Definitions (part of SCB Configurable Fault Status R
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB BusFault Status Register Definitions (part of SCB Configurable Fault Status Register
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 78


 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB UsageFault Status Register Definitions (part of SCB Configurable Fault Status Regist
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Hard Fault Status Register Definitions */
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Fault Status Register Definitions */
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Non-Secure Access Control Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 79


 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Feature Register 0 Definitions */
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Level ID Register Definitions */
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Type Register Definitions */
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 80


 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size ID Register Definitions */
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size Selection Register Definitions */
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Software Triggered Interrupt Register Definitions */
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB RAS Fault Status Register Definitions */
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Invalidate by Set-way Register Definitions */
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean by Set-way Register Definitions */
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 81


 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Coprocessor Power Control Register Definitions */
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Pos             23U                                               /*!< CPPW
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Msk             (1UL << ICB_CPPWR_SUS11_Pos)                      /*!< CPPW
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Pos              22U                                               /*!< CPPW
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Msk              (1UL << ICB_CPPWR_SU11_Pos)                       /*!< CPPW
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Pos             21U                                               /*!< CPPW
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Msk             (1UL << ICB_CPPWR_SUS10_Pos)                      /*!< CPPW
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Pos              20U                                               /*!< CPPW
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Msk              (1UL << ICB_CPPWR_SU10_Pos)                       /*!< CPPW
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Auxiliary Control Register Definitions */
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 82


1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Interrupt Controller Type Register Definitions */
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Control / Status Register Definitions */
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 83


1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Reload Register Definitions */
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Current Register Definitions */
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Calibration Register Definitions */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  Stimulus Port 8-bit */
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  Stimulus Port 16-bit */
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  Stimulus Port 32-bit */
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  Stimulus Port Registers */
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  Trace Enable Register */
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  Trace Privilege Register */
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  Trace Control Register */
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[27U];
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 84


1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITREAD;                 /*!< Offset: 0xEF0 (R/ )  Integration Read Register */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ITWRITE;                /*!< Offset: 0xEF8 ( /W)  Integration Write Register */
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control Registe
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[46U];
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[3U];
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Stimulus Port Register Definitions */
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (1UL << ITM_STIM_DISABLED_Pos)                 /*!< ITM 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (1UL /*<< ITM_STIM_FIFOREADY_Pos*/)            /*!< ITM 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Privilege Register Definitions */
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Control Register Definitions */
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Read Register Definitions */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Pos              1U                                            /*!< ITM 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Msk             (1UL << ITM_ITREAD_AFVALID_Pos)                /*!< ITM 
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 85


1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Pos              0U                                            /*!< ITM 
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Msk             (1UL /*<< ITM_ITREAD_ATREADY_Pos*/)            /*!< ITM 
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Write Register Definitions */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Pos             1U                                            /*!< ITM 
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Msk            (1UL << ITM_ITWRITE_AFVALID_Pos)               /*!< ITM 
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Pos             0U                                            /*!< ITM 
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Msk            (1UL /*<< ITM_ITWRITE_ATREADY_Pos*/)           /*!< ITM 
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Mode Control Register Definitions */
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Pos                  0U                                            /*!< ITM 
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Msk                 (1UL /*<< ITM_ITCTRL_IME_Pos*/)                /*!< ITM 
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK1;                 /*!< Offset: 0x03C (R/W)  Comparator Value Mask 1 */
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK3;                 /*!< Offset: 0x05C (R/W)  Comparator Value Mask 3 */
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 86


1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[968U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Type Architecture Registe
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[3U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Control Register Definitions */
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (1UL << DWT_CTRL_NOTRCPKT_Pos)              /*!< DWT CTR
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (1UL << DWT_CTRL_NOEXTTRIG_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (1UL << DWT_CTRL_NOCYCCNT_Pos)              /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (1UL << DWT_CTRL_NOPRFCNT_Pos)              /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (1UL << DWT_CTRL_CYCDISS_Pos)               /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (1UL << DWT_CTRL_CYCEVTENA_Pos)             /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (1UL << DWT_CTRL_FOLDEVTENA_Pos)            /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (1UL << DWT_CTRL_LSUEVTENA_Pos)             /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (1UL << DWT_CTRL_SLEEPEVTENA_Pos)           /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (1UL << DWT_CTRL_EXCEVTENA_Pos)             /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (1UL << DWT_CTRL_CPIEVTENA_Pos)             /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (1UL << DWT_CTRL_EXCTRCENA_Pos)             /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 87


1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (1UL << DWT_CTRL_PCSAMPLENA_Pos)            /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (1UL << DWT_CTRL_CYCTAP_Pos)                /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)         /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT CPI Count Register Definitions */
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Exception Overhead Count Register Definitions */
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Sleep Count Register Definitions */
1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT LSU Count Register Definitions */
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Folded-instruction Count Register Definitions */
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Comparator Function Register Definitions */
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (1UL << DWT_FUNCTION_MATCHED_Pos)           /*!< DWT FUN
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 88


1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Memory System Control Register Definitions */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)          /*!< MEMSYSC
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)         /*!< MEMSYSC
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)        /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)         /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (1UL << MEMSYSCTL_MSCR_ECCEN_Pos)           /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Prefetcher Control Register Definitions */
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 89


1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)      /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITCM Control Register Definitions */
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)        /*!< MEMSYSC
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTCM Control Register Definitions */
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)        /*!< MEMSYSC
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl P-AHB Control Register Definitions */
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)        /*!< MEMSYSC
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Control Register Definitions */
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Configuration Register Definitions */
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Control Registers Definitions */
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Configuration Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 90


1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Core Power Domain Low Power State Register Definitions */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Debug Power Domain Low Power State Register Definitions */
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 91


1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_CR;                /*!< Offset: 0x000 (R/W)  EWIC Control Register */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_ASCR;              /*!< Offset: 0x004 (R/W)  EWIC Automatic Sequence Control 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EWIC_CLRMASK;           /*!< Offset: 0x008 ( /W)  EWIC Clear Mask Register */
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_NUMID;             /*!< Offset: 0x00C (R/ )  EWIC Event Number ID Register */
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[124U];
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKA;             /*!< Offset: 0x200 (R/W)  EWIC MaskA Register */
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKn[15];         /*!< Offset: 0x204 (R/W)  EWIC Maskn Registers */
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[112U];
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PENDA;             /*!< Offset: 0x400 (R/ )  EWIC PendA Event Register */
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_PENDn[15];         /*!< Offset: 0x404 (R/W)  EWIC Pendn Event Registers */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[112U];
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PSR;               /*!< Offset: 0x600 (R/ )  EWIC Pend Summary Register */
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Control Register Definitions */
1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Pos                 0U                                         /*!< EWIC EW
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Msk                (1UL /*<< EWIC_EWIC_CR_EN_Pos*/)            /*!< EWIC EW
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Automatic Sequence Control Register Definitions */
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Pos             1U                                         /*!< EWIC EW
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Msk            (1UL << EWIC_EWIC_ASCR_ASPU_Pos)            /*!< EWIC EW
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Pos             0U                                         /*!< EWIC EW
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Msk            (1UL /*<< EWIC_EWIC_ASCR_ASPD_Pos*/)        /*!< EWIC EW
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Event Number ID Register Definitions */
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Pos        0U                                         /*!< EWIC_NU
1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Msk       (0xFFFFUL /*<< EWIC_EWIC_NUMID_NUMEVENT_Pos*/) /*!< EWIC
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask A Register Definitions */
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Msk        (1UL << EWIC_EWIC_MASKA_EDBGREQ_Pos)        /*!< EWIC EW
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Pos             1U                                         /*!< EWIC EW
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Msk            (1UL << EWIC_EWIC_MASKA_NMI_Pos)            /*!< EWIC EW
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Pos           0U                                         /*!< EWIC EW
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Msk          (1UL /*<< EWIC_EWIC_MASKA_EVENT_Pos*/)      /*!< EWIC EW
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask n Register Definitions */
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Pos             0U                                         /*!< EWIC EW
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_MASKn_IRQ_Pos*/) /*!< EWIC 
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend A Register Definitions */
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Msk        (1UL << EWIC_EWIC_PENDA_EDBGREQ_Pos)        /*!< EWIC EW
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Pos             1U                                         /*!< EWIC EW
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Msk            (1UL << EWIC_EWIC_PENDA_NMI_Pos)            /*!< EWIC EW
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Pos           0U                                         /*!< EWIC EW
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Msk          (1UL /*<< EWIC_EWIC_PENDA_EVENT_Pos*/)      /*!< EWIC EW
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend n Register Definitions */
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Pos             0U                                         /*!< EWIC EW
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_PENDn_IRQ_Pos*/) /*!< EWIC 
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 92


1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend Summary Register Definitions */
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Pos                1U                                         /*!< EWIC EW
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Msk               (0x7FFFUL << EWIC_EWIC_PSR_NZ_Pos)          /*!< EWIC EW
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Pos               0U                                         /*!< EWIC EW
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Msk              (1UL /*<< EWIC_EWIC_PSR_NZA_Pos*/)          /*!< EWIC EW
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_ISA_Type     External Wakeup Interrupt Controller (EWIC) interrupt status access r
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller interrupt status access r
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller interrupt status access
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/ )  Event Mask A Register */
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKn[15];         /*!< Offset: 0x084 (R/ )  Event Mask Register */
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_ISA_Type;
1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Set Pending Register Definitions */
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Pos       2U                                         /*!< EWIC_IS
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Msk      (1UL << EWIC_ISA_EVENTSPR_EDBGREQ_Pos)      /*!< EWIC_IS
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Pos           1U                                         /*!< EWIC_IS
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Msk          (1UL << EWIC_ISA_EVENTSPR_NMI_Pos)          /*!< EWIC_IS
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Pos         0U                                         /*!< EWIC_IS
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Msk        (1UL /*<< EWIC_ISA_EVENTSPR_EVENT_Pos*/)    /*!< EWIC_IS
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask A Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Pos     2U                                         /*!< EWIC_IS
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Msk    (1UL << EWIC_ISA_EVENTMASKA_EDBGREQ_Pos)    /*!< EWIC_IS
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Pos         1U                                         /*!< EWIC_IS
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Msk        (1UL << EWIC_ISA_EVENTMASKA_NMI_Pos)        /*!< EWIC_IS
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Pos       0U                                         /*!< EWIC_IS
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Msk      (1UL /*<< EWIC_ISA_EVENTMASKA_EVENT_Pos*/)  /*!< EWIC_IS
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask n Register Definitions */
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Pos         0U                                         /*!< EWIC_IS
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Msk        (0xFFFFFFFFUL /*<< EWIC_ISA_EVENTMASKn_IRQ_Pos*/) /*!< E
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_ISA_Type */
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 93


1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 0 Definitions */
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (1UL << ERRBNK_IEBR0_BANK_Pos)              /*!< ERRBNK 
1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (1UL << ERRBNK_IEBR0_LOCKED_Pos)            /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (1UL << /*ERRBNK_IEBR0_VALID_Pos*/)         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 1 Definitions */
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (1UL << ERRBNK_IEBR1_BANK_Pos)              /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (1UL << ERRBNK_IEBR1_LOCKED_Pos)            /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (1UL << /*ERRBNK_IEBR1_VALID_Pos*/)         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 0 Definitions */
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 94


1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (1UL << ERRBNK_DEBR0_TYPE_Pos)              /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (1UL << ERRBNK_DEBR0_BANK_Pos)              /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (1UL << ERRBNK_DEBR0_LOCKED_Pos)            /*!< ERRBNK 
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (1UL << /*ERRBNK_DEBR0_VALID_Pos*/)         /*!< ERRBNK 
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 1 Definitions */
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (1UL << ERRBNK_DEBR1_TYPE_Pos)              /*!< ERRBNK 
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (1UL << ERRBNK_DEBR1_BANK_Pos)              /*!< ERRBNK 
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (1UL << ERRBNK_DEBR1_LOCKED_Pos)            /*!< ERRBNK 
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (1UL << /*ERRBNK_DEBR1_VALID_Pos*/)         /*!< ERRBNK 
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 0 Definitions */
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (1UL << ERRBNK_TEBR0_POISON_Pos)            /*!< ERRBNK 
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (1UL << ERRBNK_TEBR0_TYPE_Pos)              /*!< ERRBNK 
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x7UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (1UL << ERRBNK_TEBR0_LOCKED_Pos)            /*!< ERRBNK 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (1UL << /*ERRBNK_TEBR0_VALID_Pos*/)         /*!< ERRBNK 
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 1 Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 95


1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (1UL << ERRBNK_TEBR1_POISON_Pos)            /*!< ERRBNK 
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (1UL << ERRBNK_TEBR1_TYPE_Pos)              /*!< ERRBNK 
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x7UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (1UL << ERRBNK_TEBR1_LOCKED_Pos)            /*!< ERRBNK 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (1UL << /*ERRBNK_TEBR1_VALID_Pos*/)         /*!< ERRBNK 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Selection Register Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Read Data Register Definitions */
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 96


1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sample Register */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Pending Priority Tree Register Definitions */
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (1UL << STL_STLNVICPENDOR_VALID_Pos)        /*!< STL STL
1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (1UL << STL_STLNVICPENDOR_TARGET_Pos)       /*!< STL STL
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Active Priority Tree Register Definitions */
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (1UL << STL_STLNVICACTVOR_VALID_Pos)        /*!< STL STL
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (1UL << STL_STLNVICACTVOR_TARGET_Pos)       /*!< STL STL
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Sample Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (1UL << STL_STLIDMPUSR_INSTR_Pos)           /*!< STL STL
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (1UL << STL_STLIDMPUSR_DATA_Pos)            /*!< STL STL
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Region Hit Register Definitions */
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 0 Definitions */
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 97


1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 1 Definitions */
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPIU    Trace Port Interface Unit (TPIU)
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface Unit (TPIU)
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Unit Register (TPIU).
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[759U];
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[39U];
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[8U];
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPIU_Type;
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Asynchronous Clock Prescaler Register Definitions */
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Pos             0U                                         /*!< TPIU AC
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Msk            (0x1FFFUL /*<< TPIU_ACPR_PRESCALER_Pos*/)   /*!< TPIU AC
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 98


1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Selected Pin Protocol Register Definitions */
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Pos                0U                                         /*!< TPIU SP
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Msk               (0x3UL /*<< TPIU_SPPR_TXMODE_Pos*/)         /*!< TPIU SP
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Status Register Definitions */
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Pos             3U                                         /*!< TPIU FF
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Msk            (1UL << TPIU_FFSR_FtNonStop_Pos)            /*!< TPIU FF
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Pos             2U                                         /*!< TPIU FF
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Msk            (1UL << TPIU_FFSR_TCPresent_Pos)            /*!< TPIU FF
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Pos             1U                                         /*!< TPIU FF
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Msk            (1UL << TPIU_FFSR_FtStopped_Pos)            /*!< TPIU FF
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Pos              0U                                         /*!< TPIU FF
1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Msk             (1UL /*<< TPIU_FFSR_FlInProg_Pos*/)         /*!< TPIU FF
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Control Register Definitions */
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Pos                8U                                         /*!< TPIU FF
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Msk               (1UL << TPIU_FFCR_TrigIn_Pos)               /*!< TPIU FF
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Pos                6U                                         /*!< TPIU FF
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Msk               (1UL << TPIU_FFCR_FOnMan_Pos)               /*!< TPIU FF
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Pos               1U                                         /*!< TPIU FF
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Msk              (1UL << TPIU_FFCR_EnFCont_Pos)              /*!< TPIU FF
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Periodic Synchronization Control Register Definitions */
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Pos               0U                                         /*!< TPIU PS
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Msk              (0x1FUL /*<< TPIU_PSCR_PSCount_Pos*/)       /*!< TPIU PS
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU TRIGGER Register Definitions */
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Pos            0U                                         /*!< TPIU TR
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Msk           (1UL /*<< TPIU_TRIGGER_TRIGGER_Pos*/)       /*!< TPIU TR
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 0 Register Definitions */
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPIU 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPIU 
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Pos     16U                                         /*!< TPIU IT
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Pos      8U                                         /*!< TPIU IT
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Pos      0U                                          /*!< TPIU I
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPIU
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 99


2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 2 Register Definitions */
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID2S_Pos)       /*!< TPIU IT
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID1S_Pos)       /*!< TPIU IT
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY2S_Pos*/)   /*!< TPIU IT
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY1S_Pos*/)   /*!< TPIU IT
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 1 Register Definitions */
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPIU 
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPIU 
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Pos     16U                                         /*!< TPIU IT
2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Pos      8U                                         /*!< TPIU IT
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Pos      0U                                         /*!< TPIU IT
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPIU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 0 Definitions */
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID2S_Pos)       /*!< TPIU IT
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID1S_Pos)       /*!< TPIU IT
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY2S_Pos*/)   /*!< TPIU IT
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY1S_Pos*/)   /*!< TPIU IT
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Mode Control Register Definitions */
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Pos                0U                                         /*!< TPIU IT
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Msk               (0x3UL /*<< TPIU_ITCTRL_Mode_Pos*/)         /*!< TPIU IT
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Set Register Definitions */
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Pos               0U                                         /*!< TPIU CL
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Msk              (0xFUL /*<< TPIU_CLAIMSET_SET_Pos*/)        /*!< TPIU CL
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Clear Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 100


2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Pos               0U                                         /*!< TPIU CL
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Msk              (0xFUL /*<< TPIU_CLAIMCLR_CLR_Pos*/)        /*!< TPIU CL
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVID Register Definitions */
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Pos            11U                                         /*!< TPIU DE
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Msk            (1UL << TPIU_DEVID_NRZVALID_Pos)            /*!< TPIU DE
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Pos           10U                                         /*!< TPIU DE
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Msk           (1UL << TPIU_DEVID_MANCVALID_Pos)           /*!< TPIU DE
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Pos            9U                                         /*!< TPIU DE
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Msk           (1UL << TPIU_DEVID_PTINVALID_Pos)           /*!< TPIU DE
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Pos               6U                                         /*!< TPIU DE
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Msk              (0x7UL << TPIU_DEVID_FIFOSZ_Pos)            /*!< TPIU DE
2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Pos         0U                                         /*!< TPIU DE
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Msk        (0x3FUL /*<< TPIU_DEVID_NrTraceInput_Pos*/) /*!< TPIU DE
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVTYPE Register Definitions */
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Pos            4U                                         /*!< TPIU DE
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Msk           (0xFUL /*<< TPIU_DEVTYPE_SubType_Pos*/)     /*!< TPIU DE
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Pos          0U                                         /*!< TPIU DE
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Msk         (0xFUL << TPIU_DEVTYPE_MajorType_Pos)       /*!< TPIU DE
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPIU */
2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    Event Counter Registe
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   Cycle Counter Registe
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  Event Type and Filter
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  Cycle Counter Filter 
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  Count Enable Set Regi
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  Count Enable Clear Re
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 101


2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  Interrupt Enable Set 
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  Interrupt Enable Clea
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  Overflow Flag Status 
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  Software Increment Re
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  Overflow Flag Status 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  Type Register */
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  Control Register */
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  Authentication Status
2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  Device Architecture R
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  Device Type Register 
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 102


2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 103


2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 104


2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 105


2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 106


2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 107


2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 108


2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 109


2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 110


2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 111


2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 112


2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 113


2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 114


2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 115


2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Type Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Control Register Definitions */
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Number Register Definitions */
2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Base Address Register Definitions */
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Limit Address Register Definitions */
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 0 Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 116


2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 1 Definitions */
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 117


3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Type Register Definitions */
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Number Register Definitions */
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Base Address Register Definitions */
3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Limit Address Register Definitions */
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Secure Fault Status Register Definitions */
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 118


3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Control Register Definitions */
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 119


3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Address Register Definitions */
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Default Status Control Register Definitions */
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 0 Definitions */
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                /*!< MVFR
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 120


3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 1 Definitions */
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 2 Definitions */
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Halting Control and Status Register Definitions */
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (1UL << DCB_DHCSR_S_RESTART_ST_Pos)            /*!< DCB 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 121


3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (1UL << DCB_DHCSR_S_RESET_ST_Pos)              /*!< DCB 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (1UL << DCB_DHCSR_S_RETIRE_ST_Pos)             /*!< DCB 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (1UL << DCB_DHCSR_S_FPD_Pos)                   /*!< DCB 
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (1UL << DCB_DHCSR_S_SUIDE_Pos)                 /*!< DCB 
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (1UL << DCB_DHCSR_S_NSUIDE_Pos)                /*!< DCB 
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (1UL << DCB_DHCSR_S_SDE_Pos)                   /*!< DCB 
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (1UL << DCB_DHCSR_S_LOCKUP_Pos)                /*!< DCB 
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (1UL << DCB_DHCSR_S_SLEEP_Pos)                 /*!< DCB 
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (1UL << DCB_DHCSR_S_HALT_Pos)                  /*!< DCB 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (1UL << DCB_DHCSR_S_REGRDY_Pos)                /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (1UL << DCB_DHCSR_C_PMOV_Pos)                  /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (1UL << DCB_DHCSR_C_SNAPSTALL_Pos)             /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (1UL << DCB_DHCSR_C_MASKINTS_Pos)              /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (1UL << DCB_DHCSR_C_STEP_Pos)                  /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (1UL << DCB_DHCSR_C_HALT_Pos)                  /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)           /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Selector Register Definitions */
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (1UL << DCB_DCRSR_REGWnR_Pos)                  /*!< DCB 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Data Register Definitions */
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 122


3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Exception and Monitor Control Register Definitions */
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (1UL << DCB_DEMCR_TRCENA_Pos)                  /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (1UL << DCB_DEMCR_MONPRKEY_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (1UL << DCB_DEMCR_UMON_EN_Pos)                 /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (1UL << DCB_DEMCR_SDME_Pos)                    /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (1UL << DCB_DEMCR_MON_REQ_Pos)                 /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (1UL << DCB_DEMCR_MON_STEP_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (1UL << DCB_DEMCR_MON_PEND_Pos)                /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (1UL << DCB_DEMCR_MON_EN_Pos)                  /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (1UL << DCB_DEMCR_VC_SFERR_Pos)                /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (1UL << DCB_DEMCR_VC_HARDERR_Pos)              /*!< DCB 
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (1UL << DCB_DEMCR_VC_INTERR_Pos)               /*!< DCB 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (1UL << DCB_DEMCR_VC_BUSERR_Pos)               /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (1UL << DCB_DEMCR_VC_STATERR_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (1UL << DCB_DEMCR_VC_CHKERR_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (1UL << DCB_DEMCR_VC_NOCPERR_Pos)              /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (1UL << DCB_DEMCR_VC_MMERR_Pos)                /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)        /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Set Clear Exception and Monitor Control Register Definitions */
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)           /*!< DCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 123


3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)          /*!< DCB 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)           /*!< DCB 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)          /*!< DCB 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Authentication Control Register Definitions */
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (1UL << DCB_DAUTHCTRL_UIDEN_Pos)               /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)             /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (1UL << DCB_DAUTHCTRL_FSDMA_Pos)               /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)          /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)          /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)           /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)       /*!< DCB 
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Security Control and Status Register Definitions */
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (1UL << DCB_DSCSR_CDSKEY_Pos)                  /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (1UL << DCB_DSCSR_CDS_Pos)                     /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (1UL << DCB_DSCSR_SBRSEL_Pos)                  /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)            /*!< DCB 
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 124


3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[3U];
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x01C (R/ )  SCS Device Type Register */
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB Debug Authentication Status Register Definitions */
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Architecture Register Definitions */
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Type Register Definitions */
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 125


3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit field value.
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA_BASE       (0xE001E400UL)                             /*!< External Wakeup Inter
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU_BASE           (0xE0040000UL)                             /*!< TPIU Base Address */
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE0047000UL)                             /*!< External Wakeup Inter
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 126


3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU                ((TPIU_Type      *)     TPIU_BASE        ) /*!< TPIU configuration st
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA            ((EWIC_ISA_Type  *)     EWIC_ISA_BASE    ) /*!< EWIC interrupt status
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 127


3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_deprecated_aliases     Backwards Compatibility Aliases
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Alias definitions present for backwards compatibility for deprecated symbols.
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef CMSIS_DISABLE_DEPRECATED
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* deprecated, CMSIS_5 backward compatibility */
3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         DCB_DHCSR_DBGKEY_Pos
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         DCB_DHCSR_DBGKEY_Msk
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   DCB_DHCSR_S_RESTART_ST_Pos
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   DCB_DHCSR_S_RESTART_ST_Msk
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     DCB_DHCSR_S_RESET_ST_Pos
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     DCB_DHCSR_S_RESET_ST_Msk
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    DCB_DHCSR_S_RETIRE_ST_Pos
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    DCB_DHCSR_S_RETIRE_ST_Msk
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          DCB_DHCSR_S_FPD_Pos
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          DCB_DHCSR_S_FPD_Msk
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        DCB_DHCSR_S_SUIDE_Pos
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        DCB_DHCSR_S_SUIDE_Msk
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       DCB_DHCSR_S_NSUIDE_Pos
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       DCB_DHCSR_S_NSUIDE_Msk
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          DCB_DHCSR_S_SDE_Pos
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          DCB_DHCSR_S_SDE_Msk
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       DCB_DHCSR_S_LOCKUP_Pos
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       DCB_DHCSR_S_LOCKUP_Msk
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        DCB_DHCSR_S_SLEEP_Pos
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        DCB_DHCSR_S_SLEEP_Msk
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 128


3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         DCB_DHCSR_S_HALT_Pos
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         DCB_DHCSR_S_HALT_Msk
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       DCB_DHCSR_S_REGRDY_Pos
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       DCB_DHCSR_S_REGRDY_Msk
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos         DCB_DHCSR_C_PMOV_Pos
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         DCB_DHCSR_C_PMOV_Msk
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos    DCB_DHCSR_C_SNAPSTALL_Pos
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    DCB_DHCSR_C_SNAPSTALL_Msk
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos     DCB_DHCSR_C_MASKINTS_Pos
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     DCB_DHCSR_C_MASKINTS_Msk
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos         DCB_DHCSR_C_STEP_Pos
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         DCB_DHCSR_C_STEP_Msk
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos         DCB_DHCSR_C_HALT_Pos
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         DCB_DHCSR_C_HALT_Msk
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos      DCB_DHCSR_C_DEBUGEN_Pos
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      DCB_DHCSR_C_DEBUGEN_Msk
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         DCB_DCRSR_REGWnR_Pos
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         DCB_DCRSR_REGWnR_Msk
3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos         DCB_DCRSR_REGSEL_Pos
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         DCB_DCRSR_REGSEL_Msk
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         DCB_DEMCR_TRCENA_Pos
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         DCB_DEMCR_TRCENA_Msk
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        DCB_DEMCR_MON_REQ_Pos
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        DCB_DEMCR_MON_REQ_Msk
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       DCB_DEMCR_MON_STEP_Pos
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       DCB_DEMCR_MON_STEP_Msk
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       DCB_DEMCR_MON_PEND_Pos
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       DCB_DEMCR_MON_PEND_Msk
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         DCB_DEMCR_MON_EN_Pos
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         DCB_DEMCR_MON_EN_Msk
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     DCB_DEMCR_VC_HARDERR_Pos
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     DCB_DEMCR_VC_HARDERR_Msk
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos      DCB_DEMCR_VC_INTERR_Pos
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      DCB_DEMCR_VC_INTERR_Msk
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos      DCB_DEMCR_VC_BUSERR_Pos
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      DCB_DEMCR_VC_BUSERR_Msk
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos     DCB_DEMCR_VC_STATERR_Pos
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 129


3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     DCB_DEMCR_VC_STATERR_Msk
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos      DCB_DEMCR_VC_CHKERR_Pos
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      DCB_DEMCR_VC_CHKERR_Msk
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos     DCB_DEMCR_VC_NOCPERR_Pos
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     DCB_DEMCR_VC_NOCPERR_Msk
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos       DCB_DEMCR_VC_MMERR_Pos
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       DCB_DEMCR_VC_MMERR_Msk
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos   DCB_DEMCR_VC_CORERESET_Pos
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   DCB_DEMCR_VC_CORERESET_Msk
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  DCB_DSCEMCR_CLR_MON_REQ_Pos
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  DCB_DSCEMCR_CLR_MON_REQ_Msk
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos DCB_DSCEMCR_CLR_MON_PEND_Pos
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk DCB_DSCEMCR_CLR_MON_PEND_Msk
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos  DCB_DSCEMCR_SET_MON_REQ_Pos
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  DCB_DSCEMCR_SET_MON_REQ_Msk
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos DCB_DSCEMCR_SET_MON_PEND_Pos
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk DCB_DSCEMCR_SET_MON_PEND_Msk
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      DCB_DAUTHCTRL_UIDEN_Pos
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      DCB_DAUTHCTRL_UIDEN_Msk
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos    DCB_DAUTHCTRL_UIDAPEN_Pos
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    DCB_DAUTHCTRL_UIDAPEN_Msk
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos      DCB_DAUTHCTRL_FSDMA_Pos
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      DCB_DAUTHCTRL_FSDMA_Msk
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos DCB_DAUTHCTRL_INTSPNIDEN_Pos
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk DCB_DAUTHCTRL_INTSPNIDEN_Msk
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos DCB_DAUTHCTRL_SPNIDENSEL_Pos
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk DCB_DAUTHCTRL_SPNIDENSEL_Msk
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos  DCB_DAUTHCTRL_INTSPIDEN_Pos
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  DCB_DAUTHCTRL_INTSPIDEN_Msk
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos  DCB_DAUTHCTRL_SPIDENSEL_Pos
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  DCB_DAUTHCTRL_SPIDENSEL_Msk
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            DCB_DSCSR_CDS_Pos
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            DCB_DSCSR_CDS_Msk
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos         DCB_DSCSR_SBRSEL_Pos
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         DCB_DSCSR_SBRSEL_Msk
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos       DCB_DSCSR_SBRSELEN_Pos
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 130


3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       DCB_DSCSR_SBRSELEN_Msk
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug           ((CoreDebug_Type *)     DCB_BASE)
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif // CMSIS_DISABLE_DEPRECATED
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 131


3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 132


3902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 1611              		.loc 4 3956 22 view .LVU480
3957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 133


3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 1612              		.loc 4 3958 3 view .LVU481
 1613              	.LBB205:
 1614              	.LBI205:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1615              		.loc 4 3956 22 view .LVU482
 1616              	.LBB206:
3959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1617              		.loc 4 3960 5 view .LVU483
 1618              		.loc 4 3960 43 is_stmt 0 view .LVU484
 1619 0036 4FF40012 		mov	r2, #2097152
 1620 003a 154B     		ldr	r3, .L177+4
 1621 003c C3F88420 		str	r2, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1622              		.loc 4 3961 5 is_stmt 1 view .LVU485
 1623              	.LBB207:
 1624              	.LBI207:
 1625              		.file 5 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 134


  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 135


  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 136


 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1626              		.loc 5 184 27 view .LVU486
 1627              	.LBB208:
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1628              		.loc 5 186 3 view .LVU487
 1629              		.syntax unified
 1630              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1631 0040 BFF34F8F 		dsb 0xF
 1632              	@ 0 "" 2
 1633              		.thumb
 1634              		.syntax unified
 1635              	.LBE208:
 1636              	.LBE207:
3962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1637              		.loc 4 3962 5 view .LVU488
 1638              	.LBB209:
 1639              	.LBI209:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1640              		.loc 5 173 27 view .LVU489
 1641              	.LBB210:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1642              		.loc 5 175 3 view .LVU490
 1643              		.syntax unified
 1644              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1645 0044 BFF36F8F 		isb 0xF
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 137


 1646              	@ 0 "" 2
 1647              	.LVL111:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1648              		.loc 5 175 3 is_stmt 0 view .LVU491
 1649              		.thumb
 1650              		.syntax unified
 1651              	.LBE210:
 1652              	.LBE209:
 1653              	.LBE206:
 1654              	.LBE205:
 1655              	.LBE204:
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1656              		.loc 1 559 3 is_stmt 1 discriminator 1 view .LVU492
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1657              		.loc 1 559 3 discriminator 9 view .LVU493
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1658              		.loc 1 559 3 discriminator 9 view .LVU494
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1659              		.loc 1 559 3 discriminator 9 view .LVU495
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1660              		.loc 1 559 3 discriminator 9 view .LVU496
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1661              		.loc 1 559 3 discriminator 12 view .LVU497
 1662              	.LBB211:
 1663              	.LBI211:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1664              		.loc 4 3956 22 view .LVU498
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1665              		.loc 4 3958 3 view .LVU499
 1666              	.LBB212:
 1667              	.LBI212:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1668              		.loc 4 3956 22 view .LVU500
 1669              	.LBB213:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1670              		.loc 4 3960 5 view .LVU501
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1671              		.loc 4 3960 43 is_stmt 0 view .LVU502
 1672 0048 4FF48001 		mov	r1, #4194304
 1673 004c C3F88410 		str	r1, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1674              		.loc 4 3961 5 is_stmt 1 view .LVU503
 1675              	.LBB214:
 1676              	.LBI214:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1677              		.loc 5 184 27 view .LVU504
 1678              	.LBB215:
 1679              		.loc 5 186 3 view .LVU505
 1680              		.syntax unified
 1681              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1682 0050 BFF34F8F 		dsb 0xF
 1683              	@ 0 "" 2
 1684              		.thumb
 1685              		.syntax unified
 1686              	.LBE215:
 1687              	.LBE214:
 1688              		.loc 4 3962 5 view .LVU506
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 138


 1689              	.LBB216:
 1690              	.LBI216:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1691              		.loc 5 173 27 view .LVU507
 1692              	.LBB217:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1693              		.loc 5 175 3 view .LVU508
 1694              		.syntax unified
 1695              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1696 0054 BFF36F8F 		isb 0xF
 1697              	@ 0 "" 2
 1698              	.LVL112:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1699              		.loc 5 175 3 is_stmt 0 view .LVU509
 1700              		.thumb
 1701              		.syntax unified
 1702              	.LBE217:
 1703              	.LBE216:
 1704              	.LBE213:
 1705              	.LBE212:
 1706              	.LBE211:
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1707              		.loc 1 559 3 is_stmt 1 discriminator 1 view .LVU510
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1708              		.loc 1 559 3 discriminator 18 view .LVU511
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1709              		.loc 1 559 3 discriminator 18 view .LVU512
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1710              		.loc 1 559 3 discriminator 18 view .LVU513
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1711              		.loc 1 559 3 discriminator 18 view .LVU514
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1712              		.loc 1 559 3 discriminator 22 view .LVU515
 1713              	.LBB218:
 1714              	.LBI218:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1715              		.loc 4 3956 22 view .LVU516
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1716              		.loc 4 3958 3 view .LVU517
 1717              	.LBB219:
 1718              	.LBI219:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1719              		.loc 4 3956 22 view .LVU518
 1720              	.LBB220:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1721              		.loc 4 3960 5 view .LVU519
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1722              		.loc 4 3960 43 is_stmt 0 view .LVU520
 1723 0058 4FF40001 		mov	r1, #8388608
 1724 005c C3F88410 		str	r1, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1725              		.loc 4 3961 5 is_stmt 1 view .LVU521
 1726              	.LBB221:
 1727              	.LBI221:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1728              		.loc 5 184 27 view .LVU522
 1729              	.LBB222:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 139


 1730              		.loc 5 186 3 view .LVU523
 1731              		.syntax unified
 1732              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1733 0060 BFF34F8F 		dsb 0xF
 1734              	@ 0 "" 2
 1735              		.thumb
 1736              		.syntax unified
 1737              	.LBE222:
 1738              	.LBE221:
 1739              		.loc 4 3962 5 view .LVU524
 1740              	.LBB223:
 1741              	.LBI223:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1742              		.loc 5 173 27 view .LVU525
 1743              	.LBB224:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1744              		.loc 5 175 3 view .LVU526
 1745              		.syntax unified
 1746              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1747 0064 BFF36F8F 		isb 0xF
 1748              	@ 0 "" 2
 1749              	.LVL113:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1750              		.loc 5 175 3 is_stmt 0 view .LVU527
 1751              		.thumb
 1752              		.syntax unified
 1753              	.LBE224:
 1754              	.LBE223:
 1755              	.LBE220:
 1756              	.LBE219:
 1757              	.LBE218:
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1758              		.loc 1 559 3 is_stmt 1 discriminator 1 view .LVU528
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1759              		.loc 1 559 3 discriminator 27 view .LVU529
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1760              		.loc 1 559 3 discriminator 27 view .LVU530
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1761              		.loc 1 559 3 discriminator 27 view .LVU531
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1762              		.loc 1 559 3 discriminator 27 view .LVU532
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1763              		.loc 1 559 3 discriminator 32 view .LVU533
 1764              	.LBB225:
 1765              	.LBI225:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1766              		.loc 4 3956 22 view .LVU534
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1767              		.loc 4 3958 3 view .LVU535
 1768              	.LBB226:
 1769              	.LBI226:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1770              		.loc 4 3956 22 view .LVU536
 1771              	.LBB227:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1772              		.loc 4 3960 5 view .LVU537
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 140


 1773              		.loc 4 3960 43 is_stmt 0 view .LVU538
 1774 0068 4FF08071 		mov	r1, #16777216
 1775 006c C3F88410 		str	r1, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1776              		.loc 4 3961 5 is_stmt 1 view .LVU539
 1777              	.LBB228:
 1778              	.LBI228:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1779              		.loc 5 184 27 view .LVU540
 1780              	.LBB229:
 1781              		.loc 5 186 3 view .LVU541
 1782              		.syntax unified
 1783              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1784 0070 BFF34F8F 		dsb 0xF
 1785              	@ 0 "" 2
 1786              		.thumb
 1787              		.syntax unified
 1788              	.LBE229:
 1789              	.LBE228:
 1790              		.loc 4 3962 5 view .LVU542
 1791              	.LBB230:
 1792              	.LBI230:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1793              		.loc 5 173 27 view .LVU543
 1794              	.LBB231:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1795              		.loc 5 175 3 view .LVU544
 1796              		.syntax unified
 1797              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1798 0074 BFF36F8F 		isb 0xF
 1799              	@ 0 "" 2
 1800              	.LVL114:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1801              		.loc 5 175 3 is_stmt 0 view .LVU545
 1802              		.thumb
 1803              		.syntax unified
 1804              	.LBE231:
 1805              	.LBE230:
 1806              	.LBE227:
 1807              	.LBE226:
 1808              	.LBE225:
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1809              		.loc 1 559 3 is_stmt 1 discriminator 1 view .LVU546
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1810              		.loc 1 559 3 discriminator 36 view .LVU547
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1811              		.loc 1 559 3 discriminator 36 view .LVU548
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1812              		.loc 1 559 3 discriminator 36 view .LVU549
 562:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1813              		.loc 1 562 67 view .LVU550
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1814              		.loc 1 565 3 view .LVU551
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1815              		.loc 1 565 3 view .LVU552
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1816              		.loc 1 565 3 discriminator 2 view .LVU553
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 141


 1817              	.LBB232:
 1818              	.LBI232:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1819              		.loc 4 3918 22 view .LVU554
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1820              		.loc 4 3920 3 view .LVU555
 1821              	.LBB233:
 1822              	.LBI233:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1823              		.loc 4 3918 22 view .LVU556
 1824              	.LBB234:
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1825              		.loc 4 3922 5 view .LVU557
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1826              		.loc 4 3923 5 view .LVU558
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1827              		.loc 4 3923 43 is_stmt 0 view .LVU559
 1828 0078 5A60     		str	r2, [r3, #4]
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1829              		.loc 4 3924 5 is_stmt 1 view .LVU560
 1830              	.LVL115:
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1831              		.loc 4 3924 5 is_stmt 0 view .LVU561
 1832              	.LBE234:
 1833              	.LBE233:
 1834              	.LBE232:
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1835              		.loc 1 565 3 is_stmt 1 discriminator 1 view .LVU562
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1836              		.loc 1 565 3 discriminator 9 view .LVU563
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1837              		.loc 1 565 3 discriminator 9 view .LVU564
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1838              		.loc 1 568 3 view .LVU565
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1839              		.loc 1 568 7 is_stmt 0 view .LVU566
 1840 007a 064B     		ldr	r3, .L177+8
 1841 007c 1B68     		ldr	r3, [r3]
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1842              		.loc 1 568 6 view .LVU567
 1843 007e 1BB1     		cbz	r3, .L171
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1844              		.loc 1 569 5 is_stmt 1 view .LVU568
 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1845              		.loc 1 570 1 is_stmt 0 view .LVU569
 1846 0080 BDE81040 		pop	{r4, lr}
 1847              		.cfi_remember_state
 1848              		.cfi_restore 14
 1849              		.cfi_restore 4
 1850              		.cfi_def_cfa_offset 0
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1851              		.loc 1 569 5 view .LVU570
 1852 0084 0620     		movs	r0, #6
 1853 0086 1847     		bx	r3	@ indirect register sibling call
 1854              	.LVL116:
 1855              	.L171:
 1856              		.cfi_restore_state
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 142


 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1857              		.loc 1 570 1 view .LVU571
 1858 0088 10BD     		pop	{r4, pc}
 1859              	.L178:
 1860 008a 00BF     		.align	2
 1861              	.L177:
 1862 008c 00100E58 		.word	1477316608
 1863 0090 00E100E0 		.word	-536813312
 1864 0094 00000000 		.word	ll_aton_init_deinit_trace
 1865              		.cfi_endproc
 1866              	.LFE329:
 1868              		.section	.text.LL_ATON_RT_RuntimeDeInit,"ax",%progbits
 1869              		.align	1
 1870              		.global	LL_ATON_RT_RuntimeDeInit
 1871              		.syntax unified
 1872              		.thumb
 1873              		.thumb_func
 1875              	LL_ATON_RT_RuntimeDeInit:
 1876              	.LFB330:
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1877              		.loc 1 578 1 is_stmt 1 view -0
 1878              		.cfi_startproc
 1879              		@ args = 0, pretend = 0, frame = 0
 1880              		@ frame_needed = 0, uses_anonymous_args = 0
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1881              		.loc 1 580 3 view .LVU573
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1882              		.loc 1 578 1 is_stmt 0 view .LVU574
 1883 0000 08B5     		push	{r3, lr}
 1884              		.cfi_def_cfa_offset 8
 1885              		.cfi_offset 3, -8
 1886              		.cfi_offset 14, -4
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1887              		.loc 1 580 7 view .LVU575
 1888 0002 164B     		ldr	r3, .L184
 1889 0004 1B68     		ldr	r3, [r3]
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1890              		.loc 1 580 6 view .LVU576
 1891 0006 0BB1     		cbz	r3, .L180
 581:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1892              		.loc 1 581 5 is_stmt 1 view .LVU577
 1893 0008 0720     		movs	r0, #7
 1894 000a 9847     		blx	r3
 1895              	.LVL117:
 1896              	.L180:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1897              		.loc 1 584 3 view .LVU578
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1898              		.loc 1 584 3 view .LVU579
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1899              		.loc 1 584 3 view .LVU580
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1900              		.loc 1 584 3 discriminator 2 view .LVU581
 1901              	.LBB267:
 1902              	.LBI267:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1903              		.loc 4 3956 22 view .LVU582
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 143


3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1904              		.loc 4 3958 3 view .LVU583
 1905              	.LBB268:
 1906              	.LBI268:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1907              		.loc 4 3956 22 view .LVU584
 1908              	.LBB269:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1909              		.loc 4 3960 5 view .LVU585
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1910              		.loc 4 3960 43 is_stmt 0 view .LVU586
 1911 000c 4FF40012 		mov	r2, #2097152
 1912 0010 134B     		ldr	r3, .L184+4
 1913 0012 C3F88420 		str	r2, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1914              		.loc 4 3961 5 is_stmt 1 view .LVU587
 1915              	.LBB270:
 1916              	.LBI270:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1917              		.loc 5 184 27 view .LVU588
 1918              	.LBB271:
 1919              		.loc 5 186 3 view .LVU589
 1920              		.syntax unified
 1921              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1922 0016 BFF34F8F 		dsb 0xF
 1923              	@ 0 "" 2
 1924              		.thumb
 1925              		.syntax unified
 1926              	.LBE271:
 1927              	.LBE270:
 1928              		.loc 4 3962 5 view .LVU590
 1929              	.LBB272:
 1930              	.LBI272:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1931              		.loc 5 173 27 view .LVU591
 1932              	.LBB273:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1933              		.loc 5 175 3 view .LVU592
 1934              		.syntax unified
 1935              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1936 001a BFF36F8F 		isb 0xF
 1937              	@ 0 "" 2
 1938              	.LVL118:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1939              		.loc 5 175 3 is_stmt 0 view .LVU593
 1940              		.thumb
 1941              		.syntax unified
 1942              	.LBE273:
 1943              	.LBE272:
 1944              	.LBE269:
 1945              	.LBE268:
 1946              	.LBE267:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1947              		.loc 1 584 3 is_stmt 1 discriminator 1 view .LVU594
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1948              		.loc 1 584 3 discriminator 9 view .LVU595
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 144


 1949              		.loc 1 584 3 discriminator 9 view .LVU596
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1950              		.loc 1 584 3 discriminator 9 view .LVU597
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1951              		.loc 1 584 3 discriminator 9 view .LVU598
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1952              		.loc 1 584 3 discriminator 12 view .LVU599
 1953              	.LBB274:
 1954              	.LBI274:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1955              		.loc 4 3956 22 view .LVU600
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1956              		.loc 4 3958 3 view .LVU601
 1957              	.LBB275:
 1958              	.LBI275:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1959              		.loc 4 3956 22 view .LVU602
 1960              	.LBB276:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1961              		.loc 4 3960 5 view .LVU603
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1962              		.loc 4 3960 43 is_stmt 0 view .LVU604
 1963 001e 4FF48002 		mov	r2, #4194304
 1964 0022 C3F88420 		str	r2, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1965              		.loc 4 3961 5 is_stmt 1 view .LVU605
 1966              	.LBB277:
 1967              	.LBI277:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1968              		.loc 5 184 27 view .LVU606
 1969              	.LBB278:
 1970              		.loc 5 186 3 view .LVU607
 1971              		.syntax unified
 1972              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1973 0026 BFF34F8F 		dsb 0xF
 1974              	@ 0 "" 2
 1975              		.thumb
 1976              		.syntax unified
 1977              	.LBE278:
 1978              	.LBE277:
 1979              		.loc 4 3962 5 view .LVU608
 1980              	.LBB279:
 1981              	.LBI279:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1982              		.loc 5 173 27 view .LVU609
 1983              	.LBB280:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1984              		.loc 5 175 3 view .LVU610
 1985              		.syntax unified
 1986              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1987 002a BFF36F8F 		isb 0xF
 1988              	@ 0 "" 2
 1989              	.LVL119:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1990              		.loc 5 175 3 is_stmt 0 view .LVU611
 1991              		.thumb
 1992              		.syntax unified
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 145


 1993              	.LBE280:
 1994              	.LBE279:
 1995              	.LBE276:
 1996              	.LBE275:
 1997              	.LBE274:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1998              		.loc 1 584 3 is_stmt 1 discriminator 1 view .LVU612
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1999              		.loc 1 584 3 discriminator 18 view .LVU613
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2000              		.loc 1 584 3 discriminator 18 view .LVU614
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2001              		.loc 1 584 3 discriminator 18 view .LVU615
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2002              		.loc 1 584 3 discriminator 18 view .LVU616
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2003              		.loc 1 584 3 discriminator 22 view .LVU617
 2004              	.LBB281:
 2005              	.LBI281:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2006              		.loc 4 3956 22 view .LVU618
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2007              		.loc 4 3958 3 view .LVU619
 2008              	.LBB282:
 2009              	.LBI282:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2010              		.loc 4 3956 22 view .LVU620
 2011              	.LBB283:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2012              		.loc 4 3960 5 view .LVU621
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2013              		.loc 4 3960 43 is_stmt 0 view .LVU622
 2014 002e 4FF40002 		mov	r2, #8388608
 2015 0032 C3F88420 		str	r2, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2016              		.loc 4 3961 5 is_stmt 1 view .LVU623
 2017              	.LBB284:
 2018              	.LBI284:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2019              		.loc 5 184 27 view .LVU624
 2020              	.LBB285:
 2021              		.loc 5 186 3 view .LVU625
 2022              		.syntax unified
 2023              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2024 0036 BFF34F8F 		dsb 0xF
 2025              	@ 0 "" 2
 2026              		.thumb
 2027              		.syntax unified
 2028              	.LBE285:
 2029              	.LBE284:
 2030              		.loc 4 3962 5 view .LVU626
 2031              	.LBB286:
 2032              	.LBI286:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2033              		.loc 5 173 27 view .LVU627
 2034              	.LBB287:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 146


 2035              		.loc 5 175 3 view .LVU628
 2036              		.syntax unified
 2037              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2038 003a BFF36F8F 		isb 0xF
 2039              	@ 0 "" 2
 2040              	.LVL120:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2041              		.loc 5 175 3 is_stmt 0 view .LVU629
 2042              		.thumb
 2043              		.syntax unified
 2044              	.LBE287:
 2045              	.LBE286:
 2046              	.LBE283:
 2047              	.LBE282:
 2048              	.LBE281:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2049              		.loc 1 584 3 is_stmt 1 discriminator 1 view .LVU630
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2050              		.loc 1 584 3 discriminator 27 view .LVU631
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2051              		.loc 1 584 3 discriminator 27 view .LVU632
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2052              		.loc 1 584 3 discriminator 27 view .LVU633
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2053              		.loc 1 584 3 discriminator 27 view .LVU634
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2054              		.loc 1 584 3 discriminator 32 view .LVU635
 2055              	.LBB288:
 2056              	.LBI288:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2057              		.loc 4 3956 22 view .LVU636
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2058              		.loc 4 3958 3 view .LVU637
 2059              	.LBB289:
 2060              	.LBI289:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2061              		.loc 4 3956 22 view .LVU638
 2062              	.LBB290:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2063              		.loc 4 3960 5 view .LVU639
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2064              		.loc 4 3960 43 is_stmt 0 view .LVU640
 2065 003e 4FF08072 		mov	r2, #16777216
 2066 0042 C3F88420 		str	r2, [r3, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2067              		.loc 4 3961 5 is_stmt 1 view .LVU641
 2068              	.LBB291:
 2069              	.LBI291:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2070              		.loc 5 184 27 view .LVU642
 2071              	.LBB292:
 2072              		.loc 5 186 3 view .LVU643
 2073              		.syntax unified
 2074              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2075 0046 BFF34F8F 		dsb 0xF
 2076              	@ 0 "" 2
 2077              		.thumb
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 147


 2078              		.syntax unified
 2079              	.LBE292:
 2080              	.LBE291:
 2081              		.loc 4 3962 5 view .LVU644
 2082              	.LBB293:
 2083              	.LBI293:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2084              		.loc 5 173 27 view .LVU645
 2085              	.LBB294:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2086              		.loc 5 175 3 view .LVU646
 2087              		.syntax unified
 2088              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2089 004a BFF36F8F 		isb 0xF
 2090              	@ 0 "" 2
 2091              	.LVL121:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2092              		.loc 5 175 3 is_stmt 0 view .LVU647
 2093              		.thumb
 2094              		.syntax unified
 2095              	.LBE294:
 2096              	.LBE293:
 2097              	.LBE290:
 2098              	.LBE289:
 2099              	.LBE288:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2100              		.loc 1 584 3 is_stmt 1 discriminator 1 view .LVU648
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2101              		.loc 1 584 3 discriminator 36 view .LVU649
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2102              		.loc 1 584 3 discriminator 36 view .LVU650
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2103              		.loc 1 584 3 discriminator 36 view .LVU651
 587:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2104              		.loc 1 587 45 view .LVU652
 590:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2105              		.loc 1 590 3 view .LVU653
 2106 004e FFF7FEFF 		bl	aton_osal_freertos_deinit
 2107              	.LVL122:
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2108              		.loc 1 593 3 view .LVU654
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2109              		.loc 1 594 1 is_stmt 0 view .LVU655
 2110 0052 BDE80840 		pop	{r3, lr}
 2111              		.cfi_restore 14
 2112              		.cfi_restore 3
 2113              		.cfi_def_cfa_offset 0
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2114              		.loc 1 593 3 view .LVU656
 2115 0056 FFF7FEBF 		b	LL_ATON_DeInit
 2116              	.LVL123:
 2117              	.L185:
 2118 005a 00BF     		.align	2
 2119              	.L184:
 2120 005c 00000000 		.word	ll_aton_init_deinit_trace
 2121 0060 00E100E0 		.word	-536813312
 2122              		.cfi_endproc
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 148


 2123              	.LFE330:
 2125              		.section	.rodata.LL_ATON_RT_RunEpochBlock.str1.1,"aMS",%progbits,1
 2126              	.LC30:
 2127 0000 6E6E5F69 		.ascii	"nn_instance->exec_state.current_epoch_block != ((vo"
 2127      6E737461 
 2127      6E63652D 
 2127      3E657865 
 2127      635F7374 
 2128 0033 6964202A 		.ascii	"id *)0)\000"
 2128      29302900 
 2129              	.LC31:
 2130 003b 286E6E5F 		.ascii	"(nn_instance->network != ((void *)0)) && (nn_instan"
 2130      696E7374 
 2130      616E6365 
 2130      2D3E6E65 
 2130      74776F72 
 2131 006e 63652D3E 		.ascii	"ce->network->ec_inference_init != ((void *)0))\000"
 2131      6E657477 
 2131      6F726B2D 
 2131      3E65635F 
 2131      696E6665 
 2132              	.LC32:
 2133 009d 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == nn_instance\000"
 2133      5F637572 
 2133      72656E74 
 2133      5F61746F 
 2133      6E5F6970 
 2134              	.LC33:
 2135 00c7 756E6C6F 		.ascii	"unlock ? EpochBlock_IsLastEpochBlock(nn_instance->e"
 2135      636B203F 
 2135      2045706F 
 2135      6368426C 
 2135      6F636B5F 
 2136 00fa 7865635F 		.ascii	"xec_state.current_epoch_block) : EpochBlock_IsEpoch"
 2136      73746174 
 2136      652E6375 
 2136      7272656E 
 2136      745F6570 
 2137 012d 496E7465 		.ascii	"Internal(nn_instance->exec_state.current_epoch_bloc"
 2137      726E616C 
 2137      286E6E5F 
 2137      696E7374 
 2137      616E6365 
 2138 0160 6B2900   		.ascii	"k)\000"
 2139              	.LC34:
 2140 0163 45706F63 		.ascii	"EpochBlock_IsEpochHybrid(nn_instance->exec_state.sa"
 2140      68426C6F 
 2140      636B5F49 
 2140      7345706F 
 2140      63684879 
 2141 0196 7665645F 		.ascii	"ved_current_epoch_block)\000"
 2141      63757272 
 2141      656E745F 
 2141      65706F63 
 2141      685F626C 
 2142              	.LC35:
 2143 01af 6E6E5F69 		.ascii	"nn_instance->exec_state.next_epoch_block == ((void "
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 149


 2143      6E737461 
 2143      6E63652D 
 2143      3E657865 
 2143      635F7374 
 2144 01e2 2A293029 		.ascii	"*)0)\000"
 2144      00
 2145              	.LC36:
 2146 01e7 6E65775F 		.ascii	"new_owner != __ll_current_aton_ip_owner\000"
 2146      6F776E65 
 2146      7220213D 
 2146      205F5F6C 
 2146      6C5F6375 
 2147              	.LC37:
 2148 020f 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == ((void *)0)\000"
 2148      5F637572 
 2148      72656E74 
 2148      5F61746F 
 2148      6E5F6970 
 2149              	.LC38:
 2150 0239 2145706F 		.ascii	"!EpochBlock_IsEpochPureSW(eb) && !EpochBlock_IsEpoc"
 2150      6368426C 
 2150      6F636B5F 
 2150      49734570 
 2150      6F636850 
 2151 026c 68487962 		.ascii	"hHybrid(eb)\000"
 2151      72696428 
 2151      65622900 
 2152              		.section	.text.LL_ATON_RT_RunEpochBlock,"ax",%progbits
 2153              		.align	1
 2154              		.global	LL_ATON_RT_RunEpochBlock
 2155              		.syntax unified
 2156              		.thumb
 2157              		.thumb_func
 2159              	LL_ATON_RT_RunEpochBlock:
 2160              	.LVL124:
 2161              	.LFB331:
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2162              		.loc 1 610 1 is_stmt 1 view -0
 2163              		.cfi_startproc
 2164              		@ args = 0, pretend = 0, frame = 8
 2165              		@ frame_needed = 0, uses_anonymous_args = 0
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2166              		.loc 1 611 3 view .LVU658
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2167              		.loc 1 610 1 is_stmt 0 view .LVU659
 2168 0000 73B5     		push	{r0, r1, r4, r5, r6, lr}
 2169              		.cfi_def_cfa_offset 24
 2170              		.cfi_offset 4, -16
 2171              		.cfi_offset 5, -12
 2172              		.cfi_offset 6, -8
 2173              		.cfi_offset 14, -4
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2174              		.loc 1 611 3 view .LVU660
 2175 0002 0446     		mov	r4, r0
 2176 0004 30B9     		cbnz	r0, .L187
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2177              		.loc 1 611 3 discriminator 1 view .LVU661
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 150


 2178 0006 40F26321 		movw	r1, #611
 2179 000a 7A4B     		ldr	r3, .L266
 2180 000c 7A4A     		ldr	r2, .L266+4
 2181              	.LVL125:
 2182              	.L263:
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2183              		.loc 1 614 3 discriminator 1 view .LVU662
 2184 000e 7B48     		ldr	r0, .L266+8
 2185              	.L264:
 2186 0010 FFF7FEFF 		bl	__assert_func
 2187              	.LVL126:
 2188              	.L187:
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2189              		.loc 1 614 3 is_stmt 1 view .LVU663
 2190 0014 4368     		ldr	r3, [r0, #4]
 2191 0016 23B9     		cbnz	r3, .L188
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2192              		.loc 1 614 3 is_stmt 0 discriminator 1 view .LVU664
 2193 0018 40F26621 		movw	r1, #614
 2194 001c 784B     		ldr	r3, .L266+12
 2195 001e 764A     		ldr	r2, .L266+4
 2196 0020 F5E7     		b	.L263
 2197              	.L188:
 617:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2198              		.loc 1 617 3 is_stmt 1 view .LVU665
 617:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2199              		.loc 1 617 6 is_stmt 0 view .LVU666
 2200 0022 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 2201 0024 8BB9     		cbnz	r3, .L189
 2202              	.LBB359:
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2203              		.loc 1 632 5 is_stmt 1 view .LVU667
 2204 0026 0368     		ldr	r3, [r0]
 2205 0028 0BB1     		cbz	r3, .L190
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2206              		.loc 1 632 5 is_stmt 0 discriminator 2 view .LVU668
 2207 002a 9B68     		ldr	r3, [r3, #8]
 2208 002c 23B9     		cbnz	r3, .L191
 2209              	.L190:
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2210              		.loc 1 632 5 discriminator 3 view .LVU669
 2211 002e 4FF41E71 		mov	r1, #632
 2212 0032 744B     		ldr	r3, .L266+16
 2213 0034 704A     		ldr	r2, .L266+4
 2214 0036 EAE7     		b	.L263
 2215              	.L191:
 633:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2216              		.loc 1 633 5 is_stmt 1 view .LVU670
 633:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2217              		.loc 1 633 16 is_stmt 0 view .LVU671
 2218 0038 9847     		blx	r3
 2219              	.LVL127:
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2220              		.loc 1 636 5 is_stmt 1 view .LVU672
 2221 003a 20B9     		cbnz	r0, .L192
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2222              		.loc 1 636 5 is_stmt 0 discriminator 1 view .LVU673
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 151


 2223 003c 4FF41F71 		mov	r1, #636
 2224 0040 714B     		ldr	r3, .L266+20
 2225 0042 6D4A     		ldr	r2, .L266+4
 2226 0044 E3E7     		b	.L263
 2227              	.L192:
 637:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2228              		.loc 1 637 5 is_stmt 1 view .LVU674
 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2229              		.loc 1 640 5 view .LVU675
 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2230              		.loc 1 640 47 is_stmt 0 view .LVU676
 2231 0046 0123     		movs	r3, #1
 2232 0048 2376     		strb	r3, [r4, #24]
 2233              	.LVL128:
 2234              	.L189:
 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2235              		.loc 1 640 47 view .LVU677
 2236              	.LBE359:
 647:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2237              		.loc 1 647 3 is_stmt 1 view .LVU678
 650:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2238              		.loc 1 650 3 view .LVU679
 2239              	.LBB360:
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2240              		.loc 1 654 5 view .LVU680
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2241              		.loc 1 654 75 is_stmt 0 view .LVU681
 2242 004a 6068     		ldr	r0, [r4, #4]
 2243              	.LVL129:
 2244              	.LBB361:
 2245              	.LBI361:
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2246              		.loc 1 313 24 is_stmt 1 view .LVU682
 2247              	.LBB362:
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2248              		.loc 1 315 3 view .LVU683
 2249              	.LBB363:
 2250              	.LBI363:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2251              		.loc 2 442 22 view .LVU684
 2252              	.LBB364:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2253              		.loc 2 444 5 view .LVU685
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2254              		.loc 2 444 5 is_stmt 0 view .LVU686
 2255              	.LBE364:
 2256              	.LBE363:
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2257              		.loc 1 315 6 discriminator 1 view .LVU687
 2258 004c 038A     		ldrh	r3, [r0, #16]
 2259 004e 5D07     		lsls	r5, r3, #29
 2260 0050 12D5     		bpl	.L193
 2261              	.LVL130:
 2262              	.LBB365:
 2263              	.LBI365:
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2264              		.loc 1 313 24 is_stmt 1 view .LVU688
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 152


 2265              	.LBB366:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2266              		.loc 1 318 5 view .LVU689
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2267              		.loc 1 318 18 is_stmt 0 view .LVU690
 2268 0052 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2269              	.LVL131:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2270              		.loc 1 318 15 discriminator 1 view .LVU691
 2271 0056 0123     		movs	r3, #1
 2272 0058 03FA00F0 		lsl	r0, r3, r0
 2273              	.LVL132:
 2274              	.L194:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2275              		.loc 1 318 15 discriminator 1 view .LVU692
 2276              	.LBE366:
 2277              	.LBE365:
 2278              	.LBE362:
 2279              	.LBE361:
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2280              		.loc 1 655 5 is_stmt 1 view .LVU693
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2281              		.loc 1 655 32 is_stmt 0 view .LVU694
 2282 005c 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2283              		.loc 1 655 8 view .LVU695
 2284 0060 03F0FF06 		and	r6, r3, #255
 2285 0064 43B3     		cbz	r3, .L195
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2286              		.loc 1 655 61 discriminator 1 view .LVU696
 2287 0066 0028     		cmp	r0, #0
 2288 0068 36D0     		beq	.L227
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2289              		.loc 1 657 7 is_stmt 1 view .LVU697
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2290              		.loc 1 657 35 is_stmt 0 view .LVU698
 2291 006a E369     		ldr	r3, [r4, #28]
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2292              		.loc 1 657 10 view .LVU699
 2293 006c 30EA0303 		bics	r3, r0, r3
 2294 0070 04D0     		beq	.L196
 2295              	.LVL133:
 2296              	.L226:
 680:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2297              		.loc 1 680 16 view .LVU700
 2298 0072 0120     		movs	r0, #1
 2299              	.L197:
 2300              	.LBE360:
 774:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2301              		.loc 1 774 1 view .LVU701
 2302 0074 02B0     		add	sp, sp, #8
 2303              		.cfi_remember_state
 2304              		.cfi_def_cfa_offset 16
 2305              		@ sp needed
 2306 0076 70BD     		pop	{r4, r5, r6, pc}
 2307              	.LVL134:
 2308              	.L193:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 153


 2309              		.cfi_restore_state
 2310              	.LBB417:
 2311              	.LBB368:
 2312              	.LBB367:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2313              		.loc 1 322 5 is_stmt 1 view .LVU702
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2314              		.loc 1 322 14 is_stmt 0 view .LVU703
 2315 0078 C068     		ldr	r0, [r0, #12]
 2316              	.LVL135:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2317              		.loc 1 322 14 view .LVU704
 2318 007a EFE7     		b	.L194
 2319              	.LVL136:
 2320              	.L196:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2321              		.loc 1 322 14 view .LVU705
 2322              	.LBE367:
 2323              	.LBE368:
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2324              		.loc 1 660 9 is_stmt 1 view .LVU706
 2325 007c 634B     		ldr	r3, .L266+24
 2326 007e 1B68     		ldr	r3, [r3]
 2327 0080 A342     		cmp	r3, r4
 2328 0082 04D0     		beq	.L198
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2329              		.loc 1 660 9 is_stmt 0 discriminator 1 view .LVU707
 2330 0084 4FF42571 		mov	r1, #660
 2331 0088 614B     		ldr	r3, .L266+28
 2332 008a 5B4A     		ldr	r2, .L266+4
 2333 008c BFE7     		b	.L263
 2334              	.L198:
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2335              		.loc 1 662 9 is_stmt 1 view .LVU708
 2336              	.LVL137:
 2337              	.LBB369:
 2338              	.LBI369:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2339              		.loc 4 3956 22 view .LVU709
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2340              		.loc 4 3958 3 view .LVU710
 2341              	.LBB370:
 2342              	.LBI370:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2343              		.loc 4 3956 22 view .LVU711
 2344              	.LBB371:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2345              		.loc 4 3960 5 view .LVU712
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2346              		.loc 4 3960 43 is_stmt 0 view .LVU713
 2347 008e 4FF40011 		mov	r1, #2097152
 2348 0092 604A     		ldr	r2, .L266+32
 2349 0094 C2F88410 		str	r1, [r2, #132]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2350              		.loc 4 3961 5 is_stmt 1 view .LVU714
 2351              	.LBB372:
 2352              	.LBI372:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 154


 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2353              		.loc 5 184 27 view .LVU715
 2354              	.LBB373:
 2355              		.loc 5 186 3 view .LVU716
 2356              		.syntax unified
 2357              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2358 0098 BFF34F8F 		dsb 0xF
 2359              	@ 0 "" 2
 2360              		.thumb
 2361              		.syntax unified
 2362              	.LBE373:
 2363              	.LBE372:
 2364              		.loc 4 3962 5 view .LVU717
 2365              	.LBB374:
 2366              	.LBI374:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2367              		.loc 5 173 27 view .LVU718
 2368              	.LBB375:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2369              		.loc 5 175 3 view .LVU719
 2370              		.syntax unified
 2371              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2372 009c BFF36F8F 		isb 0xF
 2373              	@ 0 "" 2
 2374              	.LVL138:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2375              		.loc 5 175 3 is_stmt 0 view .LVU720
 2376              		.thumb
 2377              		.syntax unified
 2378              	.LBE375:
 2379              	.LBE374:
 2380              	.LBE371:
 2381              	.LBE370:
 2382              	.LBE369:
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2383              		.loc 1 665 9 is_stmt 1 view .LVU721
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2384              		.loc 1 665 32 is_stmt 0 view .LVU722
 2385 00a0 E369     		ldr	r3, [r4, #28]
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2386              		.loc 1 665 50 view .LVU723
 2387 00a2 23EA0003 		bic	r3, r3, r0
 2388 00a6 E361     		str	r3, [r4, #28]
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2389              		.loc 1 668 9 is_stmt 1 view .LVU724
 2390              	.LVL139:
 2391              	.LBB376:
 2392              	.LBI376:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2393              		.loc 4 3918 22 view .LVU725
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2394              		.loc 4 3920 3 view .LVU726
 2395              	.LBB377:
 2396              	.LBI377:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2397              		.loc 4 3918 22 view .LVU727
 2398              	.LBB378:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 155


3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2399              		.loc 4 3922 5 view .LVU728
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 2400              		.loc 4 3923 5 view .LVU729
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 2401              		.loc 4 3923 43 is_stmt 0 view .LVU730
 2402 00a8 5160     		str	r1, [r2, #4]
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2403              		.loc 4 3924 5 is_stmt 1 view .LVU731
 2404              	.LVL140:
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2405              		.loc 4 3924 5 is_stmt 0 view .LVU732
 2406              	.LBE378:
 2407              	.LBE377:
 2408              	.LBE376:
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2409              		.loc 1 671 9 is_stmt 1 view .LVU733
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2410              		.loc 1 671 63 is_stmt 0 view .LVU734
 2411 00aa 6068     		ldr	r0, [r4, #4]
 2412              	.LVL141:
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2413              		.loc 1 671 9 view .LVU735
 2414 00ac 2146     		mov	r1, r4
 2415 00ae FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 2416              	.LVL142:
 672:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2417              		.loc 1 672 9 is_stmt 1 view .LVU736
 675:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2418              		.loc 1 675 9 view .LVU737
 2419 00b2 2046     		mov	r0, r4
 2420 00b4 FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2421              	.LVL143:
 2422              	.L195:
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2423              		.loc 1 686 5 view .LVU738
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2424              		.loc 1 686 60 is_stmt 0 view .LVU739
 2425 00b8 6368     		ldr	r3, [r4, #4]
 2426              	.LVL144:
 2427              	.LBB379:
 2428              	.LBI379:
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2429              		.loc 2 427 22 is_stmt 1 view .LVU740
 2430              	.LBB380:
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2431              		.loc 2 429 5 view .LVU741
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2432              		.loc 2 429 5 is_stmt 0 view .LVU742
 2433              	.LBE380:
 2434              	.LBE379:
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2435              		.loc 1 686 8 discriminator 1 view .LVU743
 2436 00ba 1B8A     		ldrh	r3, [r3, #16]
 2437 00bc 1807     		lsls	r0, r3, #28
 2438 00be 35D5     		bpl	.L199
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 156


 2439              		.loc 1 688 7 is_stmt 1 view .LVU744
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2440              		.loc 1 688 34 is_stmt 0 view .LVU745
 2441 00c0 2369     		ldr	r3, [r4, #16]
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2442              		.loc 1 688 10 view .LVU746
 2443 00c2 002B     		cmp	r3, #0
 2444 00c4 00F0FE80 		beq	.L228
 691:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2445              		.loc 1 691 9 is_stmt 1 view .LVU747
 2446              	.LVL145:
 2447              	.LBB381:
 2448              	.LBI381:
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* return from inserted epoch block */
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_in
 2449              		.loc 3 140 22 view .LVU748
 2450              	.LBB382:
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 2451              		.loc 3 142 5 view .LVU749
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (!unlock)
 2452              		.loc 3 144 5 view .LVU750
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(nn_instance == NULL);
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       nn_instance = __ll_current_aton_ip_owner;
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 2453              		.loc 3 152 5 view .LVU751
 2454 00c8 504B     		ldr	r3, .L266+24
 2455 00ca 1A68     		ldr	r2, [r3]
 2456 00cc 32B9     		cbnz	r2, .L200
 2457              		.loc 3 152 5 is_stmt 0 discriminator 1 view .LVU752
 2458 00ce 9821     		movs	r1, #152
 2459 00d0 514B     		ldr	r3, .L266+36
 2460 00d2 524A     		ldr	r2, .L266+40
 2461              	.LVL146:
 2462              	.L265:
 2463              		.loc 3 152 5 discriminator 1 view .LVU753
 2464              	.LBE382:
 2465              	.LBE381:
 2466              	.LBB388:
 2467              	.LBB389:
 2468              	.LBB390:
 2469              	.LBB391:
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
 2470              		.loc 3 48 5 discriminator 1 view .LVU754
 2471 00d4 5248     		ldr	r0, .L266+44
 2472 00d6 9BE7     		b	.L264
 2473              	.LVL147:
 2474              	.L227:
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
 2475              		.loc 3 48 5 discriminator 1 view .LVU755
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 157


 2476              	.LBE391:
 2477              	.LBE390:
 2478              	.LBE389:
 2479              	.LBE388:
 2480              	.LBE417:
 647:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2481              		.loc 1 647 8 view .LVU756
 2482 00d8 0646     		mov	r6, r0
 2483 00da EDE7     		b	.L195
 2484              	.LVL148:
 2485              	.L200:
 2486              	.LBB418:
 2487              	.LBB407:
 2488              	.LBB387:
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block
 2489              		.loc 3 153 5 is_stmt 1 view .LVU757
 2490              		.loc 3 153 5 is_stmt 0 discriminator 1 view .LVU758
 2491 00dc 6268     		ldr	r2, [r4, #4]
 2492              	.LVL149:
 2493              	.LBB383:
 2494              	.LBI383:
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2495              		.loc 2 427 22 is_stmt 1 view .LVU759
 2496              	.LBB384:
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2497              		.loc 2 429 5 view .LVU760
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2498              		.loc 2 429 5 is_stmt 0 view .LVU761
 2499              	.LBE384:
 2500              	.LBE383:
 2501              		.loc 3 153 5 discriminator 4 view .LVU762
 2502 00de 128A     		ldrh	r2, [r2, #16]
 2503 00e0 1107     		lsls	r1, r2, #28
 2504 00e2 03D4     		bmi	.L201
 2505              		.loc 3 153 5 discriminator 5 view .LVU763
 2506 00e4 9921     		movs	r1, #153
 2507 00e6 4F4B     		ldr	r3, .L266+48
 2508 00e8 4C4A     		ldr	r2, .L266+40
 2509 00ea F3E7     		b	.L265
 2510              	.L201:
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                           : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block)
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
 2511              		.loc 3 155 5 is_stmt 1 view .LVU764
 2512 00ec 2269     		ldr	r2, [r4, #16]
 2513              	.LVL150:
 2514              	.LBB385:
 2515              	.LBI385:
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2516              		.loc 2 462 22 view .LVU765
 2517              	.LBB386:
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2518              		.loc 2 464 5 view .LVU766
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2519              		.loc 2 464 5 is_stmt 0 view .LVU767
 2520              	.LBE386:
 2521              	.LBE385:
 2522              		.loc 3 155 5 discriminator 1 view .LVU768
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 158


 2523 00ee 128A     		ldrh	r2, [r2, #16]
 2524 00f0 5206     		lsls	r2, r2, #25
 2525 00f2 03D4     		bmi	.L202
 2526 00f4 9B21     		movs	r1, #155
 2527 00f6 4C4B     		ldr	r3, .L266+52
 2528 00f8 484A     		ldr	r2, .L266+40
 2529 00fa EBE7     		b	.L265
 2530              	.L202:
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* Clear owner */
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (unlock)
 2531              		.loc 3 158 5 is_stmt 1 view .LVU769
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_clear_aton_owner(__ll_current_aton_ip_owner, false);
 2532              		.loc 3 160 7 view .LVU770
 2533 00fc 1868     		ldr	r0, [r3]
 2534 00fe 0021     		movs	r1, #0
 2535 0100 FFF7FEFF 		bl	__ll_clear_aton_owner
 2536              	.LVL151:
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* set old context */
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 2537              		.loc 3 164 5 view .LVU771
 2538 0104 E368     		ldr	r3, [r4, #12]
 2539 0106 1BB1     		cbz	r3, .L203
 2540              		.loc 3 164 5 is_stmt 0 discriminator 1 view .LVU772
 2541 0108 A421     		movs	r1, #164
 2542 010a 484B     		ldr	r3, .L266+56
 2543 010c 434A     		ldr	r2, .L266+40
 2544 010e E1E7     		b	.L265
 2545              	.L203:
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block
 2546              		.loc 3 165 5 is_stmt 1 view .LVU773
 2547              		.loc 3 165 74 is_stmt 0 view .LVU774
 2548 0110 2269     		ldr	r2, [r4, #16]
 2549              		.loc 3 165 49 view .LVU775
 2550 0112 6260     		str	r2, [r4, #4]
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
 2551              		.loc 3 166 5 is_stmt 1 view .LVU776
 2552              		.loc 3 166 72 is_stmt 0 view .LVU777
 2553 0114 6269     		ldr	r2, [r4, #20]
 2554              		.loc 3 166 47 view .LVU778
 2555 0116 A260     		str	r2, [r4, #8]
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
 2556              		.loc 3 169 5 is_stmt 1 view .LVU779
 2557              		.loc 3 169 73 is_stmt 0 view .LVU780
 2558 0118 A26A     		ldr	r2, [r4, #40]
 2559              		.loc 3 169 48 view .LVU781
 2560 011a 6262     		str	r2, [r4, #36]
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* reset saved context */
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_current_epoch_block = NULL;
 2561              		.loc 3 173 5 is_stmt 1 view .LVU782
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 159


 2562              		.loc 3 173 55 is_stmt 0 view .LVU783
 2563 011c 2361     		str	r3, [r4, #16]
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_first_epoch_block = NULL;
 2564              		.loc 3 174 5 is_stmt 1 view .LVU784
 2565              		.loc 3 174 53 is_stmt 0 view .LVU785
 2566 011e 6361     		str	r3, [r4, #20]
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 2567              		.loc 3 176 5 is_stmt 1 view .LVU786
 2568              		.loc 3 176 54 is_stmt 0 view .LVU787
 2569 0120 A362     		str	r3, [r4, #40]
 2570              	.LVL152:
 2571              		.loc 3 176 54 view .LVU788
 2572              	.LBE387:
 2573              	.LBE407:
 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2574              		.loc 1 694 9 is_stmt 1 view .LVU789
 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2575              		.loc 1 694 32 is_stmt 0 view .LVU790
 2576 0122 6368     		ldr	r3, [r4, #4]
 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2577              		.loc 1 694 52 view .LVU791
 2578 0124 1433     		adds	r3, r3, #20
 2579 0126 6360     		str	r3, [r4, #4]
 697:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2580              		.loc 1 697 9 is_stmt 1 view .LVU792
 2581              	.LVL153:
 2582              	.L204:
 697:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2583              		.loc 1 697 16 is_stmt 0 view .LVU793
 2584 0128 0020     		movs	r0, #0
 2585 012a A3E7     		b	.L197
 2586              	.LVL154:
 2587              	.L199:
 708:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // allow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2588              		.loc 1 708 5 is_stmt 1 view .LVU794
 708:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // allow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2589              		.loc 1 708 8 is_stmt 0 view .LVU795
 2590 012c 002E     		cmp	r6, #0
 2591 012e FBD1     		bne	.L204
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2592              		.loc 1 714 5 is_stmt 1 view .LVU796
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2593              		.loc 1 714 33 is_stmt 0 view .LVU797
 2594 0130 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2595              		.loc 1 714 8 view .LVU798
 2596 0134 002B     		cmp	r3, #0
 2597 0136 40F0AF80 		bne	.L207
 716:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2598              		.loc 1 716 7 is_stmt 1 view .LVU799
 716:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2599              		.loc 1 716 59 is_stmt 0 view .LVU800
 2600 013a 0123     		movs	r3, #1
 2601 013c 84F82030 		strb	r3, [r4, #32]
 718:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2602              		.loc 1 718 7 is_stmt 1 view .LVU801
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 160


 718:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2603              		.loc 1 718 63 is_stmt 0 view .LVU802
 2604 0140 6568     		ldr	r5, [r4, #4]
 2605              	.LVL155:
 2606              	.LBB408:
 2607              	.LBI388:
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
 2608              		.loc 1 101 20 is_stmt 1 view .LVU803
 2609              	.LBB406:
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2610              		.loc 1 104 3 view .LVU804
 2611 0142 E368     		ldr	r3, [r4, #12]
 2612 0144 1BB1     		cbz	r3, .L208
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2613              		.loc 1 104 3 is_stmt 0 discriminator 1 view .LVU805
 2614 0146 6821     		movs	r1, #104
 2615 0148 384B     		ldr	r3, .L266+56
 2616 014a 394A     		ldr	r2, .L266+60
 2617 014c 5FE7     		b	.L263
 2618              	.L208:
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2619              		.loc 1 106 3 is_stmt 1 view .LVU806
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2620              		.loc 1 106 30 is_stmt 0 view .LVU807
 2621 014e E36A     		ldr	r3, [r4, #44]
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2622              		.loc 1 106 6 view .LVU808
 2623 0150 1BB1     		cbz	r3, .L209
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2624              		.loc 1 107 5 is_stmt 1 view .LVU809
 2625 0152 2A46     		mov	r2, r5
 2626 0154 2146     		mov	r1, r4
 2627 0156 3046     		mov	r0, r6
 2628 0158 9847     		blx	r3
 2629              	.LVL156:
 2630              	.L209:
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2631              		.loc 1 110 3 view .LVU810
 2632              	.LBB393:
 2633              	.LBI393:
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2634              		.loc 2 432 22 view .LVU811
 2635              	.LBB394:
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2636              		.loc 2 434 5 view .LVU812
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2637              		.loc 2 434 16 is_stmt 0 view .LVU813
 2638 015a 2E8A     		ldrh	r6, [r5, #16]
 2639              	.LVL157:
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2640              		.loc 2 434 16 view .LVU814
 2641              	.LBE394:
 2642              	.LBE393:
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2643              		.loc 1 110 6 discriminator 1 view .LVU815
 2644 015c F307     		lsls	r3, r6, #31
 2645 015e 05D5     		bpl	.L210
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 161


 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2646              		.loc 1 112 5 is_stmt 1 view .LVU816
 2647              	.LVL158:
 2648              	.LBB395:
 2649              	.LBI395:
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2650              		.loc 3 83 22 view .LVU817
 2651              	.LBB396:
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2652              		.loc 3 85 5 view .LVU818
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2653              		.loc 3 87 5 view .LVU819
 2654 0160 E369     		ldr	r3, [r4, #28]
 2655 0162 1BB1     		cbz	r3, .L210
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2656              		.loc 3 87 5 is_stmt 0 discriminator 1 view .LVU820
 2657 0164 5721     		movs	r1, #87
 2658 0166 334B     		ldr	r3, .L266+64
 2659 0168 334A     		ldr	r2, .L266+68
 2660 016a B3E7     		b	.L265
 2661              	.LVL159:
 2662              	.L210:
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2663              		.loc 3 87 5 discriminator 1 view .LVU821
 2664              	.LBE396:
 2665              	.LBE395:
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb))
 2666              		.loc 1 116 3 is_stmt 1 view .LVU822
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb))
 2667              		.loc 1 116 36 is_stmt 0 discriminator 1 view .LVU823
 2668 016c 16F0500F 		tst	r6, #80
 2669 0170 15D0     		beq	.L211
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2670              		.loc 1 119 5 is_stmt 1 view .LVU824
 2671              	.LVL160:
 2672              	.LBB397:
 2673              	.LBI390:
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2674              		.loc 3 37 22 view .LVU825
 2675              	.LBB392:
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
 2676              		.loc 3 39 5 view .LVU826
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2677              		.loc 3 40 5 view .LVU827
 2678 0172 264B     		ldr	r3, .L266+24
 2679 0174 1A68     		ldr	r2, [r3]
 2680 0176 9442     		cmp	r4, r2
 2681 0178 03D1     		bne	.L212
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2682              		.loc 3 40 5 is_stmt 0 discriminator 1 view .LVU828
 2683 017a 2821     		movs	r1, #40
 2684 017c 2F4B     		ldr	r3, .L266+72
 2685 017e 304A     		ldr	r2, .L266+76
 2686 0180 A8E7     		b	.L265
 2687              	.L212:
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2688              		.loc 3 42 29 is_stmt 1 view .LVU829
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 162


  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2689              		.loc 3 44 5 view .LVU830
 2690 0182 1A68     		ldr	r2, [r3]
 2691 0184 1AB1     		cbz	r2, .L213
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2692              		.loc 3 44 5 is_stmt 0 discriminator 1 view .LVU831
 2693 0186 2C21     		movs	r1, #44
 2694 0188 2E4B     		ldr	r3, .L266+80
 2695 018a 2D4A     		ldr	r2, .L266+76
 2696 018c A2E7     		b	.L265
 2697              	.L213:
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 2698              		.loc 3 47 5 is_stmt 1 view .LVU832
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
 2699              		.loc 3 48 5 view .LVU833
 2700 018e 2E4A     		ldr	r2, .L266+84
 2701 0190 1268     		ldr	r2, [r2]
 2702 0192 1AB1     		cbz	r2, .L214
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // !NDEBUG
 2703              		.loc 3 48 5 is_stmt 0 discriminator 1 view .LVU834
 2704 0194 3021     		movs	r1, #48
 2705 0196 2D4B     		ldr	r3, .L266+88
 2706 0198 294A     		ldr	r2, .L266+76
 2707 019a 9BE7     		b	.L265
 2708              	.L214:
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2709              		.loc 3 51 5 is_stmt 1 view .LVU835
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2710              		.loc 3 51 32 is_stmt 0 view .LVU836
 2711 019c 1C60     		str	r4, [r3]
 2712              	.LVL161:
 2713              	.L211:
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2714              		.loc 3 51 32 view .LVU837
 2715              	.LBE392:
 2716              	.LBE397:
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2717              		.loc 1 122 3 is_stmt 1 view .LVU838
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2718              		.loc 1 122 6 is_stmt 0 discriminator 1 view .LVU839
 2719 019e 7007     		lsls	r0, r6, #29
 2720 01a0 16D4     		bmi	.L215
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2721              		.loc 1 125 5 is_stmt 1 view .LVU840
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2722              		.loc 1 125 38 is_stmt 0 discriminator 1 view .LVU841
 2723 01a2 16F0900F 		tst	r6, #144
 2724 01a6 0AD0     		beq	.L216
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2725              		.loc 1 127 7 is_stmt 1 view .LVU842
 2726 01a8 184B     		ldr	r3, .L266+24
 2727 01aa 1B68     		ldr	r3, [r3]
 2728 01ac 9C42     		cmp	r4, r3
 2729 01ae 03D0     		beq	.L217
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2730              		.loc 1 127 7 is_stmt 0 discriminator 1 view .LVU843
 2731 01b0 7F21     		movs	r1, #127
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 163


 2732 01b2 174B     		ldr	r3, .L266+28
 2733 01b4 1E4A     		ldr	r2, .L266+60
 2734 01b6 2AE7     		b	.L263
 2735              	.L217:
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2736              		.loc 1 128 7 is_stmt 1 view .LVU844
 2737 01b8 E868     		ldr	r0, [r5, #12]
 2738              	.L262:
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2739              		.loc 1 136 5 is_stmt 0 view .LVU845
 2740 01ba FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 2741              	.LVL162:
 2742              	.L216:
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2743              		.loc 1 149 3 is_stmt 1 view .LVU846
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2744              		.loc 1 149 9 is_stmt 0 view .LVU847
 2745 01be 2B68     		ldr	r3, [r5]
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2746              		.loc 1 149 6 view .LVU848
 2747 01c0 5BB1     		cbz	r3, .L218
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2748              		.loc 1 151 5 is_stmt 1 view .LVU849
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2749              		.loc 1 151 5 is_stmt 0 discriminator 1 view .LVU850
 2750 01c2 16F0600F 		tst	r6, #96
 2751 01c6 06D0     		beq	.L219
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2752              		.loc 1 151 5 discriminator 3 view .LVU851
 2753 01c8 9721     		movs	r1, #151
 2754 01ca 214B     		ldr	r3, .L266+92
 2755 01cc 184A     		ldr	r2, .L266+60
 2756 01ce 1EE7     		b	.L263
 2757              	.L215:
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2758              		.loc 1 136 5 is_stmt 1 view .LVU852
 2759 01d0 40F2FF30 		movw	r0, #1023
 2760 01d4 F1E7     		b	.L262
 2761              	.L219:
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2762              		.loc 1 164 5 view .LVU853
 2763 01d6 2846     		mov	r0, r5
 2764 01d8 9847     		blx	r3
 2765              	.LVL163:
 2766              	.L218:
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2767              		.loc 1 168 3 view .LVU854
 2768              	.LBB398:
 2769              	.LBI398:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2770              		.loc 2 442 22 view .LVU855
 2771              	.LBB399:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2772              		.loc 2 444 5 view .LVU856
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2773              		.loc 2 444 5 is_stmt 0 view .LVU857
 2774              	.LBE399:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 164


 2775              	.LBE398:
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2776              		.loc 1 168 6 discriminator 1 view .LVU858
 2777 01da 2B8A     		ldrh	r3, [r5, #16]
 2778 01dc 5907     		lsls	r1, r3, #29
 2779 01de 55D5     		bpl	.L220
 2780              	.LBB400:
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2781              		.loc 1 172 5 is_stmt 1 view .LVU859
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2782              		.loc 1 172 21 is_stmt 0 view .LVU860
 2783 01e0 2846     		mov	r0, r5
 2784 01e2 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2785              	.LVL164:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2786              		.loc 1 173 5 is_stmt 1 view .LVU861
 2787 01e6 0646     		mov	r6, r0
 2788 01e8 B0B3     		cbz	r0, .L221
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2789              		.loc 1 173 5 is_stmt 0 discriminator 1 view .LVU862
 2790 01ea AD21     		movs	r1, #173
 2791 01ec 194B     		ldr	r3, .L266+96
 2792 01ee 104A     		ldr	r2, .L266+60
 2793 01f0 0DE7     		b	.L263
 2794              	.L267:
 2795 01f2 00BF     		.align	2
 2796              	.L266:
 2797 01f4 00000000 		.word	.LC11
 2798 01f8 00000000 		.word	__func__.12
 2799 01fc 09000000 		.word	.LC8
 2800 0200 00000000 		.word	.LC30
 2801 0204 3B000000 		.word	.LC31
 2802 0208 35000000 		.word	.LC29
 2803 020c 00000000 		.word	__ll_current_aton_ip_owner
 2804 0210 9D000000 		.word	.LC32
 2805 0214 00E100E0 		.word	-536813312
 2806 0218 00000000 		.word	.LC0
 2807 021c 00000000 		.word	__func__.11
 2808 0220 2A000000 		.word	.LC1
 2809 0224 C7000000 		.word	.LC33
 2810 0228 63010000 		.word	.LC34
 2811 022c AF010000 		.word	.LC35
 2812 0230 00000000 		.word	__func__.10
 2813 0234 1B000000 		.word	.LC12
 2814 0238 00000000 		.word	__func__.9
 2815 023c E7010000 		.word	.LC36
 2816 0240 00000000 		.word	__func__.8
 2817 0244 0F020000 		.word	.LC37
 2818 0248 00000000 		.word	__ll_current_wait_mask
 2819 024c 61000000 		.word	.LC6
 2820 0250 39020000 		.word	.LC38
 2821 0254 00000000 		.word	.LC7
 2822              	.L221:
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 2823              		.loc 1 175 5 is_stmt 1 view .LVU863
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2824              		.loc 1 176 5 view .LVU864
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 165


 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2825              		.loc 1 176 19 is_stmt 0 view .LVU865
 2826 0258 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2827              		.loc 1 179 5 view .LVU866
 2828 025c 6946     		mov	r1, sp
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2829              		.loc 1 176 19 view .LVU867
 2830 025e 60F30003 		bfi	r3, r0, #0, #1
 2831 0262 8DF80430 		strb	r3, [sp, #4]
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2832              		.loc 1 177 5 is_stmt 1 view .LVU868
 2833              	.LVL165:
 2834              	.LBB401:
 2835              	.LBI401:
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 2836              		.loc 2 478 27 view .LVU869
 2837              	.LBB402:
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 2838              		.loc 2 480 5 view .LVU870
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 2839              		.loc 2 481 5 view .LVU871
 2840              		.loc 2 481 5 is_stmt 0 view .LVU872
 2841              	.LBE402:
 2842              	.LBE401:
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2843              		.loc 1 177 19 discriminator 1 view .LVU873
 2844 0266 AB68     		ldr	r3, [r5, #8]
 2845 0268 0093     		str	r3, [sp]
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2846              		.loc 1 179 5 is_stmt 1 view .LVU874
 2847 026a FFF7FEFF 		bl	LL_EpochCtrl_Init
 2848              	.LVL166:
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2849              		.loc 1 181 5 view .LVU875
 2850              	.LBB403:
 2851              	.LBI403:
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2852              		.loc 2 447 22 view .LVU876
 2853              	.LBB404:
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2854              		.loc 2 449 5 view .LVU877
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2855              		.loc 2 449 5 is_stmt 0 view .LVU878
 2856              	.LBE404:
 2857              	.LBE403:
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2858              		.loc 1 181 44 discriminator 1 view .LVU879
 2859 026e 2B8A     		ldrh	r3, [r5, #16]
 2860 0270 DA05     		lsls	r2, r3, #23
 2861 0272 06D5     		bpl	.L222
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2862              		.loc 1 194 7 is_stmt 1 view .LVU880
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2863              		.loc 1 194 61 is_stmt 0 view .LVU881
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 166


 2864 0274 2368     		ldr	r3, [r4]
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2865              		.loc 1 194 7 view .LVU882
 2866 0276 9B6A     		ldr	r3, [r3, #40]
 2867 0278 9847     		blx	r3
 2868              	.LVL167:
 2869 027a 0146     		mov	r1, r0
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2870              		.loc 1 194 7 discriminator 1 view .LVU883
 2871 027c 3046     		mov	r0, r6
 2872 027e FFF7FEFF 		bl	LL_EpochCtrl_EncryptionInit
 2873              	.LVL168:
 2874              	.L222:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2875              		.loc 1 199 5 is_stmt 1 view .LVU884
 2876              	.LBB405:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2877              		.loc 1 199 5 view .LVU885
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2878              		.loc 1 199 5 is_stmt 0 discriminator 4 view .LVU886
 2879 0282 114A     		ldr	r2, .L268
 2880 0284 1368     		ldr	r3, [r2]
 2881              	.LVL169:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2882              		.loc 1 199 5 is_stmt 1 discriminator 4 view .LVU887
 2883 0286 43F00103 		orr	r3, r3, #1
 2884              	.LVL170:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2885              		.loc 1 199 5 discriminator 4 view .LVU888
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2886              		.loc 1 199 5 discriminator 4 view .LVU889
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2887              		.loc 1 199 5 discriminator 4 view .LVU890
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2888              		.loc 1 199 5 is_stmt 0 discriminator 8 view .LVU891
 2889 028a 1360     		str	r3, [r2]
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2890              		.loc 1 199 5 is_stmt 1 discriminator 8 view .LVU892
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2891              		.loc 1 199 5 discriminator 8 view .LVU893
 2892              	.LBE405:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2893              		.loc 1 199 5 discriminator 8 view .LVU894
 2894              	.LVL171:
 2895              	.L220:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2896              		.loc 1 199 5 is_stmt 0 discriminator 8 view .LVU895
 2897              	.LBE400:
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2898              		.loc 1 205 3 is_stmt 1 view .LVU896
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2899              		.loc 1 205 30 is_stmt 0 view .LVU897
 2900 028c E36A     		ldr	r3, [r4, #44]
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2901              		.loc 1 205 6 view .LVU898
 2902 028e 1BB1     		cbz	r3, .L207
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 167


 2903              		.loc 1 206 5 is_stmt 1 view .LVU899
 2904 0290 2A46     		mov	r2, r5
 2905 0292 2146     		mov	r1, r4
 2906 0294 0120     		movs	r0, #1
 2907 0296 9847     		blx	r3
 2908              	.LVL172:
 2909              	.L207:
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2910              		.loc 1 206 5 is_stmt 0 view .LVU900
 2911              	.LBE406:
 2912              	.LBE408:
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2913              		.loc 1 722 5 is_stmt 1 view .LVU901
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2914              		.loc 1 722 57 is_stmt 0 view .LVU902
 2915 0298 6068     		ldr	r0, [r4, #4]
 2916              	.LVL173:
 2917              	.LBB409:
 2918              	.LBI409:
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2919              		.loc 1 313 24 is_stmt 1 view .LVU903
 2920              	.LBB410:
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2921              		.loc 1 315 3 view .LVU904
 2922              	.LBB411:
 2923              	.LBI411:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2924              		.loc 2 442 22 view .LVU905
 2925              	.LBB412:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2926              		.loc 2 444 5 view .LVU906
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2927              		.loc 2 444 5 is_stmt 0 view .LVU907
 2928              	.LBE412:
 2929              	.LBE411:
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2930              		.loc 1 315 6 discriminator 1 view .LVU908
 2931 029a 038A     		ldrh	r3, [r0, #16]
 2932 029c 5B07     		lsls	r3, r3, #29
 2933 029e 0FD5     		bpl	.L224
 2934              	.LVL174:
 2935              	.LBB413:
 2936              	.LBI413:
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2937              		.loc 1 313 24 is_stmt 1 view .LVU909
 2938              	.LBB414:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2939              		.loc 1 318 5 view .LVU910
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2940              		.loc 1 318 18 is_stmt 0 view .LVU911
 2941 02a0 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2942              	.LVL175:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2943              		.loc 1 318 15 discriminator 1 view .LVU912
 2944 02a4 0123     		movs	r3, #1
 2945 02a6 03FA00F0 		lsl	r0, r3, r0
 2946              	.LVL176:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 168


 2947              	.L225:
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2948              		.loc 1 318 15 discriminator 1 view .LVU913
 2949              	.LBE414:
 2950              	.LBE413:
 2951              	.LBE410:
 2952              	.LBE409:
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2953              		.loc 1 722 8 discriminator 1 view .LVU914
 2954 02aa 0028     		cmp	r0, #0
 2955 02ac 7FF4E1AE 		bne	.L226
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2956              		.loc 1 725 7 is_stmt 1 view .LVU915
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2957              		.loc 1 725 61 is_stmt 0 view .LVU916
 2958 02b0 6068     		ldr	r0, [r4, #4]
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2959              		.loc 1 725 7 view .LVU917
 2960 02b2 2146     		mov	r1, r4
 2961 02b4 FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 2962              	.LVL177:
 726:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2963              		.loc 1 726 7 is_stmt 1 view .LVU918
 729:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2964              		.loc 1 729 7 view .LVU919
 2965 02b8 2046     		mov	r0, r4
 2966 02ba FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2967              	.LVL178:
 732:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2968              		.loc 1 732 7 view .LVU920
 732:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2969              		.loc 1 732 14 is_stmt 0 view .LVU921
 2970 02be 33E7     		b	.L204
 2971              	.LVL179:
 2972              	.L224:
 2973              	.LBB416:
 2974              	.LBB415:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2975              		.loc 1 322 5 is_stmt 1 view .LVU922
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2976              		.loc 1 322 14 is_stmt 0 view .LVU923
 2977 02c0 C068     		ldr	r0, [r0, #12]
 2978              	.LVL180:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2979              		.loc 1 322 14 view .LVU924
 2980 02c2 F2E7     		b	.L225
 2981              	.LVL181:
 2982              	.L228:
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2983              		.loc 1 322 14 view .LVU925
 2984              	.LBE415:
 2985              	.LBE416:
 702:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2986              		.loc 1 702 16 view .LVU926
 2987 02c4 0220     		movs	r0, #2
 2988 02c6 D5E6     		b	.L197
 2989              	.L269:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 169


 2990              		.align	2
 2991              	.L268:
 2992 02c8 00E00F58 		.word	1477435392
 2993              	.LBE418:
 2994              		.cfi_endproc
 2995              	.LFE331:
 2997              		.section	.rodata.NPU0_IRQHandler.str1.1,"aMS",%progbits,1
 2998              	.LC39:
 2999 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner->exec_state.current_epoc"
 2999      5F637572 
 2999      72656E74 
 2999      5F61746F 
 2999      6E5F6970 
 3000 0033 685F626C 		.ascii	"h_block != ((void *)0)\000"
 3000      6F636B20 
 3000      213D2028 
 3000      28766F69 
 3000      64202A29 
 3001              		.section	.text.NPU0_IRQHandler,"ax",%progbits
 3002              		.align	1
 3003              		.global	NPU0_IRQHandler
 3004              		.syntax unified
 3005              		.thumb
 3006              		.thumb_func
 3008              	NPU0_IRQHandler:
 3009              	.LFB335:
 890:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 891:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 893:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
 896:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 897:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 899:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 900:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** AND-mask interrupts MUST be handled here **/
 901:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Deal with Streaming Engine interrupts */
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t wait_irqs;
 904:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
 905:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t wait_irqs;
 906:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 908:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Beyond code assumes that stream engine interrupts are assigned in the order of their engine nu
 909:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * consecutive bits within the `INTREG` register (and within all other interrupt controller regis
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * status/mask/clear)! */
 911:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   irqs >>= ATON_STRENG_INT(0);
 912:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 913:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 914:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __ll_current_aton_ip_owner->exec_state.current_epoch_block
 915:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 916:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           (Note: we might be running in a hybrid function which uses DMAs in parall
 917:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           ATON execution and we must not clear the IRQs of this "normal" ATON execu
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (wait_irqs)
 919:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 170


 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 922:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 923:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Handle event interrupts */
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((wait_irqs >> i) & 1)
 925:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 926:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****            `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****          */
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 931:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Handle RT integration */
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         _tmp_triggered_events |= (1 << i);
 934:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 935:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 937:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 938:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 939:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 940:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 941:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 942:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
 943:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
 944:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
 945:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 946:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epo
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 949:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 950:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 951:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
 952:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 954:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 955:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Handle RT integration */
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 959:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 960:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 961:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 962:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 963:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 964:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* ATON ISR
 965:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void)
 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 3010              		.loc 1 967 1 is_stmt 1 view -0
 3011              		.cfi_startproc
 3012              		@ args = 0, pretend = 0, frame = 0
 3013              		@ frame_needed = 0, uses_anonymous_args = 0
 968:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 969:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
 971:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
 972:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t irqs = (uint64_t)irqs_l | ((uint64_t)irqs_h << 32);
 973:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 171


 974:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
 3014              		.loc 1 974 3 view .LVU928
 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 3015              		.loc 1 967 1 is_stmt 0 view .LVU929
 3016 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3017              		.cfi_def_cfa_offset 24
 3018              		.cfi_offset 3, -24
 3019              		.cfi_offset 4, -20
 3020              		.cfi_offset 5, -16
 3021              		.cfi_offset 6, -12
 3022              		.cfi_offset 7, -8
 3023              		.cfi_offset 14, -4
 3024              		.loc 1 974 12 view .LVU930
 3025 0002 394B     		ldr	r3, .L294
 975:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 976:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 977:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 978:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (__ll_current_aton_ip_owner != NULL)
 3026              		.loc 1 978 34 view .LVU931
 3027 0004 394C     		ldr	r4, .L294+4
 974:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 3028              		.loc 1 974 12 view .LVU932
 3029 0006 9D68     		ldr	r5, [r3, #8]
 3030              	.LVL182:
 3031              		.loc 1 978 3 is_stmt 1 view .LVU933
 3032              		.loc 1 978 34 is_stmt 0 view .LVU934
 3033 0008 2368     		ldr	r3, [r4]
 3034              		.loc 1 978 6 view .LVU935
 3035 000a 43B3     		cbz	r3, .L271
 979:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 980:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
 3036              		.loc 1 980 5 is_stmt 1 view .LVU936
 3037 000c 2368     		ldr	r3, [r4]
 3038 000e 5B68     		ldr	r3, [r3, #4]
 3039 0010 33B9     		cbnz	r3, .L272
 3040              		.loc 1 980 5 is_stmt 0 discriminator 1 view .LVU937
 3041 0012 4FF47571 		mov	r1, #980
 3042 0016 364B     		ldr	r3, .L294+8
 3043 0018 364A     		ldr	r2, .L294+12
 3044              	.L293:
 3045              	.LBB435:
 981:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 982:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /** OR-mask interrupts MUST be handled first **/
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
 984:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 985:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 986:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 987:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 988:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 989:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else // epoch blob handling based on epoch controller
 990:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 991:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current
 993:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3046              		.loc 1 993 7 discriminator 1 view .LVU938
 3047 001a 3748     		ldr	r0, .L294+16
 3048 001c FFF7FEFF 		bl	__assert_func
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 172


 3049              	.LVL183:
 3050              	.L272:
 3051              	.LBE435:
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3052              		.loc 1 983 5 is_stmt 1 view .LVU939
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3053              		.loc 1 983 59 is_stmt 0 view .LVU940
 3054 0020 2368     		ldr	r3, [r4]
 984:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3055              		.loc 1 984 37 view .LVU941
 3056 0022 5B68     		ldr	r3, [r3, #4]
 3057              	.LVL184:
 3058              	.LBB436:
 3059              	.LBI436:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 3060              		.loc 2 442 22 is_stmt 1 view .LVU942
 3061              	.LBB437:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3062              		.loc 2 444 5 view .LVU943
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3063              		.loc 2 444 5 is_stmt 0 view .LVU944
 3064              	.LBE437:
 3065              	.LBE436:
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3066              		.loc 1 983 8 discriminator 1 view .LVU945
 3067 0024 1B8A     		ldrh	r3, [r3, #16]
 3068 0026 5B07     		lsls	r3, r3, #29
 3069 0028 0CD4     		bmi	.L273
 986:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 3070              		.loc 1 986 7 is_stmt 1 view .LVU946
 3071 002a 25F47F70 		bic	r0, r5, #1020
 3072 002e 20F00300 		bic	r0, r0, #3
 3073              	.L292:
 994:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 995:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       // epoch blob handling based on epoch controller interrupt
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 997:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 998:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     ecId)); /* exclude epoch controller interrupt for active epoch 
 999:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                                       // !ATON_EPOCHCTRL_NUM
1000:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(false); // may never happen
1001:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                                      // !ATON_EPOCHCTRL_NUM
1002:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
1003:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1004:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else // `__ll_current_aton_ip_owner == NULL`
1005:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
1006:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 3074              		.loc 1 1006 5 is_stmt 0 view .LVU947
 3075 0032 FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 3076              	.LVL185:
1007:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1008:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
1009:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
1010:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
1011:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1012:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
1013:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 3077              		.loc 1 1013 3 is_stmt 1 view .LVU948
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 173


 3078 0036 2368     		ldr	r3, [r4]
 3079 0038 9BB9     		cbnz	r3, .L276
 3080              		.loc 1 1013 3 is_stmt 0 discriminator 1 view .LVU949
 3081 003a 40F2F531 		movw	r1, #1013
 3082 003e 2F4B     		ldr	r3, .L294+20
 3083 0040 2C4A     		ldr	r2, .L294+12
 3084 0042 EAE7     		b	.L293
 3085              	.L273:
 3086              	.LBB438:
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3087              		.loc 1 992 7 is_stmt 1 view .LVU950
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3088              		.loc 1 992 80 is_stmt 0 view .LVU951
 3089 0044 2368     		ldr	r3, [r4]
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3090              		.loc 1 992 92 view .LVU952
 3091 0046 5868     		ldr	r0, [r3, #4]
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3092              		.loc 1 992 23 view .LVU953
 3093 0048 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3094              	.LVL186:
 993:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3095              		.loc 1 993 7 is_stmt 1 view .LVU954
 3096 004c 20B1     		cbz	r0, .L275
 993:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3097              		.loc 1 993 7 is_stmt 0 discriminator 1 view .LVU955
 3098 004e 40F2E131 		movw	r1, #993
 3099 0052 2B4B     		ldr	r3, .L294+24
 3100 0054 274A     		ldr	r2, .L294+12
 3101 0056 E0E7     		b	.L293
 3102              	.L275:
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3103              		.loc 1 996 7 is_stmt 1 view .LVU956
 3104 0058 25F08050 		bic	r0, r5, #268435456
 3105              	.LVL187:
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3106              		.loc 1 996 7 is_stmt 0 view .LVU957
 3107 005c E9E7     		b	.L292
 3108              	.LVL188:
 3109              	.L271:
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3110              		.loc 1 996 7 view .LVU958
 3111              	.LBE438:
1006:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3112              		.loc 1 1006 5 is_stmt 1 view .LVU959
 3113 005e 2846     		mov	r0, r5
 3114 0060 E7E7     		b	.L292
 3115              	.L276:
1014:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1015:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
 3116              		.loc 1 1015 3 view .LVU960
 3117              		.loc 1 1015 57 is_stmt 0 view .LVU961
 3118 0062 2368     		ldr	r3, [r4]
 3119              		.loc 1 1015 69 view .LVU962
 3120 0064 5B68     		ldr	r3, [r3, #4]
 3121              	.LVL189:
 3122              	.LBB439:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 174


 3123              	.LBI439:
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 3124              		.loc 2 442 22 is_stmt 1 view .LVU963
 3125              	.LBB440:
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3126              		.loc 2 444 5 view .LVU964
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3127              		.loc 2 444 5 is_stmt 0 view .LVU965
 3128              	.LBE440:
 3129              	.LBE439:
 3130              		.loc 1 1015 6 discriminator 1 view .LVU966
 3131 0066 1B8A     		ldrh	r3, [r3, #16]
 3132 0068 13F00403 		ands	r3, r3, #4
 3133 006c 26D1     		bne	.L277
1016:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
1017:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlock(irqs);
 3134              		.loc 1 1017 5 is_stmt 1 view .LVU967
 3135              	.LVL190:
 3136              	.LBB441:
 3137              	.LBI441:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 3138              		.loc 1 895 20 view .LVU968
 3139              	.LBB442:
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3140              		.loc 1 898 3 view .LVU969
 905:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 3141              		.loc 1 905 3 view .LVU970
 911:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 3142              		.loc 1 911 3 view .LVU971
 912:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3143              		.loc 1 912 3 view .LVU972
 914:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3144              		.loc 1 914 33 is_stmt 0 view .LVU973
 3145 006e 2268     		ldr	r2, [r4]
 914:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3146              		.loc 1 914 45 view .LVU974
 3147 0070 5268     		ldr	r2, [r2, #4]
 912:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3148              		.loc 1 912 13 view .LVU975
 3149 0072 D268     		ldr	r2, [r2, #12]
 3150              	.LVL191:
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3151              		.loc 1 918 3 is_stmt 1 view .LVU976
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3152              		.loc 1 918 6 is_stmt 0 view .LVU977
 3153 0074 2A40     		ands	r2, r5, r2
 3154              	.LVL192:
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3155              		.loc 1 918 6 view .LVU978
 3156 0076 17D0     		beq	.L278
 3157              	.LBB443:
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3158              		.loc 1 920 5 is_stmt 1 view .LVU979
 3159              	.LBB444:
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3160              		.loc 1 933 37 is_stmt 0 view .LVU980
 3161 0078 4FF0010C 		mov	ip, #1
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 175


 3162 007c 0A20     		movs	r0, #10
 3163              	.LBE444:
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3164              		.loc 1 920 64 view .LVU981
 3165 007e 2168     		ldr	r1, [r4]
 3166              	.LBB445:
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3167              		.loc 1 928 31 discriminator 1 view .LVU982
 3168 0080 204E     		ldr	r6, .L294+28
 3169              	.LBE445:
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3170              		.loc 1 920 14 view .LVU983
 3171 0082 C969     		ldr	r1, [r1, #28]
 3172              	.LVL193:
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3173              		.loc 1 921 5 is_stmt 1 view .LVU984
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3174              		.loc 1 921 19 discriminator 1 view .LVU985
 3175              	.L280:
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3176              		.loc 1 924 7 view .LVU986
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3177              		.loc 1 924 22 is_stmt 0 view .LVU987
 3178 0084 22FA03F7 		lsr	r7, r2, r3
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3179              		.loc 1 924 10 view .LVU988
 3180 0088 FF07     		lsls	r7, r7, #31
 3181 008a 07D5     		bpl	.L279
 3182              	.LBB446:
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3183              		.loc 1 928 9 is_stmt 1 view .LVU989
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3184              		.loc 1 928 31 is_stmt 0 discriminator 1 view .LVU990
 3185 008c 1F03     		lsls	r7, r3, #12
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3186              		.loc 1 928 18 discriminator 4 view .LVU991
 3187 008e 57F806E0 		ldr	lr, [r7, r6]
 3188              	.LVL194:
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3189              		.loc 1 929 9 is_stmt 1 view .LVU992
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3190              		.loc 1 929 9 view .LVU993
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3191              		.loc 1 929 9 view .LVU994
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3192              		.loc 1 929 9 is_stmt 0 discriminator 4 view .LVU995
 3193 0092 47F806E0 		str	lr, [r7, r6]
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3194              		.loc 1 929 9 is_stmt 1 discriminator 4 view .LVU996
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3195              		.loc 1 929 9 discriminator 4 view .LVU997
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3196              		.loc 1 933 9 view .LVU998
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3197              		.loc 1 933 37 is_stmt 0 view .LVU999
 3198 0096 0CFA03F7 		lsl	r7, ip, r3
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 176


 3199              		.loc 1 933 31 view .LVU1000
 3200 009a 3943     		orrs	r1, r1, r7
 3201              	.LVL195:
 3202              	.L279:
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3203              		.loc 1 933 31 view .LVU1001
 3204              	.LBE446:
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3205              		.loc 1 921 39 is_stmt 1 discriminator 2 view .LVU1002
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3206              		.loc 1 921 19 is_stmt 0 discriminator 1 view .LVU1003
 3207 009c 0138     		subs	r0, r0, #1
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3208              		.loc 1 921 39 discriminator 2 view .LVU1004
 3209 009e 03F10103 		add	r3, r3, #1
 3210              	.LVL196:
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3211              		.loc 1 921 19 is_stmt 1 discriminator 1 view .LVU1005
 3212 00a2 EFD1     		bne	.L280
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3213              		.loc 1 936 5 view .LVU1006
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3214              		.loc 1 936 31 is_stmt 0 view .LVU1007
 3215 00a4 2368     		ldr	r3, [r4]
 3216              	.LVL197:
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3217              		.loc 1 936 61 view .LVU1008
 3218 00a6 D961     		str	r1, [r3, #28]
 3219              	.LVL198:
 3220              	.L278:
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3221              		.loc 1 936 61 view .LVU1009
 3222              	.LBE443:
 3223              	.LBE442:
 3224              	.LBE441:
1018:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1019:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
1020:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
1021:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
1022:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlob(irqs);
1023:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
1024:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false);   // may never happen
1025:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
1026:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1027:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1028:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1029:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DSB();
 3225              		.loc 1 1029 3 is_stmt 1 view .LVU1010
 3226              	.LBB447:
 3227              	.LBI447:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3228              		.loc 5 184 27 view .LVU1011
 3229              	.LBB448:
 3230              		.loc 5 186 3 view .LVU1012
 3231              		.syntax unified
 3232              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3233 00a8 BFF34F8F 		dsb 0xF
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 177


 3234              	@ 0 "" 2
 3235              		.thumb
 3236              		.syntax unified
 3237              	.LBE448:
 3238              	.LBE447:
1030:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1031:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Clear all interrupts in interrupt controller.
1032:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * Note: this must be done *after* having cleared ATON interrupt sources otherwise
1033:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * interrupts will be re-latched.
1034:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    */
1035:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 32)
1036:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs_l);
1037:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
1038:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INTCTRL_INTS(0) <= 32)
1039:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs);
 3239              		.loc 1 1039 3 view .LVU1013
 3240              		.loc 1 1039 3 view .LVU1014
 3241              		.loc 1 1039 3 view .LVU1015
 3242 00ac 0E4B     		ldr	r3, .L294
 3243 00ae 1D61     		str	r5, [r3, #16]
 3244              		.loc 1 1039 3 view .LVU1016
 3245              		.loc 1 1039 3 view .LVU1017
1040:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
1041:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1042:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1043:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DSB();
 3246              		.loc 1 1043 3 view .LVU1018
 3247              	.LBB449:
 3248              	.LBI449:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3249              		.loc 5 184 27 view .LVU1019
 3250              	.LBB450:
 3251              		.loc 5 186 3 view .LVU1020
 3252              		.syntax unified
 3253              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3254 00b0 BFF34F8F 		dsb 0xF
 3255              	@ 0 "" 2
 3256              		.thumb
 3257              		.syntax unified
 3258              	.LBE450:
 3259              	.LBE449:
1044:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1045:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Signal event */
1046:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_SIGNAL_EVENT();
 3260              		.loc 1 1046 3 view .LVU1021
1047:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1048:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
1049:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1050:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return;
1051:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3261              		.loc 1 1051 1 is_stmt 0 view .LVU1022
 3262 00b4 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 3263              		.cfi_remember_state
 3264              		.cfi_restore 14
 3265              		.cfi_restore 7
 3266              		.cfi_restore 6
 3267              		.cfi_restore 5
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 178


 3268              		.cfi_restore 4
 3269              		.cfi_restore 3
 3270              		.cfi_def_cfa_offset 0
 3271              	.LVL199:
1046:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3272              		.loc 1 1046 3 view .LVU1023
 3273 00b8 FFF7FEBF 		b	aton_osal_freertos_signal_event
 3274              	.LVL200:
 3275              	.L277:
 3276              		.cfi_restore_state
1022:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 3277              		.loc 1 1022 5 is_stmt 1 view .LVU1024
 3278              	.LBB451:
 3279              	.LBI451:
 944:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INTCTRL_INTS(0) <= 32)
 3280              		.loc 1 944 20 view .LVU1025
 3281              	.LBB452:
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3282              		.loc 1 947 3 view .LVU1026
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3283              		.loc 1 947 76 is_stmt 0 view .LVU1027
 3284 00bc 2368     		ldr	r3, [r4]
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3285              		.loc 1 947 88 view .LVU1028
 3286 00be 5868     		ldr	r0, [r3, #4]
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3287              		.loc 1 947 19 view .LVU1029
 3288 00c0 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3289              	.LVL201:
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3290              		.loc 1 948 3 is_stmt 1 view .LVU1030
 3291 00c4 20B1     		cbz	r0, .L281
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3292              		.loc 1 948 3 is_stmt 0 discriminator 1 view .LVU1031
 3293 00c6 4FF46D71 		mov	r1, #948
 3294 00ca 0D4B     		ldr	r3, .L294+24
 3295 00cc 0E4A     		ldr	r2, .L294+32
 3296 00ce A4E7     		b	.L293
 3297              	.L281:
 949:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3298              		.loc 1 949 3 is_stmt 1 view .LVU1032
 949:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3299              		.loc 1 949 6 is_stmt 0 discriminator 8 view .LVU1033
 3300 00d0 EB00     		lsls	r3, r5, #3
 3301 00d2 E9D5     		bpl	.L278
 3302              	.LBB453:
 952:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3303              		.loc 1 952 5 is_stmt 1 view .LVU1034
 952:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3304              		.loc 1 952 14 is_stmt 0 discriminator 4 view .LVU1035
 3305 00d4 0D4B     		ldr	r3, .L294+36
 3306 00d6 DA68     		ldr	r2, [r3, #12]
 3307              	.LVL202:
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3308              		.loc 1 953 5 is_stmt 1 view .LVU1036
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3309              		.loc 1 953 5 view .LVU1037
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 179


 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3310              		.loc 1 953 5 view .LVU1038
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3311              		.loc 1 953 5 is_stmt 0 discriminator 4 view .LVU1039
 3312 00d8 DA60     		str	r2, [r3, #12]
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3313              		.loc 1 953 5 is_stmt 1 discriminator 4 view .LVU1040
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3314              		.loc 1 953 5 discriminator 4 view .LVU1041
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3315              		.loc 1 956 5 view .LVU1042
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3316              		.loc 1 956 64 is_stmt 0 view .LVU1043
 3317 00da 2368     		ldr	r3, [r4]
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3318              		.loc 1 956 14 view .LVU1044
 3319 00dc DB69     		ldr	r3, [r3, #28]
 3320              	.LVL203:
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3321              		.loc 1 957 5 is_stmt 1 view .LVU1045
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3322              		.loc 1 958 31 is_stmt 0 view .LVU1046
 3323 00de 2268     		ldr	r2, [r4]
 3324              	.LVL204:
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3325              		.loc 1 957 27 view .LVU1047
 3326 00e0 43F00103 		orr	r3, r3, #1
 3327              	.LVL205:
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3328              		.loc 1 958 5 is_stmt 1 view .LVU1048
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3329              		.loc 1 958 61 is_stmt 0 view .LVU1049
 3330 00e4 D361     		str	r3, [r2, #28]
 3331              	.LVL206:
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3332              		.loc 1 958 61 view .LVU1050
 3333 00e6 DFE7     		b	.L278
 3334              	.L295:
 3335              		.align	2
 3336              	.L294:
 3337 00e8 00100E58 		.word	1477316608
 3338 00ec 00000000 		.word	__ll_current_aton_ip_owner
 3339 00f0 00000000 		.word	.LC39
 3340 00f4 00000000 		.word	__func__.2
 3341 00f8 09000000 		.word	.LC8
 3342 00fc 00000000 		.word	.LC0
 3343 0100 00000000 		.word	.LC7
 3344 0104 3C500E58 		.word	1477333052
 3345 0108 00000000 		.word	__func__.0
 3346 010c 00E00F58 		.word	1477435392
 3347              	.LBE453:
 3348              	.LBE452:
 3349              	.LBE451:
 3350              		.cfi_endproc
 3351              	.LFE335:
 3353              		.section	.rodata.__func__.0,"a"
 3356              	__func__.0:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 180


 3357 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqEpochBlob\000"
 3357      5F41544F 
 3357      4E5F5254 
 3357      5F497271 
 3357      45706F63 
 3358              		.section	.rodata.__func__.1,"a"
 3361              	__func__.1:
 3362 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqErr\000"
 3362      5F41544F 
 3362      4E5F5254 
 3362      5F497271 
 3362      45727200 
 3363              		.section	.rodata.__func__.2,"a"
 3366              	__func__.2:
 3367 0000 4E505530 		.ascii	"NPU0_IRQHandler\000"
 3367      5F495251 
 3367      48616E64 
 3367      6C657200 
 3368              		.section	.rodata.__func__.3,"a"
 3371              	__func__.3:
 3372 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_DetermineNextEpochBlock\000"
 3372      5F41544F 
 3372      4E5F5254 
 3372      5F446574 
 3372      65726D69 
 3373              		.section	.rodata.__func__.4,"a"
 3376              	__func__.4:
 3377 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecEndEpochBlock\000"
 3377      5F41544F 
 3377      4E5F5254 
 3377      5F457865 
 3377      63456E64 
 3378              		.section	.rodata.__func__.6,"a"
 3381              	__func__.6:
 3382 0000 45706F63 		.ascii	"EpochBlock_EpochControllerUnit\000"
 3382      68426C6F 
 3382      636B5F45 
 3382      706F6368 
 3382      436F6E74 
 3383              		.section	.rodata.__func__.7,"a"
 3386              	__func__.7:
 3387 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_SetWaitMask\000"
 3387      5F41544F 
 3387      4E5F5254 
 3387      5F536574 
 3387      57616974 
 3388              		.section	.rodata.__func__.8,"a"
 3391              	__func__.8:
 3392 0000 5F5F6C6C 		.ascii	"__ll_set_aton_owner\000"
 3392      5F736574 
 3392      5F61746F 
 3392      6E5F6F77 
 3392      6E657200 
 3393              		.section	.rodata.__func__.9,"a"
 3396              	__func__.9:
 3397 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_Start_AtoNN_Epoch\000"
 3397      5F41544F 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 181


 3397      4E5F5254 
 3397      5F537461 
 3397      72745F41 
 3398              		.section	.rodata.__func__.10,"a"
 3401              	__func__.10:
 3402 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecStartEpochBlock\000"
 3402      5F41544F 
 3402      4E5F5254 
 3402      5F457865 
 3402      63537461 
 3403              		.section	.rodata.__func__.11,"a"
 3406              	__func__.11:
 3407 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_RetFromLibEpochBlockArray\000"
 3407      5F41544F 
 3407      4E5F5254 
 3407      5F526574 
 3407      46726F6D 
 3408              		.section	.rodata.__func__.12,"a"
 3411              	__func__.12:
 3412 0000 4C4C5F41 		.ascii	"LL_ATON_RT_RunEpochBlock\000"
 3412      544F4E5F 
 3412      52545F52 
 3412      756E4570 
 3412      6F636842 
 3413              		.section	.rodata.__func__.13,"a"
 3416              	__func__.13:
 3417 0000 5F5F6C6C 		.ascii	"__ll_clear_aton_owner\000"
 3417      5F636C65 
 3417      61725F61 
 3417      746F6E5F 
 3417      6F776E65 
 3418              		.section	.rodata.__func__.14,"a"
 3421              	__func__.14:
 3422 0000 4C4C5F41 		.ascii	"LL_ATON_RT_Init_Network\000"
 3422      544F4E5F 
 3422      52545F49 
 3422      6E69745F 
 3422      4E657477 
 3423              		.section	.rodata.__func__.15,"a"
 3426              	__func__.15:
 3427 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetNetworkCallback\000"
 3427      544F4E5F 
 3427      52545F53 
 3427      65744E65 
 3427      74776F72 
 3428              		.section	.rodata.__func__.16,"a"
 3431              	__func__.16:
 3432 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetEpochCallback\000"
 3432      544F4E5F 
 3432      52545F53 
 3432      65744570 
 3432      6F636843 
 3433              		.section	.bss.ll_aton_init_deinit_trace,"aw",%nobits
 3434              		.align	2
 3437              	ll_aton_init_deinit_trace:
 3438 0000 00000000 		.space	4
 3439              		.global	__ll_current_wait_mask
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 182


 3440              		.section	.bss.__ll_current_wait_mask,"aw",%nobits
 3441              		.align	2
 3444              	__ll_current_wait_mask:
 3445 0000 00000000 		.space	4
 3446              		.global	__ll_current_aton_ip_owner
 3447              		.section	.bss.__ll_current_aton_ip_owner,"aw",%nobits
 3448              		.align	2
 3451              	__ll_current_aton_ip_owner:
 3452 0000 00000000 		.space	4
 3453              		.text
 3454              	.Letext0:
 3455              		.file 6 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3456              		.file 7 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3457              		.file 8 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3458              		.file 9 "Lib/AI_Runtime/Npu/ll_aton/ll_aton.h"
 3459              		.file 10 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_cipher.h"
 3460              		.file 11 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_rt_user_api.h"
 3461              		.file 12 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 3462              		.file 13 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_osal_freertos.h"
 3463              		.file 14 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 3464              		.file 15 "<built-in>"
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 183


DEFINED SYMBOLS
                            *ABS*:00000000 ll_aton_runtime.c
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:26     .text.__LL_ATON_RT_Init_Network:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:31     .text.__LL_ATON_RT_Init_Network:00000000 __LL_ATON_RT_Init_Network
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:180    .text.__LL_ATON_RT_SetWaitMask:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:185    .text.__LL_ATON_RT_SetWaitMask:00000000 __LL_ATON_RT_SetWaitMask
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:245    .text.__LL_ATON_RT_SetWaitMask:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3451   .bss.__ll_current_aton_ip_owner:00000000 __ll_current_aton_ip_owner
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3386   .rodata.__func__.7:00000000 __func__.7
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3444   .bss.__ll_current_wait_mask:00000000 __ll_current_wait_mask
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:260    .text.EpochBlock_EpochControllerUnit:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:265    .text.EpochBlock_EpochControllerUnit:00000000 EpochBlock_EpochControllerUnit
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:317    .text.EpochBlock_EpochControllerUnit:0000001c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3381   .rodata.__func__.6:00000000 __func__.6
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:332    .text.__ll_clear_aton_owner:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:337    .text.__ll_clear_aton_owner:00000000 __ll_clear_aton_owner
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:425    .text.__ll_clear_aton_owner:0000003c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3416   .rodata.__func__.13:00000000 __func__.13
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:449    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:454    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 __LL_ATON_RT_ExecEndEpochBlock
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:698    .text.__LL_ATON_RT_ExecEndEpochBlock:000000bc $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3376   .rodata.__func__.4:00000000 __func__.4
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:717    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:722    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 __LL_ATON_RT_DetermineNextEpochBlock
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:878    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000074 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3371   .rodata.__func__.3:00000000 __func__.3
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:887    .text.dump_dma_state:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:893    .text.dump_dma_state:00000000 dump_dma_state
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:936    .text.__LL_ATON_RT_IrqErr:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:941    .text.__LL_ATON_RT_IrqErr:00000000 __LL_ATON_RT_IrqErr
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1137   .text.__LL_ATON_RT_IrqErr:000000c8 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3361   .rodata.__func__.1:00000000 __func__.1
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1162   .text.LL_ATON_RT_SetRuntimeCallback:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1168   .text.LL_ATON_RT_SetRuntimeCallback:00000000 LL_ATON_RT_SetRuntimeCallback
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1185   .text.LL_ATON_RT_SetRuntimeCallback:00000008 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3437   .bss.ll_aton_init_deinit_trace:00000000 ll_aton_init_deinit_trace
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1190   .text.LL_ATON_RT_SetEpochCallback:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1196   .text.LL_ATON_RT_SetEpochCallback:00000000 LL_ATON_RT_SetEpochCallback
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1231   .text.LL_ATON_RT_SetEpochCallback:00000018 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3431   .rodata.__func__.16:00000000 __func__.16
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1238   .text.LL_ATON_RT_SetNetworkCallback:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1244   .text.LL_ATON_RT_SetNetworkCallback:00000000 LL_ATON_RT_SetNetworkCallback
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1279   .text.LL_ATON_RT_SetNetworkCallback:00000018 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3426   .rodata.__func__.15:00000000 __func__.15
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1292   .text.LL_ATON_RT_Init_Network:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1298   .text.LL_ATON_RT_Init_Network:00000000 LL_ATON_RT_Init_Network
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1366   .text.LL_ATON_RT_Init_Network:00000038 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3421   .rodata.__func__.14:00000000 __func__.14
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1374   .text.LL_ATON_RT_DeInit_Network:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1380   .text.LL_ATON_RT_DeInit_Network:00000000 LL_ATON_RT_DeInit_Network
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1461   .text.LL_ATON_RT_DeInit_Network:0000003c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1466   .text.LL_ATON_RT_Reset_Network:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1472   .text.LL_ATON_RT_Reset_Network:00000000 LL_ATON_RT_Reset_Network
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1506   .text.LL_ATON_RT_RuntimeInit:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1512   .text.LL_ATON_RT_RuntimeInit:00000000 LL_ATON_RT_RuntimeInit
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1862   .text.LL_ATON_RT_RuntimeInit:0000008c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1869   .text.LL_ATON_RT_RuntimeDeInit:00000000 $t
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 184


C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:1875   .text.LL_ATON_RT_RuntimeDeInit:00000000 LL_ATON_RT_RuntimeDeInit
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2120   .text.LL_ATON_RT_RuntimeDeInit:0000005c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2153   .text.LL_ATON_RT_RunEpochBlock:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2159   .text.LL_ATON_RT_RunEpochBlock:00000000 LL_ATON_RT_RunEpochBlock
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2797   .text.LL_ATON_RT_RunEpochBlock:000001f4 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3411   .rodata.__func__.12:00000000 __func__.12
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3406   .rodata.__func__.11:00000000 __func__.11
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3401   .rodata.__func__.10:00000000 __func__.10
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3396   .rodata.__func__.9:00000000 __func__.9
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3391   .rodata.__func__.8:00000000 __func__.8
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2826   .text.LL_ATON_RT_RunEpochBlock:00000258 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:2992   .text.LL_ATON_RT_RunEpochBlock:000002c8 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3002   .text.NPU0_IRQHandler:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3008   .text.NPU0_IRQHandler:00000000 NPU0_IRQHandler
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3337   .text.NPU0_IRQHandler:000000e8 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3366   .rodata.__func__.2:00000000 __func__.2
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3356   .rodata.__func__.0:00000000 __func__.0
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3434   .bss.ll_aton_init_deinit_trace:00000000 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3441   .bss.__ll_current_wait_mask:00000000 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s:3448   .bss.__ll_current_aton_ip_owner:00000000 $d
                           .group:00000000 wm4.0.c530a555507323ed657a04d5a22acbf4
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.newlib.h.27.a82728f74da661df333d09507bfef510
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.features.h.22.9dfb1293666eb4caf24cccb81c86a551
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._ansi.h.8.aeadd4934928258a76627d21910677e3
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.267.6dda48f8b0edf141523347999dd9ec79
                           .group:00000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:00000000 wm4.stddef.h.39.9af043fe601e315768567300ad642a8e
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.errno.h.18.87873c1c5b242e8a4fdc43daa9aad824
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.ll_aton_util.h.34.9098eaa90d3d72b819973556e3e5fe44
                           .group:00000000 wm4.ll_aton_attributes.h.20.26d469460cb32db5740effdc8cc403f3
                           .group:00000000 wm4.ll_aton_config.h.20.27cfa9f6f5afc4105991355367358a39
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 185


                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.FreeRTOSConfig.h.59.2629c72cff9e6dbe880a2dc225eae516
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31
                           .group:00000000 wm4.queue.h.68.219f47fba8b59640449b84d04c5bd6d8
                           .group:00000000 wm4.semphr.h.40.c1a9c6f5bf0feb4da0b6a45d234a79d0
                           .group:00000000 wm4.ll_aton_platform.h.20.8f1d4e7781c282794886ffdd00ccd30b
                           .group:00000000 wm4.stm32n6xx.h.34.c523a1ffdf274a69e8802892c6776332
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.30.d128735bf87720f7436b74fefeb5043c
                           .group:00000000 wm4.core_cm55.h.67.25006a3ce7048d64bcddd2996d5fac93
                           .group:00000000 wm4.arm_acle.h.28.ce8f475a5cc50333e54ae4adeb8c0298
                           .group:00000000 wm4.cmsis_gcc.h.39.eba7438bc45fd1a6e6376b63ffe44436
                           .group:00000000 wm4.cmsis_gcc_m.h.24.e590ec51aeda3a1242400351d73f5dce
                           .group:00000000 wm4.core_cm55.h.213.0528f46a674315ef8d35c4477e230358
                           .group:00000000 wm4.armv8m_mpu.h.24.bf28cc25bee30a7ff9d2f7a44a5e2230
                           .group:00000000 wm4.armv8m_pmu.h.24.6ded195d2625055391fd378c0e1d2519
                           .group:00000000 wm4.core_cm55.h.4477.396e822ef855bcfb932819ad48de1c4c
                           .group:00000000 wm4.armv7m_cachel1.h.24.936dd92d6e204a8d0b17d5e4ea4a356e
                           .group:00000000 wm4.stm32n657xx.h.575.78d331c417ec710388ced647138f735f
                           .group:00000000 wm4.stm32n6xx.h.116.b4247d9785590e7c5ec9234ffb2153bf
                           .group:00000000 wm4.ll_aton_platform.h.205.098bebcb126012e5dfc0544db0a7d4c8
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.string.h.177.59a005921fa78485abc80a0267de5752
                           .group:00000000 wm4.ATONidxs.h.16.969ebf3fd32e13543179e6907b3869c9
                           .group:00000000 wm4.ATON.h.19.0bce86f27eb7ac354272c44c1804cd24
                           .group:00000000 wm4.ll_aton_rcompat.h.22.4788366561a5f8dfb37661f794bdd403
                           .group:00000000 wm4.ll_aton_platform.h.279.2fa1ab569e6816db5b603cc3ef09d875
                           .group:00000000 wm4.ll_aton_osal_freertos.h.63.1e66f105894f6ee9e5e9ee361a3df896
                           .group:00000000 wm4.ll_aton_osal.h.117.70ff644e90427fadc04622c387869938
                           .group:00000000 wm4.ll_aton.h.44.a69cab2c3dfd65cb5a1024375349aaea
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.ll_aton_cipher.h.20.e98fdae11c912f4036a83cedb835e14e
                           .group:00000000 wm4.ll_aton_rt_user_api.h.71.52957347efa02883c6e8b1a7f756d297

UNDEFINED SYMBOLS
__assert_func
puts
LL_ATON_DisableClock
printf
LL_ATON_Init
aton_osal_freertos_init
aton_osal_freertos_deinit
LL_ATON_DeInit
LL_EpochCtrl_Init
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccAuiwle.s 			page 186


LL_EpochCtrl_EncryptionInit
aton_osal_freertos_signal_event
