// Seed: 3708500597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(posedge 1'b0) 1)
  else $display(id_1);
endmodule
module module_1 (
    output tri1  id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  logic [7:0] id_5;
  wire id_6 = id_5[""];
  or (id_1, id_6, id_5);
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
