Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Programms\intelFPGA_lite\18.1\Projects\btn_led\hps_system.qsys --synthesis=VERILOG --output-directory=D:\Programms\intelFPGA_lite\18.1\Projects\btn_led\hps_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading btn_led/hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_system: Generating hps_system "hps_system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "hps_system" instantiated altera_hps "hps_0"
Info: keys: Starting RTL generation for module 'hps_system_keys'
Info: keys:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_keys --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0002_keys_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0002_keys_gen//hps_system_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'hps_system_keys'
Info: keys: "hps_system" instantiated altera_avalon_pio "keys"
Info: leds: Starting RTL generation for module 'hps_system_leds'
Info: leds:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_leds --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0003_leds_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0003_leds_gen//hps_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'hps_system_leds'
Info: leds: "hps_system" instantiated altera_avalon_pio "leds"
Info: switches: Starting RTL generation for module 'hps_system_switches'
Info: switches:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_switches --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0004_switches_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_7058843092942853473.dir/0004_switches_gen//hps_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'hps_system_switches'
Info: switches: "hps_system" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: keys_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "keys_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: keys_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "keys_s1_agent"
Info: keys_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "keys_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/hps_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: keys_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "keys_s1_burst_adapter"
Info: Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/hps_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps_system: Done "hps_system" with 24 modules, 81 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
