# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1Part2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Homework/PSOC/Project3/Lab1Part2/Lab1Part2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:48 on Mar 29,2018
# vcom -reportprogress 300 -93 -work work F:/Homework/PSOC/Project3/Lab1Part2/Lab1Part2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LAB1PART2
# -- Compiling architecture BEHAVIOURAL of LAB1PART2
# End time: 10:22:48 on Mar 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab1part2
# vsim work.lab1part2 
# Start time: 10:22:53 on Mar 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab1part2(behavioural)
add wave -position end  sim:/lab1part2/M
add wave -position end  sim:/lab1part2/N
add wave -position end  sim:/lab1part2/S
add wave -position end  sim:/lab1part2/S_STATUS
add wave -position end  sim:/lab1part2/X
add wave -position end  sim:/lab1part2/Y
force -freeze sim:/lab1part2/X 0001 0
force -freeze sim:/lab1part2/Y 0010 0
force -freeze sim:/lab1part2/S 0 0
run
run
run
force -freeze sim:/lab1part2/S 1 0
run
run
run
run
# End time: 10:24:26 on Mar 29,2018, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
