// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef VERILATED_VTESTHARNESS_H_
#define VERILATED_VTESTHARNESS_H_  // guard

#include "verilated_heavy.h"
#include "Vtestharness__Dpi.h"

//==========

class Vtestharness__Syms;
class Vtestharness_VerilatedFst;
class Vtestharness_soc_ctrl_reg_pkg;
class Vtestharness_uart_reg_pkg;


//----------

VL_MODULE(Vtestharness) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Vtestharness_soc_ctrl_reg_pkg* __PVT__soc_ctrl_reg_pkg;
    Vtestharness_uart_reg_pkg* __PVT__uart_reg_pkg;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk_i,0,0);
    VL_IN8(rst_ni,0,0);
    VL_IN8(jtag_tck_i,0,0);
    VL_IN8(jtag_trst_ni,0,0);
    VL_IN8(jtag_tms_i,0,0);
    VL_IN8(jtag_tdi_i,0,0);
    VL_OUT8(jtag_tdo_o,0,0);
    VL_IN8(fetch_enable_i,0,0);
    VL_OUT8(exit_valid_o,0,0);
    VL_OUT(exit_value_o,31,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ testharness__DOT__uart_rx;
        CData/*0:0*/ testharness__DOT__uart_tx;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_scr_key_valid_i;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__double_fault_seen_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_is_compressed_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_fetch_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_fetch_err_plus2;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_c_insn_id;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_we_ex;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__icache_inval;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_valid_clear;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_mux_id;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__exc_pc_mux_id;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__exc_cause;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_load_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_store_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_addr_incr_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ctrl_busy;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__mult_sel_ex;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__div_sel_ex;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_access;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_csr_insn_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_req_int;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__data_req_out;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_if;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtvec_init;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_cause;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_instr_ret_wb;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_jump;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_branch;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_tbranch;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_load;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_store;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_insn_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_new_id_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_new_id_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q;
    };
    struct {
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ebrk_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__mret_insn_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__dret_insn_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ecall_insn_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__wfi_insn_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_set;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_set_raw_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_in_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set_raw;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_first_cycle;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_done;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_run;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_wdata_sel;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_we_raw;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_ren_a_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_ren_b_dec;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_alu;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_a_mux_sel;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b_mux_sel;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b_mux_sel_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__mult_en_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__div_en_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_operator;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_signed_mode;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_we;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_type;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_sign_ext;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we;
    };
    struct {
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__opcode;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__flush_id;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_sel;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d;
    };
    struct {
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_update;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_type_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__split_misaligned_access;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_or_pmp_err;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_d;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mscratch_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtvec_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch0_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch1_en;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstack_en;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_we;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_wdata;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__illegal_csr;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_req_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_resp_ready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__tdo_oe_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req_ready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req_valid;
    };
    struct {
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_resp_valid;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__state_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__state_q;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__address_d;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__address_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_dmi_busy;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_d;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_src_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_dst_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q0;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__slave_rvalid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__slave_rid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__haltreq;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__resumereq;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__clear_resumeack;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmderror_valid;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmderror;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmdbusy;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__data_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_write_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_read_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_write_valid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sberror_valid;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sberror;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_push;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_pop;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
    };
    struct {
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__we;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__be;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__go;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__going;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q;
        SData/*8:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__port_sel;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_gnt;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_req;
    };
    struct {
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__ma_gnt;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_valid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_valid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_tx_watermark_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_watermark_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_tx_empty_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_overflow_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_frame_err_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_break_err_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_timeout_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_parity_err_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_id_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_opc_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__dec_valid_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__dec_error_o;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__matched_rules;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_re;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_error;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__wr_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_tx_watermark_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_watermark_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_tx_empty_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_overflow_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_frame_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_break_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_timeout_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_parity_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_tx_watermark_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_watermark_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_tx_empty_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_overflow_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_frame_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_break_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_timeout_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_parity_err_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_tx_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_rx_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_nf_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_slpbk_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_llpbk_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_parity_en_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_parity_odd_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_rxblvl_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_nco_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__wdata_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_rxrst_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_txrst_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_rxilvl_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_txilvl_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ovrd_txen_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ovrd_txval_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__timeout_ctrl_val_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__timeout_ctrl_en_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__outstanding;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__a_ack;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__error;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__err_internal;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__malformed_meta_err;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__reqid;
    };
    struct {
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__reqsz;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rspop;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rd_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__wr_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_watermark__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_watermark__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_watermark__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_watermark__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_empty__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_empty__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_overflow__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_overflow__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_frame_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_frame_err__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_break_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_break_err__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_timeout__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_timeout__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_parity_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_parity_err__DOT__wr_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_tx_watermark__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_watermark__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_tx_empty__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_overflow__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_frame_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_break_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_timeout__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_parity_err__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_tx__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_rx__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_nf__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_slpbk__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_llpbk__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_parity_en__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_parity_odd__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_rxblvl__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_nco__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ovrd_txen__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ovrd_txval__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_timeout_ctrl_val__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_timeout_ctrl_en__DOT__qe;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_depth;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_depth;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_depth_prev_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_fifo_rxrst;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_fifo_txrst;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_rready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_rvalid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_wready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_uart_idle;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_out_q;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_data;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_wvalid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_rvalid;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_wready;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_in;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__allzero_cnt_d;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__allzero_cnt_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_frame_err;
    };
    struct {
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_break_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_timeout;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_parity_err;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_watermark_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_watermark_prev_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_prev_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_uart_idle_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__break_st_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync_q1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync_q2;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__full;
        VlWide<8>/*255:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__baud_div_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tick_baud_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tx_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tx_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__sync_rx__DOT__gen_generic__DOT__u_impl_generic__DOT__intq;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_d;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__baud_div_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__baud_div_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__idle_d;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__idle_q;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full;
        VlWide<8>/*255:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_tx_watermark__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_watermark__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_tx_empty__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_overflow__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_frame_err__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_break_err__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_timeout__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_parity_err__DOT__new_event;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_error;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__exit_valid_we;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__exit_value_we;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__addr_hit;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__u_exit_valid__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__u_exit_value__DOT__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we_q;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr_q;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req_n;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we_n;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr_n;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be_n;
    };
    struct {
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr;
        CData/*3:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__rvalid_n;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__rvalid_q;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__counter_n;
        CData/*4:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__counter_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__state_q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__state_n;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__r_addr_q;
        CData/*0:0*/ testharness__DOT__i_uart0__DOT__txactive;
        CData/*0:0*/ testharness__DOT__i_uart0__DOT__seen_reset;
        CData/*0:0*/ testharness__DOT__i_uart0__DOT__rxactive;
        CData/*7:0*/ testharness__DOT__i_uart0__DOT__rxsymbol;
        SData/*15:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_c_id;
        SData/*11:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr;
        SData/*15:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a;
        SData/*15:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b;
        SData/*14:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0;
        SData/*9:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1;
        SData/*12:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__r_addr_q;
        SData/*12:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__r_addr_q;
        SData/*11:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__addr_hit;
        SData/*15:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_val_q;
        SData/*10:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__sreg_q;
        SData/*10:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__sreg_d;
        SData/*10:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__sreg_q;
        SData/*10:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__sreg_d;
        SData/*9:0*/ testharness__DOT__i_uart0__DOT__txsymbol;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_a;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_alu_id;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_id;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__rf_wdata_wb;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__result_ex;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtval;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_addr_n;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr;
        VlWide<3>/*95:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d;
        VlWide<3>/*95:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata;
        IData/*30:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_d;
        IData/*30:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_b;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d;
    };
    struct {
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_last_q;
        IData/*23:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_rdata_ext;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc;
        IData/*17:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q;
        IData/*17:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q;
        VlWide<32>/*1023:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__mem;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_b_dec;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__data_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__data_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__dtmcs_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__dtmcs_q;
        IData/*19:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__hartsel;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_d;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q;
        VlWide<8>/*255:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d;
        VlWide<8>/*255:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs;
    };
    struct {
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__a_abstractcs;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i;
        VlWide<6>/*191:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata;
        VlWide<7>/*206:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data;
        VlWide<7>/*206:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data;
        VlWide<7>/*206:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data;
        VlWide<7>/*206:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes;
        VlWide<13>/*413:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data;
        VlWide<8192>/*262143:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__init_val;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j;
        VlWide<8192>/*262143:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__init_val;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_rdata_next;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rdata;
        IData/*23:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_timeout_count_d;
        IData/*23:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_timeout_count_q;
        IData/*16:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__nco_sum_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_rdata_next;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata_n;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__random1;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__random2;
        VlWide<128>/*4095:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__init_val;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__rdata_q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j;
        IData/*31:0*/ testharness__DOT__i_uart0__DOT__txcount;
        IData/*31:0*/ testharness__DOT__i_uart0__DOT__txcyccount;
        IData/*31:0*/ testharness__DOT__i_uart0__DOT__rxcount;
        IData/*31:0*/ testharness__DOT__i_uart0__DOT__rxcyccount;
        IData/*31:0*/ testharness__DOT__i_uart0__DOT__unnamedblk1__DOT__c;
        VlWide<3>/*69:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__core_instr_req;
        VlWide<3>/*69:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp;
    };
    struct {
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_alu_operand_b;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_alu_operand_a;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_resp;
        QData/*40:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req;
        QData/*40:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dr_d;
        QData/*40:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dr_q;
        QData/*40:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__data_src_q;
        QData/*40:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__data_src_q;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__data_dst_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q;
        VlWide<16>/*511:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_mux;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits;
        VlWide<7>/*209:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req;
        VlWide<7>/*203:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp;
        VlWide<3>/*69:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req;
        VlWide<3>/*67:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__peripheral_slv_rsp;
        VlWide<4>/*106:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_tl_h2d;
        VlWide<4>/*124:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__reg2hw;
        VlWide<3>/*64:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__hw2reg;
        VlWide<3>/*65:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__tl_reg_d2h;
        QData/*32:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__reg2hw;
        QData/*63:0*/ testharness__DOT__i_uart0__DOT__ctx;
        VlUnpacked<IData/*21:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_tag_rdata_i;
        VlUnpacked<QData/*63:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_data_rdata_i;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_q_ex;
        VlUnpacked<QData/*33:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr;
        VlUnpacked<CData/*5:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg;
        VlUnpacked<CData/*0:0*/, 3> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err;
        VlUnpacked<QData/*33:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr;
        VlUnpacked<CData/*5:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg;
        VlUnpacked<IData/*21:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input;
        VlUnpacked<QData/*63:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imd_val_q;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_q;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_d;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux;
        VlUnpacked<IData/*31:0*/, 16> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata;
        VlUnpacked<CData/*7:0*/, 16> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata;
        VlUnpacked<QData/*63:0*/, 32> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter;
    };
    struct {
        VlUnpacked<IData/*31:0*/, 32> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent;
        VlUnpacked<IData/*31:0*/, 8192> testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__sram;
        VlUnpacked<IData/*31:0*/, 8192> testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__sram;
        VlUnpacked<IData/*31:0*/, 128> testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__sram;
    };
    std::string testharness__DOT__i_uart0__DOT__log_file_path;
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT____Vcellout__slow_ram_i__gnt_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vxrand2;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vxrand1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound3;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound4;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2;
        CData/*5:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand5;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand3;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound2;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT____Vxrand1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT____Vxrand1;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__i_addr_decode_soc_regbus_periph_xbar__idx_o;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_timeout__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_parity_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_watermark__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_frame_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_break_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_timeout__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_parity_err__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_tx__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_rx__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_nf__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_slpbk__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_llpbk__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_en__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_odd__q;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_rxblvl__q;
        CData/*7:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_wdata__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_wdata__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__qe;
        CData/*2:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__qe;
        CData/*1:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__qe;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ovrd_txen__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ovrd_txval__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT____Vcellout__u_exit_valid__q;
        CData/*0:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT____Vxrand1;
        CData/*6:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT____Vlvbound10;
    };
    struct {
        CData/*0:0*/ testharness__DOT__i_uart0__DOT____Vxrand1;
        CData/*2:0*/ __Vfunc_load__23__size;
        CData/*2:0*/ __Vfunc_float_load__26__size;
        CData/*4:0*/ __Vfunc_float_load__26__dest;
        CData/*2:0*/ __Vfunc_load__27__size;
        CData/*4:0*/ __Vfunc_load__27__dest;
        CData/*2:0*/ __Vfunc_load__29__size;
        CData/*2:0*/ __Vfunc_store__36__size;
        CData/*2:0*/ __Vfunc_float_store__38__size;
        CData/*4:0*/ __Vfunc_float_store__38__src;
        CData/*2:0*/ __Vfunc_store__39__size;
        CData/*4:0*/ __Vfunc_store__39__src;
        CData/*2:0*/ __Vfunc_store__42__size;
        CData/*0:0*/ __Vfunc_tl_a_user_chk__47__Vfuncout;
        CData/*0:0*/ __Vfunc_tl_a_user_chk__47__malformed_err;
        CData/*5:0*/ __Vtableidx1;
        CData/*6:0*/ __Vtableidx2;
        CData/*6:0*/ __Vtableidx3;
        CData/*6:0*/ __Vtableidx5;
        CData/*4:0*/ __Vtableidx6;
        CData/*4:0*/ __Vtableidx7;
        CData/*4:0*/ __Vtableidx8;
        CData/*0:0*/ __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q;
        CData/*0:0*/ __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q;
        CData/*5:0*/ __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*5:0*/ __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*0:0*/ __Vclklast__TOP__clk_i;
        CData/*0:0*/ __Vclklast__TOP__rst_ni;
        CData/*0:0*/ __Vclklast__TOP__jtag_tck_i;
        CData/*0:0*/ __Vclklast__TOP__jtag_trst_ni;
        CData/*5:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes;
        CData/*2:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*2:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes;
        CData/*3:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        SData/*12:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT____Vlvbound10;
        SData/*12:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT____Vlvbound10;
        SData/*15:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q;
        SData/*11:0*/ __Vfunc_csrw__30__csr;
        SData/*11:0*/ __Vfunc_csrr__41__csr;
        SData/*8:0*/ __Vtableidx4;
        SData/*8:0*/ __Vtableidx9;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o;
        VlWide<3>/*95:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o;
        VlWide<13>/*413:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand4;
        IData/*23:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q;
        IData/*31:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT____Vcellout__u_exit_value__q;
        IData/*31:0*/ __Vfunc_load__23__Vfuncout;
        IData/*31:0*/ __Vfunc_float_load__26__Vfuncout;
        IData/*31:0*/ __Vfunc_load__27__Vfuncout;
        IData/*31:0*/ __Vfunc_load__29__Vfuncout;
        IData/*31:0*/ __Vfunc_csrw__30__Vfuncout;
        IData/*31:0*/ __Vfunc_store__36__Vfuncout;
        IData/*31:0*/ __Vfunc_float_store__38__Vfuncout;
        IData/*31:0*/ __Vfunc_store__39__Vfuncout;
        IData/*31:0*/ __Vfunc_csrr__41__Vfuncout;
        IData/*31:0*/ __Vfunc_store__42__Vfuncout;
        IData/*20:0*/ __Vfunc_tl_a_user_chk__47__user;
        VlWide<7>/*206:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes;
        QData/*63:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT____Vxrand1;
    };
    struct {
        VlWide<14>/*419:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o;
        VlWide<4>/*101:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o;
        VlWide<3>/*69:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__reg_req_o;
        VlWide<5>/*139:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_demux_i__out_req_o;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_demux_i__in_rsp_o;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_to_tlul_i__reg_rsp_o;
        QData/*33:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__reg_demux_i__DOT____Vxrand2;
        VlWide<3>/*69:0*/ testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__reg_demux_i__DOT____Vlvbound1;
        VlWide<14>/*419:0*/ __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o;
        VlUnpacked<QData/*63:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i;
        VlUnpacked<IData/*21:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__id_stage_i__imd_val_q_ex_o;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__ex_block_i__imd_val_q_i;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o;
        VlUnpacked<QData/*33:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o;
        VlUnpacked<CData/*5:0*/, 4> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o;
        VlUnpacked<IData/*31:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_fast__DOT__multdiv_i__imd_val_d_o;
        VlUnpacked<QData/*33:0*/, 2> testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i;
        VlUnpacked<CData/*0:0*/, 8> __Vm_traceActivity;
    };
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio;
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio;
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio;
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio;
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio;
    static VlUnpacked<CData/*0:0*/, 64> __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed;
    static VlUnpacked<CData/*0:0*/, 512> __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result;
    static VlUnpacked<CData/*0:0*/, 128> __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left;
    static VlUnpacked<CData/*3:0*/, 32> __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir;
    static VlUnpacked<CData/*0:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir;
    static VlUnpacked<CData/*3:0*/, 32> __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d;
    static VlUnpacked<CData/*0:0*/, 512> __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d;
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vtestharness__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vtestharness);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// If contextp is null, then the model will use the default global context
    /// If name is "", then makes a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vtestharness(VerilatedContext* contextp, const char* name = "TOP");
    Vtestharness(const char* name = "TOP")
      : Vtestharness(nullptr, name) {}
    /// Destroy the model; called (often implicitly) by application code
    ~Vtestharness();
    /// Trace signals in the model; called by application code
    void trace(VerilatedFstC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Return current simulation context for this model.
    /// Used to get to e.g. simulation time via contextp()->time()
    VerilatedContext* contextp();
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
    static void _eval_initial_loop(Vtestharness__Syms* __restrict vlSymsp);
    void __Vconfigure(Vtestharness__Syms* symsp, bool first);
    static void __Vdpiexp_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__simutil_get_scramble_key_TOP(Vtestharness__Syms* __restrict vlSymsp, VlWide<4>/*127:0*/ (&val), IData/*31:0*/ (&simutil_get_scramble_key__Vfuncrtn));
    static void __Vdpiexp_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__simutil_get_scramble_nonce_TOP(Vtestharness__Syms* __restrict vlSymsp, VlWide<10>/*319:0*/ (&nonce), IData/*31:0*/ (&simutil_get_scramble_nonce__Vfuncrtn));
    static void __Vdpiexp_testharness__DOT__tb_getMemSize_TOP(Vtestharness__Syms* __restrict vlSymsp, IData/*31:0*/ (&mem_size));
    static void __Vdpiexp_testharness__DOT__tb_loadHEX_TOP(Vtestharness__Syms* __restrict vlSymsp, std::string file);
    static void __Vdpiexp_testharness__DOT__tb_readHEX_TOP(Vtestharness__Syms* __restrict vlSymsp, std::string file, VlUnpacked<CData/*7:0*/, 65536> (&stimuli));
    static void __Vdpiexp_testharness__DOT__tb_writetoSram0_TOP(Vtestharness__Syms* __restrict vlSymsp, IData/*31:0*/ addr, CData/*7:0*/ val3, CData/*7:0*/ val2, CData/*7:0*/ val1, CData/*7:0*/ val0);
    static void __Vdpiexp_testharness__DOT__tb_writetoSram1_TOP(Vtestharness__Syms* __restrict vlSymsp, IData/*31:0*/ addr, CData/*7:0*/ val3, CData/*7:0*/ val2, CData/*7:0*/ val1, CData/*7:0*/ val0);
    static void __Vdpiexp_testharness__DOT__tb_writetoSram_TOP(Vtestharness__Syms* __restrict vlSymsp, IData/*31:0*/ addr, IData/*31:0*/ val, IData/*31:0*/ (&retval));
    void __Vdpiimwrap_testharness__DOT__i_uart0__DOT__uartdpi_can_read_TOP(QData/*63:0*/ ctx, IData/*31:0*/ (&uartdpi_can_read__Vfuncrtn));
    void __Vdpiimwrap_testharness__DOT__i_uart0__DOT__uartdpi_close_TOP(QData/*63:0*/ ctx);
    void __Vdpiimwrap_testharness__DOT__i_uart0__DOT__uartdpi_create_TOP(std::string name, std::string log_file_path, QData/*63:0*/ (&uartdpi_create__Vfuncrtn));
    void __Vdpiimwrap_testharness__DOT__i_uart0__DOT__uartdpi_read_TOP(QData/*63:0*/ ctx, CData/*7:0*/ (&uartdpi_read__Vfuncrtn));
    void __Vdpiimwrap_testharness__DOT__i_uart0__DOT__uartdpi_write_TOP(QData/*63:0*/ ctx, IData/*31:0*/ data);
  private:
    static QData _change_request(Vtestharness__Syms* __restrict vlSymsp);
    static QData _change_request_1(Vtestharness__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__11(Vtestharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__14(Vtestharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__2(Vtestharness__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vtestharness__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _final_TOP(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _sequent__TOP__12(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__4(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(Vtestharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vtestharness__Syms* __restrict vlSymsp);
    static void _settle__TOP__10(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__3(Vtestharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static int simutil_get_scramble_key(svBitVecVal* val);
    static int simutil_get_scramble_nonce(svBitVecVal* nonce);
    static void tb_getMemSize(int* mem_size);
    static void tb_loadHEX(const char* file);
    static void tb_readHEX(const char* file, svLogicVecVal* stimuli);
    static void tb_writetoSram(const svLogicVecVal* addr, const svLogicVecVal* val, svLogicVecVal* retval);
    static void tb_writetoSram0(const svLogicVecVal* addr, const svLogicVecVal* val3, const svLogicVecVal* val2, const svLogicVecVal* val1, const svLogicVecVal* val0);
    static void tb_writetoSram1(const svLogicVecVal* addr, const svLogicVecVal* val3, const svLogicVecVal* val2, const svLogicVecVal* val1, const svLogicVecVal* val0);
  private:
    static void traceChgSub0(void* userp, VerilatedFst* tracep);
    static void traceChgSub1(void* userp, VerilatedFst* tracep);
    static void traceChgSub2(void* userp, VerilatedFst* tracep);
    static void traceChgSub3(void* userp, VerilatedFst* tracep);
    static void traceChgSub4(void* userp, VerilatedFst* tracep);
    static void traceChgTop0(void* userp, VerilatedFst* tracep);
    static void traceCleanup(void* userp, VerilatedFst* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullSub1(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullSub2(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullSub3(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullSub4(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub1(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub2(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub3(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub4(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub5(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedFst* tracep, uint32_t code) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
