

================================================================
== Vivado HLS Report for 'Simulate_HW'
================================================================
* Date:           Sun Nov 10 14:23:23 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_2018_v2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.080|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_Loop_ROW_LOOP_proc25_fu_84  |Loop_ROW_LOOP_proc25  |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [2/2] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)" [IP_2018_v2/solution1/Stream.cpp:14]   --->   Operation 5 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 6 [1/2] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)" [IP_2018_v2/solution1/Stream.cpp:14]   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @Loop_ROW_LOOP_proc25(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)" [IP_2018_v2/solution1/Stream.cpp:14]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/2] (0.00ns)   --->   "call fastcc void @Loop_ROW_LOOP_proc25(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)" [IP_2018_v2/solution1/Stream.cpp:14]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [IP_2018_v2/solution1/Stream.cpp:17]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_V_data), !map !86"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !90"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_V_data), !map !94"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !98"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !102"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Simulate_HW_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [IP_2018_v2/solution1/Stream.cpp:21]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_V_data, i1* %input_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str44, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [IP_2018_v2/solution1/Stream.cpp:22]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, i1* %output_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str44, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [IP_2018_v2/solution1/Stream.cpp:23]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [IP_2018_v2/solution1/Stream.cpp:24]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [IP_2018_v2/solution1/Stream.cpp:89]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockNumber]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vertical]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ savedData]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read   (read                ) [ 00010]
StgValue_8  (call                ) [ 00000]
StgValue_9  (specdataflowpipeline) [ 00000]
StgValue_10 (specbitsmap         ) [ 00000]
StgValue_11 (specbitsmap         ) [ 00000]
StgValue_12 (specbitsmap         ) [ 00000]
StgValue_13 (specbitsmap         ) [ 00000]
StgValue_14 (specbitsmap         ) [ 00000]
StgValue_15 (spectopmodule       ) [ 00000]
StgValue_16 (specinterface       ) [ 00000]
StgValue_17 (specinterface       ) [ 00000]
StgValue_18 (specinterface       ) [ 00000]
StgValue_19 (specinterface       ) [ 00000]
StgValue_20 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="blockNumber">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockNumber"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="F_acc_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="V_acc_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="F_acc_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_acc_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="F_acc_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_acc_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="F_acc_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_acc_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="F_acc_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_acc_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="F_acc_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="V_acc_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="F_acc_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="V_acc_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="F_acc_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="V_acc_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="vertical">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vertical"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="nextSavedData">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="savedData">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_ROW_LOOP_proc25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Simulate_HW_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_Loop_ROW_LOOP_proc25_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="32" slack="0"/>
<pin id="92" dir="0" index="7" bw="32" slack="0"/>
<pin id="93" dir="0" index="8" bw="32" slack="0"/>
<pin id="94" dir="0" index="9" bw="32" slack="0"/>
<pin id="95" dir="0" index="10" bw="32" slack="0"/>
<pin id="96" dir="0" index="11" bw="32" slack="0"/>
<pin id="97" dir="0" index="12" bw="32" slack="0"/>
<pin id="98" dir="0" index="13" bw="32" slack="0"/>
<pin id="99" dir="0" index="14" bw="32" slack="0"/>
<pin id="100" dir="0" index="15" bw="32" slack="0"/>
<pin id="101" dir="0" index="16" bw="32" slack="0"/>
<pin id="102" dir="0" index="17" bw="32" slack="0"/>
<pin id="103" dir="0" index="18" bw="32" slack="0"/>
<pin id="104" dir="0" index="19" bw="32" slack="0"/>
<pin id="105" dir="0" index="20" bw="32" slack="0"/>
<pin id="106" dir="0" index="21" bw="32" slack="0"/>
<pin id="107" dir="0" index="22" bw="32" slack="0"/>
<pin id="108" dir="0" index="23" bw="32" slack="0"/>
<pin id="109" dir="0" index="24" bw="32" slack="0"/>
<pin id="110" dir="0" index="25" bw="32" slack="0"/>
<pin id="111" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="size_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="113"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="84" pin=11"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="84" pin=12"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="84" pin=13"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="84" pin=14"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="84" pin=15"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="84" pin=16"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="84" pin=17"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="84" pin=18"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="84" pin=19"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="84" pin=20"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="84" pin=21"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="84" pin=22"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="84" pin=23"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="84" pin=24"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="84" pin=25"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data | {2 3 }
	Port: output_V_last_V | {2 3 }
	Port: blockNumber | {2 3 }
	Port: F_acc_0 | {2 3 }
	Port: V_acc_0 | {2 3 }
	Port: F_acc_1 | {2 3 }
	Port: V_acc_1 | {2 3 }
	Port: F_acc_2 | {2 3 }
	Port: V_acc_2 | {2 3 }
	Port: F_acc_3 | {2 3 }
	Port: V_acc_3 | {2 3 }
	Port: F_acc_4 | {2 3 }
	Port: V_acc_4 | {2 3 }
	Port: F_acc_5 | {2 3 }
	Port: V_acc_5 | {2 3 }
	Port: F_acc_6 | {2 3 }
	Port: V_acc_6 | {2 3 }
	Port: F_acc_7 | {2 3 }
	Port: V_acc_7 | {2 3 }
	Port: vertical | {2 3 }
	Port: nextSavedData | {2 3 }
	Port: savedData | {2 3 }
 - Input state : 
	Port: Simulate_HW : input_V_data | {2 3 }
	Port: Simulate_HW : input_V_last_V | {2 3 }
	Port: Simulate_HW : size | {1 }
	Port: Simulate_HW : blockNumber | {2 3 }
	Port: Simulate_HW : F_acc_0 | {2 3 }
	Port: Simulate_HW : V_acc_0 | {2 3 }
	Port: Simulate_HW : F_acc_1 | {2 3 }
	Port: Simulate_HW : V_acc_1 | {2 3 }
	Port: Simulate_HW : F_acc_2 | {2 3 }
	Port: Simulate_HW : V_acc_2 | {2 3 }
	Port: Simulate_HW : F_acc_3 | {2 3 }
	Port: Simulate_HW : V_acc_3 | {2 3 }
	Port: Simulate_HW : F_acc_4 | {2 3 }
	Port: Simulate_HW : V_acc_4 | {2 3 }
	Port: Simulate_HW : F_acc_5 | {2 3 }
	Port: Simulate_HW : V_acc_5 | {2 3 }
	Port: Simulate_HW : F_acc_6 | {2 3 }
	Port: Simulate_HW : V_acc_6 | {2 3 }
	Port: Simulate_HW : F_acc_7 | {2 3 }
	Port: Simulate_HW : V_acc_7 | {2 3 }
	Port: Simulate_HW : vertical | {2 3 }
	Port: Simulate_HW : nextSavedData | {2 3 }
	Port: Simulate_HW : savedData | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_ROW_LOOP_proc25_fu_84 |    53   | 60.7957 |  18496  |  11653  |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |         grp_read_fu_78         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    53   | 60.7957 |  18496  |  11653  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|nextSavedData|    0   |   64   |    4   |
|  savedData  |    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |   64   |    4   |
+-------------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|size_read_reg_138|   32   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_ROW_LOOP_proc25_fu_84 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   64   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   53   |   60   |  18496 |  11653 |
|   Memory  |    2   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   53   |   62   |  18592 |  11666 |
+-----------+--------+--------+--------+--------+--------+
