<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RedundantCopyElimination.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RedundantCopyElimination.cpp.html'>AArch64RedundantCopyElimination.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=- AArch64RedundantCopyElimination.cpp - Remove useless copy for AArch64 -=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>// This pass removes unnecessary copies/moves in BBs based on a dominating</i></td></tr>
<tr><th id="8">8</th><td><i>// condition.</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>// We handle three cases:</i></td></tr>
<tr><th id="11">11</th><td><i>// 1. For BBs that are targets of CBZ/CBNZ instructions, we know the value of</i></td></tr>
<tr><th id="12">12</th><td><i>//    the CBZ/CBNZ source register is zero on the taken/not-taken path. For</i></td></tr>
<tr><th id="13">13</th><td><i>//    instance, the copy instruction in the code below can be removed because</i></td></tr>
<tr><th id="14">14</th><td><i>//    the CBZW jumps to %bb.2 when w0 is zero.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//  %bb.1:</i></td></tr>
<tr><th id="17">17</th><td><i>//    cbz w0, .LBB0_2</i></td></tr>
<tr><th id="18">18</th><td><i>//  .LBB0_2:</i></td></tr>
<tr><th id="19">19</th><td><i>//    mov w0, wzr  ; &lt;-- redundant</i></td></tr>
<tr><th id="20">20</th><td><i>//</i></td></tr>
<tr><th id="21">21</th><td><i>// 2. If the flag setting instruction defines a register other than WZR/XZR, we</i></td></tr>
<tr><th id="22">22</th><td><i>//    can remove a zero copy in some cases.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//  %bb.0:</i></td></tr>
<tr><th id="25">25</th><td><i>//    subs w0, w1, w2</i></td></tr>
<tr><th id="26">26</th><td><i>//    str w0, [x1]</i></td></tr>
<tr><th id="27">27</th><td><i>//    b.ne .LBB0_2</i></td></tr>
<tr><th id="28">28</th><td><i>//  %bb.1:</i></td></tr>
<tr><th id="29">29</th><td><i>//    mov w0, wzr  ; &lt;-- redundant</i></td></tr>
<tr><th id="30">30</th><td><i>//    str w0, [x2]</i></td></tr>
<tr><th id="31">31</th><td><i>//  .LBB0_2</i></td></tr>
<tr><th id="32">32</th><td><i>//</i></td></tr>
<tr><th id="33">33</th><td><i>// 3. Finally, if the flag setting instruction is a comparison against a</i></td></tr>
<tr><th id="34">34</th><td><i>//    constant (i.e., ADDS[W|X]ri, SUBS[W|X]ri), we can remove a mov immediate</i></td></tr>
<tr><th id="35">35</th><td><i>//    in some cases.</i></td></tr>
<tr><th id="36">36</th><td><i>//</i></td></tr>
<tr><th id="37">37</th><td><i>//  %bb.0:</i></td></tr>
<tr><th id="38">38</th><td><i>//    subs xzr, x0, #1</i></td></tr>
<tr><th id="39">39</th><td><i>//    b.eq .LBB0_1</i></td></tr>
<tr><th id="40">40</th><td><i>//  .LBB0_1:</i></td></tr>
<tr><th id="41">41</th><td><i>//    orr x0, xzr, #0x1  ; &lt;-- redundant</i></td></tr>
<tr><th id="42">42</th><td><i>//</i></td></tr>
<tr><th id="43">43</th><td><i>// This pass should be run after register allocation.</i></td></tr>
<tr><th id="44">44</th><td><i>//</i></td></tr>
<tr><th id="45">45</th><td><i>// FIXME: This could also be extended to check the whole dominance subtree below</i></td></tr>
<tr><th id="46">46</th><td><i>// the comparison if the compile time regression is acceptable.</i></td></tr>
<tr><th id="47">47</th><td><i>//</i></td></tr>
<tr><th id="48">48</th><td><i>// FIXME: Add support for handling CCMP instructions.</i></td></tr>
<tr><th id="49">49</th><td><i>// FIXME: If the known register value is zero, we should be able to rewrite uses</i></td></tr>
<tr><th id="50">50</th><td><i>//        to use WZR/XZR directly in some cases.</i></td></tr>
<tr><th id="51">51</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegUnits.h.html">"llvm/CodeGen/LiveRegUnits.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-copyelim"</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCopiesRemoved = {&quot;aarch64-copyelim&quot;, &quot;NumCopiesRemoved&quot;, &quot;Number of copies removed.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCopiesRemoved" title='NumCopiesRemoved' data-ref="NumCopiesRemoved">NumCopiesRemoved</dfn>, <q>"Number of copies removed."</q>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>namespace</b> {</td></tr>
<tr><th id="69">69</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::MRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::MRI">MRI</dfn>;</td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// DomBBClobberedRegs is used when computing known values in the dominating</i></td></tr>
<tr><th id="74">74</th><td><i>  // BB.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs">DomBBClobberedRegs</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBUsedRegs' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs">DomBBUsedRegs</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// OptBBClobberedRegs is used when optimizing away redundant copies/moves.</i></td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBUsedRegs' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs">OptBBUsedRegs</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>public</b>:</td></tr>
<tr><th id="81">81</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::ID" title='(anonymous namespace)::AArch64RedundantCopyElimination::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::ID">ID</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_131AArch64RedundantCopyEliminationC1Ev" title='(anonymous namespace)::AArch64RedundantCopyElimination::AArch64RedundantCopyElimination' data-type='void (anonymous namespace)::AArch64RedundantCopyElimination::AArch64RedundantCopyElimination()' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyEliminationC1Ev">AArch64RedundantCopyElimination</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::ID" title='(anonymous namespace)::AArch64RedundantCopyElimination::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::ID">ID</a>) {</td></tr>
<tr><th id="83">83</th><td>    <a class="ref" href="#109" title='llvm::initializeAArch64RedundantCopyEliminationPass' data-ref="_ZN4llvm45initializeAArch64RedundantCopyEliminationPassERNS_12PassRegistryE">initializeAArch64RedundantCopyEliminationPass</a>(</td></tr>
<tr><th id="84">84</th><td>        <span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</dfn> {</td></tr>
<tr><th id="88">88</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-type='MCPhysReg' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</dfn>;</td></tr>
<tr><th id="89">89</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-type='int32_t' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::RegImm' data-type='void (anonymous namespace)::AArch64RedundantCopyElimination::RegImm::RegImm(MCPhysReg Reg, int32_t Imm)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti">RegImm</dfn>(<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="1Reg" title='Reg' data-type='MCPhysReg' data-ref="1Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="2Imm" title='Imm' data-type='int32_t' data-ref="2Imm">Imm</dfn>) : <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='w' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>(<a class="local col1 ref" href="#1Reg" title='Reg' data-ref="1Reg">Reg</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-use='w' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</a>(<a class="local col2 ref" href="#2Imm" title='Imm' data-ref="2Imm">Imm</a>) {}</td></tr>
<tr><th id="91">91</th><td>  };</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297" title='(anonymous namespace)::AArch64RedundantCopyElimination::knownRegValInBlock' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::knownRegValInBlock(llvm::MachineInstr &amp; CondBr, llvm::MachineBasicBlock * MBB, SmallVectorImpl&lt;(anonymous namespace)::AArch64RedundantCopyElimination::RegImm&gt; &amp; KnownRegs, MachineBasicBlock::iterator &amp; FirstUse)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">knownRegValInBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3CondBr" title='CondBr' data-type='llvm::MachineInstr &amp;' data-ref="3CondBr">CondBr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="4MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="4MBB">MBB</dfn>,</td></tr>
<tr><th id="94">94</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a>&gt; &amp;<dfn class="local col5 decl" id="5KnownRegs" title='KnownRegs' data-type='SmallVectorImpl&lt;(anonymous namespace)::AArch64RedundantCopyElimination::RegImm&gt; &amp;' data-ref="5KnownRegs">KnownRegs</dfn>,</td></tr>
<tr><th id="95">95</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="6FirstUse" title='FirstUse' data-type='MachineBasicBlock::iterator &amp;' data-ref="6FirstUse">FirstUse</dfn>);</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64RedundantCopyElimination::optimizeBlock' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::optimizeBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE">optimizeBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="7MBB">MBB</dfn>);</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64RedundantCopyElimination::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="8MF">MF</dfn>) override;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_131AArch64RedundantCopyElimination21getRequiredPropertiesEv" title='(anonymous namespace)::AArch64RedundantCopyElimination::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::AArch64RedundantCopyElimination::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_131AArch64RedundantCopyElimination21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="100">100</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_131AArch64RedundantCopyElimination11getPassNameEv" title='(anonymous namespace)::AArch64RedundantCopyElimination::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64RedundantCopyElimination::getPassName() const' data-ref="_ZNK12_GLOBAL__N_131AArch64RedundantCopyElimination11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 Redundant Copy Elimination"</q>;</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64RedundantCopyElimination::ID" title='(anonymous namespace)::AArch64RedundantCopyElimination::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64RedundantCopyEliminationPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 redundant copy elimination pass&quot;, &quot;aarch64-copyelim&quot;, &amp;AArch64RedundantCopyElimination::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64RedundantCopyElimination&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64RedundantCopyEliminationPassFlag; void llvm::initializeAArch64RedundantCopyEliminationPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64RedundantCopyEliminationPassFlag, initializeAArch64RedundantCopyEliminationPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-copyelim"</q>,</td></tr>
<tr><th id="110">110</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 redundant copy elimination pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// It's possible to determine the value of a register based on a dominating</i></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// condition.  To do so, this function checks to see if the basic block<span class="command"> \p</span> <span class="arg">MBB</span></i></td></tr>
<tr><th id="114">114</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// is the target of a conditional branch<span class="command"> \p</span> <span class="arg">CondBr</span> with an equality comparison.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// If the branch is a CBZ/CBNZ, we know the value of its source operand is zero</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// in<span class="command"> \p</span> <span class="arg">MBB</span> for some cases.  Otherwise, we find and inspect the NZCV setting</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// instruction (e.g., SUBS, ADDS).  If this instruction defines a register</i></td></tr>
<tr><th id="118">118</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// other than WZR/XZR, we know the value of the destination register is zero in</i></td></tr>
<tr><th id="119">119</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">///<span class="command"> \p</span> <span class="arg">MMB</span> for some cases.  In addition, if the NZCV setting instruction is</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// comparing against a constant we know the other source register is equal to</i></td></tr>
<tr><th id="121">121</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// the constant in<span class="command"> \p</span> <span class="arg">MBB</span> for some cases.  If we find any constant values, push</i></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// a physical register and constant value pair onto the KnownRegs vector and</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">/// return true.  Otherwise, return false if no known values were found.</i></td></tr>
<tr><th id="124">124</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297" title='(anonymous namespace)::AArch64RedundantCopyElimination::knownRegValInBlock' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::knownRegValInBlock(llvm::MachineInstr &amp; CondBr, llvm::MachineBasicBlock * MBB, SmallVectorImpl&lt;(anonymous namespace)::AArch64RedundantCopyElimination::RegImm&gt; &amp; KnownRegs, MachineBasicBlock::iterator &amp; FirstUse)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">knownRegValInBlock</dfn>(</td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9CondBr" title='CondBr' data-type='llvm::MachineInstr &amp;' data-ref="9CondBr">CondBr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="10MBB">MBB</dfn>,</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a>&gt; &amp;<dfn class="local col1 decl" id="11KnownRegs" title='KnownRegs' data-type='SmallVectorImpl&lt;(anonymous namespace)::AArch64RedundantCopyElimination::RegImm&gt; &amp;' data-ref="11KnownRegs">KnownRegs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="12FirstUse" title='FirstUse' data-type='MachineBasicBlock::iterator &amp;' data-ref="12FirstUse">FirstUse</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='unsigned int' data-ref="13Opc">Opc</dfn> = <a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i>// Check if the current basic block is the target block to which the</i></td></tr>
<tr><th id="130">130</th><td><i>  // CBZ/CBNZ instruction jumps when its Wt/Xt is zero.</i></td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (((Opc == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW || Opc == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX) &amp;&amp;</td></tr>
<tr><th id="132">132</th><td>       MBB == CondBr.getOperand(<var>1</var>).getMBB()) ||</td></tr>
<tr><th id="133">133</th><td>      ((Opc == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW || Opc == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX) &amp;&amp;</td></tr>
<tr><th id="134">134</th><td>       MBB != CondBr.getOperand(<var>1</var>).getMBB())) {</td></tr>
<tr><th id="135">135</th><td>    <a class="local col2 ref" href="#12FirstUse" title='FirstUse' data-ref="12FirstUse">FirstUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>;</td></tr>
<tr><th id="136">136</th><td>    <a class="local col1 ref" href="#11KnownRegs" title='KnownRegs' data-ref="11KnownRegs">KnownRegs</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a><a class="tu ref" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::RegImm' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti">(</a><a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>));</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Otherwise, must be a conditional branch.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (Opc != <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::Bcc)</td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Must be an equality check (i.e., == or !=).</i></td></tr>
<tr><th id="145">145</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col4 decl" id="14CC" title='CC' data-type='AArch64CC::CondCode' data-ref="14CC">CC</dfn> = (<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a>)<a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="146">146</th><td>  <b>if</b> (<a class="local col4 ref" href="#14CC" title='CC' data-ref="14CC">CC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a> &amp;&amp; <a class="local col4 ref" href="#14CC" title='CC' data-ref="14CC">CC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>)</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="15BrTarget" title='BrTarget' data-type='llvm::MachineBasicBlock *' data-ref="15BrTarget">BrTarget</dfn> = <a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="150">150</th><td>  <b>if</b> ((<a class="local col4 ref" href="#14CC" title='CC' data-ref="14CC">CC</a> == <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a> &amp;&amp; <a class="local col5 ref" href="#15BrTarget" title='BrTarget' data-ref="15BrTarget">BrTarget</a> != <a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>) ||</td></tr>
<tr><th id="151">151</th><td>      (<a class="local col4 ref" href="#14CC" title='CC' data-ref="14CC">CC</a> == <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a> &amp;&amp; <a class="local col5 ref" href="#15BrTarget" title='BrTarget' data-ref="15BrTarget">BrTarget</a> == <a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>))</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i>// Stop if we get to the beginning of PredMBB.</i></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="16PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="16PredMBB">PredMBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="156">156</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredMBB == CondBr.getParent() &amp;&amp; &quot;Conditional branch not in predecessor block!&quot;) ? void (0) : __assert_fail (&quot;PredMBB == CondBr.getParent() &amp;&amp; \&quot;Conditional branch not in predecessor block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp&quot;, 157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#16PredMBB" title='PredMBB' data-ref="16PredMBB">PredMBB</a> == <a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="157">157</th><td>         <q>"Conditional branch not in predecessor block!"</q>);</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator15const_referenceERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator15const_referenceERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col6 ref" href="#16PredMBB" title='PredMBB' data-ref="16PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i>// Registers clobbered in PredMBB between CondBr instruction and current</i></td></tr>
<tr><th id="162">162</th><td><i>  // instruction being checked in loop.</i></td></tr>
<tr><th id="163">163</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs">DomBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="164">164</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBUsedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs">DomBBUsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i>// Find compare instruction that sets NZCV used by CondBr.</i></td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col7 decl" id="17RIt" title='RIt' data-type='MachineBasicBlock::reverse_iterator' data-ref="17RIt">RIt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#9CondBr" title='CondBr' data-ref="9CondBr">CondBr</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>();</td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18PredI" title='PredI' data-type='llvm::MachineInstr &amp;' data-ref="18PredI">PredI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col7 ref" href="#17RIt" title='RIt' data-ref="17RIt">RIt</a>), <a class="local col6 ref" href="#16PredMBB" title='PredMBB' data-ref="16PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <dfn class="local col9 decl" id="19IsCMN" title='IsCMN' data-type='bool' data-ref="19IsCMN">IsCMN</dfn> = <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>    <b>switch</b> (<a class="local col8 ref" href="#18PredI" title='PredI' data-ref="18PredI">PredI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="172">172</th><td>    <b>default</b>:</td></tr>
<tr><th id="173">173</th><td>      <b>break</b>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <i>// CMN is an alias for ADDS with a dead destination register.</i></td></tr>
<tr><th id="176">176</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWri:</td></tr>
<tr><th id="177">177</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXri:</td></tr>
<tr><th id="178">178</th><td>      IsCMN = <b>true</b>;</td></tr>
<tr><th id="179">179</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="180">180</th><td>    <i>// CMP is an alias for SUBS with a dead destination register.</i></td></tr>
<tr><th id="181">181</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWri:</td></tr>
<tr><th id="182">182</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXri: {</td></tr>
<tr><th id="183">183</th><td>      <i>// Sometimes the first operand is a FrameIndex. Bail if tht happens.</i></td></tr>
<tr><th id="184">184</th><td>      <b>if</b> (!PredI.getOperand(<var>1</var>).isReg())</td></tr>
<tr><th id="185">185</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="186">186</th><td>      MCPhysReg DstReg = PredI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="187">187</th><td>      MCPhysReg SrcReg = PredI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>      <em>bool</em> Res = <b>false</b>;</td></tr>
<tr><th id="190">190</th><td>      <i>// If we're comparing against a non-symbolic immediate and the source</i></td></tr>
<tr><th id="191">191</th><td><i>      // register of the compare is not modified (including a self-clobbering</i></td></tr>
<tr><th id="192">192</th><td><i>      // compare) between the compare and conditional branch we known the value</i></td></tr>
<tr><th id="193">193</th><td><i>      // of the 1st source operand.</i></td></tr>
<tr><th id="194">194</th><td>      <b>if</b> (PredI.getOperand(<var>2</var>).isImm() &amp;&amp; DomBBClobberedRegs.available(SrcReg) &amp;&amp;</td></tr>
<tr><th id="195">195</th><td>          SrcReg != DstReg) {</td></tr>
<tr><th id="196">196</th><td>        <i>// We've found the instruction that sets NZCV.</i></td></tr>
<tr><th id="197">197</th><td>        int32_t KnownImm = PredI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="198">198</th><td>        int32_t Shift = PredI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="199">199</th><td>        KnownImm &lt;&lt;= Shift;</td></tr>
<tr><th id="200">200</th><td>        <b>if</b> (IsCMN)</td></tr>
<tr><th id="201">201</th><td>          KnownImm = -KnownImm;</td></tr>
<tr><th id="202">202</th><td>        FirstUse = PredI;</td></tr>
<tr><th id="203">203</th><td>        KnownRegs.push_back(RegImm(SrcReg, KnownImm));</td></tr>
<tr><th id="204">204</th><td>        Res = <b>true</b>;</td></tr>
<tr><th id="205">205</th><td>      }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>      <i>// If this instructions defines something other than WZR/XZR, we know it's</i></td></tr>
<tr><th id="208">208</th><td><i>      // result is zero in some cases.</i></td></tr>
<tr><th id="209">209</th><td>      <b>if</b> (DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::WZR || DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::XZR)</td></tr>
<tr><th id="210">210</th><td>        <b>return</b> Res;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>      <i>// The destination register must not be modified between the NZCV setting</i></td></tr>
<tr><th id="213">213</th><td><i>      // instruction and the conditional branch.</i></td></tr>
<tr><th id="214">214</th><td>      <b>if</b> (!DomBBClobberedRegs.available(DstReg))</td></tr>
<tr><th id="215">215</th><td>        <b>return</b> Res;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>      FirstUse = PredI;</td></tr>
<tr><th id="218">218</th><td>      KnownRegs.push_back(RegImm(DstReg, <var>0</var>));</td></tr>
<tr><th id="219">219</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="220">220</th><td>    }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <i>// Look for NZCV setting instructions that define something other than</i></td></tr>
<tr><th id="223">223</th><td><i>    // WZR/XZR.</i></td></tr>
<tr><th id="224">224</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADCSWr:</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADCSXr:</td></tr>
<tr><th id="226">226</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWrr:</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWrs:</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWrx:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrr:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrs:</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrx:</td></tr>
<tr><th id="232">232</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrx64:</td></tr>
<tr><th id="233">233</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSWri:</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSWrr:</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSWrs:</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSXri:</td></tr>
<tr><th id="237">237</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSXrr:</td></tr>
<tr><th id="238">238</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ANDSXrs:</td></tr>
<tr><th id="239">239</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::BICSWrr:</td></tr>
<tr><th id="240">240</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::BICSWrs:</td></tr>
<tr><th id="241">241</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::BICSXrs:</td></tr>
<tr><th id="242">242</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::BICSXrr:</td></tr>
<tr><th id="243">243</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SBCSWr:</td></tr>
<tr><th id="244">244</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SBCSXr:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWrr:</td></tr>
<tr><th id="246">246</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWrs:</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWrx:</td></tr>
<tr><th id="248">248</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrr:</td></tr>
<tr><th id="249">249</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrs:</td></tr>
<tr><th id="250">250</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrx:</td></tr>
<tr><th id="251">251</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrx64: {</td></tr>
<tr><th id="252">252</th><td>      MCPhysReg DstReg = PredI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="253">253</th><td>      <b>if</b> (DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::WZR || DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::XZR)</td></tr>
<tr><th id="254">254</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>      <i>// The destination register of the NZCV setting instruction must not be</i></td></tr>
<tr><th id="257">257</th><td><i>      // modified before the conditional branch.</i></td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (!DomBBClobberedRegs.available(DstReg))</td></tr>
<tr><th id="259">259</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>      <i>// We've found the instruction that sets NZCV whose DstReg == 0.</i></td></tr>
<tr><th id="262">262</th><td>      FirstUse = PredI;</td></tr>
<tr><th id="263">263</th><td>      KnownRegs.push_back(RegImm(DstReg, <var>0</var>));</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td>    }</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i>// Bail if we see an instruction that defines NZCV that we don't handle.</i></td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (PredI.definesRegister(<span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::NZCV))</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <i>// Track clobbered and used registers.</i></td></tr>
<tr><th id="273">273</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col8 ref" href="#18PredI" title='PredI' data-ref="18PredI">PredI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs' data-use='a' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs">DomBBClobberedRegs</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBUsedRegs' data-use='a' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs">DomBBUsedRegs</a></span>,</td></tr>
<tr><th id="274">274</th><td>                                      <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="275">275</th><td>  }</td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64RedundantCopyElimination::optimizeBlock' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::optimizeBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE">optimizeBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB">MBB</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <i>// Check if the current basic block has a single predecessor.</i></td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// Check if the predecessor has two successors, implying the block ends in a</i></td></tr>
<tr><th id="285">285</th><td><i>  // conditional branch.</i></td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="21PredMBB">PredMBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (<a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>)</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22CondBr" title='CondBr' data-type='MachineBasicBlock::iterator' data-ref="22CondBr">CondBr</dfn> = <a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (<a class="local col2 ref" href="#22CondBr" title='CondBr' data-ref="22CondBr">CondBr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// Keep track of the earliest point in the PredMBB block where kill markers</i></td></tr>
<tr><th id="295">295</th><td><i>  // need to be removed if a COPY is removed.</i></td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="23FirstUse" title='FirstUse' data-type='MachineBasicBlock::iterator' data-ref="23FirstUse">FirstUse</dfn>;</td></tr>
<tr><th id="297">297</th><td>  <i>// After calling knownRegValInBlock, FirstUse will either point to a CBZ/CBNZ</i></td></tr>
<tr><th id="298">298</th><td><i>  // or a compare (i.e., SUBS).  In the latter case, we must take care when</i></td></tr>
<tr><th id="299">299</th><td><i>  // updating FirstUse when scanning for COPY instructions.  In particular, if</i></td></tr>
<tr><th id="300">300</th><td><i>  // there's a COPY in between the compare and branch the COPY should not</i></td></tr>
<tr><th id="301">301</th><td><i>  // update FirstUse.</i></td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24SeenFirstUse" title='SeenFirstUse' data-type='bool' data-ref="24SeenFirstUse">SeenFirstUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="303">303</th><td>  <i>// Registers that contain a known value at the start of MBB.</i></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a>, <var>4</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="25KnownRegs" title='KnownRegs' data-type='SmallVector&lt;(anonymous namespace)::AArch64RedundantCopyElimination::RegImm, 4&gt;' data-ref="25KnownRegs">KnownRegs</dfn>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26Itr" title='Itr' data-type='MachineBasicBlock::iterator' data-ref="26Itr">Itr</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#22CondBr" title='CondBr' data-ref="22CondBr">CondBr</a>);</td></tr>
<tr><th id="307">307</th><td>  <b>do</b> {</td></tr>
<tr><th id="308">308</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26Itr" title='Itr' data-ref="26Itr">Itr</a>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297" title='(anonymous namespace)::AArch64RedundantCopyElimination::knownRegValInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination18knownRegValInBlockERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERNS1_15SmallVectorImplINS0_6RegI8280297">knownRegValInBlock</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26Itr" title='Itr' data-ref="26Itr">Itr</a></span>, <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>, <span class='refarg'><a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a></span>, <span class='refarg'><a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a></span>))</td></tr>
<tr><th id="311">311</th><td>      <b>continue</b>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <i>// Reset the clobbered and used register units.</i></td></tr>
<tr><th id="314">314</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="315">315</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBUsedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs">OptBBUsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <i>// Look backward in PredMBB for COPYs from the known reg to find other</i></td></tr>
<tr><th id="318">318</th><td><i>    // registers that are known to be a constant value.</i></td></tr>
<tr><th id="319">319</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="27PredI" title='PredI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="27PredI">PredI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26Itr" title='Itr' data-ref="26Itr">Itr</a>;; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a>) {</td></tr>
<tr><th id="320">320</th><td>      <b>if</b> (<a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a>)</td></tr>
<tr><th id="321">321</th><td>        <a class="local col4 ref" href="#24SeenFirstUse" title='SeenFirstUse' data-ref="24SeenFirstUse">SeenFirstUse</a> = <b>true</b>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>      <b>if</b> (<a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="324">324</th><td>        <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="28CopyDstReg" title='CopyDstReg' data-type='MCPhysReg' data-ref="28CopyDstReg">CopyDstReg</dfn> = <a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="325">325</th><td>        <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="29CopySrcReg" title='CopySrcReg' data-type='MCPhysReg' data-ref="29CopySrcReg">CopySrcReg</dfn> = <a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="326">326</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="30KnownReg" title='KnownReg' data-type='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm &amp;' data-ref="30KnownReg">KnownReg</dfn> : <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>) {</td></tr>
<tr><th id="327">327</th><td>          <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col0 ref" href="#30KnownReg" title='KnownReg' data-ref="30KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>))</td></tr>
<tr><th id="328">328</th><td>            <b>continue</b>;</td></tr>
<tr><th id="329">329</th><td>          <i>// If we have X = COPY Y, and Y is known to be zero, then now X is</i></td></tr>
<tr><th id="330">330</th><td><i>          // known to be zero.</i></td></tr>
<tr><th id="331">331</th><td>          <b>if</b> (<a class="local col9 ref" href="#29CopySrcReg" title='CopySrcReg' data-ref="29CopySrcReg">CopySrcReg</a> == <a class="local col0 ref" href="#30KnownReg" title='KnownReg' data-ref="30KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="332">332</th><td>              <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col8 ref" href="#28CopyDstReg" title='CopyDstReg' data-ref="28CopyDstReg">CopyDstReg</a>)) {</td></tr>
<tr><th id="333">333</th><td>            <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a><a class="tu ref" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::RegImm' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti">(</a><a class="local col8 ref" href="#28CopyDstReg" title='CopyDstReg' data-ref="28CopyDstReg">CopyDstReg</a>, <a class="local col0 ref" href="#30KnownReg" title='KnownReg' data-ref="30KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</a>));</td></tr>
<tr><th id="334">334</th><td>            <b>if</b> (<a class="local col4 ref" href="#24SeenFirstUse" title='SeenFirstUse' data-ref="24SeenFirstUse">SeenFirstUse</a>)</td></tr>
<tr><th id="335">335</th><td>              <a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a>;</td></tr>
<tr><th id="336">336</th><td>            <b>break</b>;</td></tr>
<tr><th id="337">337</th><td>          }</td></tr>
<tr><th id="338">338</th><td>          <i>// If we have X = COPY Y, and X is known to be zero, then now Y is</i></td></tr>
<tr><th id="339">339</th><td><i>          // known to be zero.</i></td></tr>
<tr><th id="340">340</th><td>          <b>if</b> (<a class="local col8 ref" href="#28CopyDstReg" title='CopyDstReg' data-ref="28CopyDstReg">CopyDstReg</a> == <a class="local col0 ref" href="#30KnownReg" title='KnownReg' data-ref="30KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="341">341</th><td>              <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col9 ref" href="#29CopySrcReg" title='CopySrcReg' data-ref="29CopySrcReg">CopySrcReg</a>)) {</td></tr>
<tr><th id="342">342</th><td>            <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a><a class="tu ref" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::RegImm' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination6RegImmC1Eti">(</a><a class="local col9 ref" href="#29CopySrcReg" title='CopySrcReg' data-ref="29CopySrcReg">CopySrcReg</a>, <a class="local col0 ref" href="#30KnownReg" title='KnownReg' data-ref="30KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</a>));</td></tr>
<tr><th id="343">343</th><td>            <b>if</b> (<a class="local col4 ref" href="#24SeenFirstUse" title='SeenFirstUse' data-ref="24SeenFirstUse">SeenFirstUse</a>)</td></tr>
<tr><th id="344">344</th><td>              <a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a>;</td></tr>
<tr><th id="345">345</th><td>            <b>break</b>;</td></tr>
<tr><th id="346">346</th><td>          }</td></tr>
<tr><th id="347">347</th><td>        }</td></tr>
<tr><th id="348">348</th><td>      }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>      <i>// Stop if we get to the beginning of PredMBB.</i></td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="352">352</th><td>        <b>break</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#27PredI" title='PredI' data-ref="27PredI">PredI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='a' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a></span>,</td></tr>
<tr><th id="355">355</th><td>                                        <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBUsedRegs' data-use='a' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs">OptBBUsedRegs</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="356">356</th><td>      <i>// Stop if all of the known-zero regs have been clobbered.</i></td></tr>
<tr><th id="357">357</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-ref="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<span class='refarg'><a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a></span>, [&amp;](<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a> <dfn class="local col1 decl" id="31KnownReg" title='KnownReg' data-type='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="31KnownReg">KnownReg</dfn>) {</td></tr>
<tr><th id="358">358</th><td>            <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col1 ref" href="#31KnownReg" title='KnownReg' data-ref="31KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>);</td></tr>
<tr><th id="359">359</th><td>          }))</td></tr>
<tr><th id="360">360</th><td>        <b>break</b>;</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td>    <b>break</b>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  } <b>while</b> (<a class="local col6 ref" href="#26Itr" title='Itr' data-ref="26Itr">Itr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="local col6 ref" href="#26Itr" title='Itr' data-ref="26Itr">Itr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>());</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// We've not found a registers with a known value, time to bail out.</i></td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (<a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32Changed" title='Changed' data-type='bool' data-ref="32Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="371">371</th><td>  <i>// UsedKnownRegs is the set of KnownRegs that have had uses added to MBB.</i></td></tr>
<tr><th id="372">372</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col3 decl" id="33UsedKnownRegs" title='UsedKnownRegs' data-type='SmallSetVector&lt;unsigned int, 4&gt;' data-ref="33UsedKnownRegs">UsedKnownRegs</dfn>;</td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="34LastChange" title='LastChange' data-type='MachineBasicBlock::iterator' data-ref="34LastChange">LastChange</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="374">374</th><td>  <i>// Remove redundant copy/move instructions unless KnownReg is modified.</i></td></tr>
<tr><th id="375">375</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35I" title='I' data-type='MachineBasicBlock::iterator' data-ref="35I">I</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="36E" title='E' data-type='MachineBasicBlock::iterator' data-ref="36E">E</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#36E" title='E' data-ref="36E">E</a>;) {</td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr *' data-ref="37MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>;</td></tr>
<tr><th id="377">377</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>;</td></tr>
<tr><th id="378">378</th><td>    <em>bool</em> <dfn class="local col8 decl" id="38RemovedMI" title='RemovedMI' data-type='bool' data-ref="38RemovedMI">RemovedMI</dfn> = <b>false</b>;</td></tr>
<tr><th id="379">379</th><td>    <em>bool</em> <dfn class="local col9 decl" id="39IsCopy" title='IsCopy' data-type='bool' data-ref="39IsCopy">IsCopy</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>();</td></tr>
<tr><th id="380">380</th><td>    <em>bool</em> <dfn class="local col0 decl" id="40IsMoveImm" title='IsMoveImm' data-type='bool' data-ref="40IsMoveImm">IsMoveImm</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>();</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="local col9 ref" href="#39IsCopy" title='IsCopy' data-ref="39IsCopy">IsCopy</a> || <a class="local col0 ref" href="#40IsMoveImm" title='IsMoveImm' data-ref="40IsMoveImm">IsMoveImm</a>) {</td></tr>
<tr><th id="382">382</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="41DefReg" title='DefReg' data-type='MCPhysReg' data-ref="41DefReg">DefReg</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="383">383</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="42SrcReg" title='SrcReg' data-type='MCPhysReg' data-ref="42SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#39IsCopy" title='IsCopy' data-ref="39IsCopy">IsCopy</a> ? <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <var>0</var>;</td></tr>
<tr><th id="384">384</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="43SrcImm" title='SrcImm' data-type='int64_t' data-ref="43SrcImm">SrcImm</dfn> = <a class="local col0 ref" href="#40IsMoveImm" title='IsMoveImm' data-ref="40IsMoveImm">IsMoveImm</a> ? <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>;</td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (!MRI-&gt;isReserved(DefReg) &amp;&amp;</td></tr>
<tr><th id="386">386</th><td>          ((IsCopy &amp;&amp; (SrcReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::XZR || SrcReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::WZR)) ||</td></tr>
<tr><th id="387">387</th><td>           IsMoveImm)) {</td></tr>
<tr><th id="388">388</th><td>        <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm">RegImm</a> &amp;<dfn class="local col4 decl" id="44KnownReg" title='KnownReg' data-type='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm &amp;' data-ref="44KnownReg">KnownReg</dfn> : <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>) {</td></tr>
<tr><th id="389">389</th><td>          <b>if</b> (<a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a> != <a class="local col1 ref" href="#41DefReg" title='DefReg' data-ref="41DefReg">DefReg</a> &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>              !<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col1 ref" href="#41DefReg" title='DefReg' data-ref="41DefReg">DefReg</a>, <a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>))</td></tr>
<tr><th id="391">391</th><td>            <b>continue</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>          <i>// For a copy, the known value must be a zero.</i></td></tr>
<tr><th id="394">394</th><td>          <b>if</b> (<a class="local col9 ref" href="#39IsCopy" title='IsCopy' data-ref="39IsCopy">IsCopy</a> &amp;&amp; <a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</a> != <var>0</var>)</td></tr>
<tr><th id="395">395</th><td>            <b>continue</b>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>          <b>if</b> (<a class="local col0 ref" href="#40IsMoveImm" title='IsMoveImm' data-ref="40IsMoveImm">IsMoveImm</a>) {</td></tr>
<tr><th id="398">398</th><td>            <i>// For a move immediate, the known immediate must match the source</i></td></tr>
<tr><th id="399">399</th><td><i>            // immediate.</i></td></tr>
<tr><th id="400">400</th><td>            <b>if</b> (<a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Imm' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Imm">Imm</a> != <a class="local col3 ref" href="#43SrcImm" title='SrcImm' data-ref="43SrcImm">SrcImm</a>)</td></tr>
<tr><th id="401">401</th><td>              <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>            <i>// Don't remove a move immediate that implicitly defines the upper</i></td></tr>
<tr><th id="404">404</th><td><i>            // bits when only the lower 32 bits are known.</i></td></tr>
<tr><th id="405">405</th><td>            <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="45CmpReg" title='CmpReg' data-type='MCPhysReg' data-ref="45CmpReg">CmpReg</dfn> = <a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>;</td></tr>
<tr><th id="406">406</th><td>            <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>(), [CmpReg](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46O" title='O' data-type='llvm::MachineOperand &amp;' data-ref="46O">O</dfn>) {</td></tr>
<tr><th id="407">407</th><td>                  <b>return</b> !<a class="local col6 ref" href="#46O" title='O' data-ref="46O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col6 ref" href="#46O" title='O' data-ref="46O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#46O" title='O' data-ref="46O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="408">408</th><td>                         <a class="local col6 ref" href="#46O" title='O' data-ref="46O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col5 ref" href="#45CmpReg" title='CmpReg' data-ref="45CmpReg">CmpReg</a>;</td></tr>
<tr><th id="409">409</th><td>                }))</td></tr>
<tr><th id="410">410</th><td>              <b>continue</b>;</td></tr>
<tr><th id="411">411</th><td>          }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>          <b>if</b> (<a class="local col9 ref" href="#39IsCopy" title='IsCopy' data-ref="39IsCopy">IsCopy</a>)</td></tr>
<tr><th id="414">414</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-copyelim&quot;)) { dbgs() &lt;&lt; &quot;Remove redundant Copy : &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remove redundant Copy : "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>);</td></tr>
<tr><th id="415">415</th><td>          <b>else</b></td></tr>
<tr><th id="416">416</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-copyelim&quot;)) { dbgs() &lt;&lt; &quot;Remove redundant Move : &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remove redundant Move : "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>          <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="419">419</th><td>          <a class="local col2 ref" href="#32Changed" title='Changed' data-ref="32Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="420">420</th><td>          <a class="local col4 ref" href="#34LastChange" title='LastChange' data-ref="34LastChange">LastChange</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>;</td></tr>
<tr><th id="421">421</th><td>          <a class="ref" href="#66" title='NumCopiesRemoved' data-ref="NumCopiesRemoved">NumCopiesRemoved</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="422">422</th><td>          <a class="local col3 ref" href="#33UsedKnownRegs" title='UsedKnownRegs' data-ref="33UsedKnownRegs">UsedKnownRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col4 ref" href="#44KnownReg" title='KnownReg' data-ref="44KnownReg">KnownReg</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>);</td></tr>
<tr><th id="423">423</th><td>          <a class="local col8 ref" href="#38RemovedMI" title='RemovedMI' data-ref="38RemovedMI">RemovedMI</a> = <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>          <b>break</b>;</td></tr>
<tr><th id="425">425</th><td>        }</td></tr>
<tr><th id="426">426</th><td>      }</td></tr>
<tr><th id="427">427</th><td>    }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <i>// Skip to the next instruction if we removed the COPY/MovImm.</i></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col8 ref" href="#38RemovedMI" title='RemovedMI' data-ref="38RemovedMI">RemovedMI</a>)</td></tr>
<tr><th id="431">431</th><td>      <b>continue</b>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>    <i>// Remove any regs the MI clobbers from the KnownConstRegs set.</i></td></tr>
<tr><th id="434">434</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="47RI" title='RI' data-type='unsigned int' data-ref="47RI">RI</dfn> = <var>0</var>; <a class="local col7 ref" href="#47RI" title='RI' data-ref="47RI">RI</a> &lt; <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();)</td></tr>
<tr><th id="435">435</th><td>      <b>if</b> (<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#47RI" title='RI' data-ref="47RI">RI</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg" title='(anonymous namespace)::AArch64RedundantCopyElimination::RegImm::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::RegImm::Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>)) {</td></tr>
<tr><th id="436">436</th><td>        <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-use='c' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#47RI" title='RI' data-ref="47RI">RI</a>]</a></span>, <span class='refarg'><a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>]</a></span>);</td></tr>
<tr><th id="437">437</th><td>        <a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="438">438</th><td>        <i>// Don't increment RI since we need to now check the swapped-in</i></td></tr>
<tr><th id="439">439</th><td><i>        // KnownRegs[RI].</i></td></tr>
<tr><th id="440">440</th><td>      } <b>else</b> {</td></tr>
<tr><th id="441">441</th><td>        ++<a class="local col7 ref" href="#47RI" title='RI' data-ref="47RI">RI</a>;</td></tr>
<tr><th id="442">442</th><td>      }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <i>// Continue until the KnownRegs set is empty.</i></td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (<a class="local col5 ref" href="#25KnownRegs" title='KnownRegs' data-ref="25KnownRegs">KnownRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="446">446</th><td>      <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (!<a class="local col2 ref" href="#32Changed" title='Changed' data-ref="32Changed">Changed</a>)</td></tr>
<tr><th id="450">450</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Add newly used regs to the block's live-in list if they aren't there</i></td></tr>
<tr><th id="453">453</th><td><i>  // already.</i></td></tr>
<tr><th id="454">454</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="48KnownReg" title='KnownReg' data-type='MCPhysReg' data-ref="48KnownReg">KnownReg</dfn> : <a class="local col3 ref" href="#33UsedKnownRegs" title='UsedKnownRegs' data-ref="33UsedKnownRegs">UsedKnownRegs</a>)</td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (!<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col8 ref" href="#48KnownReg" title='KnownReg' data-ref="48KnownReg">KnownReg</a>))</td></tr>
<tr><th id="456">456</th><td>      <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col8 ref" href="#48KnownReg" title='KnownReg' data-ref="48KnownReg">KnownReg</a>);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <i>// Clear kills in the range where changes were made.  This is conservative,</i></td></tr>
<tr><th id="459">459</th><td><i>  // but should be okay since kill markers are being phased out.</i></td></tr>
<tr><th id="460">460</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-copyelim&quot;)) { dbgs() &lt;&lt; &quot;Clearing kill flags.\n\tFirstUse: &quot; &lt;&lt; *FirstUse &lt;&lt; &quot;\tLastChange: &quot; &lt;&lt; *LastChange; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearing kill flags.\n\tFirstUse: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a></td></tr>
<tr><th id="461">461</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tLastChange: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#34LastChange" title='LastChange' data-ref="34LastChange">LastChange</a>);</td></tr>
<tr><th id="462">462</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MMI" title='MMI' data-type='llvm::MachineInstr &amp;' data-ref="49MMI">MMI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#23FirstUse" title='FirstUse' data-ref="23FirstUse">FirstUse</a>, <a class="local col1 ref" href="#21PredMBB" title='PredMBB' data-ref="21PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()))</td></tr>
<tr><th id="463">463</th><td>    <a class="local col9 ref" href="#49MMI" title='MMI' data-ref="49MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="464">464</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MMI" title='MMI' data-type='llvm::MachineInstr &amp;' data-ref="50MMI">MMI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34LastChange" title='LastChange' data-ref="34LastChange">LastChange</a>))</td></tr>
<tr><th id="465">465</th><td>    <a class="local col0 ref" href="#50MMI" title='MMI' data-ref="50MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64RedundantCopyElimination::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64RedundantCopyElimination::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(</td></tr>
<tr><th id="471">471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF">MF</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="474">474</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="475">475</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::MRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i>// Resize the clobbered and used register unit trackers.  We do this once per</i></td></tr>
<tr><th id="478">478</th><td><i>  // function.</i></td></tr>
<tr><th id="479">479</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBClobberedRegs">DomBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="480">480</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::DomBBUsedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::DomBBUsedRegs">DomBBUsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="481">481</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBClobberedRegs">OptBBClobberedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="482">482</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs" title='(anonymous namespace)::AArch64RedundantCopyElimination::OptBBUsedRegs' data-use='m' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::OptBBUsedRegs">OptBBUsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64RedundantCopyElimination::TRI" title='(anonymous namespace)::AArch64RedundantCopyElimination::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination::TRI">TRI</a>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52Changed" title='Changed' data-type='bool' data-ref="52Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="485">485</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn> : <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>)</td></tr>
<tr><th id="486">486</th><td>    <a class="local col2 ref" href="#52Changed" title='Changed' data-ref="52Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64RedundantCopyElimination::optimizeBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE">optimizeBlock</a>(&amp;<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>);</td></tr>
<tr><th id="487">487</th><td>  <b>return</b> <a class="local col2 ref" href="#52Changed" title='Changed' data-ref="52Changed">Changed</a>;</td></tr>
<tr><th id="488">488</th><td>}</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm41createAArch64RedundantCopyEliminationPassEv" title='llvm::createAArch64RedundantCopyEliminationPass' data-ref="_ZN4llvm41createAArch64RedundantCopyEliminationPassEv">createAArch64RedundantCopyEliminationPass</dfn>() {</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64RedundantCopyElimination" title='(anonymous namespace)::AArch64RedundantCopyElimination' data-ref="(anonymousnamespace)::AArch64RedundantCopyElimination">AArch64RedundantCopyElimination</a><a class="tu ref" href="#_ZN12_GLOBAL__N_131AArch64RedundantCopyEliminationC1Ev" title='(anonymous namespace)::AArch64RedundantCopyElimination::AArch64RedundantCopyElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_131AArch64RedundantCopyEliminationC1Ev">(</a>);</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
