// ===============================
// Problem 001 â€“ UVM Factory Override with Priority Packet
// ===============================

// ğŸ“ Problem Statement
// You are verifying a network-on-chip (NoC) router using UVM. The existing testbench uses a base transaction:

class packet extends uvm_sequence_item;
  rand bit [7:0] src_id, dst_id;
  rand bit [15:0] payload;
  `uvm_object_utils(packet)

  function new(string name = "packet");
    super.new(name);
  endfunction
endclass

// Your task is to extend this setup by introducing packet prioritization â€” without modifying any existing agent or sequence code.

// âœ… Objectives:
// 1. Create a new class `priority_packet` that:
//    - Inherits from `packet`
//    - Adds a new field: `rand bit [1:0] priority`
//    - Registers using `uvm_object_utils(priority_packet)`
//    - Enforces the following constraint:
//        If `dst_id == 8'hFF` (broadcast), then `priority != 0`

// 2. In your test or environment, use the UVM factory to override `packet` with `priority_packet` at runtime:

//     factory.set_type_override_by_type(packet::get_type(), priority_packet::get_type());

// ğŸ” Constraints Logic:
// - `priority` can be 0, 1, 2, or 3 (default)
// - If `dst_id == 255`, `priority` must not be 0
// - For unicast packets, `priority` can be any value

// ğŸ¯ Deliverables:
// - `priority_packet.sv` class
// - Demonstrate override with a small snippet in `build_phase()`
// - Optional: call `.convert2string()` or log the transaction during simulation

// ğŸ§  Interview Purpose
// This problem tests:
// - Knowledge of UVM factory mechanism
// - Class inheritance and constraint layering
// - Non-intrusive testbench extension â€” critical in scalable DV environments

// ğŸŸ§ Difficulty: Intermediate to Advanced
