
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001ec0 	.word	0x20001ec0
}
   4:	00002971 	.word	0x00002971
   8:	00008edb 	.word	0x00008edb
   c:	0000295d 	.word	0x0000295d
  10:	0000295d 	.word	0x0000295d
  14:	0000295d 	.word	0x0000295d
  18:	0000295d 	.word	0x0000295d
	...
  2c:	00002779 	.word	0x00002779
  30:	0000295d 	.word	0x0000295d
  34:	00000000 	.word	0x00000000
  38:	00002725 	.word	0x00002725
  3c:	0000295d 	.word	0x0000295d

00000040 <_irq_vector_table>:
  40:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  50:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  60:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  70:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  80:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  90:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  a0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  b0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  c0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  d0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  e0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..
  f0:	000026dd 000026dd 000026dd 000026dd     .&...&...&...&..

Disassembly of section text:

00000100 <__aeabi_fmul>:
     100:	f04f 0cff 	mov.w	ip, #255	; 0xff
     104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     108:	bf1e      	ittt	ne
     10a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     10e:	ea92 0f0c 	teqne	r2, ip
     112:	ea93 0f0c 	teqne	r3, ip
     116:	d06f      	beq.n	1f8 <__data_size+0xc>
     118:	441a      	add	r2, r3
     11a:	ea80 0c01 	eor.w	ip, r0, r1
     11e:	0240      	lsls	r0, r0, #9
     120:	bf18      	it	ne
     122:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     126:	d01e      	beq.n	166 <CONFIG_IDLE_STACK_SIZE+0x26>
     128:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     12c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     130:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     134:	fba0 3101 	umull	r3, r1, r0, r1
     138:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     13c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     140:	bf3e      	ittt	cc
     142:	0049      	lslcc	r1, r1, #1
     144:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     148:	005b      	lslcc	r3, r3, #1
     14a:	ea40 0001 	orr.w	r0, r0, r1
     14e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     152:	2afd      	cmp	r2, #253	; 0xfd
     154:	d81d      	bhi.n	192 <CONFIG_IDLE_STACK_SIZE+0x52>
     156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     15a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     15e:	bf08      	it	eq
     160:	f020 0001 	biceq.w	r0, r0, #1
     164:	4770      	bx	lr
     166:	f090 0f00 	teq	r0, #0
     16a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     16e:	bf08      	it	eq
     170:	0249      	lsleq	r1, r1, #9
     172:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     176:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     17a:	3a7f      	subs	r2, #127	; 0x7f
     17c:	bfc2      	ittt	gt
     17e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     182:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     186:	4770      	bxgt	lr
     188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     18c:	f04f 0300 	mov.w	r3, #0
     190:	3a01      	subs	r2, #1
     192:	dc5d      	bgt.n	250 <__data_size+0x64>
     194:	f112 0f19 	cmn.w	r2, #25
     198:	bfdc      	itt	le
     19a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     19e:	4770      	bxle	lr
     1a0:	f1c2 0200 	rsb	r2, r2, #0
     1a4:	0041      	lsls	r1, r0, #1
     1a6:	fa21 f102 	lsr.w	r1, r1, r2
     1aa:	f1c2 0220 	rsb	r2, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	ea5f 0031 	movs.w	r0, r1, rrx
     1b6:	f140 0000 	adc.w	r0, r0, #0
     1ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     1be:	bf08      	it	eq
     1c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     1c4:	4770      	bx	lr
     1c6:	f092 0f00 	teq	r2, #0
     1ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     1ce:	bf02      	ittt	eq
     1d0:	0040      	lsleq	r0, r0, #1
     1d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     1d6:	3a01      	subeq	r2, #1
     1d8:	d0f9      	beq.n	1ce <CONFIG_IDLE_STACK_SIZE+0x8e>
     1da:	ea40 000c 	orr.w	r0, r0, ip
     1de:	f093 0f00 	teq	r3, #0
     1e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     1e6:	bf02      	ittt	eq
     1e8:	0049      	lsleq	r1, r1, #1
     1ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     1ee:	3b01      	subeq	r3, #1
     1f0:	d0f9      	beq.n	1e6 <CONFIG_IDLE_STACK_SIZE+0xa6>
     1f2:	ea41 010c 	orr.w	r1, r1, ip
     1f6:	e78f      	b.n	118 <__aeabi_fmul+0x18>
     1f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     1fc:	ea92 0f0c 	teq	r2, ip
     200:	bf18      	it	ne
     202:	ea93 0f0c 	teqne	r3, ip
     206:	d00a      	beq.n	21e <__data_size+0x32>
     208:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     20c:	bf18      	it	ne
     20e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     212:	d1d8      	bne.n	1c6 <CONFIG_IDLE_STACK_SIZE+0x86>
     214:	ea80 0001 	eor.w	r0, r0, r1
     218:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     21c:	4770      	bx	lr
     21e:	f090 0f00 	teq	r0, #0
     222:	bf17      	itett	ne
     224:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     228:	4608      	moveq	r0, r1
     22a:	f091 0f00 	teqne	r1, #0
     22e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     232:	d014      	beq.n	25e <__data_size+0x72>
     234:	ea92 0f0c 	teq	r2, ip
     238:	d101      	bne.n	23e <__data_size+0x52>
     23a:	0242      	lsls	r2, r0, #9
     23c:	d10f      	bne.n	25e <__data_size+0x72>
     23e:	ea93 0f0c 	teq	r3, ip
     242:	d103      	bne.n	24c <__data_size+0x60>
     244:	024b      	lsls	r3, r1, #9
     246:	bf18      	it	ne
     248:	4608      	movne	r0, r1
     24a:	d108      	bne.n	25e <__data_size+0x72>
     24c:	ea80 0001 	eor.w	r0, r0, r1
     250:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     254:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     25c:	4770      	bx	lr
     25e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     262:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     266:	4770      	bx	lr

00000268 <__aeabi_drsub>:
     268:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     26c:	e002      	b.n	274 <__adddf3>
     26e:	bf00      	nop

00000270 <__aeabi_dsub>:
     270:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000274 <__adddf3>:
     274:	b530      	push	{r4, r5, lr}
     276:	ea4f 0441 	mov.w	r4, r1, lsl #1
     27a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     27e:	ea94 0f05 	teq	r4, r5
     282:	bf08      	it	eq
     284:	ea90 0f02 	teqeq	r0, r2
     288:	bf1f      	itttt	ne
     28a:	ea54 0c00 	orrsne.w	ip, r4, r0
     28e:	ea55 0c02 	orrsne.w	ip, r5, r2
     292:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     296:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     29a:	f000 80e2 	beq.w	462 <CONFIG_FLASH_SIZE+0x62>
     29e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     2a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     2a6:	bfb8      	it	lt
     2a8:	426d      	neglt	r5, r5
     2aa:	dd0c      	ble.n	2c6 <__adddf3+0x52>
     2ac:	442c      	add	r4, r5
     2ae:	ea80 0202 	eor.w	r2, r0, r2
     2b2:	ea81 0303 	eor.w	r3, r1, r3
     2b6:	ea82 0000 	eor.w	r0, r2, r0
     2ba:	ea83 0101 	eor.w	r1, r3, r1
     2be:	ea80 0202 	eor.w	r2, r0, r2
     2c2:	ea81 0303 	eor.w	r3, r1, r3
     2c6:	2d36      	cmp	r5, #54	; 0x36
     2c8:	bf88      	it	hi
     2ca:	bd30      	pophi	{r4, r5, pc}
     2cc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     2d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     2d4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     2d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     2dc:	d002      	beq.n	2e4 <__adddf3+0x70>
     2de:	4240      	negs	r0, r0
     2e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     2e4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     2e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     2ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     2f0:	d002      	beq.n	2f8 <__adddf3+0x84>
     2f2:	4252      	negs	r2, r2
     2f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     2f8:	ea94 0f05 	teq	r4, r5
     2fc:	f000 80a7 	beq.w	44e <CONFIG_FLASH_SIZE+0x4e>
     300:	f1a4 0401 	sub.w	r4, r4, #1
     304:	f1d5 0e20 	rsbs	lr, r5, #32
     308:	db0d      	blt.n	326 <__adddf3+0xb2>
     30a:	fa02 fc0e 	lsl.w	ip, r2, lr
     30e:	fa22 f205 	lsr.w	r2, r2, r5
     312:	1880      	adds	r0, r0, r2
     314:	f141 0100 	adc.w	r1, r1, #0
     318:	fa03 f20e 	lsl.w	r2, r3, lr
     31c:	1880      	adds	r0, r0, r2
     31e:	fa43 f305 	asr.w	r3, r3, r5
     322:	4159      	adcs	r1, r3
     324:	e00e      	b.n	344 <__adddf3+0xd0>
     326:	f1a5 0520 	sub.w	r5, r5, #32
     32a:	f10e 0e20 	add.w	lr, lr, #32
     32e:	2a01      	cmp	r2, #1
     330:	fa03 fc0e 	lsl.w	ip, r3, lr
     334:	bf28      	it	cs
     336:	f04c 0c02 	orrcs.w	ip, ip, #2
     33a:	fa43 f305 	asr.w	r3, r3, r5
     33e:	18c0      	adds	r0, r0, r3
     340:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     344:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     348:	d507      	bpl.n	35a <__adddf3+0xe6>
     34a:	f04f 0e00 	mov.w	lr, #0
     34e:	f1dc 0c00 	rsbs	ip, ip, #0
     352:	eb7e 0000 	sbcs.w	r0, lr, r0
     356:	eb6e 0101 	sbc.w	r1, lr, r1
     35a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     35e:	d31b      	bcc.n	398 <__adddf3+0x124>
     360:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     364:	d30c      	bcc.n	380 <__adddf3+0x10c>
     366:	0849      	lsrs	r1, r1, #1
     368:	ea5f 0030 	movs.w	r0, r0, rrx
     36c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     370:	f104 0401 	add.w	r4, r4, #1
     374:	ea4f 5244 	mov.w	r2, r4, lsl #21
     378:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     37c:	f080 809a 	bcs.w	4b4 <CONFIG_FLASH_SIZE+0xb4>
     380:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     384:	bf08      	it	eq
     386:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     38a:	f150 0000 	adcs.w	r0, r0, #0
     38e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     392:	ea41 0105 	orr.w	r1, r1, r5
     396:	bd30      	pop	{r4, r5, pc}
     398:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     39c:	4140      	adcs	r0, r0
     39e:	eb41 0101 	adc.w	r1, r1, r1
     3a2:	3c01      	subs	r4, #1
     3a4:	bf28      	it	cs
     3a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     3aa:	d2e9      	bcs.n	380 <__adddf3+0x10c>
     3ac:	f091 0f00 	teq	r1, #0
     3b0:	bf04      	itt	eq
     3b2:	4601      	moveq	r1, r0
     3b4:	2000      	moveq	r0, #0
     3b6:	fab1 f381 	clz	r3, r1
     3ba:	bf08      	it	eq
     3bc:	3320      	addeq	r3, #32
     3be:	f1a3 030b 	sub.w	r3, r3, #11
     3c2:	f1b3 0220 	subs.w	r2, r3, #32
     3c6:	da0c      	bge.n	3e2 <__adddf3+0x16e>
     3c8:	320c      	adds	r2, #12
     3ca:	dd08      	ble.n	3de <__adddf3+0x16a>
     3cc:	f102 0c14 	add.w	ip, r2, #20
     3d0:	f1c2 020c 	rsb	r2, r2, #12
     3d4:	fa01 f00c 	lsl.w	r0, r1, ip
     3d8:	fa21 f102 	lsr.w	r1, r1, r2
     3dc:	e00c      	b.n	3f8 <__adddf3+0x184>
     3de:	f102 0214 	add.w	r2, r2, #20
     3e2:	bfd8      	it	le
     3e4:	f1c2 0c20 	rsble	ip, r2, #32
     3e8:	fa01 f102 	lsl.w	r1, r1, r2
     3ec:	fa20 fc0c 	lsr.w	ip, r0, ip
     3f0:	bfdc      	itt	le
     3f2:	ea41 010c 	orrle.w	r1, r1, ip
     3f6:	4090      	lslle	r0, r2
     3f8:	1ae4      	subs	r4, r4, r3
     3fa:	bfa2      	ittt	ge
     3fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     400:	4329      	orrge	r1, r5
     402:	bd30      	popge	{r4, r5, pc}
     404:	ea6f 0404 	mvn.w	r4, r4
     408:	3c1f      	subs	r4, #31
     40a:	da1c      	bge.n	446 <CONFIG_FLASH_SIZE+0x46>
     40c:	340c      	adds	r4, #12
     40e:	dc0e      	bgt.n	42e <CONFIG_FLASH_SIZE+0x2e>
     410:	f104 0414 	add.w	r4, r4, #20
     414:	f1c4 0220 	rsb	r2, r4, #32
     418:	fa20 f004 	lsr.w	r0, r0, r4
     41c:	fa01 f302 	lsl.w	r3, r1, r2
     420:	ea40 0003 	orr.w	r0, r0, r3
     424:	fa21 f304 	lsr.w	r3, r1, r4
     428:	ea45 0103 	orr.w	r1, r5, r3
     42c:	bd30      	pop	{r4, r5, pc}
     42e:	f1c4 040c 	rsb	r4, r4, #12
     432:	f1c4 0220 	rsb	r2, r4, #32
     436:	fa20 f002 	lsr.w	r0, r0, r2
     43a:	fa01 f304 	lsl.w	r3, r1, r4
     43e:	ea40 0003 	orr.w	r0, r0, r3
     442:	4629      	mov	r1, r5
     444:	bd30      	pop	{r4, r5, pc}
     446:	fa21 f004 	lsr.w	r0, r1, r4
     44a:	4629      	mov	r1, r5
     44c:	bd30      	pop	{r4, r5, pc}
     44e:	f094 0f00 	teq	r4, #0
     452:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     456:	bf06      	itte	eq
     458:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     45c:	3401      	addeq	r4, #1
     45e:	3d01      	subne	r5, #1
     460:	e74e      	b.n	300 <__adddf3+0x8c>
     462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     466:	bf18      	it	ne
     468:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     46c:	d029      	beq.n	4c2 <CONFIG_FLASH_SIZE+0xc2>
     46e:	ea94 0f05 	teq	r4, r5
     472:	bf08      	it	eq
     474:	ea90 0f02 	teqeq	r0, r2
     478:	d005      	beq.n	486 <CONFIG_FLASH_SIZE+0x86>
     47a:	ea54 0c00 	orrs.w	ip, r4, r0
     47e:	bf04      	itt	eq
     480:	4619      	moveq	r1, r3
     482:	4610      	moveq	r0, r2
     484:	bd30      	pop	{r4, r5, pc}
     486:	ea91 0f03 	teq	r1, r3
     48a:	bf1e      	ittt	ne
     48c:	2100      	movne	r1, #0
     48e:	2000      	movne	r0, #0
     490:	bd30      	popne	{r4, r5, pc}
     492:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     496:	d105      	bne.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     498:	0040      	lsls	r0, r0, #1
     49a:	4149      	adcs	r1, r1
     49c:	bf28      	it	cs
     49e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     4a2:	bd30      	pop	{r4, r5, pc}
     4a4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     4a8:	bf3c      	itt	cc
     4aa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     4ae:	bd30      	popcc	{r4, r5, pc}
     4b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4b4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     4b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     4bc:	f04f 0000 	mov.w	r0, #0
     4c0:	bd30      	pop	{r4, r5, pc}
     4c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     4c6:	bf1a      	itte	ne
     4c8:	4619      	movne	r1, r3
     4ca:	4610      	movne	r0, r2
     4cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     4d0:	bf1c      	itt	ne
     4d2:	460b      	movne	r3, r1
     4d4:	4602      	movne	r2, r0
     4d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     4da:	bf06      	itte	eq
     4dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     4e0:	ea91 0f03 	teqeq	r1, r3
     4e4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     4e8:	bd30      	pop	{r4, r5, pc}
     4ea:	bf00      	nop

000004ec <__aeabi_ui2d>:
     4ec:	f090 0f00 	teq	r0, #0
     4f0:	bf04      	itt	eq
     4f2:	2100      	moveq	r1, #0
     4f4:	4770      	bxeq	lr
     4f6:	b530      	push	{r4, r5, lr}
     4f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
     500:	f04f 0500 	mov.w	r5, #0
     504:	f04f 0100 	mov.w	r1, #0
     508:	e750      	b.n	3ac <__adddf3+0x138>
     50a:	bf00      	nop

0000050c <__aeabi_i2d>:
     50c:	f090 0f00 	teq	r0, #0
     510:	bf04      	itt	eq
     512:	2100      	moveq	r1, #0
     514:	4770      	bxeq	lr
     516:	b530      	push	{r4, r5, lr}
     518:	f44f 6480 	mov.w	r4, #1024	; 0x400
     51c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     520:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     524:	bf48      	it	mi
     526:	4240      	negmi	r0, r0
     528:	f04f 0100 	mov.w	r1, #0
     52c:	e73e      	b.n	3ac <__adddf3+0x138>
     52e:	bf00      	nop

00000530 <__aeabi_f2d>:
     530:	0042      	lsls	r2, r0, #1
     532:	ea4f 01e2 	mov.w	r1, r2, asr #3
     536:	ea4f 0131 	mov.w	r1, r1, rrx
     53a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     53e:	bf1f      	itttt	ne
     540:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     544:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     548:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     54c:	4770      	bxne	lr
     54e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     552:	bf08      	it	eq
     554:	4770      	bxeq	lr
     556:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     55a:	bf04      	itt	eq
     55c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     560:	4770      	bxeq	lr
     562:	b530      	push	{r4, r5, lr}
     564:	f44f 7460 	mov.w	r4, #896	; 0x380
     568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     56c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     570:	e71c      	b.n	3ac <__adddf3+0x138>
     572:	bf00      	nop

00000574 <__aeabi_ul2d>:
     574:	ea50 0201 	orrs.w	r2, r0, r1
     578:	bf08      	it	eq
     57a:	4770      	bxeq	lr
     57c:	b530      	push	{r4, r5, lr}
     57e:	f04f 0500 	mov.w	r5, #0
     582:	e00a      	b.n	59a <__aeabi_l2d+0x16>

00000584 <__aeabi_l2d>:
     584:	ea50 0201 	orrs.w	r2, r0, r1
     588:	bf08      	it	eq
     58a:	4770      	bxeq	lr
     58c:	b530      	push	{r4, r5, lr}
     58e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     592:	d502      	bpl.n	59a <__aeabi_l2d+0x16>
     594:	4240      	negs	r0, r0
     596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     59a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     59e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     5a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     5a6:	f43f aed8 	beq.w	35a <__adddf3+0xe6>
     5aa:	f04f 0203 	mov.w	r2, #3
     5ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5b2:	bf18      	it	ne
     5b4:	3203      	addne	r2, #3
     5b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5ba:	bf18      	it	ne
     5bc:	3203      	addne	r2, #3
     5be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     5c2:	f1c2 0320 	rsb	r3, r2, #32
     5c6:	fa00 fc03 	lsl.w	ip, r0, r3
     5ca:	fa20 f002 	lsr.w	r0, r0, r2
     5ce:	fa01 fe03 	lsl.w	lr, r1, r3
     5d2:	ea40 000e 	orr.w	r0, r0, lr
     5d6:	fa21 f102 	lsr.w	r1, r1, r2
     5da:	4414      	add	r4, r2
     5dc:	e6bd      	b.n	35a <__adddf3+0xe6>
     5de:	bf00      	nop

000005e0 <__aeabi_dmul>:
     5e0:	b570      	push	{r4, r5, r6, lr}
     5e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     5e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     5ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     5ee:	bf1d      	ittte	ne
     5f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     5f4:	ea94 0f0c 	teqne	r4, ip
     5f8:	ea95 0f0c 	teqne	r5, ip
     5fc:	f000 f8de 	bleq	7bc <__aeabi_dmul+0x1dc>
     600:	442c      	add	r4, r5
     602:	ea81 0603 	eor.w	r6, r1, r3
     606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     60a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     60e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     612:	bf18      	it	ne
     614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     61c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     620:	d038      	beq.n	694 <__aeabi_dmul+0xb4>
     622:	fba0 ce02 	umull	ip, lr, r0, r2
     626:	f04f 0500 	mov.w	r5, #0
     62a:	fbe1 e502 	umlal	lr, r5, r1, r2
     62e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     632:	fbe0 e503 	umlal	lr, r5, r0, r3
     636:	f04f 0600 	mov.w	r6, #0
     63a:	fbe1 5603 	umlal	r5, r6, r1, r3
     63e:	f09c 0f00 	teq	ip, #0
     642:	bf18      	it	ne
     644:	f04e 0e01 	orrne.w	lr, lr, #1
     648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     64c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     654:	d204      	bcs.n	660 <__aeabi_dmul+0x80>
     656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     65a:	416d      	adcs	r5, r5
     65c:	eb46 0606 	adc.w	r6, r6, r6
     660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     66c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     678:	bf88      	it	hi
     67a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     67e:	d81e      	bhi.n	6be <__aeabi_dmul+0xde>
     680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     684:	bf08      	it	eq
     686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     68a:	f150 0000 	adcs.w	r0, r0, #0
     68e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     692:	bd70      	pop	{r4, r5, r6, pc}
     694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     698:	ea46 0101 	orr.w	r1, r6, r1
     69c:	ea40 0002 	orr.w	r0, r0, r2
     6a0:	ea81 0103 	eor.w	r1, r1, r3
     6a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     6a8:	bfc2      	ittt	gt
     6aa:	ebd4 050c 	rsbsgt	r5, r4, ip
     6ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     6b2:	bd70      	popgt	{r4, r5, r6, pc}
     6b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     6b8:	f04f 0e00 	mov.w	lr, #0
     6bc:	3c01      	subs	r4, #1
     6be:	f300 80ab 	bgt.w	818 <CONFIG_ISR_STACK_SIZE+0x18>
     6c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     6c6:	bfde      	ittt	le
     6c8:	2000      	movle	r0, #0
     6ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     6ce:	bd70      	pople	{r4, r5, r6, pc}
     6d0:	f1c4 0400 	rsb	r4, r4, #0
     6d4:	3c20      	subs	r4, #32
     6d6:	da35      	bge.n	744 <__aeabi_dmul+0x164>
     6d8:	340c      	adds	r4, #12
     6da:	dc1b      	bgt.n	714 <__aeabi_dmul+0x134>
     6dc:	f104 0414 	add.w	r4, r4, #20
     6e0:	f1c4 0520 	rsb	r5, r4, #32
     6e4:	fa00 f305 	lsl.w	r3, r0, r5
     6e8:	fa20 f004 	lsr.w	r0, r0, r4
     6ec:	fa01 f205 	lsl.w	r2, r1, r5
     6f0:	ea40 0002 	orr.w	r0, r0, r2
     6f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     6f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     6fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     700:	fa21 f604 	lsr.w	r6, r1, r4
     704:	eb42 0106 	adc.w	r1, r2, r6
     708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     70c:	bf08      	it	eq
     70e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     712:	bd70      	pop	{r4, r5, r6, pc}
     714:	f1c4 040c 	rsb	r4, r4, #12
     718:	f1c4 0520 	rsb	r5, r4, #32
     71c:	fa00 f304 	lsl.w	r3, r0, r4
     720:	fa20 f005 	lsr.w	r0, r0, r5
     724:	fa01 f204 	lsl.w	r2, r1, r4
     728:	ea40 0002 	orr.w	r0, r0, r2
     72c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     734:	f141 0100 	adc.w	r1, r1, #0
     738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     73c:	bf08      	it	eq
     73e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     742:	bd70      	pop	{r4, r5, r6, pc}
     744:	f1c4 0520 	rsb	r5, r4, #32
     748:	fa00 f205 	lsl.w	r2, r0, r5
     74c:	ea4e 0e02 	orr.w	lr, lr, r2
     750:	fa20 f304 	lsr.w	r3, r0, r4
     754:	fa01 f205 	lsl.w	r2, r1, r5
     758:	ea43 0302 	orr.w	r3, r3, r2
     75c:	fa21 f004 	lsr.w	r0, r1, r4
     760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     764:	fa21 f204 	lsr.w	r2, r1, r4
     768:	ea20 0002 	bic.w	r0, r0, r2
     76c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     774:	bf08      	it	eq
     776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     77a:	bd70      	pop	{r4, r5, r6, pc}
     77c:	f094 0f00 	teq	r4, #0
     780:	d10f      	bne.n	7a2 <__aeabi_dmul+0x1c2>
     782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     786:	0040      	lsls	r0, r0, #1
     788:	eb41 0101 	adc.w	r1, r1, r1
     78c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     790:	bf08      	it	eq
     792:	3c01      	subeq	r4, #1
     794:	d0f7      	beq.n	786 <__aeabi_dmul+0x1a6>
     796:	ea41 0106 	orr.w	r1, r1, r6
     79a:	f095 0f00 	teq	r5, #0
     79e:	bf18      	it	ne
     7a0:	4770      	bxne	lr
     7a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     7a6:	0052      	lsls	r2, r2, #1
     7a8:	eb43 0303 	adc.w	r3, r3, r3
     7ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     7b0:	bf08      	it	eq
     7b2:	3d01      	subeq	r5, #1
     7b4:	d0f7      	beq.n	7a6 <__aeabi_dmul+0x1c6>
     7b6:	ea43 0306 	orr.w	r3, r3, r6
     7ba:	4770      	bx	lr
     7bc:	ea94 0f0c 	teq	r4, ip
     7c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     7c4:	bf18      	it	ne
     7c6:	ea95 0f0c 	teqne	r5, ip
     7ca:	d00c      	beq.n	7e6 <__aeabi_dmul+0x206>
     7cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7d0:	bf18      	it	ne
     7d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7d6:	d1d1      	bne.n	77c <__aeabi_dmul+0x19c>
     7d8:	ea81 0103 	eor.w	r1, r1, r3
     7dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     7e0:	f04f 0000 	mov.w	r0, #0
     7e4:	bd70      	pop	{r4, r5, r6, pc}
     7e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7ea:	bf06      	itte	eq
     7ec:	4610      	moveq	r0, r2
     7ee:	4619      	moveq	r1, r3
     7f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7f4:	d019      	beq.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     7f6:	ea94 0f0c 	teq	r4, ip
     7fa:	d102      	bne.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
     7fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     800:	d113      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     802:	ea95 0f0c 	teq	r5, ip
     806:	d105      	bne.n	814 <CONFIG_ISR_STACK_SIZE+0x14>
     808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     80c:	bf1c      	itt	ne
     80e:	4610      	movne	r0, r2
     810:	4619      	movne	r1, r3
     812:	d10a      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     814:	ea81 0103 	eor.w	r1, r1, r3
     818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     81c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     824:	f04f 0000 	mov.w	r0, #0
     828:	bd70      	pop	{r4, r5, r6, pc}
     82a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     82e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     832:	bd70      	pop	{r4, r5, r6, pc}

00000834 <__aeabi_ddiv>:
     834:	b570      	push	{r4, r5, r6, lr}
     836:	f04f 0cff 	mov.w	ip, #255	; 0xff
     83a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     83e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     842:	bf1d      	ittte	ne
     844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     848:	ea94 0f0c 	teqne	r4, ip
     84c:	ea95 0f0c 	teqne	r5, ip
     850:	f000 f8a7 	bleq	9a2 <__aeabi_ddiv+0x16e>
     854:	eba4 0405 	sub.w	r4, r4, r5
     858:	ea81 0e03 	eor.w	lr, r1, r3
     85c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     860:	ea4f 3101 	mov.w	r1, r1, lsl #12
     864:	f000 8088 	beq.w	978 <__aeabi_ddiv+0x144>
     868:	ea4f 3303 	mov.w	r3, r3, lsl #12
     86c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     878:	ea4f 2202 	mov.w	r2, r2, lsl #8
     87c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     884:	ea4f 2600 	mov.w	r6, r0, lsl #8
     888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     88c:	429d      	cmp	r5, r3
     88e:	bf08      	it	eq
     890:	4296      	cmpeq	r6, r2
     892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     896:	f504 7440 	add.w	r4, r4, #768	; 0x300
     89a:	d202      	bcs.n	8a2 <__aeabi_ddiv+0x6e>
     89c:	085b      	lsrs	r3, r3, #1
     89e:	ea4f 0232 	mov.w	r2, r2, rrx
     8a2:	1ab6      	subs	r6, r6, r2
     8a4:	eb65 0503 	sbc.w	r5, r5, r3
     8a8:	085b      	lsrs	r3, r3, #1
     8aa:	ea4f 0232 	mov.w	r2, r2, rrx
     8ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     8b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     8b6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ba:	eb75 0e03 	sbcs.w	lr, r5, r3
     8be:	bf22      	ittt	cs
     8c0:	1ab6      	subcs	r6, r6, r2
     8c2:	4675      	movcs	r5, lr
     8c4:	ea40 000c 	orrcs.w	r0, r0, ip
     8c8:	085b      	lsrs	r3, r3, #1
     8ca:	ea4f 0232 	mov.w	r2, r2, rrx
     8ce:	ebb6 0e02 	subs.w	lr, r6, r2
     8d2:	eb75 0e03 	sbcs.w	lr, r5, r3
     8d6:	bf22      	ittt	cs
     8d8:	1ab6      	subcs	r6, r6, r2
     8da:	4675      	movcs	r5, lr
     8dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     8e0:	085b      	lsrs	r3, r3, #1
     8e2:	ea4f 0232 	mov.w	r2, r2, rrx
     8e6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ea:	eb75 0e03 	sbcs.w	lr, r5, r3
     8ee:	bf22      	ittt	cs
     8f0:	1ab6      	subcs	r6, r6, r2
     8f2:	4675      	movcs	r5, lr
     8f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     8f8:	085b      	lsrs	r3, r3, #1
     8fa:	ea4f 0232 	mov.w	r2, r2, rrx
     8fe:	ebb6 0e02 	subs.w	lr, r6, r2
     902:	eb75 0e03 	sbcs.w	lr, r5, r3
     906:	bf22      	ittt	cs
     908:	1ab6      	subcs	r6, r6, r2
     90a:	4675      	movcs	r5, lr
     90c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     910:	ea55 0e06 	orrs.w	lr, r5, r6
     914:	d018      	beq.n	948 <__aeabi_ddiv+0x114>
     916:	ea4f 1505 	mov.w	r5, r5, lsl #4
     91a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     91e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     92a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     92e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     932:	d1c0      	bne.n	8b6 <__aeabi_ddiv+0x82>
     934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     938:	d10b      	bne.n	952 <__aeabi_ddiv+0x11e>
     93a:	ea41 0100 	orr.w	r1, r1, r0
     93e:	f04f 0000 	mov.w	r0, #0
     942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     946:	e7b6      	b.n	8b6 <__aeabi_ddiv+0x82>
     948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     94c:	bf04      	itt	eq
     94e:	4301      	orreq	r1, r0
     950:	2000      	moveq	r0, #0
     952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     956:	bf88      	it	hi
     958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     95c:	f63f aeaf 	bhi.w	6be <__aeabi_dmul+0xde>
     960:	ebb5 0c03 	subs.w	ip, r5, r3
     964:	bf04      	itt	eq
     966:	ebb6 0c02 	subseq.w	ip, r6, r2
     96a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     96e:	f150 0000 	adcs.w	r0, r0, #0
     972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     976:	bd70      	pop	{r4, r5, r6, pc}
     978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     97c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     984:	bfc2      	ittt	gt
     986:	ebd4 050c 	rsbsgt	r5, r4, ip
     98a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     98e:	bd70      	popgt	{r4, r5, r6, pc}
     990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     994:	f04f 0e00 	mov.w	lr, #0
     998:	3c01      	subs	r4, #1
     99a:	e690      	b.n	6be <__aeabi_dmul+0xde>
     99c:	ea45 0e06 	orr.w	lr, r5, r6
     9a0:	e68d      	b.n	6be <__aeabi_dmul+0xde>
     9a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     9a6:	ea94 0f0c 	teq	r4, ip
     9aa:	bf08      	it	eq
     9ac:	ea95 0f0c 	teqeq	r5, ip
     9b0:	f43f af3b 	beq.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9b4:	ea94 0f0c 	teq	r4, ip
     9b8:	d10a      	bne.n	9d0 <__aeabi_ddiv+0x19c>
     9ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     9be:	f47f af34 	bne.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9c2:	ea95 0f0c 	teq	r5, ip
     9c6:	f47f af25 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9ca:	4610      	mov	r0, r2
     9cc:	4619      	mov	r1, r3
     9ce:	e72c      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9d0:	ea95 0f0c 	teq	r5, ip
     9d4:	d106      	bne.n	9e4 <__aeabi_ddiv+0x1b0>
     9d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     9da:	f43f aefd 	beq.w	7d8 <__aeabi_dmul+0x1f8>
     9de:	4610      	mov	r0, r2
     9e0:	4619      	mov	r1, r3
     9e2:	e722      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     9e8:	bf18      	it	ne
     9ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     9ee:	f47f aec5 	bne.w	77c <__aeabi_dmul+0x19c>
     9f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     9f6:	f47f af0d 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     9fe:	f47f aeeb 	bne.w	7d8 <__aeabi_dmul+0x1f8>
     a02:	e712      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>

00000a04 <__aeabi_d2uiz>:
     a04:	004a      	lsls	r2, r1, #1
     a06:	d211      	bcs.n	a2c <__aeabi_d2uiz+0x28>
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d211      	bcs.n	a32 <__aeabi_d2uiz+0x2e>
     a0e:	d50d      	bpl.n	a2c <__aeabi_d2uiz+0x28>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d40e      	bmi.n	a38 <__aeabi_d2uiz+0x34>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	fa23 f002 	lsr.w	r0, r3, r2
     a2a:	4770      	bx	lr
     a2c:	f04f 0000 	mov.w	r0, #0
     a30:	4770      	bx	lr
     a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a36:	d102      	bne.n	a3e <__aeabi_d2uiz+0x3a>
     a38:	f04f 30ff 	mov.w	r0, #4294967295
     a3c:	4770      	bx	lr
     a3e:	f04f 0000 	mov.w	r0, #0
     a42:	4770      	bx	lr

00000a44 <__aeabi_frsub>:
     a44:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     a48:	e002      	b.n	a50 <__addsf3>
     a4a:	bf00      	nop

00000a4c <__aeabi_fsub>:
     a4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000a50 <__addsf3>:
     a50:	0042      	lsls	r2, r0, #1
     a52:	bf1f      	itttt	ne
     a54:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     a58:	ea92 0f03 	teqne	r2, r3
     a5c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     a60:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     a64:	d06a      	beq.n	b3c <__addsf3+0xec>
     a66:	ea4f 6212 	mov.w	r2, r2, lsr #24
     a6a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     a6e:	bfc1      	itttt	gt
     a70:	18d2      	addgt	r2, r2, r3
     a72:	4041      	eorgt	r1, r0
     a74:	4048      	eorgt	r0, r1
     a76:	4041      	eorgt	r1, r0
     a78:	bfb8      	it	lt
     a7a:	425b      	neglt	r3, r3
     a7c:	2b19      	cmp	r3, #25
     a7e:	bf88      	it	hi
     a80:	4770      	bxhi	lr
     a82:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     a86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     a8a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     a8e:	bf18      	it	ne
     a90:	4240      	negne	r0, r0
     a92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a96:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     a9a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     a9e:	bf18      	it	ne
     aa0:	4249      	negne	r1, r1
     aa2:	ea92 0f03 	teq	r2, r3
     aa6:	d03f      	beq.n	b28 <__addsf3+0xd8>
     aa8:	f1a2 0201 	sub.w	r2, r2, #1
     aac:	fa41 fc03 	asr.w	ip, r1, r3
     ab0:	eb10 000c 	adds.w	r0, r0, ip
     ab4:	f1c3 0320 	rsb	r3, r3, #32
     ab8:	fa01 f103 	lsl.w	r1, r1, r3
     abc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     ac0:	d502      	bpl.n	ac8 <__addsf3+0x78>
     ac2:	4249      	negs	r1, r1
     ac4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     ac8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     acc:	d313      	bcc.n	af6 <__addsf3+0xa6>
     ace:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     ad2:	d306      	bcc.n	ae2 <__addsf3+0x92>
     ad4:	0840      	lsrs	r0, r0, #1
     ad6:	ea4f 0131 	mov.w	r1, r1, rrx
     ada:	f102 0201 	add.w	r2, r2, #1
     ade:	2afe      	cmp	r2, #254	; 0xfe
     ae0:	d251      	bcs.n	b86 <__addsf3+0x136>
     ae2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     ae6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     aea:	bf08      	it	eq
     aec:	f020 0001 	biceq.w	r0, r0, #1
     af0:	ea40 0003 	orr.w	r0, r0, r3
     af4:	4770      	bx	lr
     af6:	0049      	lsls	r1, r1, #1
     af8:	eb40 0000 	adc.w	r0, r0, r0
     afc:	3a01      	subs	r2, #1
     afe:	bf28      	it	cs
     b00:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     b04:	d2ed      	bcs.n	ae2 <__addsf3+0x92>
     b06:	fab0 fc80 	clz	ip, r0
     b0a:	f1ac 0c08 	sub.w	ip, ip, #8
     b0e:	ebb2 020c 	subs.w	r2, r2, ip
     b12:	fa00 f00c 	lsl.w	r0, r0, ip
     b16:	bfaa      	itet	ge
     b18:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     b1c:	4252      	neglt	r2, r2
     b1e:	4318      	orrge	r0, r3
     b20:	bfbc      	itt	lt
     b22:	40d0      	lsrlt	r0, r2
     b24:	4318      	orrlt	r0, r3
     b26:	4770      	bx	lr
     b28:	f092 0f00 	teq	r2, #0
     b2c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     b30:	bf06      	itte	eq
     b32:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     b36:	3201      	addeq	r2, #1
     b38:	3b01      	subne	r3, #1
     b3a:	e7b5      	b.n	aa8 <__addsf3+0x58>
     b3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
     b40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     b44:	bf18      	it	ne
     b46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b4a:	d021      	beq.n	b90 <__addsf3+0x140>
     b4c:	ea92 0f03 	teq	r2, r3
     b50:	d004      	beq.n	b5c <__addsf3+0x10c>
     b52:	f092 0f00 	teq	r2, #0
     b56:	bf08      	it	eq
     b58:	4608      	moveq	r0, r1
     b5a:	4770      	bx	lr
     b5c:	ea90 0f01 	teq	r0, r1
     b60:	bf1c      	itt	ne
     b62:	2000      	movne	r0, #0
     b64:	4770      	bxne	lr
     b66:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     b6a:	d104      	bne.n	b76 <__addsf3+0x126>
     b6c:	0040      	lsls	r0, r0, #1
     b6e:	bf28      	it	cs
     b70:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     b74:	4770      	bx	lr
     b76:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     b7a:	bf3c      	itt	cc
     b7c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     b80:	4770      	bxcc	lr
     b82:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b86:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     b8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b8e:	4770      	bx	lr
     b90:	ea7f 6222 	mvns.w	r2, r2, asr #24
     b94:	bf16      	itet	ne
     b96:	4608      	movne	r0, r1
     b98:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     b9c:	4601      	movne	r1, r0
     b9e:	0242      	lsls	r2, r0, #9
     ba0:	bf06      	itte	eq
     ba2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     ba6:	ea90 0f01 	teqeq	r0, r1
     baa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     bae:	4770      	bx	lr

00000bb0 <__aeabi_ui2f>:
     bb0:	f04f 0300 	mov.w	r3, #0
     bb4:	e004      	b.n	bc0 <__aeabi_i2f+0x8>
     bb6:	bf00      	nop

00000bb8 <__aeabi_i2f>:
     bb8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     bbc:	bf48      	it	mi
     bbe:	4240      	negmi	r0, r0
     bc0:	ea5f 0c00 	movs.w	ip, r0
     bc4:	bf08      	it	eq
     bc6:	4770      	bxeq	lr
     bc8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     bcc:	4601      	mov	r1, r0
     bce:	f04f 0000 	mov.w	r0, #0
     bd2:	e01c      	b.n	c0e <__aeabi_l2f+0x2a>

00000bd4 <__aeabi_ul2f>:
     bd4:	ea50 0201 	orrs.w	r2, r0, r1
     bd8:	bf08      	it	eq
     bda:	4770      	bxeq	lr
     bdc:	f04f 0300 	mov.w	r3, #0
     be0:	e00a      	b.n	bf8 <__aeabi_l2f+0x14>
     be2:	bf00      	nop

00000be4 <__aeabi_l2f>:
     be4:	ea50 0201 	orrs.w	r2, r0, r1
     be8:	bf08      	it	eq
     bea:	4770      	bxeq	lr
     bec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     bf0:	d502      	bpl.n	bf8 <__aeabi_l2f+0x14>
     bf2:	4240      	negs	r0, r0
     bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     bf8:	ea5f 0c01 	movs.w	ip, r1
     bfc:	bf02      	ittt	eq
     bfe:	4684      	moveq	ip, r0
     c00:	4601      	moveq	r1, r0
     c02:	2000      	moveq	r0, #0
     c04:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     c08:	bf08      	it	eq
     c0a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     c0e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     c12:	fabc f28c 	clz	r2, ip
     c16:	3a08      	subs	r2, #8
     c18:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     c1c:	db10      	blt.n	c40 <__aeabi_l2f+0x5c>
     c1e:	fa01 fc02 	lsl.w	ip, r1, r2
     c22:	4463      	add	r3, ip
     c24:	fa00 fc02 	lsl.w	ip, r0, r2
     c28:	f1c2 0220 	rsb	r2, r2, #32
     c2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     c30:	fa20 f202 	lsr.w	r2, r0, r2
     c34:	eb43 0002 	adc.w	r0, r3, r2
     c38:	bf08      	it	eq
     c3a:	f020 0001 	biceq.w	r0, r0, #1
     c3e:	4770      	bx	lr
     c40:	f102 0220 	add.w	r2, r2, #32
     c44:	fa01 fc02 	lsl.w	ip, r1, r2
     c48:	f1c2 0220 	rsb	r2, r2, #32
     c4c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     c50:	fa21 f202 	lsr.w	r2, r1, r2
     c54:	eb43 0002 	adc.w	r0, r3, r2
     c58:	bf08      	it	eq
     c5a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     c5e:	4770      	bx	lr

00000c60 <__aeabi_f2uiz>:
     c60:	0042      	lsls	r2, r0, #1
     c62:	d20e      	bcs.n	c82 <__aeabi_f2uiz+0x22>
     c64:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
     c68:	d30b      	bcc.n	c82 <__aeabi_f2uiz+0x22>
     c6a:	f04f 039e 	mov.w	r3, #158	; 0x9e
     c6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
     c72:	d409      	bmi.n	c88 <__aeabi_f2uiz+0x28>
     c74:	ea4f 2300 	mov.w	r3, r0, lsl #8
     c78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     c7c:	fa23 f002 	lsr.w	r0, r3, r2
     c80:	4770      	bx	lr
     c82:	f04f 0000 	mov.w	r0, #0
     c86:	4770      	bx	lr
     c88:	f112 0f61 	cmn.w	r2, #97	; 0x61
     c8c:	d101      	bne.n	c92 <__aeabi_f2uiz+0x32>
     c8e:	0242      	lsls	r2, r0, #9
     c90:	d102      	bne.n	c98 <__aeabi_f2uiz+0x38>
     c92:	f04f 30ff 	mov.w	r0, #4294967295
     c96:	4770      	bx	lr
     c98:	f04f 0000 	mov.w	r0, #0
     c9c:	4770      	bx	lr
     c9e:	bf00      	nop

00000ca0 <__aeabi_uldivmod>:
     ca0:	b953      	cbnz	r3, cb8 <__aeabi_uldivmod+0x18>
     ca2:	b94a      	cbnz	r2, cb8 <__aeabi_uldivmod+0x18>
     ca4:	2900      	cmp	r1, #0
     ca6:	bf08      	it	eq
     ca8:	2800      	cmpeq	r0, #0
     caa:	bf1c      	itt	ne
     cac:	f04f 31ff 	movne.w	r1, #4294967295
     cb0:	f04f 30ff 	movne.w	r0, #4294967295
     cb4:	f000 b96c 	b.w	f90 <__aeabi_idiv0>
     cb8:	f1ad 0c08 	sub.w	ip, sp, #8
     cbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     cc0:	f000 f806 	bl	cd0 <__udivmoddi4>
     cc4:	f8dd e004 	ldr.w	lr, [sp, #4]
     cc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     ccc:	b004      	add	sp, #16
     cce:	4770      	bx	lr

00000cd0 <__udivmoddi4>:
     cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     cd4:	9e08      	ldr	r6, [sp, #32]
     cd6:	460d      	mov	r5, r1
     cd8:	4604      	mov	r4, r0
     cda:	468e      	mov	lr, r1
     cdc:	2b00      	cmp	r3, #0
     cde:	f040 8082 	bne.w	de6 <__udivmoddi4+0x116>
     ce2:	428a      	cmp	r2, r1
     ce4:	4617      	mov	r7, r2
     ce6:	d946      	bls.n	d76 <__udivmoddi4+0xa6>
     ce8:	fab2 f282 	clz	r2, r2
     cec:	b14a      	cbz	r2, d02 <__udivmoddi4+0x32>
     cee:	f1c2 0120 	rsb	r1, r2, #32
     cf2:	fa05 f302 	lsl.w	r3, r5, r2
     cf6:	fa20 f101 	lsr.w	r1, r0, r1
     cfa:	4097      	lsls	r7, r2
     cfc:	ea41 0e03 	orr.w	lr, r1, r3
     d00:	4094      	lsls	r4, r2
     d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
     d06:	0c23      	lsrs	r3, r4, #16
     d08:	fbbe fcf8 	udiv	ip, lr, r8
     d0c:	b2b9      	uxth	r1, r7
     d0e:	fb08 ee1c 	mls	lr, r8, ip, lr
     d12:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     d16:	fb0c f001 	mul.w	r0, ip, r1
     d1a:	4298      	cmp	r0, r3
     d1c:	d90a      	bls.n	d34 <__udivmoddi4+0x64>
     d1e:	18fb      	adds	r3, r7, r3
     d20:	f10c 35ff 	add.w	r5, ip, #4294967295
     d24:	f080 8116 	bcs.w	f54 <__udivmoddi4+0x284>
     d28:	4298      	cmp	r0, r3
     d2a:	f240 8113 	bls.w	f54 <__udivmoddi4+0x284>
     d2e:	f1ac 0c02 	sub.w	ip, ip, #2
     d32:	443b      	add	r3, r7
     d34:	1a1b      	subs	r3, r3, r0
     d36:	b2a4      	uxth	r4, r4
     d38:	fbb3 f0f8 	udiv	r0, r3, r8
     d3c:	fb08 3310 	mls	r3, r8, r0, r3
     d40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     d44:	fb00 f101 	mul.w	r1, r0, r1
     d48:	42a1      	cmp	r1, r4
     d4a:	d909      	bls.n	d60 <__udivmoddi4+0x90>
     d4c:	193c      	adds	r4, r7, r4
     d4e:	f100 33ff 	add.w	r3, r0, #4294967295
     d52:	f080 8101 	bcs.w	f58 <__udivmoddi4+0x288>
     d56:	42a1      	cmp	r1, r4
     d58:	f240 80fe 	bls.w	f58 <__udivmoddi4+0x288>
     d5c:	3802      	subs	r0, #2
     d5e:	443c      	add	r4, r7
     d60:	1a64      	subs	r4, r4, r1
     d62:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     d66:	2100      	movs	r1, #0
     d68:	b11e      	cbz	r6, d72 <__udivmoddi4+0xa2>
     d6a:	40d4      	lsrs	r4, r2
     d6c:	2300      	movs	r3, #0
     d6e:	e9c6 4300 	strd	r4, r3, [r6]
     d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     d76:	b902      	cbnz	r2, d7a <__udivmoddi4+0xaa>
     d78:	deff      	udf	#255	; 0xff
     d7a:	fab2 f282 	clz	r2, r2
     d7e:	2a00      	cmp	r2, #0
     d80:	d14f      	bne.n	e22 <__udivmoddi4+0x152>
     d82:	1bcb      	subs	r3, r1, r7
     d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     d88:	fa1f f887 	uxth.w	r8, r7
     d8c:	2101      	movs	r1, #1
     d8e:	fbb3 fcfe 	udiv	ip, r3, lr
     d92:	0c25      	lsrs	r5, r4, #16
     d94:	fb0e 331c 	mls	r3, lr, ip, r3
     d98:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     d9c:	fb08 f30c 	mul.w	r3, r8, ip
     da0:	42ab      	cmp	r3, r5
     da2:	d907      	bls.n	db4 <__udivmoddi4+0xe4>
     da4:	197d      	adds	r5, r7, r5
     da6:	f10c 30ff 	add.w	r0, ip, #4294967295
     daa:	d202      	bcs.n	db2 <__udivmoddi4+0xe2>
     dac:	42ab      	cmp	r3, r5
     dae:	f200 80e7 	bhi.w	f80 <__udivmoddi4+0x2b0>
     db2:	4684      	mov	ip, r0
     db4:	1aed      	subs	r5, r5, r3
     db6:	b2a3      	uxth	r3, r4
     db8:	fbb5 f0fe 	udiv	r0, r5, lr
     dbc:	fb0e 5510 	mls	r5, lr, r0, r5
     dc0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     dc4:	fb08 f800 	mul.w	r8, r8, r0
     dc8:	45a0      	cmp	r8, r4
     dca:	d907      	bls.n	ddc <__udivmoddi4+0x10c>
     dcc:	193c      	adds	r4, r7, r4
     dce:	f100 33ff 	add.w	r3, r0, #4294967295
     dd2:	d202      	bcs.n	dda <__udivmoddi4+0x10a>
     dd4:	45a0      	cmp	r8, r4
     dd6:	f200 80d7 	bhi.w	f88 <__udivmoddi4+0x2b8>
     dda:	4618      	mov	r0, r3
     ddc:	eba4 0408 	sub.w	r4, r4, r8
     de0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     de4:	e7c0      	b.n	d68 <__udivmoddi4+0x98>
     de6:	428b      	cmp	r3, r1
     de8:	d908      	bls.n	dfc <__udivmoddi4+0x12c>
     dea:	2e00      	cmp	r6, #0
     dec:	f000 80af 	beq.w	f4e <__udivmoddi4+0x27e>
     df0:	2100      	movs	r1, #0
     df2:	e9c6 0500 	strd	r0, r5, [r6]
     df6:	4608      	mov	r0, r1
     df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     dfc:	fab3 f183 	clz	r1, r3
     e00:	2900      	cmp	r1, #0
     e02:	d14b      	bne.n	e9c <__udivmoddi4+0x1cc>
     e04:	42ab      	cmp	r3, r5
     e06:	d302      	bcc.n	e0e <__udivmoddi4+0x13e>
     e08:	4282      	cmp	r2, r0
     e0a:	f200 80b7 	bhi.w	f7c <__udivmoddi4+0x2ac>
     e0e:	1a84      	subs	r4, r0, r2
     e10:	eb65 0303 	sbc.w	r3, r5, r3
     e14:	2001      	movs	r0, #1
     e16:	469e      	mov	lr, r3
     e18:	2e00      	cmp	r6, #0
     e1a:	d0aa      	beq.n	d72 <__udivmoddi4+0xa2>
     e1c:	e9c6 4e00 	strd	r4, lr, [r6]
     e20:	e7a7      	b.n	d72 <__udivmoddi4+0xa2>
     e22:	f1c2 0c20 	rsb	ip, r2, #32
     e26:	fa01 f302 	lsl.w	r3, r1, r2
     e2a:	4097      	lsls	r7, r2
     e2c:	fa20 f00c 	lsr.w	r0, r0, ip
     e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     e34:	fa21 fc0c 	lsr.w	ip, r1, ip
     e38:	4318      	orrs	r0, r3
     e3a:	fbbc f1fe 	udiv	r1, ip, lr
     e3e:	0c05      	lsrs	r5, r0, #16
     e40:	fb0e cc11 	mls	ip, lr, r1, ip
     e44:	fa1f f887 	uxth.w	r8, r7
     e48:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     e4c:	fb01 f308 	mul.w	r3, r1, r8
     e50:	42ab      	cmp	r3, r5
     e52:	fa04 f402 	lsl.w	r4, r4, r2
     e56:	d909      	bls.n	e6c <__udivmoddi4+0x19c>
     e58:	197d      	adds	r5, r7, r5
     e5a:	f101 3cff 	add.w	ip, r1, #4294967295
     e5e:	f080 808b 	bcs.w	f78 <__udivmoddi4+0x2a8>
     e62:	42ab      	cmp	r3, r5
     e64:	f240 8088 	bls.w	f78 <__udivmoddi4+0x2a8>
     e68:	3902      	subs	r1, #2
     e6a:	443d      	add	r5, r7
     e6c:	1aeb      	subs	r3, r5, r3
     e6e:	b285      	uxth	r5, r0
     e70:	fbb3 f0fe 	udiv	r0, r3, lr
     e74:	fb0e 3310 	mls	r3, lr, r0, r3
     e78:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     e7c:	fb00 f308 	mul.w	r3, r0, r8
     e80:	42ab      	cmp	r3, r5
     e82:	d907      	bls.n	e94 <__udivmoddi4+0x1c4>
     e84:	197d      	adds	r5, r7, r5
     e86:	f100 3cff 	add.w	ip, r0, #4294967295
     e8a:	d271      	bcs.n	f70 <__udivmoddi4+0x2a0>
     e8c:	42ab      	cmp	r3, r5
     e8e:	d96f      	bls.n	f70 <__udivmoddi4+0x2a0>
     e90:	3802      	subs	r0, #2
     e92:	443d      	add	r5, r7
     e94:	1aeb      	subs	r3, r5, r3
     e96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     e9a:	e778      	b.n	d8e <__udivmoddi4+0xbe>
     e9c:	f1c1 0c20 	rsb	ip, r1, #32
     ea0:	408b      	lsls	r3, r1
     ea2:	fa22 f70c 	lsr.w	r7, r2, ip
     ea6:	431f      	orrs	r7, r3
     ea8:	fa20 f40c 	lsr.w	r4, r0, ip
     eac:	fa05 f301 	lsl.w	r3, r5, r1
     eb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     eb4:	fa25 f50c 	lsr.w	r5, r5, ip
     eb8:	431c      	orrs	r4, r3
     eba:	0c23      	lsrs	r3, r4, #16
     ebc:	fbb5 f9fe 	udiv	r9, r5, lr
     ec0:	fa1f f887 	uxth.w	r8, r7
     ec4:	fb0e 5519 	mls	r5, lr, r9, r5
     ec8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     ecc:	fb09 fa08 	mul.w	sl, r9, r8
     ed0:	45aa      	cmp	sl, r5
     ed2:	fa02 f201 	lsl.w	r2, r2, r1
     ed6:	fa00 f301 	lsl.w	r3, r0, r1
     eda:	d908      	bls.n	eee <__udivmoddi4+0x21e>
     edc:	197d      	adds	r5, r7, r5
     ede:	f109 30ff 	add.w	r0, r9, #4294967295
     ee2:	d247      	bcs.n	f74 <__udivmoddi4+0x2a4>
     ee4:	45aa      	cmp	sl, r5
     ee6:	d945      	bls.n	f74 <__udivmoddi4+0x2a4>
     ee8:	f1a9 0902 	sub.w	r9, r9, #2
     eec:	443d      	add	r5, r7
     eee:	eba5 050a 	sub.w	r5, r5, sl
     ef2:	b2a4      	uxth	r4, r4
     ef4:	fbb5 f0fe 	udiv	r0, r5, lr
     ef8:	fb0e 5510 	mls	r5, lr, r0, r5
     efc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     f00:	fb00 f808 	mul.w	r8, r0, r8
     f04:	45a0      	cmp	r8, r4
     f06:	d907      	bls.n	f18 <__udivmoddi4+0x248>
     f08:	193c      	adds	r4, r7, r4
     f0a:	f100 35ff 	add.w	r5, r0, #4294967295
     f0e:	d22d      	bcs.n	f6c <__udivmoddi4+0x29c>
     f10:	45a0      	cmp	r8, r4
     f12:	d92b      	bls.n	f6c <__udivmoddi4+0x29c>
     f14:	3802      	subs	r0, #2
     f16:	443c      	add	r4, r7
     f18:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     f1c:	eba4 0408 	sub.w	r4, r4, r8
     f20:	fba0 8902 	umull	r8, r9, r0, r2
     f24:	454c      	cmp	r4, r9
     f26:	46c6      	mov	lr, r8
     f28:	464d      	mov	r5, r9
     f2a:	d319      	bcc.n	f60 <__udivmoddi4+0x290>
     f2c:	d016      	beq.n	f5c <__udivmoddi4+0x28c>
     f2e:	b15e      	cbz	r6, f48 <__udivmoddi4+0x278>
     f30:	ebb3 020e 	subs.w	r2, r3, lr
     f34:	eb64 0405 	sbc.w	r4, r4, r5
     f38:	fa04 fc0c 	lsl.w	ip, r4, ip
     f3c:	40ca      	lsrs	r2, r1
     f3e:	ea4c 0202 	orr.w	r2, ip, r2
     f42:	40cc      	lsrs	r4, r1
     f44:	e9c6 2400 	strd	r2, r4, [r6]
     f48:	2100      	movs	r1, #0
     f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     f4e:	4631      	mov	r1, r6
     f50:	4630      	mov	r0, r6
     f52:	e70e      	b.n	d72 <__udivmoddi4+0xa2>
     f54:	46ac      	mov	ip, r5
     f56:	e6ed      	b.n	d34 <__udivmoddi4+0x64>
     f58:	4618      	mov	r0, r3
     f5a:	e701      	b.n	d60 <__udivmoddi4+0x90>
     f5c:	4543      	cmp	r3, r8
     f5e:	d2e6      	bcs.n	f2e <__udivmoddi4+0x25e>
     f60:	ebb8 0e02 	subs.w	lr, r8, r2
     f64:	eb69 0507 	sbc.w	r5, r9, r7
     f68:	3801      	subs	r0, #1
     f6a:	e7e0      	b.n	f2e <__udivmoddi4+0x25e>
     f6c:	4628      	mov	r0, r5
     f6e:	e7d3      	b.n	f18 <__udivmoddi4+0x248>
     f70:	4660      	mov	r0, ip
     f72:	e78f      	b.n	e94 <__udivmoddi4+0x1c4>
     f74:	4681      	mov	r9, r0
     f76:	e7ba      	b.n	eee <__udivmoddi4+0x21e>
     f78:	4661      	mov	r1, ip
     f7a:	e777      	b.n	e6c <__udivmoddi4+0x19c>
     f7c:	4608      	mov	r0, r1
     f7e:	e74b      	b.n	e18 <__udivmoddi4+0x148>
     f80:	f1ac 0c02 	sub.w	ip, ip, #2
     f84:	443d      	add	r5, r7
     f86:	e715      	b.n	db4 <__udivmoddi4+0xe4>
     f88:	3802      	subs	r0, #2
     f8a:	443c      	add	r4, r7
     f8c:	e726      	b.n	ddc <__udivmoddi4+0x10c>
     f8e:	bf00      	nop

00000f90 <__aeabi_idiv0>:
     f90:	4770      	bx	lr
     f92:	bf00      	nop
     f94:	0000      	movs	r0, r0
	...

00000f98 <thread_B_code>:
  timing_stop();
}

/* ###################    THREAD B    ######################*/
void thread_B_code(void *argA , void *argB, void *argC)
{
     f98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int err=0;
  int count = 0;
  int i;

  printk("Thread B Init\n\r");
     f9c:	4840      	ldr	r0, [pc, #256]	; (10a0 <CONFIG_FPROTECT_BLOCK_SIZE+0xa0>)
          res_2 += buffer[i];
          count++;
        }
      }
      media = res_2 / count;
      printk("adc reading %d: raw:%4u / %4u mV: \n\r", count, media, (uint16_t)(1000 * media * ((float)3 / 1023)));
     f9e:	f8df b128 	ldr.w	fp, [pc, #296]	; 10c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>
  printk("Thread B Init\n\r");
     fa2:	f007 ff74 	bl	8e8e <printk>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     fa6:	f04f 32ff 	mov.w	r2, #4294967295
     faa:	f04f 33ff 	mov.w	r3, #4294967295
     fae:	483d      	ldr	r0, [pc, #244]	; (10a4 <CONFIG_FPROTECT_BLOCK_SIZE+0xa4>)
      desvio = 0;
     fb0:	f8df 8118 	ldr.w	r8, [pc, #280]	; 10cc <CONFIG_FPROTECT_BLOCK_SIZE+0xcc>
      res_2 = 0;
     fb4:	4f3c      	ldr	r7, [pc, #240]	; (10a8 <CONFIG_FPROTECT_BLOCK_SIZE+0xa8>)
      media = 0;
     fb6:	4d3d      	ldr	r5, [pc, #244]	; (10ac <CONFIG_FPROTECT_BLOCK_SIZE+0xac>)
     fb8:	f006 fbf8 	bl	77ac <z_impl_k_sem_take>
    printk("Thread B Activated\n\r");
     fbc:	483c      	ldr	r0, [pc, #240]	; (10b0 <CONFIG_FPROTECT_BLOCK_SIZE+0xb0>)
     fbe:	f007 ff66 	bl	8e8e <printk>
      res = 0;
     fc2:	4b3c      	ldr	r3, [pc, #240]	; (10b4 <CONFIG_FPROTECT_BLOCK_SIZE+0xb4>)
     fc4:	2200      	movs	r2, #0
     fc6:	801a      	strh	r2, [r3, #0]
      desvio = 0;
     fc8:	f8a8 2000 	strh.w	r2, [r8]
      media = 0;
     fcc:	802a      	strh	r2, [r5, #0]
      res_2 = 0;
     fce:	803a      	strh	r2, [r7, #0]
        res = res + adc_sample_buffer[0];
     fd0:	4a39      	ldr	r2, [pc, #228]	; (10b8 <CONFIG_FPROTECT_BLOCK_SIZE+0xb8>)
     fd2:	8811      	ldrh	r1, [r2, #0]
     fd4:	240a      	movs	r4, #10
     fd6:	461e      	mov	r6, r3
     fd8:	46c1      	mov	r9, r8
     fda:	46ba      	mov	sl, r7
     fdc:	8832      	ldrh	r2, [r6, #0]
     fde:	fa11 f282 	uxtah	r2, r1, r2
     fe2:	b292      	uxth	r2, r2
      for(i = 0;i<10;i++)
     fe4:	3c01      	subs	r4, #1
        res = res + adc_sample_buffer[0];
     fe6:	8032      	strh	r2, [r6, #0]
      for(i = 0;i<10;i++)
     fe8:	d1f8      	bne.n	fdc <thread_B_code+0x44>
      res = res / BUFFER_SIZE;
     fea:	881a      	ldrh	r2, [r3, #0]
     fec:	210a      	movs	r1, #10
     fee:	b292      	uxth	r2, r2
     ff0:	fbb2 f2f1 	udiv	r2, r2, r1
     ff4:	801a      	strh	r2, [r3, #0]
      desvio = 0.1 * res;
     ff6:	8818      	ldrh	r0, [r3, #0]
     ff8:	b280      	uxth	r0, r0
     ffa:	f7ff fa87 	bl	50c <__aeabi_i2d>
     ffe:	a326      	add	r3, pc, #152	; (adr r3, 1098 <CONFIG_FPROTECT_BLOCK_SIZE+0x98>)
    1000:	e9d3 2300 	ldrd	r2, r3, [r3]
    1004:	f7ff faec 	bl	5e0 <__aeabi_dmul>
    1008:	f7ff fcfc 	bl	a04 <__aeabi_d2uiz>
        if ((res + desvio > buffer[i]) && (res - desvio < buffer[i])) 
    100c:	4a2b      	ldr	r2, [pc, #172]	; (10bc <CONFIG_FPROTECT_BLOCK_SIZE+0xbc>)
      desvio = 0.1 * res;
    100e:	b280      	uxth	r0, r0
    1010:	f8a8 0000 	strh.w	r0, [r8]
      count = 0;
    1014:	46a0      	mov	r8, r4
        if ((res + desvio > buffer[i]) && (res - desvio < buffer[i])) 
    1016:	8831      	ldrh	r1, [r6, #0]
    1018:	f8b9 0000 	ldrh.w	r0, [r9]
    101c:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
    1020:	b280      	uxth	r0, r0
    1022:	b29b      	uxth	r3, r3
    1024:	fa10 f181 	uxtah	r1, r0, r1
    1028:	4299      	cmp	r1, r3
    102a:	dd14      	ble.n	1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
    102c:	8831      	ldrh	r1, [r6, #0]
    102e:	f8b9 0000 	ldrh.w	r0, [r9]
    1032:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
    1036:	b289      	uxth	r1, r1
    1038:	b280      	uxth	r0, r0
    103a:	b29b      	uxth	r3, r3
    103c:	1a09      	subs	r1, r1, r0
    103e:	4299      	cmp	r1, r3
    1040:	da09      	bge.n	1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
          res_2 += buffer[i];
    1042:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    1046:	f8ba 3000 	ldrh.w	r3, [sl]
    104a:	440b      	add	r3, r1
    104c:	b29b      	uxth	r3, r3
    104e:	f8aa 3000 	strh.w	r3, [sl]
          count++;
    1052:	f108 0801 	add.w	r8, r8, #1
      for (i = 0; i < 10; i++) 
    1056:	3401      	adds	r4, #1
    1058:	2c0a      	cmp	r4, #10
    105a:	d1dc      	bne.n	1016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
      media = res_2 / count;
    105c:	883b      	ldrh	r3, [r7, #0]
    105e:	b29b      	uxth	r3, r3
    1060:	fb93 f3f8 	sdiv	r3, r3, r8
    1064:	b29b      	uxth	r3, r3
    1066:	802b      	strh	r3, [r5, #0]
      printk("adc reading %d: raw:%4u / %4u mV: \n\r", count, media, (uint16_t)(1000 * media * ((float)3 / 1023)));
    1068:	882c      	ldrh	r4, [r5, #0]
    106a:	882b      	ldrh	r3, [r5, #0]
    106c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    1070:	b29b      	uxth	r3, r3
    1072:	4358      	muls	r0, r3
    1074:	f7ff fda0 	bl	bb8 <__aeabi_i2f>
    1078:	4659      	mov	r1, fp
    107a:	f7ff f841 	bl	100 <__aeabi_fmul>
    107e:	f7ff fdef 	bl	c60 <__aeabi_f2uiz>
    1082:	b2a4      	uxth	r4, r4
    1084:	b283      	uxth	r3, r0
    1086:	4622      	mov	r2, r4
    1088:	480d      	ldr	r0, [pc, #52]	; (10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>)
    108a:	4641      	mov	r1, r8
    108c:	f007 feff 	bl	8e8e <printk>
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1090:	480c      	ldr	r0, [pc, #48]	; (10c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>)
    1092:	f006 fb47 	bl	7724 <z_impl_k_sem_give>
  {
    1096:	e786      	b.n	fa6 <thread_B_code+0xe>
    1098:	9999999a 	.word	0x9999999a
    109c:	3fb99999 	.word	0x3fb99999
    10a0:	00009bbc 	.word	0x00009bbc
    10a4:	200005a4 	.word	0x200005a4
    10a8:	20000c8a 	.word	0x20000c8a
    10ac:	20000c86 	.word	0x20000c86
    10b0:	00009bcc 	.word	0x00009bcc
    10b4:	20000c88 	.word	0x20000c88
    10b8:	20000c5c 	.word	0x20000c5c
    10bc:	20000c70 	.word	0x20000c70
    10c0:	00009be1 	.word	0x00009be1
    10c4:	200005bc 	.word	0x200005bc
    10c8:	3b40300c 	.word	0x3b40300c
    10cc:	20000c84 	.word	0x20000c84

000010d0 <thread_A_code>:
{
    10d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  printk("Thread A Init\n\r");
    10d4:	4840      	ldr	r0, [pc, #256]	; (11d8 <thread_A_code+0x108>)
{
    10d6:	b087      	sub	sp, #28
  printk("Thread A Init\n\r");
    10d8:	f007 fed9 	bl	8e8e <printk>
	return z_impl_k_uptime_ticks();
    10dc:	f008 fa6f 	bl	95be <z_impl_k_uptime_ticks>
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    10e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    10e4:	460a      	mov	r2, r1
    10e6:	fba0 0103 	umull	r0, r1, r0, r3
    10ea:	fb03 1102 	mla	r1, r3, r2, r1
    10ee:	0bc3      	lsrs	r3, r0, #15
    10f0:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    10f4:	0bca      	lsrs	r2, r1, #15
  release_time = k_uptime_get() + thread_A_period;
    10f6:	f513 747a 	adds.w	r4, r3, #1000	; 0x3e8
    printk("Thread A Activated\n\r");
    10fa:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 11f8 <thread_A_code+0x128>
	const struct adc_sequence sequence = {
    10fe:	4e37      	ldr	r6, [pc, #220]	; (11dc <thread_A_code+0x10c>)
	if (adc_dev == NULL) {
    1100:	4f37      	ldr	r7, [pc, #220]	; (11e0 <thread_A_code+0x110>)
  release_time = k_uptime_get() + thread_A_period;
    1102:	f142 0500 	adc.w	r5, r2, #0
    printk("Thread A Activated\n\r");
    1106:	4640      	mov	r0, r8
    1108:	f007 fec1 	bl	8e8e <printk>
        printk("adc_sample() failed with error code %d\n\r", err);
    110c:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 11fc <thread_A_code+0x12c>
    for (i = 0; i < 10; i++) 
    1110:	f04f 0a00 	mov.w	sl, #0
	const struct adc_sequence sequence = {
    1114:	f04f 0914 	mov.w	r9, #20
    1118:	464a      	mov	r2, r9
    111a:	2100      	movs	r1, #0
    111c:	a801      	add	r0, sp, #4
    111e:	f007 ff0d 	bl	8f3c <memset>
    1122:	2302      	movs	r3, #2
	if (adc_dev == NULL) {
    1124:	6838      	ldr	r0, [r7, #0]
	const struct adc_sequence sequence = {
    1126:	f8cd 9010 	str.w	r9, [sp, #16]
    112a:	e9cd 3602 	strd	r3, r6, [sp, #8]
    112e:	230a      	movs	r3, #10
    1130:	f88d 3014 	strb.w	r3, [sp, #20]
	if (adc_dev == NULL) {
    1134:	bbc0      	cbnz	r0, 11a8 <thread_A_code+0xd8>
            printk("adc_sample(): error, must bind to adc first \n\r");
    1136:	482b      	ldr	r0, [pc, #172]	; (11e4 <thread_A_code+0x114>)
    1138:	f007 fea9 	bl	8e8e <printk>
            return -1;
    113c:	f04f 39ff 	mov.w	r9, #4294967295
        printk("adc_sample() failed with error code %d\n\r", err);
    1140:	4649      	mov	r1, r9
    1142:	4658      	mov	r0, fp
    1144:	f007 fea3 	bl	8e8e <printk>
    for (i = 0; i < 10; i++) 
    1148:	f10a 0a01 	add.w	sl, sl, #1
    114c:	f1ba 0f0a 	cmp.w	sl, #10
    1150:	d1e0      	bne.n	1114 <thread_A_code+0x44>
	z_impl_k_sem_give(sem);
    1152:	4825      	ldr	r0, [pc, #148]	; (11e8 <thread_A_code+0x118>)
    1154:	f006 fae6 	bl	7724 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    1158:	f008 fa31 	bl	95be <z_impl_k_uptime_ticks>
    115c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1160:	460a      	mov	r2, r1
    1162:	fba0 0103 	umull	r0, r1, r0, r3
    1166:	fb03 1102 	mla	r1, r3, r2, r1
    116a:	0bc2      	lsrs	r2, r0, #15
    116c:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
    1170:	0bcb      	lsrs	r3, r1, #15
    if (fin_time < release_time) 
    1172:	42a2      	cmp	r2, r4
    1174:	eb73 0105 	sbcs.w	r1, r3, r5
    1178:	dac5      	bge.n	1106 <thread_A_code+0x36>
      k_msleep(release_time - fin_time);
    117a:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    117e:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
    1182:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
    1186:	f240 30e7 	movw	r0, #999	; 0x3e7
    118a:	2100      	movs	r1, #0
    118c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1190:	2300      	movs	r3, #0
    1192:	fbce 010c 	smlal	r0, r1, lr, ip
    1196:	f7ff fd83 	bl	ca0 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    119a:	f006 f957 	bl	744c <z_impl_k_sleep>
      release_time += thread_A_period;
    119e:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
    11a2:	f145 0500 	adc.w	r5, r5, #0
    11a6:	e7ae      	b.n	1106 <thread_A_code+0x36>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
    11a8:	6883      	ldr	r3, [r0, #8]
    11aa:	a901      	add	r1, sp, #4
    11ac:	685b      	ldr	r3, [r3, #4]
    11ae:	4798      	blx	r3
	if (ret) {
    11b0:	4681      	mov	r9, r0
    11b2:	b140      	cbz	r0, 11c6 <thread_A_code+0xf6>
            printk("adc_read() failed with code %d\n", ret);
    11b4:	4601      	mov	r1, r0
    11b6:	480d      	ldr	r0, [pc, #52]	; (11ec <thread_A_code+0x11c>)
    11b8:	f007 fe69 	bl	8e8e <printk>
      if (err)
    11bc:	e7c0      	b.n	1140 <thread_A_code+0x70>
          buffer[i] = adc_sample_buffer[0];
    11be:	4a0c      	ldr	r2, [pc, #48]	; (11f0 <thread_A_code+0x120>)
    11c0:	f822 301a 	strh.w	r3, [r2, sl, lsl #1]
    11c4:	e7c0      	b.n	1148 <thread_A_code+0x78>
        if (adc_sample_buffer[0] > 1023) 
    11c6:	8833      	ldrh	r3, [r6, #0]
    11c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    11cc:	d3f7      	bcc.n	11be <thread_A_code+0xee>
          printk("adc reading out of range\n\r");
    11ce:	4809      	ldr	r0, [pc, #36]	; (11f4 <thread_A_code+0x124>)
    11d0:	f007 fe5d 	bl	8e8e <printk>
    11d4:	e7b8      	b.n	1148 <thread_A_code+0x78>
    11d6:	bf00      	nop
    11d8:	00009b04 	.word	0x00009b04
    11dc:	20000c5c 	.word	0x20000c5c
    11e0:	200005a0 	.word	0x200005a0
    11e4:	00009b29 	.word	0x00009b29
    11e8:	200005a4 	.word	0x200005a4
    11ec:	00009b58 	.word	0x00009b58
    11f0:	20000c70 	.word	0x20000c70
    11f4:	00009ba1 	.word	0x00009ba1
    11f8:	00009b14 	.word	0x00009b14
    11fc:	00009b78 	.word	0x00009b78

00001200 <thread_C_code>:

  
}
/* ###################    THREAD C    ######################*/
void thread_C_code(void *argA , void *argB, void *argC)
{
    1200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int i;
  int ret = 0;

  printk("Thread C Init\n\r");
    1204:	4857      	ldr	r0, [pc, #348]	; (1364 <thread_C_code+0x164>)
{
    1206:	b087      	sub	sp, #28
  printk("Thread C Init\n\r");
    1208:	f007 fe41 	bl	8e8e <printk>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    120c:	4856      	ldr	r0, [pc, #344]	; (1368 <thread_C_code+0x168>)
    120e:	f004 fb69 	bl	58e4 <z_impl_device_get_binding>

  const struct device *gpio0_dev;
  gpio0_dev = device_get_binding(DT_LABEL(GPIO0_NID));
  if (gpio0_dev == NULL) 
    1212:	4604      	mov	r4, r0
    1214:	b928      	cbnz	r0, 1222 <thread_C_code+0x22>
  {
    printk("Error: Failed to bind to GPIO0\n\r");
    1216:	4855      	ldr	r0, [pc, #340]	; (136c <thread_C_code+0x16c>)

  pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));

  if (pwm0_dev == NULL) 
  {
    printk("Error: Failed to bind to PWM0\n r");
    1218:	f007 fe39 	bl	8e8e <printk>
      return;
    }
    fin = (uint16_t)(1000 * media * ((float)3 / 1023));
    printk("PWM -> %4u \n\r",(unsigned int)((pwmPeriod_us * fin) / 3000));
  }
}
    121c:	b007      	add	sp, #28
    121e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    printk("Bind to GPIO0 successfull \n\r");
    1222:	4853      	ldr	r0, [pc, #332]	; (1370 <thread_C_code+0x170>)
    1224:	f007 fe33 	bl	8e8e <printk>
	}

	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    1228:	6863      	ldr	r3, [r4, #4]
	const struct gpio_driver_api *api =
    122a:	68a6      	ldr	r6, [r4, #8]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    122c:	681b      	ldr	r3, [r3, #0]
	struct gpio_driver_data *data =
    122e:	6925      	ldr	r5, [r4, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    1230:	049b      	lsls	r3, r3, #18
    1232:	d40e      	bmi.n	1252 <thread_C_code+0x52>
    1234:	494f      	ldr	r1, [pc, #316]	; (1374 <thread_C_code+0x174>)
    1236:	4a50      	ldr	r2, [pc, #320]	; (1378 <thread_C_code+0x178>)
    1238:	4850      	ldr	r0, [pc, #320]	; (137c <thread_C_code+0x17c>)
    123a:	f240 23fd 	movw	r3, #765	; 0x2fd
    123e:	f007 fe26 	bl	8e8e <printk>
    1242:	484f      	ldr	r0, [pc, #316]	; (1380 <thread_C_code+0x180>)
    1244:	f007 fe23 	bl	8e8e <printk>
    1248:	484b      	ldr	r0, [pc, #300]	; (1378 <thread_C_code+0x178>)
    124a:	f240 21fd 	movw	r1, #765	; 0x2fd
    124e:	f007 fd47 	bl	8ce0 <assert_post_action>
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    1252:	682b      	ldr	r3, [r5, #0]
    1254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1258:	602b      	str	r3, [r5, #0]
	}

	return api->pin_configure(port, pin, flags);
    125a:	210d      	movs	r1, #13
    125c:	6833      	ldr	r3, [r6, #0]
    125e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
    1262:	4620      	mov	r0, r4
    1264:	4798      	blx	r3
    if (ret < 0) {
    1266:	1e01      	subs	r1, r0, #0
    1268:	da03      	bge.n	1272 <thread_C_code+0x72>
        printk("gpio_pin_configure() failed with error %d\n\r", ret);        
    126a:	4846      	ldr	r0, [pc, #280]	; (1384 <thread_C_code+0x184>)
      printk("Error %d: failed to set pulse width\n", ret);
    126c:	f007 fe0f 	bl	8e8e <printk>
      return;
    1270:	e7d4      	b.n	121c <thread_C_code+0x1c>
    1272:	4845      	ldr	r0, [pc, #276]	; (1388 <thread_C_code+0x188>)
    1274:	f004 fb36 	bl	58e4 <z_impl_device_get_binding>
  if (pwm0_dev == NULL) 
    1278:	4605      	mov	r5, r0
    127a:	b908      	cbnz	r0, 1280 <thread_C_code+0x80>
    printk("Error: Failed to bind to PWM0\n r");
    127c:	4843      	ldr	r0, [pc, #268]	; (138c <thread_C_code+0x18c>)
    127e:	e7cb      	b.n	1218 <thread_C_code+0x18>
    printk("Bind to PWM0 successful\n\r");
    1280:	4843      	ldr	r0, [pc, #268]	; (1390 <thread_C_code+0x190>)
    1282:	f007 fe04 	bl	8e8e <printk>
	return z_impl_k_sem_take(sem, timeout);
    1286:	f04f 32ff 	mov.w	r2, #4294967295
    128a:	f04f 33ff 	mov.w	r3, #4294967295
    128e:	4841      	ldr	r0, [pc, #260]	; (1394 <thread_C_code+0x194>)
        pwmPeriod_us, (unsigned int)((pwmPeriod_us * media) / 1000), PWM_POLARITY_NORMAL);
    1290:	f8df 8120 	ldr.w	r8, [pc, #288]	; 13b4 <thread_C_code+0x1b4>
    1294:	f006 fa8a 	bl	77ac <z_impl_k_sem_take>
    printk("Thread C Activated\n\r");
    1298:	483f      	ldr	r0, [pc, #252]	; (1398 <thread_C_code+0x198>)
    129a:	f007 fdf8 	bl	8e8e <printk>
        pwmPeriod_us, (unsigned int)((pwmPeriod_us * media) / 1000), PWM_POLARITY_NORMAL);
    129e:	4b3f      	ldr	r3, [pc, #252]	; (139c <thread_C_code+0x19c>)
    12a0:	881c      	ldrh	r4, [r3, #0]
    12a2:	b2a4      	uxth	r4, r4
    12a4:	fb08 f404 	mul.w	r4, r8, r4
    ret = pwm_pin_set_usec(pwm0_dev, BOARDLED_PIN,
    12a8:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    12ac:	fbb4 f4f9 	udiv	r4, r4, r9
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
    12b0:	68ab      	ldr	r3, [r5, #8]
    12b2:	aa04      	add	r2, sp, #16
    12b4:	685b      	ldr	r3, [r3, #4]
    12b6:	210d      	movs	r1, #13
    12b8:	4628      	mov	r0, r5
    12ba:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
    12bc:	9002      	str	r0, [sp, #8]
    12be:	b118      	cbz	r0, 12c8 <thread_C_code+0xc8>
		return -EIO;
    12c0:	f06f 0104 	mvn.w	r1, #4
      printk("Error %d: failed to set pulse width\n", ret);
    12c4:	4836      	ldr	r0, [pc, #216]	; (13a0 <thread_C_code+0x1a0>)
    12c6:	e7d1      	b.n	126c <thread_C_code+0x6c>
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    12c8:	9b04      	ldr	r3, [sp, #16]
    12ca:	f8dd b014 	ldr.w	fp, [sp, #20]
    12ce:	4a35      	ldr	r2, [pc, #212]	; (13a4 <thread_C_code+0x1a4>)
    12d0:	9303      	str	r3, [sp, #12]
    12d2:	fba3 6708 	umull	r6, r7, r3, r8
    12d6:	fb08 770b 	mla	r7, r8, fp, r7
    12da:	2300      	movs	r3, #0
    12dc:	4630      	mov	r0, r6
    12de:	4639      	mov	r1, r7
    12e0:	f7ff fcde 	bl	ca0 <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
    12e4:	4b30      	ldr	r3, [pc, #192]	; (13a8 <thread_C_code+0x1a8>)
    12e6:	f04f 32ff 	mov.w	r2, #4294967295
    12ea:	42bb      	cmp	r3, r7
    12ec:	bf08      	it	eq
    12ee:	42b2      	cmpeq	r2, r6
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    12f0:	4682      	mov	sl, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
    12f2:	d202      	bcs.n	12fa <thread_C_code+0xfa>
		return -ENOTSUP;
    12f4:	f06f 0185 	mvn.w	r1, #133	; 0x85
    12f8:	e7e4      	b.n	12c4 <thread_C_code+0xc4>
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    12fa:	9b03      	ldr	r3, [sp, #12]
    12fc:	4a29      	ldr	r2, [pc, #164]	; (13a4 <thread_C_code+0x1a4>)
    12fe:	fba4 6703 	umull	r6, r7, r4, r3
    1302:	fb04 770b 	mla	r7, r4, fp, r7
    1306:	2300      	movs	r3, #0
    1308:	4630      	mov	r0, r6
    130a:	4639      	mov	r1, r7
    130c:	f7ff fcc8 	bl	ca0 <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    1310:	4a25      	ldr	r2, [pc, #148]	; (13a8 <thread_C_code+0x1a8>)
    1312:	f04f 31ff 	mov.w	r1, #4294967295
    1316:	42ba      	cmp	r2, r7
    1318:	bf08      	it	eq
    131a:	42b1      	cmpeq	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    131c:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    131e:	d3e9      	bcc.n	12f4 <thread_C_code+0xf4>
	return api->pin_set(dev, pwm, period, pulse, flags);
    1320:	68aa      	ldr	r2, [r5, #8]
    1322:	9902      	ldr	r1, [sp, #8]
    1324:	9100      	str	r1, [sp, #0]
    1326:	6814      	ldr	r4, [r2, #0]
    1328:	210d      	movs	r1, #13
    132a:	4652      	mov	r2, sl
    132c:	4628      	mov	r0, r5
    132e:	47a0      	blx	r4
    if (ret) 
    1330:	4601      	mov	r1, r0
    1332:	2800      	cmp	r0, #0
    1334:	d1c6      	bne.n	12c4 <thread_C_code+0xc4>
    fin = (uint16_t)(1000 * media * ((float)3 / 1023));
    1336:	4b19      	ldr	r3, [pc, #100]	; (139c <thread_C_code+0x19c>)
    1338:	8818      	ldrh	r0, [r3, #0]
    133a:	b280      	uxth	r0, r0
    133c:	fb09 f000 	mul.w	r0, r9, r0
    1340:	f7ff fc3a 	bl	bb8 <__aeabi_i2f>
    1344:	4919      	ldr	r1, [pc, #100]	; (13ac <thread_C_code+0x1ac>)
    1346:	f7fe fedb 	bl	100 <__aeabi_fmul>
    134a:	f7ff fc89 	bl	c60 <__aeabi_f2uiz>
    printk("PWM -> %4u \n\r",(unsigned int)((pwmPeriod_us * fin) / 3000));
    134e:	b280      	uxth	r0, r0
    1350:	fb08 f800 	mul.w	r8, r8, r0
    1354:	f640 31b8 	movw	r1, #3000	; 0xbb8
    1358:	4815      	ldr	r0, [pc, #84]	; (13b0 <thread_C_code+0x1b0>)
    135a:	fbb8 f1f1 	udiv	r1, r8, r1
    135e:	f007 fd96 	bl	8e8e <printk>
  {
    1362:	e790      	b.n	1286 <thread_C_code+0x86>
    1364:	00009c06 	.word	0x00009c06
    1368:	00009c16 	.word	0x00009c16
    136c:	00009c1d 	.word	0x00009c1d
    1370:	00009c3e 	.word	0x00009c3e
    1374:	00009c85 	.word	0x00009c85
    1378:	00009c5b 	.word	0x00009c5b
    137c:	00009cc3 	.word	0x00009cc3
    1380:	00009ce0 	.word	0x00009ce0
    1384:	00009cf2 	.word	0x00009cf2
    1388:	00009d1e 	.word	0x00009d1e
    138c:	00009d24 	.word	0x00009d24
    1390:	00009d45 	.word	0x00009d45
    1394:	200005bc 	.word	0x200005bc
    1398:	00009d5f 	.word	0x00009d5f
    139c:	20000c86 	.word	0x20000c86
    13a0:	00009d74 	.word	0x00009d74
    13a4:	000f4240 	.word	0x000f4240
    13a8:	000f423f 	.word	0x000f423f
    13ac:	3b40300c 	.word	0x3b40300c
    13b0:	00009d99 	.word	0x00009d99
    13b4:	0003d090 	.word	0x0003d090

000013b8 <main>:
{    
    13b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    13ba:	b089      	sub	sp, #36	; 0x24
    13bc:	482a      	ldr	r0, [pc, #168]	; (1468 <main+0xb0>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
    13be:	4c2b      	ldr	r4, [pc, #172]	; (146c <main+0xb4>)
    13c0:	f004 fa90 	bl	58e4 <z_impl_device_get_binding>
    13c4:	6020      	str	r0, [r4, #0]
	if (!adc_dev) {
    13c6:	b910      	cbnz	r0, 13ce <main+0x16>
        printk("ADC device_get_binding() failed\n");
    13c8:	4829      	ldr	r0, [pc, #164]	; (1470 <main+0xb8>)
    13ca:	f007 fd60 	bl	8e8e <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
    13ce:	6820      	ldr	r0, [r4, #0]
	return api->channel_setup(dev, channel_cfg);
    13d0:	6883      	ldr	r3, [r0, #8]
    13d2:	4928      	ldr	r1, [pc, #160]	; (1474 <main+0xbc>)
    13d4:	681b      	ldr	r3, [r3, #0]
    13d6:	4798      	blx	r3
    if (err) {
    13d8:	4601      	mov	r1, r0
    13da:	b110      	cbz	r0, 13e2 <main+0x2a>
        printk("adc_channel_setup() failed with error code %d\n", err);
    13dc:	4826      	ldr	r0, [pc, #152]	; (1478 <main+0xc0>)
    13de:	f007 fd56 	bl	8e8e <printk>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
    13e2:	4b26      	ldr	r3, [pc, #152]	; (147c <main+0xc4>)
    13e4:	2501      	movs	r5, #1
    13e6:	60dd      	str	r5, [r3, #12]
	return z_impl_k_sem_init(sem, initial_count, limit);
    13e8:	2100      	movs	r1, #0
    13ea:	462a      	mov	r2, r5
    13ec:	4824      	ldr	r0, [pc, #144]	; (1480 <main+0xc8>)
    13ee:	f008 f8c7 	bl	9580 <z_impl_k_sem_init>
    13f2:	2100      	movs	r1, #0
    13f4:	462a      	mov	r2, r5
    13f6:	4823      	ldr	r0, [pc, #140]	; (1484 <main+0xcc>)
    13f8:	f008 f8c2 	bl	9580 <z_impl_k_sem_init>
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
    13fc:	2600      	movs	r6, #0
    13fe:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1400:	2400      	movs	r4, #0
    1402:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1406:	e9cd 5403 	strd	r5, r4, [sp, #12]
    140a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    140e:	4b1e      	ldr	r3, [pc, #120]	; (1488 <main+0xd0>)
    1410:	491e      	ldr	r1, [pc, #120]	; (148c <main+0xd4>)
    1412:	9400      	str	r4, [sp, #0]
    1414:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1418:	481d      	ldr	r0, [pc, #116]	; (1490 <main+0xd8>)
    141a:	f006 facf 	bl	79bc <z_impl_k_thread_create>
    141e:	4b1d      	ldr	r3, [pc, #116]	; (1494 <main+0xdc>)
    1420:	6018      	str	r0, [r3, #0]
    1422:	4b1d      	ldr	r3, [pc, #116]	; (1498 <main+0xe0>)
    1424:	491d      	ldr	r1, [pc, #116]	; (149c <main+0xe4>)
    1426:	9400      	str	r4, [sp, #0]
    1428:	e9cd 6706 	strd	r6, r7, [sp, #24]
    142c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1430:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1434:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1438:	4819      	ldr	r0, [pc, #100]	; (14a0 <main+0xe8>)
    143a:	f006 fabf 	bl	79bc <z_impl_k_thread_create>
    thread_B_tid = k_thread_create(&thread_B_data, thread_B_stack,
    143e:	4b19      	ldr	r3, [pc, #100]	; (14a4 <main+0xec>)
    1440:	6018      	str	r0, [r3, #0]
    1442:	4b19      	ldr	r3, [pc, #100]	; (14a8 <main+0xf0>)
    1444:	4919      	ldr	r1, [pc, #100]	; (14ac <main+0xf4>)
    1446:	9400      	str	r4, [sp, #0]
    1448:	e9cd 6706 	strd	r6, r7, [sp, #24]
    144c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1450:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1454:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1458:	4815      	ldr	r0, [pc, #84]	; (14b0 <main+0xf8>)
    145a:	f006 faaf 	bl	79bc <z_impl_k_thread_create>
    thread_C_tid = k_thread_create(&thread_C_data, thread_C_stack,
    145e:	4b15      	ldr	r3, [pc, #84]	; (14b4 <main+0xfc>)
    1460:	6018      	str	r0, [r3, #0]
}
    1462:	b009      	add	sp, #36	; 0x24
    1464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1466:	bf00      	nop
    1468:	00009da7 	.word	0x00009da7
    146c:	200005a0 	.word	0x200005a0
    1470:	00009dad 	.word	0x00009dad
    1474:	00009afc 	.word	0x00009afc
    1478:	00009dce 	.word	0x00009dce
    147c:	40007000 	.word	0x40007000
    1480:	200005a4 	.word	0x200005a4
    1484:	200005bc 	.word	0x200005bc
    1488:	000010d1 	.word	0x000010d1
    148c:	20000e60 	.word	0x20000e60
    1490:	20000258 	.word	0x20000258
    1494:	200005d4 	.word	0x200005d4
    1498:	00000f99 	.word	0x00000f99
    149c:	20001280 	.word	0x20001280
    14a0:	200002d8 	.word	0x200002d8
    14a4:	200005d8 	.word	0x200005d8
    14a8:	00001201 	.word	0x00001201
    14ac:	200016a0 	.word	0x200016a0
    14b0:	20000358 	.word	0x20000358
    14b4:	200005dc 	.word	0x200005dc

000014b8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    14b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14bc:	b091      	sub	sp, #68	; 0x44
    14be:	468b      	mov	fp, r1
    14c0:	9002      	str	r0, [sp, #8]
    14c2:	4692      	mov	sl, r2
    14c4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    14c6:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    14c8:	f89a 0000 	ldrb.w	r0, [sl]
    14cc:	b908      	cbnz	r0, 14d2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    14ce:	4628      	mov	r0, r5
    14d0:	e35e      	b.n	1b90 <cbvprintf+0x6d8>
		if (*fp != '%') {
    14d2:	2825      	cmp	r0, #37	; 0x25
    14d4:	f10a 0701 	add.w	r7, sl, #1
    14d8:	d007      	beq.n	14ea <cbvprintf+0x32>
			OUTC('%');
    14da:	9b02      	ldr	r3, [sp, #8]
    14dc:	4659      	mov	r1, fp
    14de:	4798      	blx	r3
    14e0:	2800      	cmp	r0, #0
    14e2:	f2c0 8355 	blt.w	1b90 <cbvprintf+0x6d8>
    14e6:	3501      	adds	r5, #1
			break;
    14e8:	e210      	b.n	190c <cbvprintf+0x454>
		} state = {
    14ea:	2218      	movs	r2, #24
    14ec:	2100      	movs	r1, #0
    14ee:	a80a      	add	r0, sp, #40	; 0x28
    14f0:	f007 fd24 	bl	8f3c <memset>
	if (*sp == '%') {
    14f4:	f89a 3001 	ldrb.w	r3, [sl, #1]
    14f8:	2b25      	cmp	r3, #37	; 0x25
    14fa:	d078      	beq.n	15ee <cbvprintf+0x136>
    14fc:	2200      	movs	r2, #0
    14fe:	4694      	mov	ip, r2
    1500:	4616      	mov	r6, r2
    1502:	4696      	mov	lr, r2
    1504:	4610      	mov	r0, r2
    1506:	4639      	mov	r1, r7
		switch (*sp) {
    1508:	f817 3b01 	ldrb.w	r3, [r7], #1
    150c:	2b2b      	cmp	r3, #43	; 0x2b
    150e:	f000 809d 	beq.w	164c <cbvprintf+0x194>
    1512:	f200 8094 	bhi.w	163e <cbvprintf+0x186>
    1516:	2b20      	cmp	r3, #32
    1518:	f000 809b 	beq.w	1652 <cbvprintf+0x19a>
    151c:	2b23      	cmp	r3, #35	; 0x23
    151e:	f000 809a 	beq.w	1656 <cbvprintf+0x19e>
    1522:	b128      	cbz	r0, 1530 <cbvprintf+0x78>
    1524:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1528:	f040 0004 	orr.w	r0, r0, #4
    152c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1530:	f1be 0f00 	cmp.w	lr, #0
    1534:	d005      	beq.n	1542 <cbvprintf+0x8a>
    1536:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    153a:	f040 0008 	orr.w	r0, r0, #8
    153e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1542:	b12e      	cbz	r6, 1550 <cbvprintf+0x98>
    1544:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1548:	f040 0010 	orr.w	r0, r0, #16
    154c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1550:	f1bc 0f00 	cmp.w	ip, #0
    1554:	d005      	beq.n	1562 <cbvprintf+0xaa>
    1556:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    155a:	f040 0020 	orr.w	r0, r0, #32
    155e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1562:	b12a      	cbz	r2, 1570 <cbvprintf+0xb8>
    1564:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1568:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    156c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    1570:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1574:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1578:	2844      	cmp	r0, #68	; 0x44
    157a:	d103      	bne.n	1584 <cbvprintf+0xcc>
		conv->flag_zero = false;
    157c:	f36f 1286 	bfc	r2, #6, #1
    1580:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    1584:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1588:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    158a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    158e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1592:	d17b      	bne.n	168c <cbvprintf+0x1d4>
		conv->width_star = true;
    1594:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1598:	f042 0201 	orr.w	r2, r2, #1
    159c:	1c4b      	adds	r3, r1, #1
    159e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    15a2:	781a      	ldrb	r2, [r3, #0]
    15a4:	2a2e      	cmp	r2, #46	; 0x2e
    15a6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    15aa:	bf0c      	ite	eq
    15ac:	2101      	moveq	r1, #1
    15ae:	2100      	movne	r1, #0
    15b0:	f361 0241 	bfi	r2, r1, #1, #1
    15b4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    15b8:	d174      	bne.n	16a4 <cbvprintf+0x1ec>
	if (*sp == '*') {
    15ba:	785a      	ldrb	r2, [r3, #1]
    15bc:	2a2a      	cmp	r2, #42	; 0x2a
    15be:	d06a      	beq.n	1696 <cbvprintf+0x1de>
    15c0:	3301      	adds	r3, #1
	size_t val = 0;
    15c2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    15c4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    15c6:	4618      	mov	r0, r3
    15c8:	f810 2b01 	ldrb.w	r2, [r0], #1
    15cc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    15d0:	2f09      	cmp	r7, #9
    15d2:	f240 808e 	bls.w	16f2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    15d6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    15da:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    15dc:	f3c2 0040 	ubfx	r0, r2, #1, #1
    15e0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    15e4:	f361 0241 	bfi	r2, r1, #1, #1
    15e8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    15ec:	e05a      	b.n	16a4 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    15ee:	f10a 0702 	add.w	r7, sl, #2
    15f2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    15f6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    15fa:	07d9      	lsls	r1, r3, #31
    15fc:	f140 8149 	bpl.w	1892 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    1600:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1604:	f1b9 0f00 	cmp.w	r9, #0
    1608:	da07      	bge.n	161a <cbvprintf+0x162>
				conv->flag_dash = true;
    160a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    160e:	f042 0204 	orr.w	r2, r2, #4
    1612:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1616:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    161a:	075a      	lsls	r2, r3, #29
    161c:	f140 8142 	bpl.w	18a4 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    1620:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1624:	f1b8 0f00 	cmp.w	r8, #0
    1628:	f280 8141 	bge.w	18ae <cbvprintf+0x3f6>
				conv->prec_present = false;
    162c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1630:	f36f 0341 	bfc	r3, #1, #1
    1634:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1638:	f04f 38ff 	mov.w	r8, #4294967295
    163c:	e137      	b.n	18ae <cbvprintf+0x3f6>
		switch (*sp) {
    163e:	2b2d      	cmp	r3, #45	; 0x2d
    1640:	d00c      	beq.n	165c <cbvprintf+0x1a4>
    1642:	2b30      	cmp	r3, #48	; 0x30
    1644:	f47f af6d 	bne.w	1522 <cbvprintf+0x6a>
			conv->flag_zero = true;
    1648:	2201      	movs	r2, #1
	} while (loop);
    164a:	e75c      	b.n	1506 <cbvprintf+0x4e>
			conv->flag_plus = true;
    164c:	f04f 0e01 	mov.w	lr, #1
    1650:	e759      	b.n	1506 <cbvprintf+0x4e>
			conv->flag_space = true;
    1652:	2601      	movs	r6, #1
    1654:	e757      	b.n	1506 <cbvprintf+0x4e>
			conv->flag_hash = true;
    1656:	f04f 0c01 	mov.w	ip, #1
    165a:	e754      	b.n	1506 <cbvprintf+0x4e>
		switch (*sp) {
    165c:	2001      	movs	r0, #1
    165e:	e752      	b.n	1506 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    1660:	fb0c 0202 	mla	r2, ip, r2, r0
    1664:	3a30      	subs	r2, #48	; 0x30
    1666:	4633      	mov	r3, r6
    1668:	461e      	mov	r6, r3
    166a:	f816 0b01 	ldrb.w	r0, [r6], #1
    166e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1672:	2f09      	cmp	r7, #9
    1674:	d9f4      	bls.n	1660 <cbvprintf+0x1a8>
	if (sp != wp) {
    1676:	4299      	cmp	r1, r3
    1678:	d093      	beq.n	15a2 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    167a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    167e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    1680:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    1682:	f362 0141 	bfi	r1, r2, #1, #1
    1686:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    168a:	e78a      	b.n	15a2 <cbvprintf+0xea>
    168c:	460b      	mov	r3, r1
	size_t val = 0;
    168e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1690:	f04f 0c0a 	mov.w	ip, #10
    1694:	e7e8      	b.n	1668 <cbvprintf+0x1b0>
		conv->prec_star = true;
    1696:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    169a:	f042 0204 	orr.w	r2, r2, #4
    169e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    16a2:	3302      	adds	r3, #2
	switch (*sp) {
    16a4:	461f      	mov	r7, r3
    16a6:	f817 2b01 	ldrb.w	r2, [r7], #1
    16aa:	2a6c      	cmp	r2, #108	; 0x6c
    16ac:	d041      	beq.n	1732 <cbvprintf+0x27a>
    16ae:	d825      	bhi.n	16fc <cbvprintf+0x244>
    16b0:	2a68      	cmp	r2, #104	; 0x68
    16b2:	d02b      	beq.n	170c <cbvprintf+0x254>
    16b4:	2a6a      	cmp	r2, #106	; 0x6a
    16b6:	d046      	beq.n	1746 <cbvprintf+0x28e>
    16b8:	2a4c      	cmp	r2, #76	; 0x4c
    16ba:	d04c      	beq.n	1756 <cbvprintf+0x29e>
    16bc:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    16be:	f817 2b01 	ldrb.w	r2, [r7], #1
    16c2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    16c6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    16ca:	2a78      	cmp	r2, #120	; 0x78
    16cc:	f200 80d9 	bhi.w	1882 <cbvprintf+0x3ca>
    16d0:	2a57      	cmp	r2, #87	; 0x57
    16d2:	d84d      	bhi.n	1770 <cbvprintf+0x2b8>
    16d4:	2a41      	cmp	r2, #65	; 0x41
    16d6:	d003      	beq.n	16e0 <cbvprintf+0x228>
    16d8:	3a45      	subs	r2, #69	; 0x45
    16da:	2a02      	cmp	r2, #2
    16dc:	f200 80d1 	bhi.w	1882 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    16e0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    16e4:	2204      	movs	r2, #4
    16e6:	f362 0302 	bfi	r3, r2, #0, #3
    16ea:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    16ee:	2301      	movs	r3, #1
			break;
    16f0:	e09e      	b.n	1830 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    16f2:	fb06 2101 	mla	r1, r6, r1, r2
    16f6:	3930      	subs	r1, #48	; 0x30
    16f8:	4603      	mov	r3, r0
    16fa:	e764      	b.n	15c6 <cbvprintf+0x10e>
	switch (*sp) {
    16fc:	2a74      	cmp	r2, #116	; 0x74
    16fe:	d026      	beq.n	174e <cbvprintf+0x296>
    1700:	2a7a      	cmp	r2, #122	; 0x7a
    1702:	d1db      	bne.n	16bc <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1704:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1708:	2206      	movs	r2, #6
    170a:	e00d      	b.n	1728 <cbvprintf+0x270>
		if (*++sp == 'h') {
    170c:	785a      	ldrb	r2, [r3, #1]
    170e:	2a68      	cmp	r2, #104	; 0x68
    1710:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1714:	d106      	bne.n	1724 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    1716:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1718:	f361 02c6 	bfi	r2, r1, #3, #4
    171c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    1720:	1c9f      	adds	r7, r3, #2
    1722:	e7cc      	b.n	16be <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1724:	4613      	mov	r3, r2
    1726:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1728:	f362 03c6 	bfi	r3, r2, #3, #4
    172c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    1730:	e7c5      	b.n	16be <cbvprintf+0x206>
		if (*++sp == 'l') {
    1732:	785a      	ldrb	r2, [r3, #1]
    1734:	2a6c      	cmp	r2, #108	; 0x6c
    1736:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    173a:	d101      	bne.n	1740 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    173c:	2104      	movs	r1, #4
    173e:	e7eb      	b.n	1718 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    1740:	4613      	mov	r3, r2
    1742:	2203      	movs	r2, #3
    1744:	e7f0      	b.n	1728 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1746:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    174a:	2205      	movs	r2, #5
    174c:	e7ec      	b.n	1728 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    174e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1752:	2207      	movs	r2, #7
    1754:	e7e8      	b.n	1728 <cbvprintf+0x270>
		conv->unsupported = true;
    1756:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    175a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    175e:	f023 0302 	bic.w	r3, r3, #2
    1762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1766:	f043 0302 	orr.w	r3, r3, #2
    176a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    176e:	e7a6      	b.n	16be <cbvprintf+0x206>
    1770:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1774:	2920      	cmp	r1, #32
    1776:	f200 8084 	bhi.w	1882 <cbvprintf+0x3ca>
    177a:	a001      	add	r0, pc, #4	; (adr r0, 1780 <cbvprintf+0x2c8>)
    177c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    1780:	00001845 	.word	0x00001845
    1784:	00001883 	.word	0x00001883
    1788:	00001883 	.word	0x00001883
    178c:	00001883 	.word	0x00001883
    1790:	00001883 	.word	0x00001883
    1794:	00001883 	.word	0x00001883
    1798:	00001883 	.word	0x00001883
    179c:	00001883 	.word	0x00001883
    17a0:	00001883 	.word	0x00001883
    17a4:	000016e1 	.word	0x000016e1
    17a8:	00001883 	.word	0x00001883
    17ac:	00001845 	.word	0x00001845
    17b0:	00001805 	.word	0x00001805
    17b4:	000016e1 	.word	0x000016e1
    17b8:	000016e1 	.word	0x000016e1
    17bc:	000016e1 	.word	0x000016e1
    17c0:	00001883 	.word	0x00001883
    17c4:	00001805 	.word	0x00001805
    17c8:	00001883 	.word	0x00001883
    17cc:	00001883 	.word	0x00001883
    17d0:	00001883 	.word	0x00001883
    17d4:	00001883 	.word	0x00001883
    17d8:	0000184d 	.word	0x0000184d
    17dc:	00001845 	.word	0x00001845
    17e0:	00001869 	.word	0x00001869
    17e4:	00001883 	.word	0x00001883
    17e8:	00001883 	.word	0x00001883
    17ec:	00001869 	.word	0x00001869
    17f0:	00001883 	.word	0x00001883
    17f4:	00001845 	.word	0x00001845
    17f8:	00001883 	.word	0x00001883
    17fc:	00001883 	.word	0x00001883
    1800:	00001845 	.word	0x00001845
		conv->specifier_cat = SPECIFIER_SINT;
    1804:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1808:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    180a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    180e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1812:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1814:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1818:	bf02      	ittt	eq
    181a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    181e:	f041 0101 	orreq.w	r1, r1, #1
    1822:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1826:	2a63      	cmp	r2, #99	; 0x63
    1828:	d131      	bne.n	188e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    182a:	3b00      	subs	r3, #0
    182c:	bf18      	it	ne
    182e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1830:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1834:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1838:	430b      	orrs	r3, r1
    183a:	f363 0241 	bfi	r2, r3, #1, #1
    183e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1842:	e6d8      	b.n	15f6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1844:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1848:	2002      	movs	r0, #2
    184a:	e7de      	b.n	180a <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    184c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1850:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1854:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1858:	2103      	movs	r1, #3
    185a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    185e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    1860:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1864:	4143      	adcs	r3, r0
    1866:	e7e3      	b.n	1830 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    1868:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    186c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    186e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1872:	f361 0202 	bfi	r2, r1, #0, #3
    1876:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    187a:	bf14      	ite	ne
    187c:	2301      	movne	r3, #1
    187e:	2300      	moveq	r3, #0
    1880:	e7d6      	b.n	1830 <cbvprintf+0x378>
		conv->invalid = true;
    1882:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1886:	f043 0301 	orr.w	r3, r3, #1
    188a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    188e:	2300      	movs	r3, #0
    1890:	e7ce      	b.n	1830 <cbvprintf+0x378>
		} else if (conv->width_present) {
    1892:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1896:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1898:	bfb4      	ite	lt
    189a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    189e:	f04f 39ff 	movge.w	r9, #4294967295
    18a2:	e6ba      	b.n	161a <cbvprintf+0x162>
		} else if (conv->prec_present) {
    18a4:	079b      	lsls	r3, r3, #30
    18a6:	f57f aec7 	bpl.w	1638 <cbvprintf+0x180>
			precision = conv->prec_value;
    18aa:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    18ae:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    18b2:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    18b4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    18b8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    18bc:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    18c0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    18c2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    18c6:	d136      	bne.n	1936 <cbvprintf+0x47e>
			switch (length_mod) {
    18c8:	1ed3      	subs	r3, r2, #3
    18ca:	2b04      	cmp	r3, #4
    18cc:	d820      	bhi.n	1910 <cbvprintf+0x458>
    18ce:	e8df f003 	tbb	[pc, r3]
    18d2:	0703      	.short	0x0703
    18d4:	1f07      	.short	0x1f07
    18d6:	1f          	.byte	0x1f
    18d7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    18d8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    18dc:	17c1      	asrs	r1, r0, #31
    18de:	e004      	b.n	18ea <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    18e0:	3407      	adds	r4, #7
    18e2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    18e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    18ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    18ee:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    18f2:	f013 0603 	ands.w	r6, r3, #3
    18f6:	d054      	beq.n	19a2 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    18f8:	9802      	ldr	r0, [sp, #8]
    18fa:	463b      	mov	r3, r7
    18fc:	4652      	mov	r2, sl
    18fe:	4659      	mov	r1, fp
    1900:	f007 fa40 	bl	8d84 <outs>
    1904:	2800      	cmp	r0, #0
    1906:	f2c0 8143 	blt.w	1b90 <cbvprintf+0x6d8>
    190a:	4405      	add	r5, r0
			continue;
    190c:	46ba      	mov	sl, r7
    190e:	e5db      	b.n	14c8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1910:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1914:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1916:	ea4f 71e0 	mov.w	r1, r0, asr #31
    191a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    191e:	d105      	bne.n	192c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    1920:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1924:	930a      	str	r3, [sp, #40]	; 0x28
    1926:	2300      	movs	r3, #0
    1928:	930b      	str	r3, [sp, #44]	; 0x2c
    192a:	e7e0      	b.n	18ee <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    192c:	2a02      	cmp	r2, #2
    192e:	d1de      	bne.n	18ee <cbvprintf+0x436>
				value->sint = (short)value->sint;
    1930:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1934:	e7d2      	b.n	18dc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1936:	2b02      	cmp	r3, #2
    1938:	d123      	bne.n	1982 <cbvprintf+0x4ca>
			switch (length_mod) {
    193a:	1ed3      	subs	r3, r2, #3
    193c:	2b04      	cmp	r3, #4
    193e:	d813      	bhi.n	1968 <cbvprintf+0x4b0>
    1940:	e8df f003 	tbb	[pc, r3]
    1944:	120a0a03 	.word	0x120a0a03
    1948:	12          	.byte	0x12
    1949:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    194a:	6820      	ldr	r0, [r4, #0]
    194c:	900a      	str	r0, [sp, #40]	; 0x28
    194e:	2100      	movs	r1, #0
    1950:	1d23      	adds	r3, r4, #4
    1952:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1954:	461c      	mov	r4, r3
    1956:	e7ca      	b.n	18ee <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1958:	3407      	adds	r4, #7
    195a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    195e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    1962:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1966:	e7f5      	b.n	1954 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1968:	f854 3b04 	ldr.w	r3, [r4], #4
    196c:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    196e:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    1970:	f04f 0300 	mov.w	r3, #0
    1974:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1976:	d0d3      	beq.n	1920 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1978:	2a02      	cmp	r2, #2
    197a:	d1b8      	bne.n	18ee <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    197c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1980:	e7d0      	b.n	1924 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    1982:	2b04      	cmp	r3, #4
    1984:	d107      	bne.n	1996 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    1986:	3407      	adds	r4, #7
    1988:	f024 0407 	bic.w	r4, r4, #7
    198c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    1990:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1994:	e7ab      	b.n	18ee <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1996:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1998:	bf04      	itt	eq
    199a:	f854 3b04 	ldreq.w	r3, [r4], #4
    199e:	930a      	streq	r3, [sp, #40]	; 0x28
    19a0:	e7a5      	b.n	18ee <cbvprintf+0x436>
		switch (conv->specifier) {
    19a2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    19a6:	2878      	cmp	r0, #120	; 0x78
    19a8:	d8b0      	bhi.n	190c <cbvprintf+0x454>
    19aa:	2862      	cmp	r0, #98	; 0x62
    19ac:	d822      	bhi.n	19f4 <cbvprintf+0x53c>
    19ae:	2825      	cmp	r0, #37	; 0x25
    19b0:	f43f ad93 	beq.w	14da <cbvprintf+0x22>
    19b4:	2858      	cmp	r0, #88	; 0x58
    19b6:	d1a9      	bne.n	190c <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    19b8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    19bc:	9300      	str	r3, [sp, #0]
    19be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    19c2:	ab04      	add	r3, sp, #16
    19c4:	aa0c      	add	r2, sp, #48	; 0x30
    19c6:	f007 f992 	bl	8cee <encode_uint>
    19ca:	4682      	mov	sl, r0
			if (precision >= 0) {
    19cc:	f1b8 0f00 	cmp.w	r8, #0
    19d0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    19d4:	db0c      	blt.n	19f0 <cbvprintf+0x538>
				conv->flag_zero = false;
    19d6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    19da:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    19de:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    19e2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    19e4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    19e8:	d902      	bls.n	19f0 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    19ea:	eba8 0303 	sub.w	r3, r8, r3
    19ee:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    19f0:	4680      	mov	r8, r0
    19f2:	e03d      	b.n	1a70 <cbvprintf+0x5b8>
    19f4:	3863      	subs	r0, #99	; 0x63
    19f6:	2815      	cmp	r0, #21
    19f8:	d888      	bhi.n	190c <cbvprintf+0x454>
    19fa:	a101      	add	r1, pc, #4	; (adr r1, 1a00 <cbvprintf+0x548>)
    19fc:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    1a00:	00001a81 	.word	0x00001a81
    1a04:	00001ae5 	.word	0x00001ae5
    1a08:	0000190d 	.word	0x0000190d
    1a0c:	0000190d 	.word	0x0000190d
    1a10:	0000190d 	.word	0x0000190d
    1a14:	0000190d 	.word	0x0000190d
    1a18:	00001ae5 	.word	0x00001ae5
    1a1c:	0000190d 	.word	0x0000190d
    1a20:	0000190d 	.word	0x0000190d
    1a24:	0000190d 	.word	0x0000190d
    1a28:	0000190d 	.word	0x0000190d
    1a2c:	00001b43 	.word	0x00001b43
    1a30:	00001b11 	.word	0x00001b11
    1a34:	00001b15 	.word	0x00001b15
    1a38:	0000190d 	.word	0x0000190d
    1a3c:	0000190d 	.word	0x0000190d
    1a40:	00001a59 	.word	0x00001a59
    1a44:	0000190d 	.word	0x0000190d
    1a48:	00001b11 	.word	0x00001b11
    1a4c:	0000190d 	.word	0x0000190d
    1a50:	0000190d 	.word	0x0000190d
    1a54:	00001b11 	.word	0x00001b11
			if (precision >= 0) {
    1a58:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1a5c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1a60:	db0a      	blt.n	1a78 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    1a62:	4641      	mov	r1, r8
    1a64:	4650      	mov	r0, sl
    1a66:	f007 fa49 	bl	8efc <strnlen>
			bpe = bps + len;
    1a6a:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1a6e:	2600      	movs	r6, #0
		if (bps == NULL) {
    1a70:	f1ba 0f00 	cmp.w	sl, #0
    1a74:	d10c      	bne.n	1a90 <cbvprintf+0x5d8>
    1a76:	e749      	b.n	190c <cbvprintf+0x454>
				len = strlen(bps);
    1a78:	4650      	mov	r0, sl
    1a7a:	f007 fa38 	bl	8eee <strlen>
    1a7e:	e7f4      	b.n	1a6a <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1a82:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1a86:	2600      	movs	r6, #0
			bpe = buf + 1;
    1a88:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    1a8c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1a90:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1a94:	b106      	cbz	r6, 1a98 <cbvprintf+0x5e0>
			nj_len += 1U;
    1a96:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1a98:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1a9c:	06d0      	lsls	r0, r2, #27
    1a9e:	d56b      	bpl.n	1b78 <cbvprintf+0x6c0>
			nj_len += 2U;
    1aa0:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1aa2:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1aa4:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1aa6:	bf48      	it	mi
    1aa8:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1aaa:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1aac:	bf48      	it	mi
    1aae:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1ab0:	f1b9 0f00 	cmp.w	r9, #0
    1ab4:	dd79      	ble.n	1baa <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    1ab6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1aba:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1abe:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1ac2:	9303      	str	r3, [sp, #12]
    1ac4:	0753      	lsls	r3, r2, #29
    1ac6:	d470      	bmi.n	1baa <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    1ac8:	0650      	lsls	r0, r2, #25
    1aca:	d564      	bpl.n	1b96 <cbvprintf+0x6de>
					if (sign != 0) {
    1acc:	b146      	cbz	r6, 1ae0 <cbvprintf+0x628>
						OUTC(sign);
    1ace:	9b02      	ldr	r3, [sp, #8]
    1ad0:	4659      	mov	r1, fp
    1ad2:	4630      	mov	r0, r6
    1ad4:	4798      	blx	r3
    1ad6:	2800      	cmp	r0, #0
    1ad8:	db5a      	blt.n	1b90 <cbvprintf+0x6d8>
						sign = 0;
    1ada:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    1adc:	3501      	adds	r5, #1
						sign = 0;
    1ade:	461e      	mov	r6, r3
					pad = '0';
    1ae0:	2330      	movs	r3, #48	; 0x30
    1ae2:	e059      	b.n	1b98 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    1ae4:	071e      	lsls	r6, r3, #28
    1ae6:	d411      	bmi.n	1b0c <cbvprintf+0x654>
				sign = ' ';
    1ae8:	f013 0610 	ands.w	r6, r3, #16
    1aec:	bf18      	it	ne
    1aee:	2620      	movne	r6, #32
			sint = value->sint;
    1af0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1af4:	2a00      	cmp	r2, #0
    1af6:	f173 0100 	sbcs.w	r1, r3, #0
    1afa:	f6bf af5d 	bge.w	19b8 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    1afe:	4252      	negs	r2, r2
    1b00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1b04:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1b08:	262d      	movs	r6, #45	; 0x2d
    1b0a:	e755      	b.n	19b8 <cbvprintf+0x500>
				sign = '+';
    1b0c:	262b      	movs	r6, #43	; 0x2b
    1b0e:	e7ef      	b.n	1af0 <cbvprintf+0x638>
		switch (conv->specifier) {
    1b10:	2600      	movs	r6, #0
    1b12:	e751      	b.n	19b8 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1b14:	980a      	ldr	r0, [sp, #40]	; 0x28
    1b16:	b348      	cbz	r0, 1b6c <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1b18:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1b1c:	9300      	str	r3, [sp, #0]
    1b1e:	aa0c      	add	r2, sp, #48	; 0x30
    1b20:	ab04      	add	r3, sp, #16
    1b22:	2100      	movs	r1, #0
    1b24:	f007 f8e3 	bl	8cee <encode_uint>
				conv->altform_0c = true;
    1b28:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1b2c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1b30:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1b34:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1b38:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1b3a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1b3e:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1b40:	e744      	b.n	19cc <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1b44:	2a07      	cmp	r2, #7
    1b46:	f63f aee1 	bhi.w	190c <cbvprintf+0x454>
    1b4a:	e8df f002 	tbb	[pc, r2]
    1b4e:	040d      	.short	0x040d
    1b50:	08080d06 	.word	0x08080d06
    1b54:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1b56:	701d      	strb	r5, [r3, #0]
		break;
    1b58:	e6d8      	b.n	190c <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1b5a:	801d      	strh	r5, [r3, #0]
		break;
    1b5c:	e6d6      	b.n	190c <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1b5e:	4628      	mov	r0, r5
    1b60:	17e9      	asrs	r1, r5, #31
    1b62:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1b66:	e6d1      	b.n	190c <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1b68:	601d      	str	r5, [r3, #0]
		break;
    1b6a:	e6cf      	b.n	190c <cbvprintf+0x454>
			bpe = bps + 5;
    1b6c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1c34 <cbvprintf+0x77c>
    1b70:	4606      	mov	r6, r0
			bps = "(nil)";
    1b72:	f1a8 0a05 	sub.w	sl, r8, #5
    1b76:	e78b      	b.n	1a90 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1b78:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1b7a:	bf48      	it	mi
    1b7c:	3301      	addmi	r3, #1
    1b7e:	e790      	b.n	1aa2 <cbvprintf+0x5ea>
					OUTC(pad);
    1b80:	4618      	mov	r0, r3
    1b82:	9303      	str	r3, [sp, #12]
    1b84:	4659      	mov	r1, fp
    1b86:	9b02      	ldr	r3, [sp, #8]
    1b88:	4798      	blx	r3
    1b8a:	2800      	cmp	r0, #0
    1b8c:	9b03      	ldr	r3, [sp, #12]
    1b8e:	da04      	bge.n	1b9a <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1b90:	b011      	add	sp, #68	; 0x44
    1b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1b96:	2320      	movs	r3, #32
    1b98:	444d      	add	r5, r9
    1b9a:	464a      	mov	r2, r9
				while (width-- > 0) {
    1b9c:	2a00      	cmp	r2, #0
    1b9e:	eba5 0109 	sub.w	r1, r5, r9
    1ba2:	f109 39ff 	add.w	r9, r9, #4294967295
    1ba6:	dceb      	bgt.n	1b80 <cbvprintf+0x6c8>
    1ba8:	460d      	mov	r5, r1
		if (sign != 0) {
    1baa:	b136      	cbz	r6, 1bba <cbvprintf+0x702>
			OUTC(sign);
    1bac:	9b02      	ldr	r3, [sp, #8]
    1bae:	4659      	mov	r1, fp
    1bb0:	4630      	mov	r0, r6
    1bb2:	4798      	blx	r3
    1bb4:	2800      	cmp	r0, #0
    1bb6:	dbeb      	blt.n	1b90 <cbvprintf+0x6d8>
    1bb8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1bba:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1bbe:	06d9      	lsls	r1, r3, #27
    1bc0:	d401      	bmi.n	1bc6 <cbvprintf+0x70e>
    1bc2:	071a      	lsls	r2, r3, #28
    1bc4:	d506      	bpl.n	1bd4 <cbvprintf+0x71c>
				OUTC('0');
    1bc6:	9b02      	ldr	r3, [sp, #8]
    1bc8:	4659      	mov	r1, fp
    1bca:	2030      	movs	r0, #48	; 0x30
    1bcc:	4798      	blx	r3
    1bce:	2800      	cmp	r0, #0
    1bd0:	dbde      	blt.n	1b90 <cbvprintf+0x6d8>
    1bd2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1bd4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1bd8:	06db      	lsls	r3, r3, #27
    1bda:	d507      	bpl.n	1bec <cbvprintf+0x734>
				OUTC(conv->specifier);
    1bdc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1be0:	9b02      	ldr	r3, [sp, #8]
    1be2:	4659      	mov	r1, fp
    1be4:	4798      	blx	r3
    1be6:	2800      	cmp	r0, #0
    1be8:	dbd2      	blt.n	1b90 <cbvprintf+0x6d8>
    1bea:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1bec:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1bee:	442e      	add	r6, r5
    1bf0:	1b73      	subs	r3, r6, r5
    1bf2:	2b00      	cmp	r3, #0
    1bf4:	dc16      	bgt.n	1c24 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1bf6:	9802      	ldr	r0, [sp, #8]
    1bf8:	4643      	mov	r3, r8
    1bfa:	4652      	mov	r2, sl
    1bfc:	4659      	mov	r1, fp
    1bfe:	f007 f8c1 	bl	8d84 <outs>
    1c02:	2800      	cmp	r0, #0
    1c04:	dbc4      	blt.n	1b90 <cbvprintf+0x6d8>
    1c06:	4405      	add	r5, r0
		while (width > 0) {
    1c08:	44a9      	add	r9, r5
    1c0a:	eba9 0305 	sub.w	r3, r9, r5
    1c0e:	2b00      	cmp	r3, #0
    1c10:	f77f ae7c 	ble.w	190c <cbvprintf+0x454>
			OUTC(' ');
    1c14:	9b02      	ldr	r3, [sp, #8]
    1c16:	4659      	mov	r1, fp
    1c18:	2020      	movs	r0, #32
    1c1a:	4798      	blx	r3
    1c1c:	2800      	cmp	r0, #0
    1c1e:	dbb7      	blt.n	1b90 <cbvprintf+0x6d8>
    1c20:	3501      	adds	r5, #1
			--width;
    1c22:	e7f2      	b.n	1c0a <cbvprintf+0x752>
				OUTC('0');
    1c24:	9b02      	ldr	r3, [sp, #8]
    1c26:	4659      	mov	r1, fp
    1c28:	2030      	movs	r0, #48	; 0x30
    1c2a:	4798      	blx	r3
    1c2c:	2800      	cmp	r0, #0
    1c2e:	dbaf      	blt.n	1b90 <cbvprintf+0x6d8>
    1c30:	3501      	adds	r5, #1
    1c32:	e7dd      	b.n	1bf0 <cbvprintf+0x738>
    1c34:	00009e02 	.word	0x00009e02

00001c38 <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1c38:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1c3a:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    1c3e:	2b02      	cmp	r3, #2
{
    1c40:	b570      	push	{r4, r5, r6, lr}
    1c42:	4604      	mov	r4, r0
    1c44:	460e      	mov	r6, r1
	notify->result = res;
    1c46:	6081      	str	r1, [r0, #8]
	switch (method) {
    1c48:	d010      	beq.n	1c6c <sys_notify_finalize+0x34>
    1c4a:	2b03      	cmp	r3, #3
    1c4c:	d004      	beq.n	1c58 <sys_notify_finalize+0x20>
    1c4e:	2b01      	cmp	r3, #1
    1c50:	d10f      	bne.n	1c72 <sys_notify_finalize+0x3a>
    1c52:	2500      	movs	r5, #0
    1c54:	4628      	mov	r0, r5
    1c56:	e001      	b.n	1c5c <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    1c58:	6805      	ldr	r5, [r0, #0]
	struct k_poll_signal *sig = NULL;
    1c5a:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    1c5c:	2300      	movs	r3, #0
    1c5e:	6063      	str	r3, [r4, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    1c60:	b110      	cbz	r0, 1c68 <sys_notify_finalize+0x30>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    1c62:	4631      	mov	r1, r6
    1c64:	f004 fad4 	bl	6210 <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1c68:	4628      	mov	r0, r5
    1c6a:	bd70      	pop	{r4, r5, r6, pc}
		sig = notify->method.signal;
    1c6c:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    1c6e:	2500      	movs	r5, #0
		break;
    1c70:	e7f4      	b.n	1c5c <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    1c72:	4a06      	ldr	r2, [pc, #24]	; (1c8c <sys_notify_finalize+0x54>)
    1c74:	4906      	ldr	r1, [pc, #24]	; (1c90 <sys_notify_finalize+0x58>)
    1c76:	4807      	ldr	r0, [pc, #28]	; (1c94 <sys_notify_finalize+0x5c>)
    1c78:	2345      	movs	r3, #69	; 0x45
    1c7a:	f007 f908 	bl	8e8e <printk>
    1c7e:	4803      	ldr	r0, [pc, #12]	; (1c8c <sys_notify_finalize+0x54>)
    1c80:	2145      	movs	r1, #69	; 0x45
    1c82:	f007 f82d 	bl	8ce0 <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    1c86:	2500      	movs	r5, #0
    1c88:	e7e7      	b.n	1c5a <sys_notify_finalize+0x22>
    1c8a:	bf00      	nop
    1c8c:	00009e03 	.word	0x00009e03
    1c90:	0000a5e8 	.word	0x0000a5e8
    1c94:	00009cc3 	.word	0x00009cc3

00001c98 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1c98:	4801      	ldr	r0, [pc, #4]	; (1ca0 <nrf_cc3xx_platform_abort_init+0x8>)
    1c9a:	f006 be8f 	b.w	89bc <nrf_cc3xx_platform_set_abort>
    1c9e:	bf00      	nop
    1ca0:	000098f8 	.word	0x000098f8

00001ca4 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ca4:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1ca6:	b1d0      	cbz	r0, 1cde <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1ca8:	6843      	ldr	r3, [r0, #4]
    1caa:	2b04      	cmp	r3, #4
    1cac:	d111      	bne.n	1cd2 <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1cae:	2200      	movs	r2, #0
    1cb0:	6803      	ldr	r3, [r0, #0]
    1cb2:	f3bf 8f5b 	dmb	ish
    1cb6:	e853 1f00 	ldrex	r1, [r3]
    1cba:	2901      	cmp	r1, #1
    1cbc:	d103      	bne.n	1cc6 <mutex_unlock_platform+0x22>
    1cbe:	e843 2000 	strex	r0, r2, [r3]
    1cc2:	2800      	cmp	r0, #0
    1cc4:	d1f7      	bne.n	1cb6 <mutex_unlock_platform+0x12>
    1cc6:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1cca:	4807      	ldr	r0, [pc, #28]	; (1ce8 <mutex_unlock_platform+0x44>)
    1ccc:	bf08      	it	eq
    1cce:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1cd0:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1cd2:	b13b      	cbz	r3, 1ce4 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1cd4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    1cd6:	f004 f95d 	bl	5f94 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1cda:	2000      	movs	r0, #0
    1cdc:	e7f8      	b.n	1cd0 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1cde:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1ce2:	e7f5      	b.n	1cd0 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1ce4:	4801      	ldr	r0, [pc, #4]	; (1cec <mutex_unlock_platform+0x48>)
    1ce6:	e7f3      	b.n	1cd0 <mutex_unlock_platform+0x2c>
    1ce8:	ffff8fe9 	.word	0xffff8fe9
    1cec:	ffff8fea 	.word	0xffff8fea

00001cf0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1cf0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1cf2:	4604      	mov	r4, r0
    1cf4:	b918      	cbnz	r0, 1cfe <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1cf6:	4b0d      	ldr	r3, [pc, #52]	; (1d2c <mutex_free_platform+0x3c>)
    1cf8:	480d      	ldr	r0, [pc, #52]	; (1d30 <mutex_free_platform+0x40>)
    1cfa:	685b      	ldr	r3, [r3, #4]
    1cfc:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1cfe:	6861      	ldr	r1, [r4, #4]
    1d00:	2908      	cmp	r1, #8
    1d02:	d00d      	beq.n	1d20 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1d04:	f031 0304 	bics.w	r3, r1, #4
    1d08:	d00a      	beq.n	1d20 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1d0a:	f011 0102 	ands.w	r1, r1, #2
    1d0e:	d008      	beq.n	1d22 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1d10:	4808      	ldr	r0, [pc, #32]	; (1d34 <mutex_free_platform+0x44>)
    1d12:	4621      	mov	r1, r4
    1d14:	f003 ffda 	bl	5ccc <k_mem_slab_free>
        mutex->mutex = NULL;
    1d18:	2300      	movs	r3, #0
    1d1a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1d1c:	2300      	movs	r3, #0
    1d1e:	6063      	str	r3, [r4, #4]
}
    1d20:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1d22:	6820      	ldr	r0, [r4, #0]
    1d24:	2214      	movs	r2, #20
    1d26:	f007 f909 	bl	8f3c <memset>
    1d2a:	e7f7      	b.n	1d1c <mutex_free_platform+0x2c>
    1d2c:	2000018c 	.word	0x2000018c
    1d30:	00009e26 	.word	0x00009e26
    1d34:	200005e0 	.word	0x200005e0

00001d38 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d38:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1d3a:	4604      	mov	r4, r0
    1d3c:	b918      	cbnz	r0, 1d46 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1d3e:	4b16      	ldr	r3, [pc, #88]	; (1d98 <mutex_init_platform+0x60>)
    1d40:	4816      	ldr	r0, [pc, #88]	; (1d9c <mutex_init_platform+0x64>)
    1d42:	685b      	ldr	r3, [r3, #4]
    1d44:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1d46:	6863      	ldr	r3, [r4, #4]
    1d48:	2b04      	cmp	r3, #4
    1d4a:	d023      	beq.n	1d94 <mutex_init_platform+0x5c>
    1d4c:	2b08      	cmp	r3, #8
    1d4e:	d021      	beq.n	1d94 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1d50:	b9cb      	cbnz	r3, 1d86 <mutex_init_platform+0x4e>
    1d52:	6823      	ldr	r3, [r4, #0]
    1d54:	b9bb      	cbnz	r3, 1d86 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1d56:	4812      	ldr	r0, [pc, #72]	; (1da0 <mutex_init_platform+0x68>)
    1d58:	f04f 32ff 	mov.w	r2, #4294967295
    1d5c:	f04f 33ff 	mov.w	r3, #4294967295
    1d60:	4621      	mov	r1, r4
    1d62:	f003 ff47 	bl	5bf4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1d66:	b908      	cbnz	r0, 1d6c <mutex_init_platform+0x34>
    1d68:	6823      	ldr	r3, [r4, #0]
    1d6a:	b91b      	cbnz	r3, 1d74 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1d6c:	4b0a      	ldr	r3, [pc, #40]	; (1d98 <mutex_init_platform+0x60>)
    1d6e:	480d      	ldr	r0, [pc, #52]	; (1da4 <mutex_init_platform+0x6c>)
    1d70:	685b      	ldr	r3, [r3, #4]
    1d72:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1d74:	6820      	ldr	r0, [r4, #0]
    1d76:	2214      	movs	r2, #20
    1d78:	2100      	movs	r1, #0
    1d7a:	f007 f8df 	bl	8f3c <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1d7e:	6863      	ldr	r3, [r4, #4]
    1d80:	f043 0302 	orr.w	r3, r3, #2
    1d84:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1d86:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1d88:	f007 fbc5 	bl	9516 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1d8c:	6863      	ldr	r3, [r4, #4]
    1d8e:	f043 0301 	orr.w	r3, r3, #1
    1d92:	6063      	str	r3, [r4, #4]
}
    1d94:	bd10      	pop	{r4, pc}
    1d96:	bf00      	nop
    1d98:	2000018c 	.word	0x2000018c
    1d9c:	00009e26 	.word	0x00009e26
    1da0:	200005e0 	.word	0x200005e0
    1da4:	00009e4c 	.word	0x00009e4c

00001da8 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1da8:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1daa:	b308      	cbz	r0, 1df0 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1dac:	6843      	ldr	r3, [r0, #4]
    1dae:	2b04      	cmp	r3, #4
    1db0:	d110      	bne.n	1dd4 <mutex_lock_platform+0x2c>
    1db2:	2201      	movs	r2, #1
    1db4:	6803      	ldr	r3, [r0, #0]
    1db6:	f3bf 8f5b 	dmb	ish
    1dba:	e853 1f00 	ldrex	r1, [r3]
    1dbe:	2900      	cmp	r1, #0
    1dc0:	d103      	bne.n	1dca <mutex_lock_platform+0x22>
    1dc2:	e843 2000 	strex	r0, r2, [r3]
    1dc6:	2800      	cmp	r0, #0
    1dc8:	d1f7      	bne.n	1dba <mutex_lock_platform+0x12>
    1dca:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1dce:	d10b      	bne.n	1de8 <mutex_lock_platform+0x40>
    1dd0:	2000      	movs	r0, #0
}
    1dd2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1dd4:	b153      	cbz	r3, 1dec <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1dd6:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1dd8:	f04f 32ff 	mov.w	r2, #4294967295
    1ddc:	f04f 33ff 	mov.w	r3, #4294967295
    1de0:	f003 ffd8 	bl	5d94 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1de4:	2800      	cmp	r0, #0
    1de6:	d0f3      	beq.n	1dd0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1de8:	4803      	ldr	r0, [pc, #12]	; (1df8 <mutex_lock_platform+0x50>)
    1dea:	e7f2      	b.n	1dd2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1dec:	4803      	ldr	r0, [pc, #12]	; (1dfc <mutex_lock_platform+0x54>)
    1dee:	e7f0      	b.n	1dd2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1df0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1df4:	e7ed      	b.n	1dd2 <mutex_lock_platform+0x2a>
    1df6:	bf00      	nop
    1df8:	ffff8fe9 	.word	0xffff8fe9
    1dfc:	ffff8fea 	.word	0xffff8fea

00001e00 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1e00:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1e02:	4906      	ldr	r1, [pc, #24]	; (1e1c <nrf_cc3xx_platform_mutex_init+0x1c>)
    1e04:	4806      	ldr	r0, [pc, #24]	; (1e20 <nrf_cc3xx_platform_mutex_init+0x20>)
    1e06:	2340      	movs	r3, #64	; 0x40
    1e08:	2214      	movs	r2, #20
    1e0a:	f007 fb68 	bl	94de <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1e0e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1e12:	4904      	ldr	r1, [pc, #16]	; (1e24 <nrf_cc3xx_platform_mutex_init+0x24>)
    1e14:	4804      	ldr	r0, [pc, #16]	; (1e28 <nrf_cc3xx_platform_mutex_init+0x28>)
    1e16:	f006 be33 	b.w	8a80 <nrf_cc3xx_platform_set_mutexes>
    1e1a:	bf00      	nop
    1e1c:	20000600 	.word	0x20000600
    1e20:	200005e0 	.word	0x200005e0
    1e24:	00009910 	.word	0x00009910
    1e28:	00009900 	.word	0x00009900

00001e2c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1e30:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1e34:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1e36:	f019 0f08 	tst.w	r9, #8
{
    1e3a:	4604      	mov	r4, r0
    1e3c:	9203      	str	r2, [sp, #12]
	if (processing) {
    1e3e:	d022      	beq.n	1e86 <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    1e40:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1e42:	bf0c      	ite	eq
    1e44:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1e48:	f049 0920 	orrne.w	r9, r9, #32
    1e4c:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    1e50:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1e52:	4620      	mov	r0, r4
    1e54:	f005 fe9e 	bl	7b94 <z_spin_unlock_valid>
    1e58:	b968      	cbnz	r0, 1e76 <process_event+0x4a>
    1e5a:	4a9f      	ldr	r2, [pc, #636]	; (20d8 <process_event+0x2ac>)
    1e5c:	499f      	ldr	r1, [pc, #636]	; (20dc <process_event+0x2b0>)
    1e5e:	48a0      	ldr	r0, [pc, #640]	; (20e0 <process_event+0x2b4>)
    1e60:	23ac      	movs	r3, #172	; 0xac
    1e62:	f007 f814 	bl	8e8e <printk>
    1e66:	489f      	ldr	r0, [pc, #636]	; (20e4 <process_event+0x2b8>)
    1e68:	4621      	mov	r1, r4
    1e6a:	f007 f810 	bl	8e8e <printk>
    1e6e:	489a      	ldr	r0, [pc, #616]	; (20d8 <process_event+0x2ac>)
    1e70:	21ac      	movs	r1, #172	; 0xac
    1e72:	f006 ff35 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1e76:	9b03      	ldr	r3, [sp, #12]
    1e78:	f383 8811 	msr	BASEPRI, r3
    1e7c:	f3bf 8f6f 	isb	sy
}
    1e80:	b005      	add	sp, #20
    1e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    1e86:	4f98      	ldr	r7, [pc, #608]	; (20e8 <process_event+0x2bc>)
    1e88:	f8df 8254 	ldr.w	r8, [pc, #596]	; 20e0 <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1e8c:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    1e90:	2902      	cmp	r1, #2
    1e92:	d106      	bne.n	1ea2 <process_event+0x76>
			evt = process_recheck(mgr);
    1e94:	4620      	mov	r0, r4
    1e96:	f006 ffa4 	bl	8de2 <process_recheck>
		if (evt == EVT_NOP) {
    1e9a:	2800      	cmp	r0, #0
    1e9c:	d0d8      	beq.n	1e50 <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    1e9e:	2801      	cmp	r0, #1
    1ea0:	d168      	bne.n	1f74 <process_event+0x148>
			res = mgr->last_res;
    1ea2:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1ea6:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    1ea8:	f1bb 0f00 	cmp.w	fp, #0
    1eac:	da0a      	bge.n	1ec4 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    1eae:	2600      	movs	r6, #0
		*clients = mgr->clients;
    1eb0:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1eb2:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    1eb6:	e9c4 6600 	strd	r6, r6, [r4]
    1eba:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1ebe:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1ec0:	9601      	str	r6, [sp, #4]
    1ec2:	e027      	b.n	1f14 <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1ec4:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1ec8:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1eca:	2901      	cmp	r1, #1
    1ecc:	d834      	bhi.n	1f38 <process_event+0x10c>
	list->head = NULL;
    1ece:	2100      	movs	r1, #0
    1ed0:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    1ed4:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    1ed6:	6825      	ldr	r5, [r4, #0]
    1ed8:	b29b      	uxth	r3, r3
	list->tail = NULL;
    1eda:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1ede:	d10c      	bne.n	1efa <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1ee0:	428d      	cmp	r5, r1
    1ee2:	462a      	mov	r2, r5
    1ee4:	bf38      	it	cc
    1ee6:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1ee8:	b12a      	cbz	r2, 1ef6 <process_event+0xca>
				mgr->refs += 1U;
    1eea:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1eec:	6812      	ldr	r2, [r2, #0]
    1eee:	3101      	adds	r1, #1
    1ef0:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1ef2:	2a00      	cmp	r2, #0
    1ef4:	d1f8      	bne.n	1ee8 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1ef6:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1efa:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1efc:	4620      	mov	r0, r4
    1efe:	f006 ff70 	bl	8de2 <process_recheck>
    1f02:	4606      	mov	r6, r0
    1f04:	2800      	cmp	r0, #0
    1f06:	d0db      	beq.n	1ec0 <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1f08:	8ba3      	ldrh	r3, [r4, #28]
    1f0a:	f043 0320 	orr.w	r3, r3, #32
    1f0e:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1f10:	2300      	movs	r3, #0
    1f12:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1f14:	8ba3      	ldrh	r3, [r4, #28]
    1f16:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1f1a:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1f1c:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    1f1e:	d003      	beq.n	1f28 <process_event+0xfc>
		if (do_monitors
    1f20:	68a2      	ldr	r2, [r4, #8]
    1f22:	2a00      	cmp	r2, #0
    1f24:	f040 80f0 	bne.w	2108 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    1f28:	b91d      	cbnz	r5, 1f32 <process_event+0x106>
		    || (transit != NULL)) {
    1f2a:	9a01      	ldr	r2, [sp, #4]
    1f2c:	2a00      	cmp	r2, #0
    1f2e:	f000 8136 	beq.w	219e <process_event+0x372>
    1f32:	f04f 0900 	mov.w	r9, #0
    1f36:	e0e9      	b.n	210c <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1f38:	2a04      	cmp	r2, #4
    1f3a:	d10e      	bne.n	1f5a <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f3c:	f023 0307 	bic.w	r3, r3, #7
    1f40:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    1f42:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1f44:	4620      	mov	r0, r4
    1f46:	f006 ff4c 	bl	8de2 <process_recheck>
    1f4a:	4605      	mov	r5, r0
    1f4c:	b118      	cbz	r0, 1f56 <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1f4e:	f042 0220 	orr.w	r2, r2, #32
    1f52:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    1f54:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1f56:	9501      	str	r5, [sp, #4]
    1f58:	e7dc      	b.n	1f14 <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    1f5a:	4640      	mov	r0, r8
    1f5c:	4963      	ldr	r1, [pc, #396]	; (20ec <process_event+0x2c0>)
    1f5e:	f240 131b 	movw	r3, #283	; 0x11b
    1f62:	463a      	mov	r2, r7
    1f64:	f006 ff93 	bl	8e8e <printk>
    1f68:	f240 111b 	movw	r1, #283	; 0x11b
    1f6c:	4638      	mov	r0, r7
    1f6e:	f006 feb7 	bl	8ce0 <assert_post_action>
    1f72:	e7ef      	b.n	1f54 <process_event+0x128>
		} else if (evt == EVT_START) {
    1f74:	2803      	cmp	r0, #3
    1f76:	d135      	bne.n	1fe4 <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1f78:	f1b9 0f00 	cmp.w	r9, #0
    1f7c:	d00b      	beq.n	1f96 <process_event+0x16a>
    1f7e:	495c      	ldr	r1, [pc, #368]	; (20f0 <process_event+0x2c4>)
    1f80:	4640      	mov	r0, r8
    1f82:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1f86:	463a      	mov	r2, r7
    1f88:	f006 ff81 	bl	8e8e <printk>
    1f8c:	f44f 71ab 	mov.w	r1, #342	; 0x156
    1f90:	4638      	mov	r0, r7
    1f92:	f006 fea5 	bl	8ce0 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1f96:	6823      	ldr	r3, [r4, #0]
    1f98:	b95b      	cbnz	r3, 1fb2 <process_event+0x186>
    1f9a:	4956      	ldr	r1, [pc, #344]	; (20f4 <process_event+0x2c8>)
    1f9c:	4640      	mov	r0, r8
    1f9e:	f240 1357 	movw	r3, #343	; 0x157
    1fa2:	463a      	mov	r2, r7
    1fa4:	f006 ff73 	bl	8e8e <printk>
    1fa8:	f240 1157 	movw	r1, #343	; 0x157
    1fac:	4638      	mov	r0, r7
    1fae:	f006 fe97 	bl	8ce0 <assert_post_action>
			transit = mgr->transitions->start;
    1fb2:	6923      	ldr	r3, [r4, #16]
    1fb4:	681b      	ldr	r3, [r3, #0]
    1fb6:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1fb8:	b95b      	cbnz	r3, 1fd2 <process_event+0x1a6>
    1fba:	494f      	ldr	r1, [pc, #316]	; (20f8 <process_event+0x2cc>)
    1fbc:	4640      	mov	r0, r8
    1fbe:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    1fc2:	463a      	mov	r2, r7
    1fc4:	f006 ff63 	bl	8e8e <printk>
    1fc8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1fcc:	4638      	mov	r0, r7
    1fce:	f006 fe87 	bl	8ce0 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fd2:	8ba3      	ldrh	r3, [r4, #28]
    1fd4:	f023 0307 	bic.w	r3, r3, #7
    1fd8:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1fdc:	83a3      	strh	r3, [r4, #28]
}
    1fde:	2500      	movs	r5, #0
		res = 0;
    1fe0:	46ab      	mov	fp, r5
}
    1fe2:	e797      	b.n	1f14 <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    1fe4:	2804      	cmp	r0, #4
    1fe6:	d132      	bne.n	204e <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1fe8:	f1b9 0f02 	cmp.w	r9, #2
    1fec:	d00b      	beq.n	2006 <process_event+0x1da>
    1fee:	4943      	ldr	r1, [pc, #268]	; (20fc <process_event+0x2d0>)
    1ff0:	4640      	mov	r0, r8
    1ff2:	f240 135d 	movw	r3, #349	; 0x15d
    1ff6:	463a      	mov	r2, r7
    1ff8:	f006 ff49 	bl	8e8e <printk>
    1ffc:	f240 115d 	movw	r1, #349	; 0x15d
    2000:	4638      	mov	r0, r7
    2002:	f006 fe6d 	bl	8ce0 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    2006:	8be3      	ldrh	r3, [r4, #30]
    2008:	b15b      	cbz	r3, 2022 <process_event+0x1f6>
    200a:	493d      	ldr	r1, [pc, #244]	; (2100 <process_event+0x2d4>)
    200c:	4640      	mov	r0, r8
    200e:	f44f 73af 	mov.w	r3, #350	; 0x15e
    2012:	463a      	mov	r2, r7
    2014:	f006 ff3b 	bl	8e8e <printk>
    2018:	f44f 71af 	mov.w	r1, #350	; 0x15e
    201c:	4638      	mov	r0, r7
    201e:	f006 fe5f 	bl	8ce0 <assert_post_action>
			transit = mgr->transitions->stop;
    2022:	6923      	ldr	r3, [r4, #16]
    2024:	685b      	ldr	r3, [r3, #4]
    2026:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    2028:	b95b      	cbnz	r3, 2042 <process_event+0x216>
    202a:	4933      	ldr	r1, [pc, #204]	; (20f8 <process_event+0x2cc>)
    202c:	4640      	mov	r0, r8
    202e:	f240 1361 	movw	r3, #353	; 0x161
    2032:	463a      	mov	r2, r7
    2034:	f006 ff2b 	bl	8e8e <printk>
    2038:	f240 1161 	movw	r1, #353	; 0x161
    203c:	4638      	mov	r0, r7
    203e:	f006 fe4f 	bl	8ce0 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2042:	8ba3      	ldrh	r3, [r4, #28]
    2044:	f023 0307 	bic.w	r3, r3, #7
    2048:	f043 0304 	orr.w	r3, r3, #4
    204c:	e7c6      	b.n	1fdc <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    204e:	2805      	cmp	r0, #5
    2050:	d132      	bne.n	20b8 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    2052:	f1b9 0f01 	cmp.w	r9, #1
    2056:	d00b      	beq.n	2070 <process_event+0x244>
    2058:	492a      	ldr	r1, [pc, #168]	; (2104 <process_event+0x2d8>)
    205a:	4640      	mov	r0, r8
    205c:	f44f 73b2 	mov.w	r3, #356	; 0x164
    2060:	463a      	mov	r2, r7
    2062:	f006 ff14 	bl	8e8e <printk>
    2066:	f44f 71b2 	mov.w	r1, #356	; 0x164
    206a:	4638      	mov	r0, r7
    206c:	f006 fe38 	bl	8ce0 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    2070:	6823      	ldr	r3, [r4, #0]
    2072:	b95b      	cbnz	r3, 208c <process_event+0x260>
    2074:	491f      	ldr	r1, [pc, #124]	; (20f4 <process_event+0x2c8>)
    2076:	4640      	mov	r0, r8
    2078:	f240 1365 	movw	r3, #357	; 0x165
    207c:	463a      	mov	r2, r7
    207e:	f006 ff06 	bl	8e8e <printk>
    2082:	f240 1165 	movw	r1, #357	; 0x165
    2086:	4638      	mov	r0, r7
    2088:	f006 fe2a 	bl	8ce0 <assert_post_action>
			transit = mgr->transitions->reset;
    208c:	6923      	ldr	r3, [r4, #16]
    208e:	689b      	ldr	r3, [r3, #8]
    2090:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    2092:	b95b      	cbnz	r3, 20ac <process_event+0x280>
    2094:	4918      	ldr	r1, [pc, #96]	; (20f8 <process_event+0x2cc>)
    2096:	4640      	mov	r0, r8
    2098:	f44f 73b4 	mov.w	r3, #360	; 0x168
    209c:	463a      	mov	r2, r7
    209e:	f006 fef6 	bl	8e8e <printk>
    20a2:	f44f 71b4 	mov.w	r1, #360	; 0x168
    20a6:	4638      	mov	r0, r7
    20a8:	f006 fe1a 	bl	8ce0 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    20ac:	8ba3      	ldrh	r3, [r4, #28]
    20ae:	f023 0307 	bic.w	r3, r3, #7
    20b2:	f043 0305 	orr.w	r3, r3, #5
    20b6:	e791      	b.n	1fdc <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    20b8:	490c      	ldr	r1, [pc, #48]	; (20ec <process_event+0x2c0>)
    20ba:	f240 136b 	movw	r3, #363	; 0x16b
    20be:	463a      	mov	r2, r7
    20c0:	4640      	mov	r0, r8
    20c2:	f006 fee4 	bl	8e8e <printk>
    20c6:	2500      	movs	r5, #0
    20c8:	f240 116b 	movw	r1, #363	; 0x16b
    20cc:	4638      	mov	r0, r7
    20ce:	f006 fe07 	bl	8ce0 <assert_post_action>
		onoff_transition_fn transit = NULL;
    20d2:	9501      	str	r5, [sp, #4]
    20d4:	e784      	b.n	1fe0 <process_event+0x1b4>
    20d6:	bf00      	nop
    20d8:	00009f1c 	.word	0x00009f1c
    20dc:	00009f42 	.word	0x00009f42
    20e0:	00009cc3 	.word	0x00009cc3
    20e4:	00009f59 	.word	0x00009f59
    20e8:	00009e79 	.word	0x00009e79
    20ec:	0000a5e8 	.word	0x0000a5e8
    20f0:	00009e9b 	.word	0x00009e9b
    20f4:	00009ea7 	.word	0x00009ea7
    20f8:	00009eca 	.word	0x00009eca
    20fc:	00009ee1 	.word	0x00009ee1
    2100:	00009ef7 	.word	0x00009ef7
    2104:	00009f06 	.word	0x00009f06
				   && !sys_slist_is_empty(&mgr->monitors);
    2108:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    210c:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    2110:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    2114:	83a3      	strh	r3, [r4, #28]
    2116:	4650      	mov	r0, sl
    2118:	f005 fd3c 	bl	7b94 <z_spin_unlock_valid>
    211c:	b968      	cbnz	r0, 213a <process_event+0x30e>
    211e:	4a3a      	ldr	r2, [pc, #232]	; (2208 <process_event+0x3dc>)
    2120:	493a      	ldr	r1, [pc, #232]	; (220c <process_event+0x3e0>)
    2122:	23ac      	movs	r3, #172	; 0xac
    2124:	4640      	mov	r0, r8
    2126:	f006 feb2 	bl	8e8e <printk>
    212a:	4839      	ldr	r0, [pc, #228]	; (2210 <process_event+0x3e4>)
    212c:	4651      	mov	r1, sl
    212e:	f006 feae 	bl	8e8e <printk>
    2132:	4835      	ldr	r0, [pc, #212]	; (2208 <process_event+0x3dc>)
    2134:	21ac      	movs	r1, #172	; 0xac
    2136:	f006 fdd3 	bl	8ce0 <assert_post_action>
    213a:	9b03      	ldr	r3, [sp, #12]
    213c:	f383 8811 	msr	BASEPRI, r3
    2140:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2144:	f1b9 0f00 	cmp.w	r9, #0
    2148:	d138      	bne.n	21bc <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    214a:	2d00      	cmp	r5, #0
    214c:	d14b      	bne.n	21e6 <process_event+0x3ba>
			if (transit != NULL) {
    214e:	9b01      	ldr	r3, [sp, #4]
    2150:	b113      	cbz	r3, 2158 <process_event+0x32c>
				transit(mgr, transition_complete);
    2152:	4930      	ldr	r1, [pc, #192]	; (2214 <process_event+0x3e8>)
    2154:	4620      	mov	r0, r4
    2156:	4798      	blx	r3
	__asm__ volatile(
    2158:	f04f 0320 	mov.w	r3, #32
    215c:	f3ef 8b11 	mrs	fp, BASEPRI
    2160:	f383 8812 	msr	BASEPRI_MAX, r3
    2164:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2168:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    216a:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    216e:	f005 fd03 	bl	7b78 <z_spin_lock_valid>
    2172:	b968      	cbnz	r0, 2190 <process_event+0x364>
    2174:	4a24      	ldr	r2, [pc, #144]	; (2208 <process_event+0x3dc>)
    2176:	4928      	ldr	r1, [pc, #160]	; (2218 <process_event+0x3ec>)
    2178:	2381      	movs	r3, #129	; 0x81
    217a:	4640      	mov	r0, r8
    217c:	f006 fe87 	bl	8e8e <printk>
    2180:	4826      	ldr	r0, [pc, #152]	; (221c <process_event+0x3f0>)
    2182:	4651      	mov	r1, sl
    2184:	f006 fe83 	bl	8e8e <printk>
    2188:	481f      	ldr	r0, [pc, #124]	; (2208 <process_event+0x3dc>)
    218a:	2181      	movs	r1, #129	; 0x81
    218c:	f006 fda8 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    2190:	4650      	mov	r0, sl
    2192:	f005 fd0f 	bl	7bb4 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2196:	8ba3      	ldrh	r3, [r4, #28]
    2198:	f023 0308 	bic.w	r3, r3, #8
    219c:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    219e:	8ba3      	ldrh	r3, [r4, #28]
    21a0:	06da      	lsls	r2, r3, #27
    21a2:	d528      	bpl.n	21f6 <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    21a4:	f023 0310 	bic.w	r3, r3, #16
    21a8:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    21aa:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    21ac:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    21b0:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    21b4:	2900      	cmp	r1, #0
    21b6:	f47f ae6b 	bne.w	1e90 <process_event+0x64>
out:
    21ba:	e649      	b.n	1e50 <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    21bc:	68a1      	ldr	r1, [r4, #8]
    21be:	2900      	cmp	r1, #0
    21c0:	d0c3      	beq.n	214a <process_event+0x31e>
	return node->next;
    21c2:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    21c4:	9a02      	ldr	r2, [sp, #8]
    21c6:	2b00      	cmp	r3, #0
    21c8:	bf38      	it	cc
    21ca:	2300      	movcc	r3, #0
    21cc:	4699      	mov	r9, r3
    21ce:	684b      	ldr	r3, [r1, #4]
    21d0:	4620      	mov	r0, r4
    21d2:	461e      	mov	r6, r3
    21d4:	465b      	mov	r3, fp
    21d6:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    21d8:	f1b9 0f00 	cmp.w	r9, #0
    21dc:	d0b5      	beq.n	214a <process_event+0x31e>
    21de:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    21e2:	4649      	mov	r1, r9
    21e4:	e7ee      	b.n	21c4 <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    21e6:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    21e8:	9a02      	ldr	r2, [sp, #8]
    21ea:	682d      	ldr	r5, [r5, #0]
    21ec:	465b      	mov	r3, fp
    21ee:	4620      	mov	r0, r4
    21f0:	f006 fe13 	bl	8e1a <notify_one>
    21f4:	e7a9      	b.n	214a <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    21f6:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    21fa:	bf1e      	ittt	ne
    21fc:	f023 0320 	bicne.w	r3, r3, #32
    2200:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    2202:	2102      	movne	r1, #2
    2204:	e7d2      	b.n	21ac <process_event+0x380>
    2206:	bf00      	nop
    2208:	00009f1c 	.word	0x00009f1c
    220c:	00009f42 	.word	0x00009f42
    2210:	00009f59 	.word	0x00009f59
    2214:	00002221 	.word	0x00002221
    2218:	00009f6e 	.word	0x00009f6e
    221c:	00009f83 	.word	0x00009f83

00002220 <transition_complete>:
{
    2220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2222:	4604      	mov	r4, r0
    2224:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    2226:	f100 0614 	add.w	r6, r0, #20
    222a:	f04f 0320 	mov.w	r3, #32
    222e:	f3ef 8711 	mrs	r7, BASEPRI
    2232:	f383 8812 	msr	BASEPRI_MAX, r3
    2236:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    223a:	4630      	mov	r0, r6
    223c:	f005 fc9c 	bl	7b78 <z_spin_lock_valid>
    2240:	b968      	cbnz	r0, 225e <transition_complete+0x3e>
    2242:	4a0c      	ldr	r2, [pc, #48]	; (2274 <transition_complete+0x54>)
    2244:	490c      	ldr	r1, [pc, #48]	; (2278 <transition_complete+0x58>)
    2246:	480d      	ldr	r0, [pc, #52]	; (227c <transition_complete+0x5c>)
    2248:	2381      	movs	r3, #129	; 0x81
    224a:	f006 fe20 	bl	8e8e <printk>
    224e:	480c      	ldr	r0, [pc, #48]	; (2280 <transition_complete+0x60>)
    2250:	4631      	mov	r1, r6
    2252:	f006 fe1c 	bl	8e8e <printk>
    2256:	4807      	ldr	r0, [pc, #28]	; (2274 <transition_complete+0x54>)
    2258:	2181      	movs	r1, #129	; 0x81
    225a:	f006 fd41 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    225e:	4630      	mov	r0, r6
    2260:	f005 fca8 	bl	7bb4 <z_spin_lock_set_owner>
	mgr->last_res = res;
    2264:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    2266:	463a      	mov	r2, r7
    2268:	4620      	mov	r0, r4
    226a:	2101      	movs	r1, #1
}
    226c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    2270:	f7ff bddc 	b.w	1e2c <process_event>
    2274:	00009f1c 	.word	0x00009f1c
    2278:	00009f6e 	.word	0x00009f6e
    227c:	00009cc3 	.word	0x00009cc3
    2280:	00009f83 	.word	0x00009f83

00002284 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    2284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2288:	4604      	mov	r4, r0
    228a:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    228c:	f006 fddb 	bl	8e46 <validate_args>

	if (rv < 0) {
    2290:	1e05      	subs	r5, r0, #0
    2292:	db5e      	blt.n	2352 <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    2294:	f104 0914 	add.w	r9, r4, #20
    2298:	f04f 0320 	mov.w	r3, #32
    229c:	f3ef 8a11 	mrs	sl, BASEPRI
    22a0:	f383 8812 	msr	BASEPRI_MAX, r3
    22a4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    22a8:	4648      	mov	r0, r9
    22aa:	f005 fc65 	bl	7b78 <z_spin_lock_valid>
    22ae:	b968      	cbnz	r0, 22cc <onoff_request+0x48>
    22b0:	4a38      	ldr	r2, [pc, #224]	; (2394 <onoff_request+0x110>)
    22b2:	4939      	ldr	r1, [pc, #228]	; (2398 <onoff_request+0x114>)
    22b4:	4839      	ldr	r0, [pc, #228]	; (239c <onoff_request+0x118>)
    22b6:	2381      	movs	r3, #129	; 0x81
    22b8:	f006 fde9 	bl	8e8e <printk>
    22bc:	4838      	ldr	r0, [pc, #224]	; (23a0 <onoff_request+0x11c>)
    22be:	4649      	mov	r1, r9
    22c0:	f006 fde5 	bl	8e8e <printk>
    22c4:	4833      	ldr	r0, [pc, #204]	; (2394 <onoff_request+0x110>)
    22c6:	2181      	movs	r1, #129	; 0x81
    22c8:	f006 fd0a 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    22cc:	4648      	mov	r0, r9
    22ce:	f005 fc71 	bl	7bb4 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    22d2:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    22d4:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    22d6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    22da:	428b      	cmp	r3, r1
    22dc:	f002 0607 	and.w	r6, r2, #7
    22e0:	d050      	beq.n	2384 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    22e2:	2e02      	cmp	r6, #2
    22e4:	d124      	bne.n	2330 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    22e6:	3301      	adds	r3, #1
    22e8:	83e3      	strh	r3, [r4, #30]
	rv = state;
    22ea:	4635      	mov	r5, r6
		notify = true;
    22ec:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    22f0:	4648      	mov	r0, r9
    22f2:	f005 fc4f 	bl	7b94 <z_spin_unlock_valid>
    22f6:	b968      	cbnz	r0, 2314 <onoff_request+0x90>
    22f8:	4a26      	ldr	r2, [pc, #152]	; (2394 <onoff_request+0x110>)
    22fa:	492a      	ldr	r1, [pc, #168]	; (23a4 <onoff_request+0x120>)
    22fc:	4827      	ldr	r0, [pc, #156]	; (239c <onoff_request+0x118>)
    22fe:	23ac      	movs	r3, #172	; 0xac
    2300:	f006 fdc5 	bl	8e8e <printk>
    2304:	4828      	ldr	r0, [pc, #160]	; (23a8 <onoff_request+0x124>)
    2306:	4649      	mov	r1, r9
    2308:	f006 fdc1 	bl	8e8e <printk>
    230c:	4821      	ldr	r0, [pc, #132]	; (2394 <onoff_request+0x110>)
    230e:	21ac      	movs	r1, #172	; 0xac
    2310:	f006 fce6 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    2314:	f38a 8811 	msr	BASEPRI, sl
    2318:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    231c:	f1b8 0f00 	cmp.w	r8, #0
    2320:	d017      	beq.n	2352 <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    2322:	2300      	movs	r3, #0
    2324:	4632      	mov	r2, r6
    2326:	4639      	mov	r1, r7
    2328:	4620      	mov	r0, r4
    232a:	f006 fd76 	bl	8e1a <notify_one>
    232e:	e010      	b.n	2352 <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    2330:	0793      	lsls	r3, r2, #30
    2332:	d001      	beq.n	2338 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    2334:	2e06      	cmp	r6, #6
    2336:	d10f      	bne.n	2358 <onoff_request+0xd4>
	parent->next = child;
    2338:	2300      	movs	r3, #0
    233a:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    233c:	6863      	ldr	r3, [r4, #4]
    233e:	b9f3      	cbnz	r3, 237e <onoff_request+0xfa>
	list->head = node;
    2340:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    2344:	4635      	mov	r5, r6
    2346:	b9fe      	cbnz	r6, 2388 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    2348:	4652      	mov	r2, sl
    234a:	2102      	movs	r1, #2
    234c:	4620      	mov	r0, r4
    234e:	f7ff fd6d 	bl	1e2c <process_event>
		}
	}

	return rv;
}
    2352:	4628      	mov	r0, r5
    2354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    2358:	2e05      	cmp	r6, #5
    235a:	d018      	beq.n	238e <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    235c:	2e01      	cmp	r6, #1
    235e:	d00b      	beq.n	2378 <onoff_request+0xf4>
    2360:	4912      	ldr	r1, [pc, #72]	; (23ac <onoff_request+0x128>)
    2362:	480e      	ldr	r0, [pc, #56]	; (239c <onoff_request+0x118>)
    2364:	4a12      	ldr	r2, [pc, #72]	; (23b0 <onoff_request+0x12c>)
    2366:	f240 13c9 	movw	r3, #457	; 0x1c9
    236a:	f006 fd90 	bl	8e8e <printk>
    236e:	4810      	ldr	r0, [pc, #64]	; (23b0 <onoff_request+0x12c>)
    2370:	f240 11c9 	movw	r1, #457	; 0x1c9
    2374:	f006 fcb4 	bl	8ce0 <assert_post_action>
		rv = -EIO;
    2378:	f06f 0504 	mvn.w	r5, #4
    237c:	e004      	b.n	2388 <onoff_request+0x104>
	parent->next = child;
    237e:	601f      	str	r7, [r3, #0]
	list->tail = node;
    2380:	6067      	str	r7, [r4, #4]
}
    2382:	e7df      	b.n	2344 <onoff_request+0xc0>
		rv = -EAGAIN;
    2384:	f06f 050a 	mvn.w	r5, #10
    2388:	f04f 0800 	mov.w	r8, #0
    238c:	e7b0      	b.n	22f0 <onoff_request+0x6c>
		rv = -ENOTSUP;
    238e:	f06f 0585 	mvn.w	r5, #133	; 0x85
    2392:	e7f9      	b.n	2388 <onoff_request+0x104>
    2394:	00009f1c 	.word	0x00009f1c
    2398:	00009f6e 	.word	0x00009f6e
    239c:	00009cc3 	.word	0x00009cc3
    23a0:	00009f83 	.word	0x00009f83
    23a4:	00009f42 	.word	0x00009f42
    23a8:	00009f59 	.word	0x00009f59
    23ac:	00009f06 	.word	0x00009f06
    23b0:	00009e79 	.word	0x00009e79

000023b4 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    23b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    23b8:	4605      	mov	r5, r0
	__asm__ volatile(
    23ba:	f04f 0320 	mov.w	r3, #32
    23be:	f3ef 8611 	mrs	r6, BASEPRI
    23c2:	f383 8812 	msr	BASEPRI_MAX, r3
    23c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    23ca:	4823      	ldr	r0, [pc, #140]	; (2458 <pm_state_notify+0xa4>)
    23cc:	f005 fbd4 	bl	7b78 <z_spin_lock_valid>
    23d0:	b968      	cbnz	r0, 23ee <pm_state_notify+0x3a>
    23d2:	4a22      	ldr	r2, [pc, #136]	; (245c <pm_state_notify+0xa8>)
    23d4:	4922      	ldr	r1, [pc, #136]	; (2460 <pm_state_notify+0xac>)
    23d6:	4823      	ldr	r0, [pc, #140]	; (2464 <pm_state_notify+0xb0>)
    23d8:	2381      	movs	r3, #129	; 0x81
    23da:	f006 fd58 	bl	8e8e <printk>
    23de:	491e      	ldr	r1, [pc, #120]	; (2458 <pm_state_notify+0xa4>)
    23e0:	4821      	ldr	r0, [pc, #132]	; (2468 <pm_state_notify+0xb4>)
    23e2:	f006 fd54 	bl	8e8e <printk>
    23e6:	481d      	ldr	r0, [pc, #116]	; (245c <pm_state_notify+0xa8>)
    23e8:	2181      	movs	r1, #129	; 0x81
    23ea:	f006 fc79 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    23ee:	481a      	ldr	r0, [pc, #104]	; (2458 <pm_state_notify+0xa4>)
    23f0:	f005 fbe0 	bl	7bb4 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    23f4:	4b1d      	ldr	r3, [pc, #116]	; (246c <pm_state_notify+0xb8>)
    23f6:	681c      	ldr	r4, [r3, #0]
    23f8:	2c00      	cmp	r4, #0
    23fa:	bf38      	it	cc
    23fc:	2400      	movcc	r4, #0
    23fe:	b19c      	cbz	r4, 2428 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    2400:	4f1b      	ldr	r7, [pc, #108]	; (2470 <pm_state_notify+0xbc>)
    2402:	f8df 8078 	ldr.w	r8, [pc, #120]	; 247c <pm_state_notify+0xc8>
    2406:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    240a:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    240e:	2d00      	cmp	r5, #0
    2410:	bf08      	it	eq
    2412:	4613      	moveq	r3, r2
		if (callback) {
    2414:	b12b      	cbz	r3, 2422 <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    2416:	f898 2014 	ldrb.w	r2, [r8, #20]
    241a:	fb09 f202 	mul.w	r2, r9, r2
    241e:	5cb8      	ldrb	r0, [r7, r2]
    2420:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2422:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2424:	2c00      	cmp	r4, #0
    2426:	d1f0      	bne.n	240a <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    2428:	480b      	ldr	r0, [pc, #44]	; (2458 <pm_state_notify+0xa4>)
    242a:	f005 fbb3 	bl	7b94 <z_spin_unlock_valid>
    242e:	b968      	cbnz	r0, 244c <pm_state_notify+0x98>
    2430:	4a0a      	ldr	r2, [pc, #40]	; (245c <pm_state_notify+0xa8>)
    2432:	4910      	ldr	r1, [pc, #64]	; (2474 <pm_state_notify+0xc0>)
    2434:	480b      	ldr	r0, [pc, #44]	; (2464 <pm_state_notify+0xb0>)
    2436:	23ac      	movs	r3, #172	; 0xac
    2438:	f006 fd29 	bl	8e8e <printk>
    243c:	4906      	ldr	r1, [pc, #24]	; (2458 <pm_state_notify+0xa4>)
    243e:	480e      	ldr	r0, [pc, #56]	; (2478 <pm_state_notify+0xc4>)
    2440:	f006 fd25 	bl	8e8e <printk>
    2444:	4805      	ldr	r0, [pc, #20]	; (245c <pm_state_notify+0xa8>)
    2446:	21ac      	movs	r1, #172	; 0xac
    2448:	f006 fc4a 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    244c:	f386 8811 	msr	BASEPRI, r6
    2450:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    2454:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2458:	20000b00 	.word	0x20000b00
    245c:	00009f1c 	.word	0x00009f1c
    2460:	00009f6e 	.word	0x00009f6e
    2464:	00009cc3 	.word	0x00009cc3
    2468:	00009f83 	.word	0x00009f83
    246c:	20000b04 	.word	0x20000b04
    2470:	20000b10 	.word	0x20000b10
    2474:	00009f42 	.word	0x00009f42
    2478:	00009f59 	.word	0x00009f59
    247c:	20000be8 	.word	0x20000be8

00002480 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2480:	f000 031f 	and.w	r3, r0, #31
    2484:	2201      	movs	r2, #1
    2486:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2488:	4b0a      	ldr	r3, [pc, #40]	; (24b4 <atomic_test_and_set_bit.constprop.0+0x34>)
    248a:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    248e:	0940      	lsrs	r0, r0, #5
    2490:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2494:	e850 3f00 	ldrex	r3, [r0]
    2498:	ea43 0102 	orr.w	r1, r3, r2
    249c:	e840 1c00 	strex	ip, r1, [r0]
    24a0:	f1bc 0f00 	cmp.w	ip, #0
    24a4:	d1f6      	bne.n	2494 <atomic_test_and_set_bit.constprop.0+0x14>
    24a6:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    24aa:	421a      	tst	r2, r3
}
    24ac:	bf14      	ite	ne
    24ae:	2001      	movne	r0, #1
    24b0:	2000      	moveq	r0, #0
    24b2:	4770      	bx	lr
    24b4:	20000b1c 	.word	0x20000b1c

000024b8 <pm_system_resume>:

void pm_system_resume(void)
{
    24b8:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    24ba:	4b1d      	ldr	r3, [pc, #116]	; (2530 <pm_system_resume+0x78>)
    24bc:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    24be:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    24c2:	f005 031f 	and.w	r3, r5, #31
    24c6:	2201      	movs	r2, #1
    24c8:	409a      	lsls	r2, r3
    24ca:	4b1a      	ldr	r3, [pc, #104]	; (2534 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    24cc:	0969      	lsrs	r1, r5, #5
{
    24ce:	b085      	sub	sp, #20
    24d0:	43d0      	mvns	r0, r2
    24d2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    24d6:	e853 1f00 	ldrex	r1, [r3]
    24da:	ea01 0400 	and.w	r4, r1, r0
    24de:	e843 4c00 	strex	ip, r4, [r3]
    24e2:	f1bc 0f00 	cmp.w	ip, #0
    24e6:	d1f6      	bne.n	24d6 <pm_system_resume+0x1e>
    24e8:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    24ec:	4211      	tst	r1, r2
    24ee:	d017      	beq.n	2520 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    24f0:	4c11      	ldr	r4, [pc, #68]	; (2538 <pm_system_resume+0x80>)
    24f2:	220c      	movs	r2, #12
    24f4:	fb02 4205 	mla	r2, r2, r5, r4
    24f8:	ca07      	ldmia	r2, {r0, r1, r2}
    24fa:	ab01      	add	r3, sp, #4
    24fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    2500:	4a0e      	ldr	r2, [pc, #56]	; (253c <pm_system_resume+0x84>)
    2502:	b17a      	cbz	r2, 2524 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    2504:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2508:	f006 fd34 	bl	8f74 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    250c:	2000      	movs	r0, #0
    250e:	f7ff ff51 	bl	23b4 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    2512:	230c      	movs	r3, #12
    2514:	436b      	muls	r3, r5
    2516:	2200      	movs	r2, #0
    2518:	18e1      	adds	r1, r4, r3
    251a:	50e2      	str	r2, [r4, r3]
    251c:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    2520:	b005      	add	sp, #20
    2522:	bd30      	pop	{r4, r5, pc}
    2524:	f382 8811 	msr	BASEPRI, r2
    2528:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    252c:	e7ee      	b.n	250c <pm_system_resume+0x54>
    252e:	bf00      	nop
    2530:	20000be8 	.word	0x20000be8
    2534:	20000b0c 	.word	0x20000b0c
    2538:	20000b10 	.word	0x20000b10
    253c:	00008f75 	.word	0x00008f75

00002540 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    2540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    2544:	4b37      	ldr	r3, [pc, #220]	; (2624 <pm_system_suspend+0xe4>)
    2546:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 263c <pm_system_suspend+0xfc>
    254a:	7d1c      	ldrb	r4, [r3, #20]
{
    254c:	b088      	sub	sp, #32
    254e:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    2550:	4620      	mov	r0, r4
    2552:	f7ff ff95 	bl	2480 <atomic_test_and_set_bit.constprop.0>
    2556:	b960      	cbnz	r0, 2572 <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    2558:	466e      	mov	r6, sp
    255a:	463a      	mov	r2, r7
    255c:	4621      	mov	r1, r4
    255e:	4630      	mov	r0, r6
    2560:	f006 fca2 	bl	8ea8 <pm_policy_next_state>
    2564:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2568:	250c      	movs	r5, #12
    256a:	fb05 8504 	mla	r5, r5, r4, r8
    256e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    2572:	230c      	movs	r3, #12
    2574:	4363      	muls	r3, r4
    2576:	eb08 0203 	add.w	r2, r8, r3
    257a:	f818 0003 	ldrb.w	r0, [r8, r3]
    257e:	0965      	lsrs	r5, r4, #5
    2580:	f004 061f 	and.w	r6, r4, #31
    2584:	b3c8      	cbz	r0, 25fa <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    2586:	1c7b      	adds	r3, r7, #1
    2588:	d00f      	beq.n	25aa <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    258a:	f8d2 e008 	ldr.w	lr, [r2, #8]
    258e:	4826      	ldr	r0, [pc, #152]	; (2628 <pm_system_suspend+0xe8>)
    2590:	4a26      	ldr	r2, [pc, #152]	; (262c <pm_system_suspend+0xec>)
    2592:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    2596:	2100      	movs	r1, #0
    2598:	2300      	movs	r3, #0
    259a:	fbec 010e 	umlal	r0, r1, ip, lr
    259e:	f7fe fb7f 	bl	ca0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    25a2:	2101      	movs	r1, #1
    25a4:	1a38      	subs	r0, r7, r0
    25a6:	f005 fcc7 	bl	7f38 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    25aa:	f003 ff95 	bl	64d8 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    25ae:	2001      	movs	r0, #1
    25b0:	f7ff ff00 	bl	23b4 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    25b4:	f3bf 8f5b 	dmb	ish
    25b8:	4b1d      	ldr	r3, [pc, #116]	; (2630 <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    25ba:	2201      	movs	r2, #1
    25bc:	40b2      	lsls	r2, r6
    25be:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    25c2:	e853 1f00 	ldrex	r1, [r3]
    25c6:	4311      	orrs	r1, r2
    25c8:	e843 1000 	strex	r0, r1, [r3]
    25cc:	2800      	cmp	r0, #0
    25ce:	d1f8      	bne.n	25c2 <pm_system_suspend+0x82>
    25d0:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    25d4:	230c      	movs	r3, #12
    25d6:	fb03 8404 	mla	r4, r3, r4, r8
    25da:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    25de:	ab05      	add	r3, sp, #20
    25e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    25e4:	4a13      	ldr	r2, [pc, #76]	; (2634 <pm_system_suspend+0xf4>)
    25e6:	b11a      	cbz	r2, 25f0 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    25e8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    25ec:	f006 fcaf 	bl	8f4e <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    25f0:	f7ff ff62 	bl	24b8 <pm_system_resume>
	k_sched_unlock();
    25f4:	f004 fcb4 	bl	6f60 <k_sched_unlock>
	bool ret = true;
    25f8:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    25fa:	4a0f      	ldr	r2, [pc, #60]	; (2638 <pm_system_suspend+0xf8>)
    25fc:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2600:	2301      	movs	r3, #1
    2602:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2604:	43db      	mvns	r3, r3
    2606:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    260a:	e855 2f00 	ldrex	r2, [r5]
    260e:	401a      	ands	r2, r3
    2610:	e845 2100 	strex	r1, r2, [r5]
    2614:	2900      	cmp	r1, #0
    2616:	d1f8      	bne.n	260a <pm_system_suspend+0xca>
    2618:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    261c:	b008      	add	sp, #32
    261e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2622:	bf00      	nop
    2624:	20000be8 	.word	0x20000be8
    2628:	000f423f 	.word	0x000f423f
    262c:	000f4240 	.word	0x000f4240
    2630:	20000b0c 	.word	0x20000b0c
    2634:	00008f4f 	.word	0x00008f4f
    2638:	20000b1c 	.word	0x20000b1c
    263c:	20000b10 	.word	0x20000b10

00002640 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2640:	680b      	ldr	r3, [r1, #0]
    2642:	3301      	adds	r3, #1
    2644:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2646:	4b01      	ldr	r3, [pc, #4]	; (264c <char_out+0xc>)
    2648:	681b      	ldr	r3, [r3, #0]
    264a:	4718      	bx	r3
    264c:	200000d0 	.word	0x200000d0

00002650 <__printk_hook_install>:
	_char_out = fn;
    2650:	4b01      	ldr	r3, [pc, #4]	; (2658 <__printk_hook_install+0x8>)
    2652:	6018      	str	r0, [r3, #0]
}
    2654:	4770      	bx	lr
    2656:	bf00      	nop
    2658:	200000d0 	.word	0x200000d0

0000265c <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    265c:	b507      	push	{r0, r1, r2, lr}
    265e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2660:	2100      	movs	r1, #0
{
    2662:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    2664:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2666:	4803      	ldr	r0, [pc, #12]	; (2674 <vprintk+0x18>)
    2668:	a901      	add	r1, sp, #4
    266a:	f7fe ff25 	bl	14b8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    266e:	b003      	add	sp, #12
    2670:	f85d fb04 	ldr.w	pc, [sp], #4
    2674:	00002641 	.word	0x00002641

00002678 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2678:	b508      	push	{r3, lr}
	__asm__ volatile(
    267a:	f04f 0220 	mov.w	r2, #32
    267e:	f3ef 8311 	mrs	r3, BASEPRI
    2682:	f382 8812 	msr	BASEPRI_MAX, r2
    2686:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    268a:	f000 fca1 	bl	2fd0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    268e:	4803      	ldr	r0, [pc, #12]	; (269c <sys_reboot+0x24>)
    2690:	f006 fbfd 	bl	8e8e <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2694:	f000 f80a 	bl	26ac <arch_cpu_idle>
    2698:	e7fc      	b.n	2694 <sys_reboot+0x1c>
    269a:	bf00      	nop
    269c:	00009f9b 	.word	0x00009f9b

000026a0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    26a0:	4901      	ldr	r1, [pc, #4]	; (26a8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    26a2:	2210      	movs	r2, #16
	str	r2, [r1]
    26a4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    26a6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    26a8:	e000ed10 	.word	0xe000ed10

000026ac <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    26ac:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    26ae:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    26b0:	f380 8811 	msr	BASEPRI, r0
	isb
    26b4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    26b8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    26bc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    26be:	b662      	cpsie	i
	isb
    26c0:	f3bf 8f6f 	isb	sy

	bx	lr
    26c4:	4770      	bx	lr
    26c6:	bf00      	nop

000026c8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    26c8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    26ca:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    26cc:	f381 8811 	msr	BASEPRI, r1

	wfe
    26d0:	bf20      	wfe

	msr	BASEPRI, r0
    26d2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    26d6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    26d8:	4770      	bx	lr
    26da:	bf00      	nop

000026dc <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    26dc:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    26de:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    26e0:	4a0b      	ldr	r2, [pc, #44]	; (2710 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    26e2:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    26e4:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    26e6:	bf1e      	ittt	ne
	movne	r1, #0
    26e8:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    26ea:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    26ec:	f006 fef0 	blne	94d0 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    26f0:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    26f2:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    26f6:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    26fa:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    26fe:	4905      	ldr	r1, [pc, #20]	; (2714 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2700:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2702:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2704:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2706:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    270a:	4903      	ldr	r1, [pc, #12]	; (2718 <_isr_wrapper+0x3c>)
	bx r1
    270c:	4708      	bx	r1
    270e:	0000      	.short	0x0000
	ldr r2, =_kernel
    2710:	20000be8 	.word	0x20000be8
	ldr r1, =_sw_isr_table
    2714:	00009738 	.word	0x00009738
	ldr r1, =z_arm_int_exit
    2718:	00002941 	.word	0x00002941

0000271c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    271c:	bf30      	wfi
    b z_SysNmiOnReset
    271e:	f7ff bffd 	b.w	271c <z_SysNmiOnReset>
    2722:	bf00      	nop

00002724 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2724:	4912      	ldr	r1, [pc, #72]	; (2770 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2726:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2728:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    272c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    272e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2732:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2736:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2738:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    273c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2740:	4f0c      	ldr	r7, [pc, #48]	; (2774 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2742:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2746:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2748:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    274a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    274c:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    274e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2750:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2752:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2756:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2758:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    275a:	f000 fae7 	bl	2d2c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    275e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2762:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2766:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    276a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    276e:	4770      	bx	lr
    ldr r1, =_kernel
    2770:	20000be8 	.word	0x20000be8
    ldr v4, =_SCS_ICSR
    2774:	e000ed04 	.word	0xe000ed04

00002778 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2778:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    277c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    277e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2782:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2786:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2788:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    278c:	2902      	cmp	r1, #2
    beq _oops
    278e:	d0ff      	beq.n	2790 <_oops>

00002790 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2790:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    2792:	f006 fb9a 	bl	8eca <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2796:	bd01      	pop	{r0, pc}

00002798 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2798:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    279a:	2b00      	cmp	r3, #0
    279c:	db08      	blt.n	27b0 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    279e:	2201      	movs	r2, #1
    27a0:	f000 001f 	and.w	r0, r0, #31
    27a4:	fa02 f000 	lsl.w	r0, r2, r0
    27a8:	095b      	lsrs	r3, r3, #5
    27aa:	4a02      	ldr	r2, [pc, #8]	; (27b4 <arch_irq_enable+0x1c>)
    27ac:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    27b0:	4770      	bx	lr
    27b2:	bf00      	nop
    27b4:	e000e100 	.word	0xe000e100

000027b8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    27b8:	4b05      	ldr	r3, [pc, #20]	; (27d0 <arch_irq_is_enabled+0x18>)
    27ba:	0942      	lsrs	r2, r0, #5
    27bc:	f000 001f 	and.w	r0, r0, #31
    27c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    27c4:	2301      	movs	r3, #1
    27c6:	fa03 f000 	lsl.w	r0, r3, r0
}
    27ca:	4010      	ands	r0, r2
    27cc:	4770      	bx	lr
    27ce:	bf00      	nop
    27d0:	e000e100 	.word	0xe000e100

000027d4 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    27d4:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    27d6:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    27d8:	2c07      	cmp	r4, #7
{
    27da:	4605      	mov	r5, r0
    27dc:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    27de:	d90f      	bls.n	2800 <z_arm_irq_priority_set+0x2c>
    27e0:	4a11      	ldr	r2, [pc, #68]	; (2828 <z_arm_irq_priority_set+0x54>)
    27e2:	4912      	ldr	r1, [pc, #72]	; (282c <z_arm_irq_priority_set+0x58>)
    27e4:	4812      	ldr	r0, [pc, #72]	; (2830 <z_arm_irq_priority_set+0x5c>)
    27e6:	2359      	movs	r3, #89	; 0x59
    27e8:	f006 fb51 	bl	8e8e <printk>
    27ec:	4811      	ldr	r0, [pc, #68]	; (2834 <z_arm_irq_priority_set+0x60>)
    27ee:	4631      	mov	r1, r6
    27f0:	2307      	movs	r3, #7
    27f2:	462a      	mov	r2, r5
    27f4:	f006 fb4b 	bl	8e8e <printk>
    27f8:	480b      	ldr	r0, [pc, #44]	; (2828 <z_arm_irq_priority_set+0x54>)
    27fa:	2159      	movs	r1, #89	; 0x59
    27fc:	f006 fa70 	bl	8ce0 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2800:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2802:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2804:	bfac      	ite	ge
    2806:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    280a:	4b0b      	ldrlt	r3, [pc, #44]	; (2838 <z_arm_irq_priority_set+0x64>)
    280c:	ea4f 1444 	mov.w	r4, r4, lsl #5
    2810:	bfb8      	it	lt
    2812:	f005 050f 	andlt.w	r5, r5, #15
    2816:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2818:	bfaa      	itet	ge
    281a:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    281e:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2820:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    2824:	bd70      	pop	{r4, r5, r6, pc}
    2826:	bf00      	nop
    2828:	00009fc4 	.word	0x00009fc4
    282c:	00009ffa 	.word	0x00009ffa
    2830:	00009cc3 	.word	0x00009cc3
    2834:	0000a015 	.word	0x0000a015
    2838:	e000ed14 	.word	0xe000ed14

0000283c <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    283c:	4a0b      	ldr	r2, [pc, #44]	; (286c <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    283e:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2840:	4b0b      	ldr	r3, [pc, #44]	; (2870 <z_arm_prep_c+0x34>)
    2842:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2846:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2848:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    284c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2850:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2854:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2858:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    285c:	f003 f912 	bl	5a84 <z_bss_zero>
	z_data_copy();
    2860:	f006 f838 	bl	88d4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2864:	f000 f9f6 	bl	2c54 <z_arm_interrupt_init>
	z_cstart();
    2868:	f003 f916 	bl	5a98 <z_cstart>
    286c:	00000000 	.word	0x00000000
    2870:	e000ed00 	.word	0xe000ed00

00002874 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2874:	4a09      	ldr	r2, [pc, #36]	; (289c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2876:	490a      	ldr	r1, [pc, #40]	; (28a0 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2878:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    287a:	6809      	ldr	r1, [r1, #0]
    287c:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    287e:	4909      	ldr	r1, [pc, #36]	; (28a4 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2880:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2882:	684b      	ldr	r3, [r1, #4]
    2884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2888:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    288a:	2300      	movs	r3, #0
    288c:	f383 8811 	msr	BASEPRI, r3
    2890:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2894:	6893      	ldr	r3, [r2, #8]
}
    2896:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2898:	4770      	bx	lr
    289a:	bf00      	nop
    289c:	20000be8 	.word	0x20000be8
    28a0:	00009a70 	.word	0x00009a70
    28a4:	e000ed00 	.word	0xe000ed00

000028a8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    28a8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    28ac:	9b00      	ldr	r3, [sp, #0]
    28ae:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    28b2:	490a      	ldr	r1, [pc, #40]	; (28dc <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    28b4:	9b01      	ldr	r3, [sp, #4]
    28b6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    28ba:	9b02      	ldr	r3, [sp, #8]
    28bc:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    28c0:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    28c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    28c8:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    28cc:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    28d0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    28d2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    28d4:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    28d6:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    28d8:	4770      	bx	lr
    28da:	bf00      	nop
    28dc:	00008eb3 	.word	0x00008eb3

000028e0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    28e0:	4a0b      	ldr	r2, [pc, #44]	; (2910 <z_check_thread_stack_fail+0x30>)
{
    28e2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    28e4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    28e6:	b190      	cbz	r0, 290e <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    28e8:	f113 0f16 	cmn.w	r3, #22
    28ec:	6e80      	ldr	r0, [r0, #104]	; 0x68
    28ee:	d005      	beq.n	28fc <z_check_thread_stack_fail+0x1c>
    28f0:	f1a0 0220 	sub.w	r2, r0, #32
    28f4:	429a      	cmp	r2, r3
    28f6:	d806      	bhi.n	2906 <z_check_thread_stack_fail+0x26>
    28f8:	4283      	cmp	r3, r0
    28fa:	d204      	bcs.n	2906 <z_check_thread_stack_fail+0x26>
    28fc:	4281      	cmp	r1, r0
    28fe:	bf2c      	ite	cs
    2900:	2100      	movcs	r1, #0
    2902:	2101      	movcc	r1, #1
    2904:	e000      	b.n	2908 <z_check_thread_stack_fail+0x28>
    2906:	2100      	movs	r1, #0
    2908:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    290a:	bf08      	it	eq
    290c:	2000      	moveq	r0, #0
}
    290e:	4770      	bx	lr
    2910:	20000be8 	.word	0x20000be8

00002914 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2914:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2916:	4b09      	ldr	r3, [pc, #36]	; (293c <arch_switch_to_main_thread+0x28>)
    2918:	6098      	str	r0, [r3, #8]
{
    291a:	460d      	mov	r5, r1
    291c:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    291e:	f000 fa05 	bl	2d2c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2922:	4620      	mov	r0, r4
    2924:	f385 8809 	msr	PSP, r5
    2928:	2100      	movs	r1, #0
    292a:	b663      	cpsie	if
    292c:	f381 8811 	msr	BASEPRI, r1
    2930:	f3bf 8f6f 	isb	sy
    2934:	2200      	movs	r2, #0
    2936:	2300      	movs	r3, #0
    2938:	f006 fabb 	bl	8eb2 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    293c:	20000be8 	.word	0x20000be8

00002940 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2940:	4b04      	ldr	r3, [pc, #16]	; (2954 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2942:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2944:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2946:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2948:	d003      	beq.n	2952 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    294a:	4903      	ldr	r1, [pc, #12]	; (2958 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    294c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2950:	600a      	str	r2, [r1, #0]

00002952 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2952:	4770      	bx	lr
	ldr r3, =_kernel
    2954:	20000be8 	.word	0x20000be8
	ldr r1, =_SCS_ICSR
    2958:	e000ed04 	.word	0xe000ed04

0000295c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    295c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2960:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2964:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2966:	4672      	mov	r2, lr
	bl z_arm_fault
    2968:	f000 f8ae 	bl	2ac8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    296c:	bd01      	pop	{r0, pc}
    296e:	bf00      	nop

00002970 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2970:	2000      	movs	r0, #0
    msr CONTROL, r0
    2972:	f380 8814 	msr	CONTROL, r0
    isb
    2976:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    297a:	f006 fe4b 	bl	9614 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    297e:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2980:	490d      	ldr	r1, [pc, #52]	; (29b8 <__start+0x48>)
    str r0, [r1]
    2982:	6008      	str	r0, [r1, #0]
    dsb
    2984:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2988:	480c      	ldr	r0, [pc, #48]	; (29bc <__start+0x4c>)
    msr msp, r0
    298a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    298e:	f000 f97d 	bl	2c8c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2992:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2994:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2998:	4809      	ldr	r0, [pc, #36]	; (29c0 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    299a:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    299e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    29a0:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    29a4:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    29a8:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    29aa:	4308      	orrs	r0, r1
    msr CONTROL, r0
    29ac:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    29b0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    29b4:	f7ff ff42 	bl	283c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    29b8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    29bc:	20001ec0 	.word	0x20001ec0
    ldr r0, =z_interrupt_stacks
    29c0:	20002040 	.word	0x20002040

000029c4 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    29c4:	4b23      	ldr	r3, [pc, #140]	; (2a54 <mem_manage_fault+0x90>)
{
    29c6:	b570      	push	{r4, r5, r6, lr}
    29c8:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    29ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    29cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    29ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    29d0:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    29d2:	0790      	lsls	r0, r2, #30
    29d4:	d51a      	bpl.n	2a0c <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    29d6:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    29d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29da:	0612      	lsls	r2, r2, #24
    29dc:	d516      	bpl.n	2a0c <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    29de:	b119      	cbz	r1, 29e8 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    29e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    29e6:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    29e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    29ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    29ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29ee:	06d6      	lsls	r6, r2, #27
    29f0:	d40f      	bmi.n	2a12 <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    29f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    29f4:	0799      	lsls	r1, r3, #30
    29f6:	d40c      	bmi.n	2a12 <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    29f8:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    29fa:	4a16      	ldr	r2, [pc, #88]	; (2a54 <mem_manage_fault+0x90>)
    29fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    29fe:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2a02:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2a04:	2300      	movs	r3, #0
    2a06:	702b      	strb	r3, [r5, #0]

	return reason;
}
    2a08:	4620      	mov	r0, r4
    2a0a:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    2a0c:	f06f 0015 	mvn.w	r0, #21
    2a10:	e7ea      	b.n	29e8 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2a12:	4e10      	ldr	r6, [pc, #64]	; (2a54 <mem_manage_fault+0x90>)
    2a14:	6873      	ldr	r3, [r6, #4]
    2a16:	051a      	lsls	r2, r3, #20
    2a18:	d5ee      	bpl.n	29f8 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2a1a:	4621      	mov	r1, r4
    2a1c:	f7ff ff60 	bl	28e0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2a20:	4604      	mov	r4, r0
    2a22:	b118      	cbz	r0, 2a2c <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2a24:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2a28:	2402      	movs	r4, #2
    2a2a:	e7e6      	b.n	29fa <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2a2c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2a2e:	06db      	lsls	r3, r3, #27
    2a30:	d5e2      	bpl.n	29f8 <mem_manage_fault+0x34>
    2a32:	4a09      	ldr	r2, [pc, #36]	; (2a58 <mem_manage_fault+0x94>)
    2a34:	4909      	ldr	r1, [pc, #36]	; (2a5c <mem_manage_fault+0x98>)
    2a36:	480a      	ldr	r0, [pc, #40]	; (2a60 <mem_manage_fault+0x9c>)
    2a38:	f240 1349 	movw	r3, #329	; 0x149
    2a3c:	f006 fa27 	bl	8e8e <printk>
    2a40:	4808      	ldr	r0, [pc, #32]	; (2a64 <mem_manage_fault+0xa0>)
    2a42:	f006 fa24 	bl	8e8e <printk>
    2a46:	4804      	ldr	r0, [pc, #16]	; (2a58 <mem_manage_fault+0x94>)
    2a48:	f240 1149 	movw	r1, #329	; 0x149
    2a4c:	f006 f948 	bl	8ce0 <assert_post_action>
    2a50:	e7d3      	b.n	29fa <mem_manage_fault+0x36>
    2a52:	bf00      	nop
    2a54:	e000ed00 	.word	0xe000ed00
    2a58:	0000a055 	.word	0x0000a055
    2a5c:	0000a08f 	.word	0x0000a08f
    2a60:	00009cc3 	.word	0x00009cc3
    2a64:	0000a0d9 	.word	0x0000a0d9

00002a68 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2a68:	4b0d      	ldr	r3, [pc, #52]	; (2aa0 <bus_fault.isra.0+0x38>)
    2a6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2a6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2a70:	0592      	lsls	r2, r2, #22
    2a72:	d508      	bpl.n	2a86 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2a74:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2a76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2a78:	0412      	lsls	r2, r2, #16
    2a7a:	d504      	bpl.n	2a86 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2a7c:	b118      	cbz	r0, 2a86 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2a7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2a80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2a84:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2a86:	4b06      	ldr	r3, [pc, #24]	; (2aa0 <bus_fault.isra.0+0x38>)
    2a88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2a8c:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    2a8e:	bf58      	it	pl
    2a90:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2a92:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2a94:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2a96:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    2a9a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2a9c:	7008      	strb	r0, [r1, #0]

	return reason;
}
    2a9e:	4770      	bx	lr
    2aa0:	e000ed00 	.word	0xe000ed00

00002aa4 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2aa4:	4b07      	ldr	r3, [pc, #28]	; (2ac4 <usage_fault.isra.0+0x20>)
    2aa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2aa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2aaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    2aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2ab0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2ab4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2ab8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2abc:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    2abe:	2000      	movs	r0, #0
    2ac0:	4770      	bx	lr
    2ac2:	bf00      	nop
    2ac4:	e000ed00 	.word	0xe000ed00

00002ac8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2ac8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2aca:	4b54      	ldr	r3, [pc, #336]	; (2c1c <z_arm_fault+0x154>)
    2acc:	685c      	ldr	r4, [r3, #4]
{
    2ace:	b08a      	sub	sp, #40	; 0x28
    2ad0:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2ad2:	f3c4 0408 	ubfx	r4, r4, #0, #9
    2ad6:	2600      	movs	r6, #0
    2ad8:	f386 8811 	msr	BASEPRI, r6
    2adc:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2ae0:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    2ae4:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2ae8:	d108      	bne.n	2afc <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2aea:	f002 030c 	and.w	r3, r2, #12
    2aee:	2b08      	cmp	r3, #8
    2af0:	d004      	beq.n	2afc <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2af2:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    2af4:	bf5c      	itt	pl
    2af6:	4605      	movpl	r5, r0
			*nested_exc = true;
    2af8:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2afa:	b97d      	cbnz	r5, 2b1c <z_arm_fault+0x54>
    2afc:	4a48      	ldr	r2, [pc, #288]	; (2c20 <z_arm_fault+0x158>)
    2afe:	4949      	ldr	r1, [pc, #292]	; (2c24 <z_arm_fault+0x15c>)
    2b00:	4849      	ldr	r0, [pc, #292]	; (2c28 <z_arm_fault+0x160>)
    2b02:	f240 33f2 	movw	r3, #1010	; 0x3f2
    2b06:	f006 f9c2 	bl	8e8e <printk>
    2b0a:	4848      	ldr	r0, [pc, #288]	; (2c2c <z_arm_fault+0x164>)
    2b0c:	f006 f9bf 	bl	8e8e <printk>
    2b10:	4843      	ldr	r0, [pc, #268]	; (2c20 <z_arm_fault+0x158>)
    2b12:	f240 31f2 	movw	r1, #1010	; 0x3f2
    2b16:	f006 f8e3 	bl	8ce0 <assert_post_action>
    2b1a:	2500      	movs	r5, #0
	*recoverable = false;
    2b1c:	2300      	movs	r3, #0
    2b1e:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    2b22:	1ee3      	subs	r3, r4, #3
    2b24:	2b03      	cmp	r3, #3
    2b26:	d872      	bhi.n	2c0e <z_arm_fault+0x146>
    2b28:	e8df f003 	tbb	[pc, r3]
    2b2c:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2b30:	4b3a      	ldr	r3, [pc, #232]	; (2c1c <z_arm_fault+0x154>)
    2b32:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2b34:	f014 0402 	ands.w	r4, r4, #2
    2b38:	d169      	bne.n	2c0e <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2b3c:	2a00      	cmp	r2, #0
    2b3e:	db18      	blt.n	2b72 <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2b42:	005b      	lsls	r3, r3, #1
    2b44:	d54e      	bpl.n	2be4 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    2b46:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2b48:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2b4c:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2b50:	429a      	cmp	r2, r3
    2b52:	d00d      	beq.n	2b70 <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    2b54:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2b58:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    2b5c:	781b      	ldrb	r3, [r3, #0]
    2b5e:	b30b      	cbz	r3, 2ba4 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    2b60:	f10d 0207 	add.w	r2, sp, #7
    2b64:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2b66:	4628      	mov	r0, r5
    2b68:	f7ff ff2c 	bl	29c4 <mem_manage_fault>
		reason = usage_fault(esf);
    2b6c:	4604      	mov	r4, r0
		break;
    2b6e:	e000      	b.n	2b72 <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    2b70:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2b72:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2b76:	b99b      	cbnz	r3, 2ba0 <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2b78:	2220      	movs	r2, #32
    2b7a:	4629      	mov	r1, r5
    2b7c:	a802      	add	r0, sp, #8
    2b7e:	f006 f9d2 	bl	8f26 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2b84:	2e00      	cmp	r6, #0
    2b86:	d044      	beq.n	2c12 <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2b88:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2b8c:	b922      	cbnz	r2, 2b98 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2b8e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2b92:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2b96:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2b98:	a902      	add	r1, sp, #8
    2b9a:	4620      	mov	r0, r4
    2b9c:	f006 f993 	bl	8ec6 <z_arm_fatal_error>
}
    2ba0:	b00a      	add	sp, #40	; 0x28
    2ba2:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2ba4:	4b22      	ldr	r3, [pc, #136]	; (2c30 <z_arm_fault+0x168>)
    2ba6:	781b      	ldrb	r3, [r3, #0]
    2ba8:	b12b      	cbz	r3, 2bb6 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2baa:	f10d 0107 	add.w	r1, sp, #7
    2bae:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2bb0:	f7ff ff5a 	bl	2a68 <bus_fault.isra.0>
    2bb4:	e7da      	b.n	2b6c <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    2bb6:	4b1f      	ldr	r3, [pc, #124]	; (2c34 <z_arm_fault+0x16c>)
    2bb8:	881b      	ldrh	r3, [r3, #0]
    2bba:	b29b      	uxth	r3, r3
    2bbc:	b113      	cbz	r3, 2bc4 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    2bbe:	f7ff ff71 	bl	2aa4 <usage_fault.isra.0>
    2bc2:	e7d3      	b.n	2b6c <z_arm_fault+0xa4>
			__ASSERT(0,
    2bc4:	491c      	ldr	r1, [pc, #112]	; (2c38 <z_arm_fault+0x170>)
    2bc6:	4a16      	ldr	r2, [pc, #88]	; (2c20 <z_arm_fault+0x158>)
    2bc8:	4817      	ldr	r0, [pc, #92]	; (2c28 <z_arm_fault+0x160>)
    2bca:	f240 23c3 	movw	r3, #707	; 0x2c3
    2bce:	f006 f95e 	bl	8e8e <printk>
    2bd2:	481a      	ldr	r0, [pc, #104]	; (2c3c <z_arm_fault+0x174>)
    2bd4:	f006 f95b 	bl	8e8e <printk>
    2bd8:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    2bdc:	4810      	ldr	r0, [pc, #64]	; (2c20 <z_arm_fault+0x158>)
    2bde:	f006 f87f 	bl	8ce0 <assert_post_action>
    2be2:	e7c6      	b.n	2b72 <z_arm_fault+0xaa>
    2be4:	4914      	ldr	r1, [pc, #80]	; (2c38 <z_arm_fault+0x170>)
    2be6:	4a0e      	ldr	r2, [pc, #56]	; (2c20 <z_arm_fault+0x158>)
    2be8:	480f      	ldr	r0, [pc, #60]	; (2c28 <z_arm_fault+0x160>)
    2bea:	f240 23c7 	movw	r3, #711	; 0x2c7
    2bee:	f006 f94e 	bl	8e8e <printk>
    2bf2:	4813      	ldr	r0, [pc, #76]	; (2c40 <z_arm_fault+0x178>)
    2bf4:	f006 f94b 	bl	8e8e <printk>
    2bf8:	f240 21c7 	movw	r1, #711	; 0x2c7
    2bfc:	e7ee      	b.n	2bdc <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    2bfe:	f10d 0207 	add.w	r2, sp, #7
    2c02:	2100      	movs	r1, #0
    2c04:	e7af      	b.n	2b66 <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    2c06:	f10d 0107 	add.w	r1, sp, #7
    2c0a:	2000      	movs	r0, #0
    2c0c:	e7d0      	b.n	2bb0 <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2c0e:	2400      	movs	r4, #0
    2c10:	e7af      	b.n	2b72 <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2c12:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2c16:	f023 0301 	bic.w	r3, r3, #1
    2c1a:	e7bc      	b.n	2b96 <z_arm_fault+0xce>
    2c1c:	e000ed00 	.word	0xe000ed00
    2c20:	0000a055 	.word	0x0000a055
    2c24:	0000a0fc 	.word	0x0000a0fc
    2c28:	00009cc3 	.word	0x00009cc3
    2c2c:	0000a10f 	.word	0x0000a10f
    2c30:	e000ed29 	.word	0xe000ed29
    2c34:	e000ed2a 	.word	0xe000ed2a
    2c38:	0000a5e8 	.word	0x0000a5e8
    2c3c:	0000a14d 	.word	0x0000a14d
    2c40:	0000a171 	.word	0x0000a171

00002c44 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2c44:	4a02      	ldr	r2, [pc, #8]	; (2c50 <z_arm_fault_init+0xc>)
    2c46:	6953      	ldr	r3, [r2, #20]
    2c48:	f043 0310 	orr.w	r3, r3, #16
    2c4c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2c4e:	4770      	bx	lr
    2c50:	e000ed00 	.word	0xe000ed00

00002c54 <z_arm_interrupt_init>:
    2c54:	4804      	ldr	r0, [pc, #16]	; (2c68 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2c56:	2300      	movs	r3, #0
    2c58:	2120      	movs	r1, #32
    2c5a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2c5c:	3301      	adds	r3, #1
    2c5e:	2b30      	cmp	r3, #48	; 0x30
    2c60:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2c64:	d1f9      	bne.n	2c5a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2c66:	4770      	bx	lr
    2c68:	e000e100 	.word	0xe000e100

00002c6c <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2c6c:	4a06      	ldr	r2, [pc, #24]	; (2c88 <z_arm_clear_arm_mpu_config+0x1c>)
    2c6e:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    2c70:	2300      	movs	r3, #0
	int num_regions =
    2c72:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    2c76:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2c78:	428b      	cmp	r3, r1
    2c7a:	d100      	bne.n	2c7e <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2c7c:	4770      	bx	lr
  MPU->RNR = rnr;
    2c7e:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    2c80:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    2c82:	3301      	adds	r3, #1
    2c84:	e7f8      	b.n	2c78 <z_arm_clear_arm_mpu_config+0xc>
    2c86:	bf00      	nop
    2c88:	e000ed90 	.word	0xe000ed90

00002c8c <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2c8c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2c8e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2c90:	2300      	movs	r3, #0
    2c92:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2c96:	f7ff ffe9 	bl	2c6c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2c9a:	4b14      	ldr	r3, [pc, #80]	; (2cec <z_arm_init_arch_hw_at_boot+0x60>)
    2c9c:	f04f 32ff 	mov.w	r2, #4294967295
    2ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2ca4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2ca8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2cac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2cb0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2cb4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2cb8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2cbc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2cc0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2cc4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2cc8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2ccc:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2cd0:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    2cd4:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2cd8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2cdc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2ce0:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2ce2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ce6:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2cea:	bd08      	pop	{r3, pc}
    2cec:	e000e100 	.word	0xe000e100

00002cf0 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2cf0:	4b06      	ldr	r3, [pc, #24]	; (2d0c <z_impl_k_thread_abort+0x1c>)
    2cf2:	689b      	ldr	r3, [r3, #8]
    2cf4:	4283      	cmp	r3, r0
    2cf6:	d107      	bne.n	2d08 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2cf8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2cfc:	b123      	cbz	r3, 2d08 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2cfe:	4a04      	ldr	r2, [pc, #16]	; (2d10 <z_impl_k_thread_abort+0x20>)
    2d00:	6853      	ldr	r3, [r2, #4]
    2d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2d06:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2d08:	f004 bbee 	b.w	74e8 <z_thread_abort>
    2d0c:	20000be8 	.word	0x20000be8
    2d10:	e000ed00 	.word	0xe000ed00

00002d14 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2d14:	4b02      	ldr	r3, [pc, #8]	; (2d20 <z_arm_configure_static_mpu_regions+0xc>)
    2d16:	4a03      	ldr	r2, [pc, #12]	; (2d24 <z_arm_configure_static_mpu_regions+0x10>)
    2d18:	4803      	ldr	r0, [pc, #12]	; (2d28 <z_arm_configure_static_mpu_regions+0x14>)
    2d1a:	2101      	movs	r1, #1
    2d1c:	f000 b868 	b.w	2df0 <arm_core_mpu_configure_static_mpu_regions>
    2d20:	20040000 	.word	0x20040000
    2d24:	20000000 	.word	0x20000000
    2d28:	00009924 	.word	0x00009924

00002d2c <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2d2c:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2d2e:	4b05      	ldr	r3, [pc, #20]	; (2d44 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2d30:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    2d32:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2d34:	4a04      	ldr	r2, [pc, #16]	; (2d48 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2d36:	2120      	movs	r1, #32
    2d38:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2d3c:	4618      	mov	r0, r3
    2d3e:	2101      	movs	r1, #1
    2d40:	f000 b87e 	b.w	2e40 <arm_core_mpu_configure_dynamic_mpu_regions>
    2d44:	20000b20 	.word	0x20000b20
    2d48:	150b0000 	.word	0x150b0000

00002d4c <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2d4e:	4f1e      	ldr	r7, [pc, #120]	; (2dc8 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2d50:	2600      	movs	r6, #0
    2d52:	428e      	cmp	r6, r1
    2d54:	db01      	blt.n	2d5a <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2d56:	4610      	mov	r0, r2
    2d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2d5a:	6844      	ldr	r4, [r0, #4]
    2d5c:	b384      	cbz	r4, 2dc0 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    2d5e:	b153      	cbz	r3, 2d76 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2d60:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2d64:	ea14 0f0c 	tst.w	r4, ip
    2d68:	d118      	bne.n	2d9c <mpu_configure_regions+0x50>
		&&
    2d6a:	2c1f      	cmp	r4, #31
    2d6c:	d916      	bls.n	2d9c <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2d6e:	6805      	ldr	r5, [r0, #0]
		&&
    2d70:	ea1c 0f05 	tst.w	ip, r5
    2d74:	d112      	bne.n	2d9c <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2d76:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2d78:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2d7a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2d7e:	b2d2      	uxtb	r2, r2
    2d80:	d90f      	bls.n	2da2 <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    2d82:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2d86:	d80e      	bhi.n	2da6 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2d88:	3c01      	subs	r4, #1
    2d8a:	fab4 f484 	clz	r4, r4
    2d8e:	f1c4 041f 	rsb	r4, r4, #31
    2d92:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2d94:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2d96:	ea4c 0404 	orr.w	r4, ip, r4
    2d9a:	d906      	bls.n	2daa <mpu_configure_regions+0x5e>
			return -EINVAL;
    2d9c:	f06f 0215 	mvn.w	r2, #21
    2da0:	e7d9      	b.n	2d56 <mpu_configure_regions+0xa>
		return REGION_32B;
    2da2:	2408      	movs	r4, #8
    2da4:	e7f6      	b.n	2d94 <mpu_configure_regions+0x48>
		return REGION_4G;
    2da6:	243e      	movs	r4, #62	; 0x3e
    2da8:	e7f4      	b.n	2d94 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2daa:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2dae:	4315      	orrs	r5, r2
    2db0:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2db4:	f044 0401 	orr.w	r4, r4, #1
    2db8:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2dba:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2dbc:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2dbe:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2dc0:	3601      	adds	r6, #1
    2dc2:	300c      	adds	r0, #12
    2dc4:	e7c5      	b.n	2d52 <mpu_configure_regions+0x6>
    2dc6:	bf00      	nop
    2dc8:	e000ed90 	.word	0xe000ed90

00002dcc <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2dcc:	4b03      	ldr	r3, [pc, #12]	; (2ddc <arm_core_mpu_enable+0x10>)
    2dce:	2205      	movs	r2, #5
    2dd0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    2dd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2dd6:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2dda:	4770      	bx	lr
    2ddc:	e000ed90 	.word	0xe000ed90

00002de0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2de0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2de4:	4b01      	ldr	r3, [pc, #4]	; (2dec <arm_core_mpu_disable+0xc>)
    2de6:	2200      	movs	r2, #0
    2de8:	605a      	str	r2, [r3, #4]
}
    2dea:	4770      	bx	lr
    2dec:	e000ed90 	.word	0xe000ed90

00002df0 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2df0:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2df2:	4d0e      	ldr	r5, [pc, #56]	; (2e2c <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2df4:	2301      	movs	r3, #1
    2df6:	782a      	ldrb	r2, [r5, #0]
    2df8:	460c      	mov	r4, r1
    2dfa:	f7ff ffa7 	bl	2d4c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2dfe:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    2e00:	3016      	adds	r0, #22
    2e02:	d111      	bne.n	2e28 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2e04:	f240 1311 	movw	r3, #273	; 0x111
    2e08:	4a09      	ldr	r2, [pc, #36]	; (2e30 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2e0a:	490a      	ldr	r1, [pc, #40]	; (2e34 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    2e0c:	480a      	ldr	r0, [pc, #40]	; (2e38 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    2e0e:	f006 f83e 	bl	8e8e <printk>
    2e12:	4621      	mov	r1, r4
    2e14:	4809      	ldr	r0, [pc, #36]	; (2e3c <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    2e16:	f006 f83a 	bl	8e8e <printk>
			regions_num);
	}
}
    2e1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2e1e:	4804      	ldr	r0, [pc, #16]	; (2e30 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2e20:	f240 1111 	movw	r1, #273	; 0x111
    2e24:	f005 bf5c 	b.w	8ce0 <assert_post_action>
}
    2e28:	bd38      	pop	{r3, r4, r5, pc}
    2e2a:	bf00      	nop
    2e2c:	20000c8c 	.word	0x20000c8c
    2e30:	0000a1a1 	.word	0x0000a1a1
    2e34:	0000a5e8 	.word	0x0000a5e8
    2e38:	00009cc3 	.word	0x00009cc3
    2e3c:	0000a1d8 	.word	0x0000a1d8

00002e40 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2e40:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    2e42:	4a12      	ldr	r2, [pc, #72]	; (2e8c <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2e44:	2300      	movs	r3, #0
    2e46:	7812      	ldrb	r2, [r2, #0]
    2e48:	460c      	mov	r4, r1
    2e4a:	f7ff ff7f 	bl	2d4c <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2e4e:	f110 0f16 	cmn.w	r0, #22
    2e52:	d008      	beq.n	2e66 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    2e54:	4b0e      	ldr	r3, [pc, #56]	; (2e90 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    2e56:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2e58:	2807      	cmp	r0, #7
    2e5a:	dd00      	ble.n	2e5e <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2e5c:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    2e5e:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    2e60:	611a      	str	r2, [r3, #16]
    2e62:	3001      	adds	r0, #1
    2e64:	e7f8      	b.n	2e58 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2e66:	4a0b      	ldr	r2, [pc, #44]	; (2e94 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2e68:	490b      	ldr	r1, [pc, #44]	; (2e98 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    2e6a:	480c      	ldr	r0, [pc, #48]	; (2e9c <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    2e6c:	f44f 7398 	mov.w	r3, #304	; 0x130
    2e70:	f006 f80d 	bl	8e8e <printk>
    2e74:	4621      	mov	r1, r4
    2e76:	480a      	ldr	r0, [pc, #40]	; (2ea0 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    2e78:	f006 f809 	bl	8e8e <printk>
}
    2e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2e80:	4804      	ldr	r0, [pc, #16]	; (2e94 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2e82:	f44f 7198 	mov.w	r1, #304	; 0x130
    2e86:	f005 bf2b 	b.w	8ce0 <assert_post_action>
    2e8a:	bf00      	nop
    2e8c:	20000c8c 	.word	0x20000c8c
    2e90:	e000ed90 	.word	0xe000ed90
    2e94:	0000a1a1 	.word	0x0000a1a1
    2e98:	0000a5e8 	.word	0x0000a5e8
    2e9c:	00009cc3 	.word	0x00009cc3
    2ea0:	0000a204 	.word	0x0000a204

00002ea4 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2ea4:	4925      	ldr	r1, [pc, #148]	; (2f3c <z_arm_mpu_init+0x98>)
{
    2ea6:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2ea8:	680c      	ldr	r4, [r1, #0]
    2eaa:	2c08      	cmp	r4, #8
    2eac:	d913      	bls.n	2ed6 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    2eae:	f44f 73a4 	mov.w	r3, #328	; 0x148
    2eb2:	4a23      	ldr	r2, [pc, #140]	; (2f40 <z_arm_mpu_init+0x9c>)
    2eb4:	4923      	ldr	r1, [pc, #140]	; (2f44 <z_arm_mpu_init+0xa0>)
    2eb6:	4824      	ldr	r0, [pc, #144]	; (2f48 <z_arm_mpu_init+0xa4>)
    2eb8:	f005 ffe9 	bl	8e8e <printk>
    2ebc:	4823      	ldr	r0, [pc, #140]	; (2f4c <z_arm_mpu_init+0xa8>)
    2ebe:	2208      	movs	r2, #8
    2ec0:	4621      	mov	r1, r4
    2ec2:	f005 ffe4 	bl	8e8e <printk>
    2ec6:	481e      	ldr	r0, [pc, #120]	; (2f40 <z_arm_mpu_init+0x9c>)
    2ec8:	f44f 71a4 	mov.w	r1, #328	; 0x148
    2ecc:	f005 ff08 	bl	8ce0 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    2ed0:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    2ed4:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    2ed6:	f7ff ff83 	bl	2de0 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2eda:	6848      	ldr	r0, [r1, #4]
    2edc:	491c      	ldr	r1, [pc, #112]	; (2f50 <z_arm_mpu_init+0xac>)
    2ede:	2200      	movs	r2, #0
    2ee0:	4294      	cmp	r4, r2
    2ee2:	f100 000c 	add.w	r0, r0, #12
    2ee6:	d119      	bne.n	2f1c <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    2ee8:	4b1a      	ldr	r3, [pc, #104]	; (2f54 <z_arm_mpu_init+0xb0>)
    2eea:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    2eec:	f7ff ff6e 	bl	2dcc <arm_core_mpu_enable>
	__ASSERT(
    2ef0:	680b      	ldr	r3, [r1, #0]
    2ef2:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2ef6:	2b08      	cmp	r3, #8
    2ef8:	d00e      	beq.n	2f18 <z_arm_mpu_init+0x74>
    2efa:	4917      	ldr	r1, [pc, #92]	; (2f58 <z_arm_mpu_init+0xb4>)
    2efc:	4a10      	ldr	r2, [pc, #64]	; (2f40 <z_arm_mpu_init+0x9c>)
    2efe:	4812      	ldr	r0, [pc, #72]	; (2f48 <z_arm_mpu_init+0xa4>)
    2f00:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    2f04:	f005 ffc3 	bl	8e8e <printk>
    2f08:	4814      	ldr	r0, [pc, #80]	; (2f5c <z_arm_mpu_init+0xb8>)
    2f0a:	f005 ffc0 	bl	8e8e <printk>
    2f0e:	480c      	ldr	r0, [pc, #48]	; (2f40 <z_arm_mpu_init+0x9c>)
    2f10:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    2f14:	f005 fee4 	bl	8ce0 <assert_post_action>
	return 0;
    2f18:	2000      	movs	r0, #0
    2f1a:	e7db      	b.n	2ed4 <z_arm_mpu_init+0x30>
    2f1c:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2f1e:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    2f22:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2f26:	4313      	orrs	r3, r2
    2f28:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2f2c:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2f2e:	f850 3c04 	ldr.w	r3, [r0, #-4]
    2f32:	f043 0301 	orr.w	r3, r3, #1
    2f36:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2f38:	3201      	adds	r2, #1
    2f3a:	e7d1      	b.n	2ee0 <z_arm_mpu_init+0x3c>
    2f3c:	00009930 	.word	0x00009930
    2f40:	0000a1a1 	.word	0x0000a1a1
    2f44:	0000a5e8 	.word	0x0000a5e8
    2f48:	00009cc3 	.word	0x00009cc3
    2f4c:	0000a231 	.word	0x0000a231
    2f50:	e000ed90 	.word	0xe000ed90
    2f54:	20000c8c 	.word	0x20000c8c
    2f58:	0000a265 	.word	0x0000a265
    2f5c:	0000a2b5 	.word	0x0000a2b5

00002f60 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2f60:	4b01      	ldr	r3, [pc, #4]	; (2f68 <__stdout_hook_install+0x8>)
    2f62:	6018      	str	r0, [r3, #0]
}
    2f64:	4770      	bx	lr
    2f66:	bf00      	nop
    2f68:	200000d4 	.word	0x200000d4

00002f6c <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2f6c:	f04f 0320 	mov.w	r3, #32
    2f70:	f3ef 8111 	mrs	r1, BASEPRI
    2f74:	f383 8812 	msr	BASEPRI_MAX, r3
    2f78:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2f7c:	4a0f      	ldr	r2, [pc, #60]	; (2fbc <nordicsemi_nrf52_init+0x50>)
    2f7e:	2301      	movs	r3, #1
    2f80:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2f84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2f88:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2f8c:	4a0c      	ldr	r2, [pc, #48]	; (2fc0 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2f8e:	6812      	ldr	r2, [r2, #0]
    2f90:	2a08      	cmp	r2, #8
    2f92:	d108      	bne.n	2fa6 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2f94:	4a0b      	ldr	r2, [pc, #44]	; (2fc4 <nordicsemi_nrf52_init+0x58>)
    2f96:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2f98:	2a05      	cmp	r2, #5
    2f9a:	d804      	bhi.n	2fa6 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2f9c:	480a      	ldr	r0, [pc, #40]	; (2fc8 <nordicsemi_nrf52_init+0x5c>)
    2f9e:	5c82      	ldrb	r2, [r0, r2]
    2fa0:	b10a      	cbz	r2, 2fa6 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2fa2:	4a0a      	ldr	r2, [pc, #40]	; (2fcc <nordicsemi_nrf52_init+0x60>)
    2fa4:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2fa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2faa:	2201      	movs	r2, #1
    2fac:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2fb0:	f381 8811 	msr	BASEPRI, r1
    2fb4:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2fb8:	2000      	movs	r0, #0
    2fba:	4770      	bx	lr
    2fbc:	4001e000 	.word	0x4001e000
    2fc0:	10000130 	.word	0x10000130
    2fc4:	10000134 	.word	0x10000134
    2fc8:	0000a2e5 	.word	0x0000a2e5
    2fcc:	40000638 	.word	0x40000638

00002fd0 <sys_arch_reboot>:
    *p_gpregret = val;
    2fd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2fd4:	b2c0      	uxtb	r0, r0
    2fd6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2fda:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2fde:	4905      	ldr	r1, [pc, #20]	; (2ff4 <sys_arch_reboot+0x24>)
    2fe0:	4b05      	ldr	r3, [pc, #20]	; (2ff8 <sys_arch_reboot+0x28>)
    2fe2:	68ca      	ldr	r2, [r1, #12]
    2fe4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2fe8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2fea:	60cb      	str	r3, [r1, #12]
    2fec:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2ff0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2ff2:	e7fd      	b.n	2ff0 <sys_arch_reboot+0x20>
    2ff4:	e000ed00 	.word	0xe000ed00
    2ff8:	05fa0004 	.word	0x05fa0004

00002ffc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2ffc:	b120      	cbz	r0, 3008 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2ffe:	4b03      	ldr	r3, [pc, #12]	; (300c <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3000:	0180      	lsls	r0, r0, #6
    3002:	f043 0301 	orr.w	r3, r3, #1
    3006:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3008:	4770      	bx	lr
    300a:	bf00      	nop
    300c:	000098f0 	.word	0x000098f0

00003010 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    3010:	4a05      	ldr	r2, [pc, #20]	; (3028 <adc_context_start_sampling.isra.0+0x18>)
    3012:	2301      	movs	r3, #1
    3014:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    3018:	b108      	cbz	r0, 301e <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    301a:	60d3      	str	r3, [r2, #12]
}
    301c:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    301e:	6013      	str	r3, [r2, #0]
    3020:	4a02      	ldr	r2, [pc, #8]	; (302c <adc_context_start_sampling.isra.0+0x1c>)
    3022:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    3024:	4770      	bx	lr
    3026:	bf00      	nop
    3028:	40007000 	.word	0x40007000
    302c:	40007004 	.word	0x40007004

00003030 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    3030:	7908      	ldrb	r0, [r1, #4]
{
    3032:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    3034:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    3038:	2c07      	cmp	r4, #7
    303a:	d81f      	bhi.n	307c <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    303c:	780b      	ldrb	r3, [r1, #0]
    303e:	2b09      	cmp	r3, #9
    3040:	d81c      	bhi.n	307c <adc_nrfx_channel_setup+0x4c>
    3042:	e8df f003 	tbb	[pc, r3]
    3046:	0606      	.short	0x0606
    3048:	1b060606 	.word	0x1b060606
    304c:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    3050:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    3052:	784a      	ldrb	r2, [r1, #1]
    3054:	2a03      	cmp	r2, #3
    3056:	d018      	beq.n	308a <adc_nrfx_channel_setup+0x5a>
    3058:	2a04      	cmp	r2, #4
    305a:	d10f      	bne.n	307c <adc_nrfx_channel_setup+0x4c>
    305c:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    305e:	884a      	ldrh	r2, [r1, #2]
    3060:	f244 060a 	movw	r6, #16394	; 0x400a
    3064:	42b2      	cmp	r2, r6
    3066:	d044      	beq.n	30f2 <adc_nrfx_channel_setup+0xc2>
    3068:	d811      	bhi.n	308e <adc_nrfx_channel_setup+0x5e>
    306a:	f244 0603 	movw	r6, #16387	; 0x4003
    306e:	42b2      	cmp	r2, r6
    3070:	d03b      	beq.n	30ea <adc_nrfx_channel_setup+0xba>
    3072:	f244 0605 	movw	r6, #16389	; 0x4005
    3076:	42b2      	cmp	r2, r6
    3078:	d039      	beq.n	30ee <adc_nrfx_channel_setup+0xbe>
    307a:	b3d2      	cbz	r2, 30f2 <adc_nrfx_channel_setup+0xc2>
    307c:	f06f 0015 	mvn.w	r0, #21
    3080:	e032      	b.n	30e8 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    3082:	2306      	movs	r3, #6
		break;
    3084:	e7e5      	b.n	3052 <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    3086:	2307      	movs	r3, #7
		break;
    3088:	e7e3      	b.n	3052 <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    308a:	2501      	movs	r5, #1
    308c:	e7e7      	b.n	305e <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    308e:	f244 0614 	movw	r6, #16404	; 0x4014
    3092:	42b2      	cmp	r2, r6
    3094:	d02f      	beq.n	30f6 <adc_nrfx_channel_setup+0xc6>
    3096:	f244 0628 	movw	r6, #16424	; 0x4028
    309a:	42b2      	cmp	r2, r6
    309c:	d02d      	beq.n	30fa <adc_nrfx_channel_setup+0xca>
    309e:	f244 060f 	movw	r6, #16399	; 0x400f
    30a2:	42b2      	cmp	r2, r6
    30a4:	d1ea      	bne.n	307c <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    30a6:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    30a8:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    30ac:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    30ae:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    30b2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    30b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    30ba:	0122      	lsls	r2, r4, #4
    30bc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    30c0:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    30c4:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    30c6:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    30ca:	0123      	lsls	r3, r4, #4
    30cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    30d0:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    30d4:	798a      	ldrb	r2, [r1, #6]
    30d6:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    30da:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    30de:	4b08      	ldr	r3, [pc, #32]	; (3100 <adc_nrfx_channel_setup+0xd0>)
    30e0:	441c      	add	r4, r3
    30e2:	794b      	ldrb	r3, [r1, #5]
    30e4:	f884 30a8 	strb.w	r3, [r4, #168]	; 0xa8
}
    30e8:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    30ea:	2200      	movs	r2, #0
    30ec:	e7dc      	b.n	30a8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    30ee:	2201      	movs	r2, #1
    30f0:	e7da      	b.n	30a8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    30f2:	2202      	movs	r2, #2
    30f4:	e7d8      	b.n	30a8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    30f6:	2204      	movs	r2, #4
    30f8:	e7d6      	b.n	30a8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    30fa:	2205      	movs	r2, #5
    30fc:	e7d4      	b.n	30a8 <adc_nrfx_channel_setup+0x78>
    30fe:	bf00      	nop
    3100:	20000000 	.word	0x20000000

00003104 <start_read.isra.0>:
	}

	return 0;
}

static int start_read(const struct device *dev,
    3104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3106:	4605      	mov	r5, r0
		      const struct adc_sequence *sequence)
{
	int error;
	uint32_t selected_channels = sequence->channels;
    3108:	6840      	ldr	r0, [r0, #4]
	uint8_t channel_id;

	/* Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
    310a:	b910      	cbnz	r0, 3112 <start_read.isra.0+0xe>
				channel_id,
				NRF_SAADC_INPUT_DISABLED);
		}
	} while (++channel_id < SAADC_CH_NUM);

	error = set_resolution(sequence);
    310c:	f06f 0015 	mvn.w	r0, #21
    3110:	e09c      	b.n	324c <start_read.isra.0+0x148>
	if (!selected_channels ||
    3112:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    3116:	d1f9      	bne.n	310c <start_read.isra.0+0x8>
    p_reg->CH[channel].PSELP = pselp;
    3118:	4c57      	ldr	r4, [pc, #348]	; (3278 <start_read.isra.0+0x174>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    311a:	4f58      	ldr	r7, [pc, #352]	; (327c <start_read.isra.0+0x178>)
	active_channels = 0U;
    311c:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    311e:	fa20 f302 	lsr.w	r3, r0, r2
    3122:	f013 0301 	ands.w	r3, r3, #1
    3126:	d033      	beq.n	3190 <start_read.isra.0+0x8c>
			if (m_data.positive_inputs[channel_id] == 0U) {
    3128:	18bb      	adds	r3, r7, r2
    312a:	f893 c0a8 	ldrb.w	ip, [r3, #168]	; 0xa8
    312e:	f1bc 0f00 	cmp.w	ip, #0
    3132:	d0eb      	beq.n	310c <start_read.isra.0+0x8>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    3134:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    3138:	7c6e      	ldrb	r6, [r5, #17]
    313a:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    313e:	3e00      	subs	r6, #0
    3140:	bf18      	it	ne
    3142:	2601      	movne	r6, #1
    3144:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    3148:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    314c:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    3150:	f102 0351 	add.w	r3, r2, #81	; 0x51
    3154:	011b      	lsls	r3, r3, #4
			++active_channels;
    3156:	3101      	adds	r1, #1
    3158:	f844 c003 	str.w	ip, [r4, r3]
    315c:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    315e:	3201      	adds	r2, #1
    3160:	2a08      	cmp	r2, #8
    3162:	d1dc      	bne.n	311e <start_read.isra.0+0x1a>
	switch (sequence->resolution) {
    3164:	7c2b      	ldrb	r3, [r5, #16]
    3166:	3b08      	subs	r3, #8
    3168:	2b06      	cmp	r3, #6
    316a:	d8cf      	bhi.n	310c <start_read.isra.0+0x8>
    316c:	a201      	add	r2, pc, #4	; (adr r2, 3174 <start_read.isra.0+0x70>)
    316e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3172:	bf00      	nop
    3174:	00003259 	.word	0x00003259
    3178:	0000310d 	.word	0x0000310d
    317c:	0000319b 	.word	0x0000319b
    3180:	0000310d 	.word	0x0000310d
    3184:	00003251 	.word	0x00003251
    3188:	0000310d 	.word	0x0000310d
    318c:	00003255 	.word	0x00003255
    3190:	f102 0651 	add.w	r6, r2, #81	; 0x51
    3194:	0136      	lsls	r6, r6, #4
    3196:	51a3      	str	r3, [r4, r6]
}
    3198:	e7e1      	b.n	315e <start_read.isra.0+0x5a>
	error = set_resolution(sequence);
    319a:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    319c:	4b36      	ldr	r3, [pc, #216]	; (3278 <start_read.isra.0+0x174>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    319e:	2901      	cmp	r1, #1
    31a0:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	if (error) {
		return error;
	}

	error = set_oversampling(sequence, active_channels);
    31a4:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    31a6:	d959      	bls.n	325c <start_read.isra.0+0x158>
    31a8:	2a00      	cmp	r2, #0
    31aa:	d1af      	bne.n	310c <start_read.isra.0+0x8>
    p_reg->OVERSAMPLE = oversample;
    31ac:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    31b0:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    31b2:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    31b4:	b112      	cbz	r2, 31bc <start_read.isra.0+0xb8>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    31b6:	8992      	ldrh	r2, [r2, #12]
    31b8:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    31bc:	68ea      	ldr	r2, [r5, #12]
    31be:	429a      	cmp	r2, r3
    31c0:	d356      	bcc.n	3270 <start_read.isra.0+0x16c>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    31c2:	4b2d      	ldr	r3, [pc, #180]	; (3278 <start_read.isra.0+0x174>)
    31c4:	68aa      	ldr	r2, [r5, #8]
    31c6:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    31ca:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    31cc:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    31d0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    31d2:	4c2a      	ldr	r4, [pc, #168]	; (327c <start_read.isra.0+0x178>)
    31d4:	f104 067c 	add.w	r6, r4, #124	; 0x7c
    31d8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    31da:	683b      	ldr	r3, [r7, #0]
    31dc:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    31de:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    31e0:	2600      	movs	r6, #0
    31e2:	6726      	str	r6, [r4, #112]	; 0x70
	if (sequence->options) {
    31e4:	2b00      	cmp	r3, #0
    31e6:	d03c      	beq.n	3262 <start_read.isra.0+0x15e>
		ctx->options = *sequence->options;
    31e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    31ea:	f104 0590 	add.w	r5, r4, #144	; 0x90
    31ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    31f2:	67e5      	str	r5, [r4, #124]	; 0x7c
		ctx->sampling_index = 0U;
    31f4:	f8a4 60a0 	strh.w	r6, [r4, #160]	; 0xa0

		if (ctx->options.interval_us != 0U) {
    31f8:	b398      	cbz	r0, 3262 <start_read.isra.0+0x15e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    31fa:	f3bf 8f5b 	dmb	ish
    31fe:	e854 3f00 	ldrex	r3, [r4]
    3202:	e844 6200 	strex	r2, r6, [r4]
    3206:	2a00      	cmp	r2, #0
    3208:	d1f9      	bne.n	31fe <start_read.isra.0+0xfa>
    320a:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    320e:	481c      	ldr	r0, [pc, #112]	; (3280 <start_read.isra.0+0x17c>)
    3210:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    3214:	4a1b      	ldr	r2, [pc, #108]	; (3284 <start_read.isra.0+0x180>)
    3216:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    321a:	2100      	movs	r1, #0
    321c:	2300      	movs	r3, #0
    321e:	fbe5 0106 	umlal	r0, r1, r5, r6
    3222:	f7fd fd3d 	bl	ca0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    3226:	2200      	movs	r2, #0
    3228:	e9cd 0100 	strd	r0, r1, [sp]
    322c:	2300      	movs	r3, #0
    322e:	f104 0008 	add.w	r0, r4, #8
    3232:	f005 f8a1 	bl	8378 <z_impl_k_timer_start>
	if (ctx->asynchronous) {
    3236:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    323a:	b9bb      	cbnz	r3, 326c <start_read.isra.0+0x168>
	return z_impl_k_sem_take(sem, timeout);
    323c:	4812      	ldr	r0, [pc, #72]	; (3288 <start_read.isra.0+0x184>)
    323e:	f04f 32ff 	mov.w	r2, #4294967295
    3242:	f04f 33ff 	mov.w	r3, #4294967295
    3246:	f004 fab1 	bl	77ac <z_impl_k_sem_take>
	return ctx->status;
    324a:	6f20      	ldr	r0, [r4, #112]	; 0x70

	adc_context_start_read(&m_data.ctx, sequence);

	error = adc_context_wait_for_completion(&m_data.ctx);
	return error;
}
    324c:	b003      	add	sp, #12
    324e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    3250:	2202      	movs	r2, #2
		break;
    3252:	e7a3      	b.n	319c <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    3254:	2203      	movs	r2, #3
		break;
    3256:	e7a1      	b.n	319c <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    3258:	2200      	movs	r2, #0
    325a:	e79f      	b.n	319c <start_read.isra.0+0x98>
	switch (sequence->oversampling) {
    325c:	2a08      	cmp	r2, #8
    325e:	d9a5      	bls.n	31ac <start_read.isra.0+0xa8>
    3260:	e754      	b.n	310c <start_read.isra.0+0x8>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    3262:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
    3266:	f7ff fed3 	bl	3010 <adc_context_start_sampling.isra.0>
    326a:	e7e4      	b.n	3236 <start_read.isra.0+0x132>
		return 0;
    326c:	2000      	movs	r0, #0
	return error;
    326e:	e7ed      	b.n	324c <start_read.isra.0+0x148>
		return -ENOMEM;
    3270:	f06f 000b 	mvn.w	r0, #11
    3274:	e7ea      	b.n	324c <start_read.isra.0+0x148>
    3276:	bf00      	nop
    3278:	40007000 	.word	0x40007000
    327c:	20000000 	.word	0x20000000
    3280:	000f423f 	.word	0x000f423f
    3284:	000f4240 	.word	0x000f4240
    3288:	20000058 	.word	0x20000058

0000328c <adc_nrfx_read_async>:
#ifdef CONFIG_ADC_ASYNC
/* Implementation of the ADC driver API function: adc_read_async. */
static int adc_nrfx_read_async(const struct device *dev,
			       const struct adc_sequence *sequence,
			       struct k_poll_signal *async)
{
    328c:	b570      	push	{r4, r5, r6, lr}
    328e:	460c      	mov	r4, r1
    3290:	4616      	mov	r6, r2
    3292:	4d0d      	ldr	r5, [pc, #52]	; (32c8 <adc_nrfx_read_async+0x3c>)
    3294:	f04f 32ff 	mov.w	r2, #4294967295
    3298:	f04f 33ff 	mov.w	r3, #4294967295
    329c:	f105 0040 	add.w	r0, r5, #64	; 0x40
    32a0:	f004 fa84 	bl	77ac <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    32a4:	2301      	movs	r3, #1
	int error;

	adc_context_lock(&m_data.ctx, true, async);
	error = start_read(dev, sequence);
    32a6:	4620      	mov	r0, r4
    32a8:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    32ac:	676e      	str	r6, [r5, #116]	; 0x74
    32ae:	f7ff ff29 	bl	3104 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    32b2:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    32b6:	4604      	mov	r4, r0
    32b8:	b103      	cbz	r3, 32bc <adc_nrfx_read_async+0x30>
    32ba:	b110      	cbz	r0, 32c2 <adc_nrfx_read_async+0x36>
	z_impl_k_sem_give(sem);
    32bc:	4803      	ldr	r0, [pc, #12]	; (32cc <adc_nrfx_read_async+0x40>)
    32be:	f004 fa31 	bl	7724 <z_impl_k_sem_give>
	adc_context_release(&m_data.ctx, error);

	return error;
}
    32c2:	4620      	mov	r0, r4
    32c4:	bd70      	pop	{r4, r5, r6, pc}
    32c6:	bf00      	nop
    32c8:	20000000 	.word	0x20000000
    32cc:	20000040 	.word	0x20000040

000032d0 <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    32d0:	4b0d      	ldr	r3, [pc, #52]	; (3308 <init_saadc+0x38>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    32d2:	b510      	push	{r4, lr}
    32d4:	2400      	movs	r4, #0
    32d6:	601c      	str	r4, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    32d8:	681b      	ldr	r3, [r3, #0]
    32da:	4b0c      	ldr	r3, [pc, #48]	; (330c <init_saadc+0x3c>)
    32dc:	601c      	str	r4, [r3, #0]
    32de:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    32e0:	4b0b      	ldr	r3, [pc, #44]	; (3310 <init_saadc+0x40>)
    32e2:	2212      	movs	r2, #18
    32e4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    32e8:	2007      	movs	r0, #7
    32ea:	f7ff fa55 	bl	2798 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    32ee:	4622      	mov	r2, r4
    32f0:	2101      	movs	r1, #1
    32f2:	2007      	movs	r0, #7
    32f4:	f7ff fa6e 	bl	27d4 <z_arm_irq_priority_set>
	return z_impl_k_sem_count_get(sem);
    32f8:	4806      	ldr	r0, [pc, #24]	; (3314 <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    32fa:	6c83      	ldr	r3, [r0, #72]	; 0x48
    32fc:	b913      	cbnz	r3, 3304 <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    32fe:	3040      	adds	r0, #64	; 0x40
    3300:	f004 fa10 	bl	7724 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    3304:	2000      	movs	r0, #0
    3306:	bd10      	pop	{r4, pc}
    3308:	40007104 	.word	0x40007104
    330c:	40007110 	.word	0x40007110
    3310:	40007000 	.word	0x40007000
    3314:	20000000 	.word	0x20000000

00003318 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3318:	4b34      	ldr	r3, [pc, #208]	; (33ec <saadc_irq_handler+0xd4>)
    331a:	681a      	ldr	r2, [r3, #0]
{
    331c:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    331e:	2a00      	cmp	r2, #0
    3320:	d055      	beq.n	33ce <saadc_irq_handler+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3322:	2200      	movs	r2, #0
    3324:	601a      	str	r2, [r3, #0]
    3326:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    3328:	4c31      	ldr	r4, [pc, #196]	; (33f0 <saadc_irq_handler+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    332a:	4b32      	ldr	r3, [pc, #200]	; (33f4 <saadc_irq_handler+0xdc>)
    332c:	2101      	movs	r1, #1
    332e:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    3330:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    3334:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    3336:	b3db      	cbz	r3, 33b0 <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    3338:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    333c:	b143      	cbz	r3, 3350 <saadc_irq_handler+0x38>
			action = callback(dev,
    333e:	f8b4 20a0 	ldrh.w	r2, [r4, #160]	; 0xa0
    3342:	f104 017c 	add.w	r1, r4, #124	; 0x7c
    3346:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    3348:	2801      	cmp	r0, #1
    334a:	d014      	beq.n	3376 <saadc_irq_handler+0x5e>
    334c:	2802      	cmp	r0, #2
    334e:	d029      	beq.n	33a4 <saadc_irq_handler+0x8c>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    3350:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
    3354:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
    3358:	429a      	cmp	r2, r3
    335a:	d923      	bls.n	33a4 <saadc_irq_handler+0x8c>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    335c:	3301      	adds	r3, #1
    335e:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    3362:	4b25      	ldr	r3, [pc, #148]	; (33f8 <saadc_irq_handler+0xe0>)
    3364:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    3368:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    336c:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    336e:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    3372:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    3376:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    337a:	b92b      	cbnz	r3, 3388 <saadc_irq_handler+0x70>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    337c:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
}
    3380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3384:	f7ff be44 	b.w	3010 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    3388:	f3bf 8f5b 	dmb	ish
    338c:	e854 3f00 	ldrex	r3, [r4]
    3390:	1e5a      	subs	r2, r3, #1
    3392:	e844 2100 	strex	r1, r2, [r4]
    3396:	2900      	cmp	r1, #0
    3398:	d1f8      	bne.n	338c <saadc_irq_handler+0x74>
    339a:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    339e:	2b01      	cmp	r3, #1
    33a0:	dcec      	bgt.n	337c <saadc_irq_handler+0x64>
    33a2:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    33a4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    33a8:	b113      	cbz	r3, 33b0 <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    33aa:	4814      	ldr	r0, [pc, #80]	; (33fc <saadc_irq_handler+0xe4>)
    33ac:	f006 f90d 	bl	95ca <z_impl_k_timer_stop>
	if (ctx->asynchronous) {
    33b0:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    33b4:	b14b      	cbz	r3, 33ca <saadc_irq_handler+0xb2>
		if (ctx->signal) {
    33b6:	6f60      	ldr	r0, [r4, #116]	; 0x74
    33b8:	b110      	cbz	r0, 33c0 <saadc_irq_handler+0xa8>
	return z_impl_k_poll_signal_raise(sig, result);
    33ba:	2100      	movs	r1, #0
    33bc:	f002 ff28 	bl	6210 <z_impl_k_poll_signal_raise>
	z_impl_k_sem_give(sem);
    33c0:	480f      	ldr	r0, [pc, #60]	; (3400 <saadc_irq_handler+0xe8>)
    33c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    33c6:	f004 b9ad 	b.w	7724 <z_impl_k_sem_give>
    33ca:	480e      	ldr	r0, [pc, #56]	; (3404 <saadc_irq_handler+0xec>)
    33cc:	e7f9      	b.n	33c2 <saadc_irq_handler+0xaa>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33ce:	4b0e      	ldr	r3, [pc, #56]	; (3408 <saadc_irq_handler+0xf0>)
    33d0:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    33d2:	2900      	cmp	r1, #0
    33d4:	d0e5      	beq.n	33a2 <saadc_irq_handler+0x8a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    33d6:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    33d8:	4a06      	ldr	r2, [pc, #24]	; (33f4 <saadc_irq_handler+0xdc>)
    33da:	681b      	ldr	r3, [r3, #0]
    33dc:	2301      	movs	r3, #1
    33de:	6013      	str	r3, [r2, #0]
    33e0:	f842 3c08 	str.w	r3, [r2, #-8]
    33e4:	f842 3c04 	str.w	r3, [r2, #-4]
}
    33e8:	e7db      	b.n	33a2 <saadc_irq_handler+0x8a>
    33ea:	bf00      	nop
    33ec:	40007104 	.word	0x40007104
    33f0:	20000000 	.word	0x20000000
    33f4:	40007008 	.word	0x40007008
    33f8:	40007000 	.word	0x40007000
    33fc:	20000008 	.word	0x20000008
    3400:	20000040 	.word	0x20000040
    3404:	20000058 	.word	0x20000058
    3408:	40007110 	.word	0x40007110

0000340c <adc_nrfx_read>:
{
    340c:	b538      	push	{r3, r4, r5, lr}
    340e:	460c      	mov	r4, r1
	return z_impl_k_sem_take(sem, timeout);
    3410:	4d0c      	ldr	r5, [pc, #48]	; (3444 <adc_nrfx_read+0x38>)
    3412:	f04f 32ff 	mov.w	r2, #4294967295
    3416:	f04f 33ff 	mov.w	r3, #4294967295
    341a:	f105 0040 	add.w	r0, r5, #64	; 0x40
    341e:	f004 f9c5 	bl	77ac <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    3422:	2300      	movs	r3, #0
	error = start_read(dev, sequence);
    3424:	4620      	mov	r0, r4
    3426:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    342a:	676b      	str	r3, [r5, #116]	; 0x74
    342c:	f7ff fe6a 	bl	3104 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    3430:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    3434:	4604      	mov	r4, r0
    3436:	b103      	cbz	r3, 343a <adc_nrfx_read+0x2e>
    3438:	b110      	cbz	r0, 3440 <adc_nrfx_read+0x34>
	z_impl_k_sem_give(sem);
    343a:	4803      	ldr	r0, [pc, #12]	; (3448 <adc_nrfx_read+0x3c>)
    343c:	f004 f972 	bl	7724 <z_impl_k_sem_give>
}
    3440:	4620      	mov	r0, r4
    3442:	bd38      	pop	{r3, r4, r5, pc}
    3444:	20000000 	.word	0x20000000
    3448:	20000040 	.word	0x20000040

0000344c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    344c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    3450:	4c10      	ldr	r4, [pc, #64]	; (3494 <onoff_start+0x48>)
    3452:	1b07      	subs	r7, r0, r4
    3454:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    3458:	f04f 080c 	mov.w	r8, #12
    345c:	fb08 f807 	mul.w	r8, r8, r7
{
    3460:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    3462:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    3466:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    3468:	4420      	add	r0, r4
    346a:	2140      	movs	r1, #64	; 0x40
    346c:	f005 fda4 	bl	8fb8 <set_starting_state>
	if (err < 0) {
    3470:	1e01      	subs	r1, r0, #0
    3472:	db09      	blt.n	3488 <onoff_start+0x3c>
	subdata->cb = cb;
    3474:	4b08      	ldr	r3, [pc, #32]	; (3498 <onoff_start+0x4c>)
    3476:	4444      	add	r4, r8
	subdata->user_data = user_data;
    3478:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    347c:	4b07      	ldr	r3, [pc, #28]	; (349c <onoff_start+0x50>)
    347e:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    3482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    3486:	4718      	bx	r3
		notify(mgr, err);
    3488:	4630      	mov	r0, r6
    348a:	462b      	mov	r3, r5
}
    348c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    3490:	4718      	bx	r3
    3492:	bf00      	nop
    3494:	20000b3c 	.word	0x20000b3c
    3498:	0000901b 	.word	0x0000901b
    349c:	00009978 	.word	0x00009978

000034a0 <get_status>:
{
    34a0:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    34a2:	b2cc      	uxtb	r4, r1
    34a4:	2c01      	cmp	r4, #1
{
    34a6:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    34a8:	d909      	bls.n	34be <get_status+0x1e>
    34aa:	4909      	ldr	r1, [pc, #36]	; (34d0 <get_status+0x30>)
    34ac:	4809      	ldr	r0, [pc, #36]	; (34d4 <get_status+0x34>)
    34ae:	4a0a      	ldr	r2, [pc, #40]	; (34d8 <get_status+0x38>)
    34b0:	2379      	movs	r3, #121	; 0x79
    34b2:	f005 fcec 	bl	8e8e <printk>
    34b6:	4808      	ldr	r0, [pc, #32]	; (34d8 <get_status+0x38>)
    34b8:	2179      	movs	r1, #121	; 0x79
    34ba:	f005 fc11 	bl	8ce0 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    34be:	692b      	ldr	r3, [r5, #16]
    34c0:	210c      	movs	r1, #12
    34c2:	fb04 3401 	mla	r4, r4, r1, r3
    34c6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    34c8:	f000 0007 	and.w	r0, r0, #7
    34cc:	bd38      	pop	{r3, r4, r5, pc}
    34ce:	bf00      	nop
    34d0:	0000a328 	.word	0x0000a328
    34d4:	00009cc3 	.word	0x00009cc3
    34d8:	0000a2eb 	.word	0x0000a2eb

000034dc <stop>:
{
    34dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34de:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    34e0:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    34e2:	6907      	ldr	r7, [r0, #16]
{
    34e4:	4605      	mov	r5, r0
    34e6:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    34e8:	d90b      	bls.n	3502 <stop+0x26>
    34ea:	4918      	ldr	r1, [pc, #96]	; (354c <stop+0x70>)
    34ec:	4818      	ldr	r0, [pc, #96]	; (3550 <stop+0x74>)
    34ee:	4a19      	ldr	r2, [pc, #100]	; (3554 <stop+0x78>)
    34f0:	f240 134d 	movw	r3, #333	; 0x14d
    34f4:	f005 fccb 	bl	8e8e <printk>
    34f8:	4816      	ldr	r0, [pc, #88]	; (3554 <stop+0x78>)
    34fa:	f240 114d 	movw	r1, #333	; 0x14d
    34fe:	f005 fbef 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    3502:	f04f 0320 	mov.w	r3, #32
    3506:	f3ef 8211 	mrs	r2, BASEPRI
    350a:	f383 8812 	msr	BASEPRI_MAX, r3
    350e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    3512:	230c      	movs	r3, #12
    3514:	fb03 7104 	mla	r1, r3, r4, r7
    3518:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    351a:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    351e:	d001      	beq.n	3524 <stop+0x48>
    3520:	428e      	cmp	r6, r1
    3522:	d110      	bne.n	3546 <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    3524:	fb03 7304 	mla	r3, r3, r4, r7
    3528:	2101      	movs	r1, #1
    352a:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    352c:	2000      	movs	r0, #0
	__asm__ volatile(
    352e:	f382 8811 	msr	BASEPRI, r2
    3532:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    3536:	b928      	cbnz	r0, 3544 <stop+0x68>
	get_sub_config(dev, type)->stop();
    3538:	6869      	ldr	r1, [r5, #4]
    353a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    353e:	6863      	ldr	r3, [r4, #4]
    3540:	4798      	blx	r3
	return 0;
    3542:	2000      	movs	r0, #0
}
    3544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    3546:	f04f 30ff 	mov.w	r0, #4294967295
    354a:	e7f0      	b.n	352e <stop+0x52>
    354c:	0000a328 	.word	0x0000a328
    3550:	00009cc3 	.word	0x00009cc3
    3554:	0000a2eb 	.word	0x0000a2eb

00003558 <onoff_stop>:
{
    3558:	b570      	push	{r4, r5, r6, lr}
    355a:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    355c:	4906      	ldr	r1, [pc, #24]	; (3578 <onoff_stop+0x20>)
    355e:	1a41      	subs	r1, r0, r1
{
    3560:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3562:	1149      	asrs	r1, r1, #5
    3564:	4805      	ldr	r0, [pc, #20]	; (357c <onoff_stop+0x24>)
    3566:	2240      	movs	r2, #64	; 0x40
    3568:	f7ff ffb8 	bl	34dc <stop>
	notify(mgr, res);
    356c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    356e:	4601      	mov	r1, r0
	notify(mgr, res);
    3570:	4620      	mov	r0, r4
}
    3572:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    3576:	4718      	bx	r3
    3578:	20000b3c 	.word	0x20000b3c
    357c:	00009690 	.word	0x00009690

00003580 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3580:	2200      	movs	r2, #0
{
    3582:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3584:	2101      	movs	r1, #1
{
    3586:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3588:	4610      	mov	r0, r2
    358a:	f7ff f923 	bl	27d4 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    358e:	2000      	movs	r0, #0
    3590:	f7ff f902 	bl	2798 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    3594:	480f      	ldr	r0, [pc, #60]	; (35d4 <clk_init+0x54>)
    3596:	f001 f8c3 	bl	4720 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    359a:	4b0f      	ldr	r3, [pc, #60]	; (35d8 <clk_init+0x58>)
    359c:	4298      	cmp	r0, r3
    359e:	d115      	bne.n	35cc <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    35a0:	f001 f8e2 	bl	4768 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    35a4:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    35a6:	490d      	ldr	r1, [pc, #52]	; (35dc <clk_init+0x5c>)
    35a8:	4630      	mov	r0, r6
    35aa:	f005 fc5b 	bl	8e64 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    35ae:	2800      	cmp	r0, #0
    35b0:	db0b      	blt.n	35ca <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    35b2:	2501      	movs	r5, #1
    35b4:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    35b6:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    35b8:	4908      	ldr	r1, [pc, #32]	; (35dc <clk_init+0x5c>)
    35ba:	f104 0020 	add.w	r0, r4, #32
    35be:	f005 fc51 	bl	8e64 <onoff_manager_init>
		if (err < 0) {
    35c2:	2800      	cmp	r0, #0
    35c4:	db01      	blt.n	35ca <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    35c6:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    35c8:	2000      	movs	r0, #0
}
    35ca:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    35cc:	f06f 0004 	mvn.w	r0, #4
    35d0:	e7fb      	b.n	35ca <clk_init+0x4a>
    35d2:	bf00      	nop
    35d4:	00003615 	.word	0x00003615
    35d8:	0bad0000 	.word	0x0bad0000
    35dc:	00009988 	.word	0x00009988

000035e0 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    35e0:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    35e2:	230c      	movs	r3, #12
    35e4:	4809      	ldr	r0, [pc, #36]	; (360c <clkstarted_handle.constprop.0+0x2c>)
    35e6:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    35e8:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    35ea:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    35ec:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    35f0:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    35f2:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    35f4:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    35f6:	4418      	add	r0, r3
    35f8:	f005 fcfc 	bl	8ff4 <set_on_state>
	if (callback) {
    35fc:	b12d      	cbz	r5, 360a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    35fe:	4632      	mov	r2, r6
    3600:	462b      	mov	r3, r5
    3602:	4803      	ldr	r0, [pc, #12]	; (3610 <clkstarted_handle.constprop.0+0x30>)
}
    3604:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    3608:	4718      	bx	r3
}
    360a:	bd70      	pop	{r4, r5, r6, pc}
    360c:	20000b3c 	.word	0x20000b3c
    3610:	00009690 	.word	0x00009690

00003614 <clock_event_handler>:
	switch (event) {
    3614:	2801      	cmp	r0, #1
{
    3616:	b508      	push	{r3, lr}
	switch (event) {
    3618:	d006      	beq.n	3628 <clock_event_handler+0x14>
    361a:	2803      	cmp	r0, #3
    361c:	d008      	beq.n	3630 <clock_event_handler+0x1c>
    361e:	b9a8      	cbnz	r0, 364c <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3620:	4b10      	ldr	r3, [pc, #64]	; (3664 <clock_event_handler+0x50>)
    3622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3624:	075b      	lsls	r3, r3, #29
    3626:	d11b      	bne.n	3660 <clock_event_handler+0x4c>
}
    3628:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    362c:	f7ff bfd8 	b.w	35e0 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    3630:	490d      	ldr	r1, [pc, #52]	; (3668 <clock_event_handler+0x54>)
    3632:	4a0e      	ldr	r2, [pc, #56]	; (366c <clock_event_handler+0x58>)
    3634:	480e      	ldr	r0, [pc, #56]	; (3670 <clock_event_handler+0x5c>)
    3636:	f240 235e 	movw	r3, #606	; 0x25e
    363a:	f005 fc28 	bl	8e8e <printk>
    363e:	f240 215e 	movw	r1, #606	; 0x25e
}
    3642:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    3646:	4809      	ldr	r0, [pc, #36]	; (366c <clock_event_handler+0x58>)
    3648:	f005 bb4a 	b.w	8ce0 <assert_post_action>
    364c:	4906      	ldr	r1, [pc, #24]	; (3668 <clock_event_handler+0x54>)
    364e:	4a07      	ldr	r2, [pc, #28]	; (366c <clock_event_handler+0x58>)
    3650:	4807      	ldr	r0, [pc, #28]	; (3670 <clock_event_handler+0x5c>)
    3652:	f240 2362 	movw	r3, #610	; 0x262
    3656:	f005 fc1a 	bl	8e8e <printk>
    365a:	f240 2162 	movw	r1, #610	; 0x262
    365e:	e7f0      	b.n	3642 <clock_event_handler+0x2e>
}
    3660:	bd08      	pop	{r3, pc}
    3662:	bf00      	nop
    3664:	20000b3c 	.word	0x20000b3c
    3668:	0000a5e8 	.word	0x0000a5e8
    366c:	0000a2eb 	.word	0x0000a2eb
    3670:	00009cc3 	.word	0x00009cc3

00003674 <generic_hfclk_start>:
{
    3674:	b508      	push	{r3, lr}
	__asm__ volatile(
    3676:	f04f 0320 	mov.w	r3, #32
    367a:	f3ef 8111 	mrs	r1, BASEPRI
    367e:	f383 8812 	msr	BASEPRI_MAX, r3
    3682:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    3686:	4a12      	ldr	r2, [pc, #72]	; (36d0 <generic_hfclk_start+0x5c>)
    3688:	6813      	ldr	r3, [r2, #0]
    368a:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    368e:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    3692:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    3694:	d00c      	beq.n	36b0 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3696:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    369a:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    369e:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    36a2:	f013 0301 	ands.w	r3, r3, #1
    36a6:	d003      	beq.n	36b0 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    36a8:	480a      	ldr	r0, [pc, #40]	; (36d4 <generic_hfclk_start+0x60>)
    36aa:	f005 fca3 	bl	8ff4 <set_on_state>
			already_started = true;
    36ae:	2301      	movs	r3, #1
	__asm__ volatile(
    36b0:	f381 8811 	msr	BASEPRI, r1
    36b4:	f3bf 8f6f 	isb	sy
	if (already_started) {
    36b8:	b123      	cbz	r3, 36c4 <generic_hfclk_start+0x50>
}
    36ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    36be:	2000      	movs	r0, #0
    36c0:	f7ff bf8e 	b.w	35e0 <clkstarted_handle.constprop.0>
}
    36c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    36c8:	2001      	movs	r0, #1
    36ca:	f001 b86d 	b.w	47a8 <nrfx_clock_start>
    36ce:	bf00      	nop
    36d0:	20000b94 	.word	0x20000b94
    36d4:	20000b84 	.word	0x20000b84

000036d8 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    36d8:	4b09      	ldr	r3, [pc, #36]	; (3700 <generic_hfclk_stop+0x28>)
    36da:	f3bf 8f5b 	dmb	ish
    36de:	e853 2f00 	ldrex	r2, [r3]
    36e2:	f022 0102 	bic.w	r1, r2, #2
    36e6:	e843 1000 	strex	r0, r1, [r3]
    36ea:	2800      	cmp	r0, #0
    36ec:	d1f7      	bne.n	36de <generic_hfclk_stop+0x6>
    36ee:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    36f2:	07d3      	lsls	r3, r2, #31
    36f4:	d402      	bmi.n	36fc <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    36f6:	2001      	movs	r0, #1
    36f8:	f001 b8aa 	b.w	4850 <nrfx_clock_stop>
}
    36fc:	4770      	bx	lr
    36fe:	bf00      	nop
    3700:	20000b94 	.word	0x20000b94

00003704 <api_blocking_start>:
{
    3704:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3706:	2200      	movs	r2, #0
    3708:	2301      	movs	r3, #1
    370a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    370e:	ab04      	add	r3, sp, #16
    3710:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3714:	4a09      	ldr	r2, [pc, #36]	; (373c <api_blocking_start+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3716:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    371a:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    371c:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3720:	f005 fc8d 	bl	903e <api_start>
	if (err < 0) {
    3724:	2800      	cmp	r0, #0
    3726:	db05      	blt.n	3734 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    3728:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    372c:	2300      	movs	r3, #0
    372e:	4668      	mov	r0, sp
    3730:	f004 f83c 	bl	77ac <z_impl_k_sem_take>
}
    3734:	b007      	add	sp, #28
    3736:	f85d fb04 	ldr.w	pc, [sp], #4
    373a:	bf00      	nop
    373c:	00009039 	.word	0x00009039

00003740 <z_nrf_clock_control_lf_on>:
{
    3740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3744:	4949      	ldr	r1, [pc, #292]	; (386c <z_nrf_clock_control_lf_on+0x12c>)
    3746:	f3bf 8f5b 	dmb	ish
    374a:	4605      	mov	r5, r0
    374c:	2201      	movs	r2, #1
    374e:	e851 3f00 	ldrex	r3, [r1]
    3752:	e841 2000 	strex	r0, r2, [r1]
    3756:	2800      	cmp	r0, #0
    3758:	d1f9      	bne.n	374e <z_nrf_clock_control_lf_on+0xe>
    375a:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    375e:	b9a3      	cbnz	r3, 378a <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    3760:	4943      	ldr	r1, [pc, #268]	; (3870 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    3762:	4844      	ldr	r0, [pc, #272]	; (3874 <z_nrf_clock_control_lf_on+0x134>)
    3764:	604b      	str	r3, [r1, #4]
    3766:	60cb      	str	r3, [r1, #12]
    3768:	608a      	str	r2, [r1, #8]
    376a:	f7fe fd8b 	bl	2284 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    376e:	2800      	cmp	r0, #0
    3770:	da0b      	bge.n	378a <z_nrf_clock_control_lf_on+0x4a>
    3772:	4941      	ldr	r1, [pc, #260]	; (3878 <z_nrf_clock_control_lf_on+0x138>)
    3774:	4841      	ldr	r0, [pc, #260]	; (387c <z_nrf_clock_control_lf_on+0x13c>)
    3776:	4a42      	ldr	r2, [pc, #264]	; (3880 <z_nrf_clock_control_lf_on+0x140>)
    3778:	f44f 7308 	mov.w	r3, #544	; 0x220
    377c:	f005 fb87 	bl	8e8e <printk>
    3780:	483f      	ldr	r0, [pc, #252]	; (3880 <z_nrf_clock_control_lf_on+0x140>)
    3782:	f44f 7108 	mov.w	r1, #544	; 0x220
    3786:	f005 faab 	bl	8ce0 <assert_post_action>
	switch (start_mode) {
    378a:	b3ad      	cbz	r5, 37f8 <z_nrf_clock_control_lf_on+0xb8>
    378c:	1e6b      	subs	r3, r5, #1
    378e:	2b01      	cmp	r3, #1
    3790:	d856      	bhi.n	3840 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    3792:	2d01      	cmp	r5, #1
    3794:	d107      	bne.n	37a6 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    3796:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    379a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    379e:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    37a2:	2b01      	cmp	r3, #1
    37a4:	d028      	beq.n	37f8 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    37a6:	f005 fefb 	bl	95a0 <k_is_in_isr>
    37aa:	4604      	mov	r4, r0
    37ac:	b918      	cbnz	r0, 37b6 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    37ae:	4b35      	ldr	r3, [pc, #212]	; (3884 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    37b0:	781b      	ldrb	r3, [r3, #0]
    37b2:	2b00      	cmp	r3, #0
    37b4:	d152      	bne.n	385c <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    37b6:	f04f 0320 	mov.w	r3, #32
    37ba:	f3ef 8611 	mrs	r6, BASEPRI
    37be:	f383 8812 	msr	BASEPRI_MAX, r3
    37c2:	f3bf 8f6f 	isb	sy
    37c6:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    37c8:	4f2f      	ldr	r7, [pc, #188]	; (3888 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37ca:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3890 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    37ce:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 3894 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    37d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    37d6:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    37da:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    37de:	03d2      	lsls	r2, r2, #15
    37e0:	d50c      	bpl.n	37fc <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    37e2:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    37e6:	2b01      	cmp	r3, #1
    37e8:	d001      	beq.n	37ee <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    37ea:	2d01      	cmp	r5, #1
    37ec:	d106      	bne.n	37fc <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    37ee:	b30c      	cbz	r4, 3834 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    37f0:	f386 8811 	msr	BASEPRI, r6
    37f4:	f3bf 8f6f 	isb	sy
}
    37f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    37fc:	b1ac      	cbz	r4, 382a <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    37fe:	4630      	mov	r0, r6
    3800:	f7fe ff62 	bl	26c8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3804:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3808:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    380c:	2b00      	cmp	r3, #0
    380e:	d1e0      	bne.n	37d2 <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3810:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    3812:	2900      	cmp	r1, #0
    3814:	d0dd      	beq.n	37d2 <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3816:	603b      	str	r3, [r7, #0]
    3818:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    381a:	2301      	movs	r3, #1
    381c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    3820:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3824:	f8c9 3000 	str.w	r3, [r9]
}
    3828:	e7d3      	b.n	37d2 <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    382a:	2100      	movs	r1, #0
    382c:	2021      	movs	r0, #33	; 0x21
    382e:	f003 fe0d 	bl	744c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3832:	e7e7      	b.n	3804 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    3834:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3838:	2202      	movs	r2, #2
    383a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    383e:	e7db      	b.n	37f8 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    3840:	4912      	ldr	r1, [pc, #72]	; (388c <z_nrf_clock_control_lf_on+0x14c>)
    3842:	480e      	ldr	r0, [pc, #56]	; (387c <z_nrf_clock_control_lf_on+0x13c>)
    3844:	4a0e      	ldr	r2, [pc, #56]	; (3880 <z_nrf_clock_control_lf_on+0x140>)
    3846:	f240 2332 	movw	r3, #562	; 0x232
    384a:	f005 fb20 	bl	8e8e <printk>
}
    384e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    3852:	480b      	ldr	r0, [pc, #44]	; (3880 <z_nrf_clock_control_lf_on+0x140>)
    3854:	f240 2132 	movw	r1, #562	; 0x232
    3858:	f005 ba42 	b.w	8ce0 <assert_post_action>
    p_reg->INTENCLR = mask;
    385c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3860:	2202      	movs	r2, #2
    3862:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    3866:	4606      	mov	r6, r0
}
    3868:	e7ae      	b.n	37c8 <z_nrf_clock_control_lf_on+0x88>
    386a:	bf00      	nop
    386c:	20000b98 	.word	0x20000b98
    3870:	20000b2c 	.word	0x20000b2c
    3874:	20000b5c 	.word	0x20000b5c
    3878:	0000a34c 	.word	0x0000a34c
    387c:	00009cc3 	.word	0x00009cc3
    3880:	0000a2eb 	.word	0x0000a2eb
    3884:	20000c8d 	.word	0x20000c8d
    3888:	40000104 	.word	0x40000104
    388c:	0000a5e8 	.word	0x0000a5e8
    3890:	e000e100 	.word	0xe000e100
    3894:	40000008 	.word	0x40000008

00003898 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    3898:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    389a:	4b08      	ldr	r3, [pc, #32]	; (38bc <uart_console_init+0x24>)
    389c:	4808      	ldr	r0, [pc, #32]	; (38c0 <uart_console_init+0x28>)
    389e:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    38a0:	f005 fe0c 	bl	94bc <z_device_ready>
    38a4:	b138      	cbz	r0, 38b6 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    38a6:	4807      	ldr	r0, [pc, #28]	; (38c4 <uart_console_init+0x2c>)
    38a8:	f7ff fb5a 	bl	2f60 <__stdout_hook_install>
	__printk_hook_install(console_out);
    38ac:	4805      	ldr	r0, [pc, #20]	; (38c4 <uart_console_init+0x2c>)
    38ae:	f7fe fecf 	bl	2650 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    38b2:	2000      	movs	r0, #0
}
    38b4:	bd08      	pop	{r3, pc}
		return -ENODEV;
    38b6:	f06f 0012 	mvn.w	r0, #18
    38ba:	e7fb      	b.n	38b4 <uart_console_init+0x1c>
    38bc:	20000b9c 	.word	0x20000b9c
    38c0:	000096f0 	.word	0x000096f0
    38c4:	000038c9 	.word	0x000038c9

000038c8 <console_out>:
	if ('\n' == c) {
    38c8:	280a      	cmp	r0, #10
{
    38ca:	b538      	push	{r3, r4, r5, lr}
    38cc:	4d07      	ldr	r5, [pc, #28]	; (38ec <console_out+0x24>)
    38ce:	4604      	mov	r4, r0
	if ('\n' == c) {
    38d0:	d104      	bne.n	38dc <console_out+0x14>
    38d2:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    38d4:	6883      	ldr	r3, [r0, #8]
    38d6:	210d      	movs	r1, #13
    38d8:	685b      	ldr	r3, [r3, #4]
    38da:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    38dc:	6828      	ldr	r0, [r5, #0]
    38de:	6883      	ldr	r3, [r0, #8]
    38e0:	b2e1      	uxtb	r1, r4
    38e2:	685b      	ldr	r3, [r3, #4]
    38e4:	4798      	blx	r3
}
    38e6:	4620      	mov	r0, r4
    38e8:	bd38      	pop	{r3, r4, r5, pc}
    38ea:	bf00      	nop
    38ec:	20000b9c 	.word	0x20000b9c

000038f0 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    38f0:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    38f2:	6905      	ldr	r5, [r0, #16]
{
    38f4:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    38f6:	460c      	mov	r4, r1
    38f8:	b961      	cbnz	r1, 3914 <gpio_nrfx_manage_callback+0x24>
    38fa:	4922      	ldr	r1, [pc, #136]	; (3984 <gpio_nrfx_manage_callback+0x94>)
    38fc:	4a22      	ldr	r2, [pc, #136]	; (3988 <gpio_nrfx_manage_callback+0x98>)
    38fe:	4823      	ldr	r0, [pc, #140]	; (398c <gpio_nrfx_manage_callback+0x9c>)
    3900:	2324      	movs	r3, #36	; 0x24
    3902:	f005 fac4 	bl	8e8e <printk>
    3906:	4822      	ldr	r0, [pc, #136]	; (3990 <gpio_nrfx_manage_callback+0xa0>)
    3908:	f005 fac1 	bl	8e8e <printk>
    390c:	481e      	ldr	r0, [pc, #120]	; (3988 <gpio_nrfx_manage_callback+0x98>)
    390e:	2124      	movs	r1, #36	; 0x24
    3910:	f005 f9e6 	bl	8ce0 <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    3914:	6863      	ldr	r3, [r4, #4]
    3916:	b963      	cbnz	r3, 3932 <gpio_nrfx_manage_callback+0x42>
    3918:	491e      	ldr	r1, [pc, #120]	; (3994 <gpio_nrfx_manage_callback+0xa4>)
    391a:	4a1b      	ldr	r2, [pc, #108]	; (3988 <gpio_nrfx_manage_callback+0x98>)
    391c:	481b      	ldr	r0, [pc, #108]	; (398c <gpio_nrfx_manage_callback+0x9c>)
    391e:	2325      	movs	r3, #37	; 0x25
    3920:	f005 fab5 	bl	8e8e <printk>
    3924:	481c      	ldr	r0, [pc, #112]	; (3998 <gpio_nrfx_manage_callback+0xa8>)
    3926:	f005 fab2 	bl	8e8e <printk>
    392a:	4817      	ldr	r0, [pc, #92]	; (3988 <gpio_nrfx_manage_callback+0x98>)
    392c:	2125      	movs	r1, #37	; 0x25
    392e:	f005 f9d7 	bl	8ce0 <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    3932:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    3934:	b15b      	cbz	r3, 394e <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3936:	2200      	movs	r2, #0
    3938:	429c      	cmp	r4, r3
    393a:	d113      	bne.n	3964 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    393c:	6823      	ldr	r3, [r4, #0]
    393e:	b95a      	cbnz	r2, 3958 <gpio_nrfx_manage_callback+0x68>
    3940:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    3942:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    3944:	4294      	cmp	r4, r2
    3946:	d100      	bne.n	394a <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    3948:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    394a:	2300      	movs	r3, #0
    394c:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    394e:	b976      	cbnz	r6, 396e <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    3950:	2000      	movs	r0, #0
				     callback, set);
}
    3952:	bd70      	pop	{r4, r5, r6, pc}
    3954:	460b      	mov	r3, r1
    3956:	e7ef      	b.n	3938 <gpio_nrfx_manage_callback+0x48>
    3958:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    395a:	68ab      	ldr	r3, [r5, #8]
    395c:	429c      	cmp	r4, r3
	list->tail = node;
    395e:	bf08      	it	eq
    3960:	60aa      	streq	r2, [r5, #8]
}
    3962:	e7f2      	b.n	394a <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3964:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3966:	461a      	mov	r2, r3
    3968:	2900      	cmp	r1, #0
    396a:	d1f3      	bne.n	3954 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    396c:	b13e      	cbz	r6, 397e <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    396e:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    3970:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    3972:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    3974:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    3976:	2800      	cmp	r0, #0
    3978:	d1ea      	bne.n	3950 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    397a:	60ac      	str	r4, [r5, #8]
}
    397c:	e7e9      	b.n	3952 <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    397e:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3982:	e7e6      	b.n	3952 <gpio_nrfx_manage_callback+0x62>
    3984:	0000a388 	.word	0x0000a388
    3988:	0000a35b 	.word	0x0000a35b
    398c:	00009cc3 	.word	0x00009cc3
    3990:	0000a391 	.word	0x0000a391
    3994:	0000a3a0 	.word	0x0000a3a0
    3998:	0000a3b2 	.word	0x0000a3b2

0000399c <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    399c:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    399e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    39a2:	d003      	beq.n	39ac <nrfx_gpio_handler+0x10>
    39a4:	2b01      	cmp	r3, #1
    39a6:	d036      	beq.n	3a16 <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    39a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    39ac:	4f1b      	ldr	r7, [pc, #108]	; (3a1c <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    39ae:	693b      	ldr	r3, [r7, #16]
    39b0:	685c      	ldr	r4, [r3, #4]
    39b2:	2c00      	cmp	r4, #0
    39b4:	d0f8      	beq.n	39a8 <nrfx_gpio_handler+0xc>
    39b6:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    39b8:	f8df 806c 	ldr.w	r8, [pc, #108]	; 3a28 <nrfx_gpio_handler+0x8c>
    39bc:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3a2c <nrfx_gpio_handler+0x90>
    39c0:	f8df a06c 	ldr.w	sl, [pc, #108]	; 3a30 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    39c4:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    39c8:	2601      	movs	r6, #1
    39ca:	2d00      	cmp	r5, #0
    39cc:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    39d0:	bf38      	it	cc
    39d2:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    39d4:	68a3      	ldr	r3, [r4, #8]
    39d6:	421e      	tst	r6, r3
    39d8:	d014      	beq.n	3a04 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    39da:	6863      	ldr	r3, [r4, #4]
    39dc:	b963      	cbnz	r3, 39f8 <nrfx_gpio_handler+0x5c>
    39de:	4649      	mov	r1, r9
    39e0:	2345      	movs	r3, #69	; 0x45
    39e2:	4642      	mov	r2, r8
    39e4:	4650      	mov	r0, sl
    39e6:	f005 fa52 	bl	8e8e <printk>
    39ea:	480d      	ldr	r0, [pc, #52]	; (3a20 <nrfx_gpio_handler+0x84>)
    39ec:	f005 fa4f 	bl	8e8e <printk>
    39f0:	2145      	movs	r1, #69	; 0x45
    39f2:	4640      	mov	r0, r8
    39f4:	f005 f974 	bl	8ce0 <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    39f8:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    39fc:	4621      	mov	r1, r4
    39fe:	4032      	ands	r2, r6
    3a00:	4638      	mov	r0, r7
    3a02:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3a04:	2d00      	cmp	r5, #0
    3a06:	d0cf      	beq.n	39a8 <nrfx_gpio_handler+0xc>
    3a08:	682b      	ldr	r3, [r5, #0]
    3a0a:	2b00      	cmp	r3, #0
    3a0c:	bf38      	it	cc
    3a0e:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3a10:	462c      	mov	r4, r5
    3a12:	461d      	mov	r5, r3
    3a14:	e7de      	b.n	39d4 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3a16:	4f03      	ldr	r7, [pc, #12]	; (3a24 <nrfx_gpio_handler+0x88>)
    3a18:	e7c9      	b.n	39ae <nrfx_gpio_handler+0x12>
    3a1a:	bf00      	nop
    3a1c:	000096a8 	.word	0x000096a8
    3a20:	0000a3b2 	.word	0x0000a3b2
    3a24:	000096c0 	.word	0x000096c0
    3a28:	0000a35b 	.word	0x0000a35b
    3a2c:	0000a3c9 	.word	0x0000a3c9
    3a30:	00009cc3 	.word	0x00009cc3

00003a34 <gpio_nrfx_pin_interrupt_configure>:
{
    3a34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3a36:	6840      	ldr	r0, [r0, #4]
    3a38:	7b05      	ldrb	r5, [r0, #12]
    3a3a:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    3a3e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3a42:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3a46:	f04f 0500 	mov.w	r5, #0
    3a4a:	d104      	bne.n	3a56 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3a4c:	4620      	mov	r0, r4
    3a4e:	f001 fa97 	bl	4f80 <nrfx_gpiote_trigger_disable>
	return 0;
    3a52:	2000      	movs	r0, #0
    3a54:	e054      	b.n	3b00 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x68>
	if (mode == GPIO_INT_MODE_LEVEL) {
    3a56:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3a5a:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    3a5e:	d151      	bne.n	3b04 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6c>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    3a60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3a64:	bf0c      	ite	eq
    3a66:	2304      	moveq	r3, #4
    3a68:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3a6a:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    3a6e:	6883      	ldr	r3, [r0, #8]
    3a70:	fa23 f101 	lsr.w	r1, r3, r1
    3a74:	f011 0101 	ands.w	r1, r1, #1
    3a78:	d155      	bne.n	3b26 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8e>
    3a7a:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    3a7e:	d152      	bne.n	3b26 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8e>
    switch (port)
    3a80:	0966      	lsrs	r6, r4, #5
    3a82:	d04a      	beq.n	3b1a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x82>
            mask = P1_FEATURE_PINS_PRESENT;
    3a84:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3a88:	2e01      	cmp	r6, #1
    3a8a:	bf08      	it	eq
    3a8c:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    3a8e:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3a92:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3a94:	07ca      	lsls	r2, r1, #31
    3a96:	d40b      	bmi.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
    3a98:	492b      	ldr	r1, [pc, #172]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3a9a:	482c      	ldr	r0, [pc, #176]	; (3b4c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb4>)
    3a9c:	4a2c      	ldr	r2, [pc, #176]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3a9e:	f240 2329 	movw	r3, #553	; 0x229
    3aa2:	f005 f9f4 	bl	8e8e <printk>
    3aa6:	482a      	ldr	r0, [pc, #168]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3aa8:	f240 2129 	movw	r1, #553	; 0x229
    3aac:	f005 f918 	bl	8ce0 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ab0:	b16e      	cbz	r6, 3ace <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x36>
    3ab2:	2e01      	cmp	r6, #1
    3ab4:	d034      	beq.n	3b20 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x88>
            NRFX_ASSERT(0);
    3ab6:	4927      	ldr	r1, [pc, #156]	; (3b54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xbc>)
    3ab8:	4824      	ldr	r0, [pc, #144]	; (3b4c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb4>)
    3aba:	4a25      	ldr	r2, [pc, #148]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3abc:	f240 232e 	movw	r3, #558	; 0x22e
    3ac0:	f005 f9e5 	bl	8e8e <printk>
    3ac4:	4822      	ldr	r0, [pc, #136]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3ac6:	f240 212e 	movw	r1, #558	; 0x22e
    3aca:	f005 f909 	bl	8ce0 <assert_post_action>
        case 0: return NRF_P0;
    3ace:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3ad2:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    3ad6:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3ada:	07db      	lsls	r3, r3, #31
    3adc:	d423      	bmi.n	3b26 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8e>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3ade:	f10d 0507 	add.w	r5, sp, #7
    3ae2:	4629      	mov	r1, r5
    3ae4:	4620      	mov	r0, r4
    3ae6:	f001 f975 	bl	4dd4 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3aea:	4b1b      	ldr	r3, [pc, #108]	; (3b58 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc0>)
    3aec:	4298      	cmp	r0, r3
    3aee:	d119      	bne.n	3b24 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8c>
			err = nrfx_gpiote_channel_alloc(&ch);
    3af0:	4628      	mov	r0, r5
    3af2:	f001 f9cf 	bl	4e94 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3af6:	4b19      	ldr	r3, [pc, #100]	; (3b5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc4>)
    3af8:	4298      	cmp	r0, r3
    3afa:	d013      	beq.n	3b24 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8c>
				return -ENOMEM;
    3afc:	f06f 000b 	mvn.w	r0, #11
}
    3b00:	b004      	add	sp, #16
    3b02:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3b04:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3b08:	d005      	beq.n	3b16 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x7e>
    3b0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3b0e:	bf0c      	ite	eq
    3b10:	2302      	moveq	r3, #2
    3b12:	2301      	movne	r3, #1
    3b14:	e7a9      	b.n	3a6a <gpio_nrfx_pin_interrupt_configure+0x36>
    3b16:	2303      	movs	r3, #3
    3b18:	e7a7      	b.n	3a6a <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3b1a:	f04f 31ff 	mov.w	r1, #4294967295
    3b1e:	e7b6      	b.n	3a8e <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3b20:	4b0f      	ldr	r3, [pc, #60]	; (3b60 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc8>)
    3b22:	e7d6      	b.n	3ad2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3a>
		trigger_config.p_in_channel = &ch;
    3b24:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3b26:	2300      	movs	r3, #0
    3b28:	4619      	mov	r1, r3
    3b2a:	aa02      	add	r2, sp, #8
    3b2c:	4620      	mov	r0, r4
    3b2e:	f001 f833 	bl	4b98 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3b32:	4b0a      	ldr	r3, [pc, #40]	; (3b5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc4>)
    3b34:	4298      	cmp	r0, r3
    3b36:	d104      	bne.n	3b42 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xaa>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3b38:	2101      	movs	r1, #1
    3b3a:	4620      	mov	r0, r4
    3b3c:	f001 f9b0 	bl	4ea0 <nrfx_gpiote_trigger_enable>
    3b40:	e787      	b.n	3a52 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    3b42:	f06f 0004 	mvn.w	r0, #4
    3b46:	e7db      	b.n	3b00 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x68>
    3b48:	0000a408 	.word	0x0000a408
    3b4c:	00009cc3 	.word	0x00009cc3
    3b50:	0000a3d5 	.word	0x0000a3d5
    3b54:	0000a5e8 	.word	0x0000a5e8
    3b58:	0bad0004 	.word	0x0bad0004
    3b5c:	0bad0000 	.word	0x0bad0000
    3b60:	50000300 	.word	0x50000300

00003b64 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3b64:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3b66:	f001 f985 	bl	4e74 <nrfx_gpiote_is_init>
    3b6a:	4604      	mov	r4, r0
    3b6c:	b968      	cbnz	r0, 3b8a <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3b6e:	f001 f959 	bl	4e24 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3b72:	4b08      	ldr	r3, [pc, #32]	; (3b94 <gpio_nrfx_init+0x30>)
    3b74:	4298      	cmp	r0, r3
    3b76:	d10a      	bne.n	3b8e <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3b78:	4807      	ldr	r0, [pc, #28]	; (3b98 <gpio_nrfx_init+0x34>)
    3b7a:	4621      	mov	r1, r4
    3b7c:	f001 f924 	bl	4dc8 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3b80:	4622      	mov	r2, r4
    3b82:	2105      	movs	r1, #5
    3b84:	2006      	movs	r0, #6
    3b86:	f7fe fe25 	bl	27d4 <z_arm_irq_priority_set>
		return 0;
    3b8a:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3b8c:	bd10      	pop	{r4, pc}
		return -EIO;
    3b8e:	f06f 0004 	mvn.w	r0, #4
    3b92:	e7fb      	b.n	3b8c <gpio_nrfx_init+0x28>
    3b94:	0bad0000 	.word	0x0bad0000
    3b98:	0000399d 	.word	0x0000399d

00003b9c <gpio_nrfx_pin_configure>:
{
    3b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    3ba0:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3ba2:	7b3b      	ldrb	r3, [r7, #12]
    3ba4:	f001 051f 	and.w	r5, r1, #31
{
    3ba8:	b085      	sub	sp, #20
    3baa:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3bac:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    3bb0:	4614      	mov	r4, r2
    3bb2:	b9ca      	cbnz	r2, 3be8 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    3bb4:	a902      	add	r1, sp, #8
    3bb6:	4628      	mov	r0, r5
    3bb8:	f001 f90c 	bl	4dd4 <nrfx_gpiote_channel_get>
    3bbc:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    3bbe:	4628      	mov	r0, r5
    3bc0:	f001 fa00 	bl	4fc4 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    3bc4:	4b48      	ldr	r3, [pc, #288]	; (3ce8 <gpio_nrfx_pin_configure+0x14c>)
    3bc6:	4298      	cmp	r0, r3
    3bc8:	d004      	beq.n	3bd4 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3bca:	f06f 0004 	mvn.w	r0, #4
}
    3bce:	b005      	add	sp, #20
    3bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3bd4:	4284      	cmp	r4, r0
    3bd6:	d105      	bne.n	3be4 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3bd8:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3bdc:	f001 f954 	bl	4e88 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3be0:	42a0      	cmp	r0, r4
    3be2:	d1f2      	bne.n	3bca <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3be4:	2000      	movs	r0, #0
    3be6:	e7f2      	b.n	3bce <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3be8:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3bec:	f10d 0103 	add.w	r1, sp, #3
    3bf0:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    3bf2:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3bf6:	f001 f8ed 	bl	4dd4 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3bfa:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3bfc:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3bfe:	aa02      	add	r2, sp, #8
    3c00:	4649      	mov	r1, r9
    3c02:	4628      	mov	r0, r5
    3c04:	f000 ffc8 	bl	4b98 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3c08:	4b37      	ldr	r3, [pc, #220]	; (3ce8 <gpio_nrfx_pin_configure+0x14c>)
    3c0a:	4298      	cmp	r0, r3
    3c0c:	d002      	beq.n	3c14 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3c0e:	f06f 0015 	mvn.w	r0, #21
    3c12:	e7dc      	b.n	3bce <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3c14:	4580      	cmp	r8, r0
    3c16:	d103      	bne.n	3c20 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3c18:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3c1c:	f001 f934 	bl	4e88 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3c20:	05a3      	lsls	r3, r4, #22
    3c22:	d54e      	bpl.n	3cc2 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3c24:	4b31      	ldr	r3, [pc, #196]	; (3cec <gpio_nrfx_pin_configure+0x150>)
    3c26:	4a32      	ldr	r2, [pc, #200]	; (3cf0 <gpio_nrfx_pin_configure+0x154>)
    3c28:	4023      	ands	r3, r4
    3c2a:	4293      	cmp	r3, r2
    3c2c:	d03a      	beq.n	3ca4 <gpio_nrfx_pin_configure+0x108>
    3c2e:	d80c      	bhi.n	3c4a <gpio_nrfx_pin_configure+0xae>
    3c30:	2b06      	cmp	r3, #6
    3c32:	d014      	beq.n	3c5e <gpio_nrfx_pin_configure+0xc2>
    3c34:	d804      	bhi.n	3c40 <gpio_nrfx_pin_configure+0xa4>
    3c36:	b193      	cbz	r3, 3c5e <gpio_nrfx_pin_configure+0xc2>
    3c38:	2b02      	cmp	r3, #2
    3c3a:	d1e8      	bne.n	3c0e <gpio_nrfx_pin_configure+0x72>
    3c3c:	2304      	movs	r3, #4
    3c3e:	e00e      	b.n	3c5e <gpio_nrfx_pin_configure+0xc2>
    3c40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3c44:	d1e3      	bne.n	3c0e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3c46:	2301      	movs	r3, #1
    3c48:	e009      	b.n	3c5e <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3c4a:	4a2a      	ldr	r2, [pc, #168]	; (3cf4 <gpio_nrfx_pin_configure+0x158>)
    3c4c:	4293      	cmp	r3, r2
    3c4e:	d02b      	beq.n	3ca8 <gpio_nrfx_pin_configure+0x10c>
    3c50:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3c54:	d02a      	beq.n	3cac <gpio_nrfx_pin_configure+0x110>
    3c56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    3c5a:	d1d8      	bne.n	3c0e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    3c5c:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    3c5e:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3c62:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    3c66:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    3c6a:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3c6c:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    3c70:	bf54      	ite	pl
    3c72:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3c76:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3c78:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    3c7a:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3c7e:	d517      	bpl.n	3cb0 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3c80:	687b      	ldr	r3, [r7, #4]
    3c82:	2101      	movs	r1, #1
    3c84:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    3c88:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    3c8c:	2200      	movs	r2, #0
    3c8e:	a901      	add	r1, sp, #4
    3c90:	4628      	mov	r0, r5
    3c92:	f001 f829 	bl	4ce8 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3c96:	4b14      	ldr	r3, [pc, #80]	; (3ce8 <gpio_nrfx_pin_configure+0x14c>)
    3c98:	4298      	cmp	r0, r3
    3c9a:	bf14      	ite	ne
    3c9c:	f06f 0015 	mvnne.w	r0, #21
    3ca0:	2000      	moveq	r0, #0
    3ca2:	e794      	b.n	3bce <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    3ca4:	2307      	movs	r3, #7
    3ca6:	e7da      	b.n	3c5e <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    3ca8:	2305      	movs	r3, #5
    3caa:	e7d8      	b.n	3c5e <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    3cac:	2303      	movs	r3, #3
    3cae:	e7d6      	b.n	3c5e <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3cb0:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3cb2:	bf41      	itttt	mi
    3cb4:	687b      	ldrmi	r3, [r7, #4]
    3cb6:	2101      	movmi	r1, #1
    3cb8:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    3cbc:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    3cc0:	e7e4      	b.n	3c8c <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    3cc2:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3cc4:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    3cc8:	bf54      	ite	pl
    3cca:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    3cce:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3cd0:	461a      	mov	r2, r3
    3cd2:	a901      	add	r1, sp, #4
    3cd4:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3cd6:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3cda:	f000 ff5d 	bl	4b98 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3cde:	4b02      	ldr	r3, [pc, #8]	; (3ce8 <gpio_nrfx_pin_configure+0x14c>)
    3ce0:	4298      	cmp	r0, r3
    3ce2:	f43f af7f 	beq.w	3be4 <gpio_nrfx_pin_configure+0x48>
    3ce6:	e792      	b.n	3c0e <gpio_nrfx_pin_configure+0x72>
    3ce8:	0bad0000 	.word	0x0bad0000
    3cec:	00f00006 	.word	0x00f00006
    3cf0:	00100006 	.word	0x00100006
    3cf4:	00400002 	.word	0x00400002

00003cf8 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3cf8:	4802      	ldr	r0, [pc, #8]	; (3d04 <pwm_nrfx_get_cycles_per_sec+0xc>)
    3cfa:	2100      	movs	r1, #0
    3cfc:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    3d00:	2000      	movs	r0, #0
    3d02:	4770      	bx	lr
    3d04:	00f42400 	.word	0x00f42400

00003d08 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3d08:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    3d0a:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3d0c:	6912      	ldr	r2, [r2, #16]
{
    3d0e:	b538      	push	{r3, r4, r5, lr}
    3d10:	f100 0308 	add.w	r3, r0, #8
    3d14:	3204      	adds	r2, #4
    3d16:	f100 040c 	add.w	r4, r0, #12
    3d1a:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    3d1c:	f913 5b01 	ldrsb.w	r5, [r3], #1
    3d20:	2d00      	cmp	r5, #0
    3d22:	bfb4      	ite	lt
    3d24:	2500      	movlt	r5, #0
    3d26:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3d2a:	42a3      	cmp	r3, r4

		data->current[i] = value;
    3d2c:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3d30:	d1f4      	bne.n	3d1c <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    3d32:	2300      	movs	r3, #0
    3d34:	461a      	mov	r2, r3
    3d36:	f001 fb07 	bl	5348 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3d3a:	4b03      	ldr	r3, [pc, #12]	; (3d48 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    3d3c:	4298      	cmp	r0, r3
	}

	return 0;
}
    3d3e:	bf14      	ite	ne
    3d40:	f06f 000f 	mvnne.w	r0, #15
    3d44:	2000      	moveq	r0, #0
    3d46:	bd38      	pop	{r3, r4, r5, pc}
    3d48:	0bad0000 	.word	0x0bad0000

00003d4c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3d4c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3d4e:	0953      	lsrs	r3, r2, #5
{
    3d50:	b510      	push	{r4, lr}
    3d52:	4604      	mov	r4, r0
    switch (port)
    3d54:	d02c      	beq.n	3db0 <nrf_gpio_pin_port_decode+0x64>
    3d56:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3d58:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3d5c:	bf18      	it	ne
    3d5e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3d60:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3d64:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3d66:	07db      	lsls	r3, r3, #31
    3d68:	d40b      	bmi.n	3d82 <nrf_gpio_pin_port_decode+0x36>
    3d6a:	4914      	ldr	r1, [pc, #80]	; (3dbc <nrf_gpio_pin_port_decode+0x70>)
    3d6c:	4814      	ldr	r0, [pc, #80]	; (3dc0 <nrf_gpio_pin_port_decode+0x74>)
    3d6e:	4a15      	ldr	r2, [pc, #84]	; (3dc4 <nrf_gpio_pin_port_decode+0x78>)
    3d70:	f240 2329 	movw	r3, #553	; 0x229
    3d74:	f005 f88b 	bl	8e8e <printk>
    3d78:	4812      	ldr	r0, [pc, #72]	; (3dc4 <nrf_gpio_pin_port_decode+0x78>)
    3d7a:	f240 2129 	movw	r1, #553	; 0x229
    3d7e:	f004 ffaf 	bl	8ce0 <assert_post_action>
    uint32_t pin_number = *p_pin;
    3d82:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3d84:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3d88:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3d8a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3d8c:	d00d      	beq.n	3daa <nrf_gpio_pin_port_decode+0x5e>
    3d8e:	2b01      	cmp	r3, #1
    3d90:	d011      	beq.n	3db6 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3d92:	490d      	ldr	r1, [pc, #52]	; (3dc8 <nrf_gpio_pin_port_decode+0x7c>)
    3d94:	480a      	ldr	r0, [pc, #40]	; (3dc0 <nrf_gpio_pin_port_decode+0x74>)
    3d96:	4a0b      	ldr	r2, [pc, #44]	; (3dc4 <nrf_gpio_pin_port_decode+0x78>)
    3d98:	f240 232e 	movw	r3, #558	; 0x22e
    3d9c:	f005 f877 	bl	8e8e <printk>
    3da0:	4808      	ldr	r0, [pc, #32]	; (3dc4 <nrf_gpio_pin_port_decode+0x78>)
    3da2:	f240 212e 	movw	r1, #558	; 0x22e
    3da6:	f004 ff9b 	bl	8ce0 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3daa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3dae:	bd10      	pop	{r4, pc}
    switch (port)
    3db0:	f04f 33ff 	mov.w	r3, #4294967295
    3db4:	e7d4      	b.n	3d60 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3db6:	4805      	ldr	r0, [pc, #20]	; (3dcc <nrf_gpio_pin_port_decode+0x80>)
    3db8:	e7f9      	b.n	3dae <nrf_gpio_pin_port_decode+0x62>
    3dba:	bf00      	nop
    3dbc:	0000a408 	.word	0x0000a408
    3dc0:	00009cc3 	.word	0x00009cc3
    3dc4:	0000a3d5 	.word	0x0000a3d5
    3dc8:	0000a5e8 	.word	0x0000a5e8
    3dcc:	50000300 	.word	0x50000300

00003dd0 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    3dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    3dd2:	794b      	ldrb	r3, [r1, #5]
    3dd4:	2b01      	cmp	r3, #1
    3dd6:	d026      	beq.n	3e26 <uarte_nrfx_configure+0x56>
    3dd8:	2b03      	cmp	r3, #3
    3dda:	d121      	bne.n	3e20 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3ddc:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3dde:	798b      	ldrb	r3, [r1, #6]
    3de0:	2b03      	cmp	r3, #3
    3de2:	d11d      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3de4:	79cc      	ldrb	r4, [r1, #7]
    3de6:	b10c      	cbz	r4, 3dec <uarte_nrfx_configure+0x1c>
    3de8:	2c01      	cmp	r4, #1
    3dea:	d119      	bne.n	3e20 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3dec:	790a      	ldrb	r2, [r1, #4]
    3dee:	b112      	cbz	r2, 3df6 <uarte_nrfx_configure+0x26>
    3df0:	2a02      	cmp	r2, #2
    3df2:	d115      	bne.n	3e20 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3df4:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3df6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3df8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3dfa:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3dfe:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3e00:	d065      	beq.n	3ece <uarte_nrfx_configure+0xfe>
    3e02:	d82d      	bhi.n	3e60 <uarte_nrfx_configure+0x90>
    3e04:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3e08:	d064      	beq.n	3ed4 <uarte_nrfx_configure+0x104>
    3e0a:	d816      	bhi.n	3e3a <uarte_nrfx_configure+0x6a>
    3e0c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3e10:	d062      	beq.n	3ed8 <uarte_nrfx_configure+0x108>
    3e12:	d80a      	bhi.n	3e2a <uarte_nrfx_configure+0x5a>
    3e14:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3e18:	d061      	beq.n	3ede <uarte_nrfx_configure+0x10e>
    3e1a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3e1e:	d061      	beq.n	3ee4 <uarte_nrfx_configure+0x114>
    3e20:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3e24:	e052      	b.n	3ecc <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    3e26:	2600      	movs	r6, #0
    3e28:	e7d9      	b.n	3dde <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3e2a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3e2e:	d05c      	beq.n	3eea <uarte_nrfx_configure+0x11a>
    3e30:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3e34:	d1f4      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    3e36:	4b37      	ldr	r3, [pc, #220]	; (3f14 <uarte_nrfx_configure+0x144>)
    3e38:	e03c      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e3a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3e3e:	d057      	beq.n	3ef0 <uarte_nrfx_configure+0x120>
    3e40:	d807      	bhi.n	3e52 <uarte_nrfx_configure+0x82>
    3e42:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3e46:	d055      	beq.n	3ef4 <uarte_nrfx_configure+0x124>
    3e48:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3e4c:	d1e8      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    3e4e:	4b32      	ldr	r3, [pc, #200]	; (3f18 <uarte_nrfx_configure+0x148>)
    3e50:	e030      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e52:	f647 2712 	movw	r7, #31250	; 0x7a12
    3e56:	42bb      	cmp	r3, r7
    3e58:	d1e2      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    3e5a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    3e5e:	e029      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e60:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3e64:	d048      	beq.n	3ef8 <uarte_nrfx_configure+0x128>
    3e66:	d813      	bhi.n	3e90 <uarte_nrfx_configure+0xc0>
    3e68:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    3e6c:	d047      	beq.n	3efe <uarte_nrfx_configure+0x12e>
    3e6e:	d809      	bhi.n	3e84 <uarte_nrfx_configure+0xb4>
    3e70:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    3e74:	42bb      	cmp	r3, r7
    3e76:	d044      	beq.n	3f02 <uarte_nrfx_configure+0x132>
    3e78:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    3e7c:	d1d0      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    3e7e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    3e82:	e017      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e84:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    3e88:	d1ca      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    3e8a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    3e8e:	e011      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e90:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    3e94:	d038      	beq.n	3f08 <uarte_nrfx_configure+0x138>
    3e96:	d808      	bhi.n	3eaa <uarte_nrfx_configure+0xda>
    3e98:	4f20      	ldr	r7, [pc, #128]	; (3f1c <uarte_nrfx_configure+0x14c>)
    3e9a:	42bb      	cmp	r3, r7
    3e9c:	d037      	beq.n	3f0e <uarte_nrfx_configure+0x13e>
    3e9e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    3ea2:	d1bd      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    3ea4:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    3ea8:	e004      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3eaa:	4f1d      	ldr	r7, [pc, #116]	; (3f20 <uarte_nrfx_configure+0x150>)
    3eac:	42bb      	cmp	r3, r7
    3eae:	d1b7      	bne.n	3e20 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3eb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3eb4:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    3eb8:	6903      	ldr	r3, [r0, #16]
    3eba:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3ebc:	4334      	orrs	r4, r6
    3ebe:	4322      	orrs	r2, r4
    3ec0:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    3ec2:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    3ec6:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    3eca:	2000      	movs	r0, #0
}
    3ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    3ece:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    3ed2:	e7ef      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3ed4:	4b13      	ldr	r3, [pc, #76]	; (3f24 <uarte_nrfx_configure+0x154>)
    3ed6:	e7ed      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3ed8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3edc:	e7ea      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    3ede:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    3ee2:	e7e7      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3ee4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3ee8:	e7e4      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3eea:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3eee:	e7e1      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3ef0:	4b0d      	ldr	r3, [pc, #52]	; (3f28 <uarte_nrfx_configure+0x158>)
    3ef2:	e7df      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3ef4:	4b0d      	ldr	r3, [pc, #52]	; (3f2c <uarte_nrfx_configure+0x15c>)
    3ef6:	e7dd      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3ef8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3efc:	e7da      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    3efe:	4b0c      	ldr	r3, [pc, #48]	; (3f30 <uarte_nrfx_configure+0x160>)
    3f00:	e7d8      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    3f02:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    3f06:	e7d5      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3f08:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3f0c:	e7d2      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    3f0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    3f12:	e7cf      	b.n	3eb4 <uarte_nrfx_configure+0xe4>
    3f14:	0013b000 	.word	0x0013b000
    3f18:	004ea000 	.word	0x004ea000
    3f1c:	0003d090 	.word	0x0003d090
    3f20:	000f4240 	.word	0x000f4240
    3f24:	00275000 	.word	0x00275000
    3f28:	0075c000 	.word	0x0075c000
    3f2c:	003af000 	.word	0x003af000
    3f30:	013a9000 	.word	0x013a9000

00003f34 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3f34:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3f36:	0953      	lsrs	r3, r2, #5
{
    3f38:	b510      	push	{r4, lr}
    3f3a:	4604      	mov	r4, r0
    switch (port)
    3f3c:	d02c      	beq.n	3f98 <nrf_gpio_pin_port_decode+0x64>
    3f3e:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3f44:	bf18      	it	ne
    3f46:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3f48:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3f4c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3f4e:	07db      	lsls	r3, r3, #31
    3f50:	d40b      	bmi.n	3f6a <nrf_gpio_pin_port_decode+0x36>
    3f52:	4914      	ldr	r1, [pc, #80]	; (3fa4 <nrf_gpio_pin_port_decode+0x70>)
    3f54:	4814      	ldr	r0, [pc, #80]	; (3fa8 <nrf_gpio_pin_port_decode+0x74>)
    3f56:	4a15      	ldr	r2, [pc, #84]	; (3fac <nrf_gpio_pin_port_decode+0x78>)
    3f58:	f240 2329 	movw	r3, #553	; 0x229
    3f5c:	f004 ff97 	bl	8e8e <printk>
    3f60:	4812      	ldr	r0, [pc, #72]	; (3fac <nrf_gpio_pin_port_decode+0x78>)
    3f62:	f240 2129 	movw	r1, #553	; 0x229
    3f66:	f004 febb 	bl	8ce0 <assert_post_action>
    uint32_t pin_number = *p_pin;
    3f6a:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3f6c:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f70:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3f72:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f74:	d00d      	beq.n	3f92 <nrf_gpio_pin_port_decode+0x5e>
    3f76:	2b01      	cmp	r3, #1
    3f78:	d011      	beq.n	3f9e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3f7a:	490d      	ldr	r1, [pc, #52]	; (3fb0 <nrf_gpio_pin_port_decode+0x7c>)
    3f7c:	480a      	ldr	r0, [pc, #40]	; (3fa8 <nrf_gpio_pin_port_decode+0x74>)
    3f7e:	4a0b      	ldr	r2, [pc, #44]	; (3fac <nrf_gpio_pin_port_decode+0x78>)
    3f80:	f240 232e 	movw	r3, #558	; 0x22e
    3f84:	f004 ff83 	bl	8e8e <printk>
    3f88:	4808      	ldr	r0, [pc, #32]	; (3fac <nrf_gpio_pin_port_decode+0x78>)
    3f8a:	f240 212e 	movw	r1, #558	; 0x22e
    3f8e:	f004 fea7 	bl	8ce0 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f92:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3f96:	bd10      	pop	{r4, pc}
    switch (port)
    3f98:	f04f 33ff 	mov.w	r3, #4294967295
    3f9c:	e7d4      	b.n	3f48 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3f9e:	4805      	ldr	r0, [pc, #20]	; (3fb4 <nrf_gpio_pin_port_decode+0x80>)
    3fa0:	e7f9      	b.n	3f96 <nrf_gpio_pin_port_decode+0x62>
    3fa2:	bf00      	nop
    3fa4:	0000a408 	.word	0x0000a408
    3fa8:	00009cc3 	.word	0x00009cc3
    3fac:	0000a3d5 	.word	0x0000a3d5
    3fb0:	0000a5e8 	.word	0x0000a5e8
    3fb4:	50000300 	.word	0x50000300

00003fb8 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3fba:	6906      	ldr	r6, [r0, #16]
{
    3fbc:	4605      	mov	r5, r0
    3fbe:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3fc0:	f005 faee 	bl	95a0 <k_is_in_isr>
    3fc4:	b910      	cbnz	r0, 3fcc <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    3fc6:	4b2c      	ldr	r3, [pc, #176]	; (4078 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3fc8:	781b      	ldrb	r3, [r3, #0]
    3fca:	b983      	cbnz	r3, 3fee <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3fcc:	f04f 0320 	mov.w	r3, #32
    3fd0:	f3ef 8411 	mrs	r4, BASEPRI
    3fd4:	f383 8812 	msr	BASEPRI_MAX, r3
    3fd8:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    3fdc:	4628      	mov	r0, r5
    3fde:	f005 f986 	bl	92ee <is_tx_ready>
    3fe2:	bb28      	cbnz	r0, 4030 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    3fe4:	f384 8811 	msr	BASEPRI, r4
    3fe8:	f3bf 8f6f 	isb	sy
}
    3fec:	e7ee      	b.n	3fcc <uarte_nrfx_poll_out+0x14>
{
    3fee:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3ff0:	4628      	mov	r0, r5
    3ff2:	f005 f97c 	bl	92ee <is_tx_ready>
    3ff6:	b970      	cbnz	r0, 4016 <uarte_nrfx_poll_out+0x5e>
    3ff8:	2001      	movs	r0, #1
    3ffa:	f005 f9ca 	bl	9392 <nrfx_busy_wait>
    3ffe:	3c01      	subs	r4, #1
    4000:	d1f6      	bne.n	3ff0 <uarte_nrfx_poll_out+0x38>
    4002:	2100      	movs	r1, #0
    4004:	2021      	movs	r0, #33	; 0x21
    4006:	f003 fa21 	bl	744c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    400a:	e7f0      	b.n	3fee <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    400c:	f384 8811 	msr	BASEPRI, r4
    4010:	f3bf 8f6f 	isb	sy
}
    4014:	e7f5      	b.n	4002 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    4016:	f04f 0320 	mov.w	r3, #32
    401a:	f3ef 8411 	mrs	r4, BASEPRI
    401e:	f383 8812 	msr	BASEPRI_MAX, r3
    4022:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    4026:	4628      	mov	r0, r5
    4028:	f005 f961 	bl	92ee <is_tx_ready>
    402c:	2800      	cmp	r0, #0
    402e:	d0ed      	beq.n	400c <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    4030:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    4034:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    4036:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    4038:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    403a:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    403e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4042:	2200      	movs	r2, #0
    4044:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    4048:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    404c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    4050:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4054:	684a      	ldr	r2, [r1, #4]
    4056:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    4058:	bf41      	itttt	mi
    405a:	2208      	movmi	r2, #8
    405c:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    4060:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    4064:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4068:	2201      	movs	r2, #1
    406a:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    406c:	f384 8811 	msr	BASEPRI, r4
    4070:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    4074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4076:	bf00      	nop
    4078:	20000c8d 	.word	0x20000c8d

0000407c <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    407c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    4080:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    4084:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    4086:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    408a:	2300      	movs	r3, #0
    408c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    4090:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    4092:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4094:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    4096:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4098:	1c58      	adds	r0, r3, #1
    409a:	d013      	beq.n	40c4 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    409c:	a801      	add	r0, sp, #4
    409e:	9301      	str	r3, [sp, #4]
    40a0:	f7ff ff48 	bl	3f34 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    40a4:	9a01      	ldr	r2, [sp, #4]
    40a6:	2301      	movs	r3, #1
    40a8:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    40aa:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    40ae:	68eb      	ldr	r3, [r5, #12]
    40b0:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    40b2:	a801      	add	r0, sp, #4
    40b4:	f7ff ff3e 	bl	3f34 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    40b8:	9b01      	ldr	r3, [sp, #4]
    40ba:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    40be:	2203      	movs	r2, #3
    40c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    40c4:	692b      	ldr	r3, [r5, #16]
    40c6:	1c59      	adds	r1, r3, #1
    40c8:	d011      	beq.n	40ee <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    40ca:	7f2a      	ldrb	r2, [r5, #28]
    40cc:	9301      	str	r3, [sp, #4]
    40ce:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    40d0:	a801      	add	r0, sp, #4
    40d2:	bf14      	ite	ne
    40d4:	f04f 0903 	movne.w	r9, #3
    40d8:	f04f 0900 	moveq.w	r9, #0
    40dc:	f7ff ff2a 	bl	3f34 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    40e0:	9b01      	ldr	r3, [sp, #4]
    40e2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    40e6:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    40ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    40ee:	696b      	ldr	r3, [r5, #20]
    40f0:	1c5a      	adds	r2, r3, #1
    40f2:	d013      	beq.n	411c <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    40f4:	a801      	add	r0, sp, #4
    40f6:	9301      	str	r3, [sp, #4]
    40f8:	f7ff ff1c 	bl	3f34 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    40fc:	9a01      	ldr	r2, [sp, #4]
    40fe:	2301      	movs	r3, #1
    4100:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    4102:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    4106:	696b      	ldr	r3, [r5, #20]
    4108:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    410a:	a801      	add	r0, sp, #4
    410c:	f7ff ff12 	bl	3f34 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4110:	9b01      	ldr	r3, [sp, #4]
    4112:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4116:	2203      	movs	r2, #3
    4118:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    411c:	69ab      	ldr	r3, [r5, #24]
    411e:	1c58      	adds	r0, r3, #1
    4120:	d011      	beq.n	4146 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    4122:	7f6a      	ldrb	r2, [r5, #29]
    4124:	9301      	str	r3, [sp, #4]
    4126:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4128:	a801      	add	r0, sp, #4
    412a:	bf14      	ite	ne
    412c:	f04f 0903 	movne.w	r9, #3
    4130:	f04f 0900 	moveq.w	r9, #0
    4134:	f7ff fefe 	bl	3f34 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4138:	9b01      	ldr	r3, [sp, #4]
    413a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    413e:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    4142:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    4146:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    414a:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    414c:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    4150:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    4154:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    4158:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    415c:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    415e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    4162:	3104      	adds	r1, #4
    4164:	4630      	mov	r0, r6
    4166:	f7ff fe33 	bl	3dd0 <uarte_nrfx_configure>
	if (err) {
    416a:	4605      	mov	r5, r0
    416c:	2800      	cmp	r0, #0
    416e:	d146      	bne.n	41fe <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    4170:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    4174:	0799      	lsls	r1, r3, #30
    4176:	d519      	bpl.n	41ac <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4178:	f107 0012 	add.w	r0, r7, #18
    417c:	f001 f820 	bl	51c0 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    4180:	4b22      	ldr	r3, [pc, #136]	; (420c <uarte_instance_init.isra.0+0x190>)
    4182:	4298      	cmp	r0, r3
    4184:	d13f      	bne.n	4206 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    4186:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4188:	00c3      	lsls	r3, r0, #3
    418a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    418e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    4192:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4196:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    419a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    419e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    41a2:	4a1b      	ldr	r2, [pc, #108]	; (4210 <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    41a4:	2301      	movs	r3, #1
    41a6:	4083      	lsls	r3, r0
    41a8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    41ac:	2308      	movs	r3, #8
    41ae:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    41b2:	f898 3008 	ldrb.w	r3, [r8, #8]
    41b6:	b95b      	cbnz	r3, 41d0 <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    41b8:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    41bc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    41c0:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    41c4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    41c8:	2301      	movs	r3, #1
    41ca:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    41ce:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    41d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
    41d4:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    41d6:	bf5c      	itt	pl
    41d8:	f44f 7280 	movpl.w	r2, #256	; 0x100
    41dc:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    41e0:	06db      	lsls	r3, r3, #27
    41e2:	bf44      	itt	mi
    41e4:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    41e8:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    41ec:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    41ee:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    41f0:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    41f4:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    41f8:	2301      	movs	r3, #1
    41fa:	60a3      	str	r3, [r4, #8]
    41fc:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    41fe:	4628      	mov	r0, r5
    4200:	b003      	add	sp, #12
    4202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    4206:	f06f 0504 	mvn.w	r5, #4
    420a:	e7f8      	b.n	41fe <uarte_instance_init.isra.0+0x182>
    420c:	0bad0000 	.word	0x0bad0000
    4210:	4001f000 	.word	0x4001f000

00004214 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4214:	4919      	ldr	r1, [pc, #100]	; (427c <sys_clock_timeout_handler+0x68>)
{
    4216:	b570      	push	{r4, r5, r6, lr}
    4218:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    421a:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    421e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    4220:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    4224:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4228:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    422a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    422e:	f04f 0500 	mov.w	r5, #0
    4232:	d20a      	bcs.n	424a <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    4234:	4b12      	ldr	r3, [pc, #72]	; (4280 <sys_clock_timeout_handler+0x6c>)
    4236:	6819      	ldr	r1, [r3, #0]
    4238:	060a      	lsls	r2, r1, #24
    423a:	0a0b      	lsrs	r3, r1, #8
    423c:	1992      	adds	r2, r2, r6
    423e:	4911      	ldr	r1, [pc, #68]	; (4284 <sys_clock_timeout_handler+0x70>)
    4240:	f143 0300 	adc.w	r3, r3, #0
    4244:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    4248:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    424a:	f003 fec5 	bl	7fd8 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    424e:	00a3      	lsls	r3, r4, #2
    4250:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4254:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    4258:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    425c:	42b2      	cmp	r2, r6
    425e:	d10b      	bne.n	4278 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    4260:	b91d      	cbnz	r5, 426a <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    4262:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    4266:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    426a:	4b07      	ldr	r3, [pc, #28]	; (4288 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    426c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    4270:	fa00 f404 	lsl.w	r4, r0, r4
    4274:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    4278:	bd70      	pop	{r4, r5, r6, pc}
    427a:	bf00      	nop
    427c:	200003f0 	.word	0x200003f0
    4280:	20000bd0 	.word	0x20000bd0
    4284:	200003d8 	.word	0x200003d8
    4288:	40011000 	.word	0x40011000

0000428c <compare_int_lock>:
{
    428c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    428e:	2301      	movs	r3, #1
    4290:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4292:	4a11      	ldr	r2, [pc, #68]	; (42d8 <compare_int_lock+0x4c>)
    4294:	f3bf 8f5b 	dmb	ish
    4298:	43dc      	mvns	r4, r3
    429a:	e852 1f00 	ldrex	r1, [r2]
    429e:	ea01 0c04 	and.w	ip, r1, r4
    42a2:	e842 ce00 	strex	lr, ip, [r2]
    42a6:	f1be 0f00 	cmp.w	lr, #0
    42aa:	d1f6      	bne.n	429a <compare_int_lock+0xe>
    42ac:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    42b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    42b4:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    42b8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    42bc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    42c0:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    42c4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    42c8:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    42cc:	420b      	tst	r3, r1
}
    42ce:	bf14      	ite	ne
    42d0:	2001      	movne	r0, #1
    42d2:	2000      	moveq	r0, #0
    42d4:	bd10      	pop	{r4, pc}
    42d6:	bf00      	nop
    42d8:	20000bcc 	.word	0x20000bcc

000042dc <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    42dc:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    42de:	4a12      	ldr	r2, [pc, #72]	; (4328 <compare_int_unlock.part.0+0x4c>)
    42e0:	f3bf 8f5b 	dmb	ish
    42e4:	4083      	lsls	r3, r0
    42e6:	e852 1f00 	ldrex	r1, [r2]
    42ea:	4319      	orrs	r1, r3
    42ec:	e842 1c00 	strex	ip, r1, [r2]
    42f0:	f1bc 0f00 	cmp.w	ip, #0
    42f4:	d1f7      	bne.n	42e6 <compare_int_unlock.part.0+0xa>
    42f6:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    42fa:	4a0c      	ldr	r2, [pc, #48]	; (432c <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    42fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4300:	4083      	lsls	r3, r0
    4302:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4306:	4b0a      	ldr	r3, [pc, #40]	; (4330 <compare_int_unlock.part.0+0x54>)
    4308:	f3bf 8f5b 	dmb	ish
    430c:	681b      	ldr	r3, [r3, #0]
    430e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    4312:	fa23 f000 	lsr.w	r0, r3, r0
    4316:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4318:	bf42      	ittt	mi
    431a:	4b06      	ldrmi	r3, [pc, #24]	; (4334 <compare_int_unlock.part.0+0x58>)
    431c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    4320:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    4324:	4770      	bx	lr
    4326:	bf00      	nop
    4328:	20000bcc 	.word	0x20000bcc
    432c:	40011000 	.word	0x40011000
    4330:	20000bc8 	.word	0x20000bc8
    4334:	e000e100 	.word	0xe000e100

00004338 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    4338:	4b0d      	ldr	r3, [pc, #52]	; (4370 <z_nrf_rtc_timer_read+0x38>)
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	0a19      	lsrs	r1, r3, #8
    433e:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    4340:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    4344:	4b0b      	ldr	r3, [pc, #44]	; (4374 <z_nrf_rtc_timer_read+0x3c>)
    4346:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    434a:	18c0      	adds	r0, r0, r3
    434c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    4350:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4354:	d20a      	bcs.n	436c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    4356:	4b08      	ldr	r3, [pc, #32]	; (4378 <z_nrf_rtc_timer_read+0x40>)
    4358:	e9d3 2300 	ldrd	r2, r3, [r3]
    435c:	4299      	cmp	r1, r3
    435e:	bf08      	it	eq
    4360:	4290      	cmpeq	r0, r2
    4362:	d203      	bcs.n	436c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    4364:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    4368:	f141 0100 	adc.w	r1, r1, #0
}
    436c:	4770      	bx	lr
    436e:	bf00      	nop
    4370:	20000bd0 	.word	0x20000bd0
    4374:	40011000 	.word	0x40011000
    4378:	200003d8 	.word	0x200003d8

0000437c <compare_set>:
{
    437c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4380:	b085      	sub	sp, #20
    4382:	4616      	mov	r6, r2
    4384:	461f      	mov	r7, r3
    4386:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    4388:	f7ff ff80 	bl	428c <compare_int_lock>
    438c:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    438e:	f7ff ffd3 	bl	4338 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    4392:	42b9      	cmp	r1, r7
    4394:	bf08      	it	eq
    4396:	42b0      	cmpeq	r0, r6
    4398:	d27f      	bcs.n	449a <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    439a:	ebb6 0800 	subs.w	r8, r6, r0
    439e:	eb67 0901 	sbc.w	r9, r7, r1
    43a2:	2300      	movs	r3, #0
    43a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    43a8:	454b      	cmp	r3, r9
    43aa:	bf08      	it	eq
    43ac:	4542      	cmpeq	r2, r8
    43ae:	f0c0 8085 	bcc.w	44bc <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    43b2:	4b44      	ldr	r3, [pc, #272]	; (44c4 <compare_set+0x148>)
    43b4:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    43b8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    43bc:	429f      	cmp	r7, r3
    43be:	bf08      	it	eq
    43c0:	4296      	cmpeq	r6, r2
    43c2:	d054      	beq.n	446e <compare_set+0xf2>
    43c4:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    43c8:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    43cc:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    43d0:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    43d4:	fa0b f205 	lsl.w	r2, fp, r5
    43d8:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    43dc:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    43e0:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    43e4:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    43e6:	4a38      	ldr	r2, [pc, #224]	; (44c8 <compare_set+0x14c>)
    return p_reg->CC[ch];
    43e8:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    43ec:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    43f0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    43f4:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    43f8:	461c      	mov	r4, r3
    43fa:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    43fc:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    4400:	eba0 000a 	sub.w	r0, r0, sl
    4404:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4408:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    440c:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    440e:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    4412:	d105      	bne.n	4420 <compare_set+0xa4>
    4414:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    4416:	2013      	movs	r0, #19
    4418:	f005 f8d3 	bl	95c2 <z_impl_k_busy_wait>
    441c:	4a2a      	ldr	r2, [pc, #168]	; (44c8 <compare_set+0x14c>)
    441e:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    4420:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    4422:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    4426:	eba4 000c 	sub.w	r0, r4, ip
    442a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    442e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4432:	bf88      	it	hi
    4434:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4436:	2000      	movs	r0, #0
    4438:	f8c8 0000 	str.w	r0, [r8]
    443c:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    4440:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4444:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    4448:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    444c:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    4450:	4582      	cmp	sl, r0
    4452:	d006      	beq.n	4462 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    4454:	1a20      	subs	r0, r4, r0
    4456:	3802      	subs	r0, #2
    4458:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    445c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4460:	d819      	bhi.n	4496 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    4462:	1ae4      	subs	r4, r4, r3
    4464:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    4468:	1932      	adds	r2, r6, r4
    446a:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    446e:	4c15      	ldr	r4, [pc, #84]	; (44c4 <compare_set+0x148>)
    4470:	0129      	lsls	r1, r5, #4
    4472:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    4476:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    447a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    447c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    447e:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    4480:	6043      	str	r3, [r0, #4]
	return ret;
    4482:	2400      	movs	r4, #0
	if (key) {
    4484:	9b01      	ldr	r3, [sp, #4]
    4486:	b113      	cbz	r3, 448e <compare_set+0x112>
    4488:	4628      	mov	r0, r5
    448a:	f7ff ff27 	bl	42dc <compare_int_unlock.part.0>
}
    448e:	4620      	mov	r0, r4
    4490:	b005      	add	sp, #20
    4492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4496:	4620      	mov	r0, r4
    4498:	e7b0      	b.n	43fc <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    449a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    449c:	4a0b      	ldr	r2, [pc, #44]	; (44cc <compare_set+0x150>)
    449e:	f3bf 8f5b 	dmb	ish
    44a2:	40ab      	lsls	r3, r5
    44a4:	e852 1f00 	ldrex	r1, [r2]
    44a8:	4319      	orrs	r1, r3
    44aa:	e842 1000 	strex	r0, r1, [r2]
    44ae:	2800      	cmp	r0, #0
    44b0:	d1f8      	bne.n	44a4 <compare_set+0x128>
    44b2:	f3bf 8f5b 	dmb	ish
    44b6:	4632      	mov	r2, r6
    44b8:	463b      	mov	r3, r7
    44ba:	e7d8      	b.n	446e <compare_set+0xf2>
			return -EINVAL;
    44bc:	f06f 0415 	mvn.w	r4, #21
    44c0:	e7e0      	b.n	4484 <compare_set+0x108>
    44c2:	bf00      	nop
    44c4:	200003e0 	.word	0x200003e0
    44c8:	40011000 	.word	0x40011000
    44cc:	20000bc8 	.word	0x20000bc8

000044d0 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    44d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    44d2:	4b19      	ldr	r3, [pc, #100]	; (4538 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    44d4:	4d19      	ldr	r5, [pc, #100]	; (453c <sys_clock_driver_init+0x6c>)
    44d6:	2400      	movs	r4, #0
    44d8:	f04f 30ff 	mov.w	r0, #4294967295
    44dc:	f04f 31ff 	mov.w	r1, #4294967295
    44e0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    44e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    44e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    44ec:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    44f0:	4b13      	ldr	r3, [pc, #76]	; (4540 <sys_clock_driver_init+0x70>)
    44f2:	2602      	movs	r6, #2
    44f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    44f8:	2101      	movs	r1, #1
    44fa:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    44fe:	2011      	movs	r0, #17
    4500:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4504:	4622      	mov	r2, r4
    4506:	f7fe f965 	bl	27d4 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    450a:	2011      	movs	r0, #17
    450c:	f7fe f944 	bl	2798 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    4510:	4a0c      	ldr	r2, [pc, #48]	; (4544 <sys_clock_driver_init+0x74>)
    4512:	2301      	movs	r3, #1
    4514:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    4516:	4a0c      	ldr	r2, [pc, #48]	; (4548 <sys_clock_driver_init+0x78>)
    4518:	602b      	str	r3, [r5, #0]
    451a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    451c:	4b0b      	ldr	r3, [pc, #44]	; (454c <sys_clock_driver_init+0x7c>)
    451e:	4a0c      	ldr	r2, [pc, #48]	; (4550 <sys_clock_driver_init+0x80>)
    4520:	9300      	str	r3, [sp, #0]
    4522:	9401      	str	r4, [sp, #4]
    4524:	2300      	movs	r3, #0
    4526:	4620      	mov	r0, r4
    4528:	f7ff ff28 	bl	437c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    452c:	4630      	mov	r0, r6
    452e:	f7ff f907 	bl	3740 <z_nrf_clock_control_lf_on>

	return 0;
}
    4532:	4620      	mov	r0, r4
    4534:	b002      	add	sp, #8
    4536:	bd70      	pop	{r4, r5, r6, pc}
    4538:	200003e0 	.word	0x200003e0
    453c:	40011000 	.word	0x40011000
    4540:	e000e100 	.word	0xe000e100
    4544:	40011008 	.word	0x40011008
    4548:	20000bcc 	.word	0x20000bcc
    454c:	00004215 	.word	0x00004215
    4550:	007fffff 	.word	0x007fffff

00004554 <rtc_nrf_isr>:
{
    4554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    4558:	4c34      	ldr	r4, [pc, #208]	; (462c <rtc_nrf_isr+0xd8>)
    455a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    455e:	079a      	lsls	r2, r3, #30
    4560:	d509      	bpl.n	4576 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4562:	4b33      	ldr	r3, [pc, #204]	; (4630 <rtc_nrf_isr+0xdc>)
    4564:	681a      	ldr	r2, [r3, #0]
    4566:	b132      	cbz	r2, 4576 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4568:	2200      	movs	r2, #0
    456a:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    456c:	4a31      	ldr	r2, [pc, #196]	; (4634 <rtc_nrf_isr+0xe0>)
    456e:	681b      	ldr	r3, [r3, #0]
    4570:	6813      	ldr	r3, [r2, #0]
    4572:	3301      	adds	r3, #1
    4574:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    4576:	f04f 0320 	mov.w	r3, #32
    457a:	f3ef 8211 	mrs	r2, BASEPRI
    457e:	f383 8812 	msr	BASEPRI_MAX, r3
    4582:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    4586:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    458a:	03db      	lsls	r3, r3, #15
    458c:	d512      	bpl.n	45b4 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    458e:	f3bf 8f5b 	dmb	ish
    4592:	4b29      	ldr	r3, [pc, #164]	; (4638 <rtc_nrf_isr+0xe4>)
    4594:	e853 1f00 	ldrex	r1, [r3]
    4598:	f021 0001 	bic.w	r0, r1, #1
    459c:	e843 0600 	strex	r6, r0, [r3]
    45a0:	2e00      	cmp	r6, #0
    45a2:	d1f7      	bne.n	4594 <rtc_nrf_isr+0x40>
    45a4:	f3bf 8f5b 	dmb	ish
    45a8:	4b24      	ldr	r3, [pc, #144]	; (463c <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    45aa:	2900      	cmp	r1, #0
    45ac:	d136      	bne.n	461c <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    45ae:	6819      	ldr	r1, [r3, #0]
		if (result) {
    45b0:	2900      	cmp	r1, #0
    45b2:	d133      	bne.n	461c <rtc_nrf_isr+0xc8>
{
    45b4:	2300      	movs	r3, #0
	__asm__ volatile(
    45b6:	f382 8811 	msr	BASEPRI, r2
    45ba:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    45be:	b353      	cbz	r3, 4616 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    45c0:	f7ff feba 	bl	4338 <z_nrf_rtc_timer_read>
    45c4:	4606      	mov	r6, r0
	__asm__ volatile(
    45c6:	f04f 0320 	mov.w	r3, #32
    45ca:	f3ef 8011 	mrs	r0, BASEPRI
    45ce:	f383 8812 	msr	BASEPRI_MAX, r3
    45d2:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    45d6:	4b1a      	ldr	r3, [pc, #104]	; (4640 <rtc_nrf_isr+0xec>)
    45d8:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    45dc:	4549      	cmp	r1, r9
    45de:	bf08      	it	eq
    45e0:	4546      	cmpeq	r6, r8
    45e2:	f04f 0200 	mov.w	r2, #0
    45e6:	d31e      	bcc.n	4626 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    45e8:	f04f 36ff 	mov.w	r6, #4294967295
    45ec:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    45f0:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    45f4:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    45f8:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    45fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    45fe:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    4602:	f380 8811 	msr	BASEPRI, r0
    4606:	f3bf 8f6f 	isb	sy
		if (handler) {
    460a:	b121      	cbz	r1, 4616 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    460c:	9500      	str	r5, [sp, #0]
    460e:	4642      	mov	r2, r8
    4610:	464b      	mov	r3, r9
    4612:	2000      	movs	r0, #0
    4614:	4788      	blx	r1
}
    4616:	b003      	add	sp, #12
    4618:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    461c:	2100      	movs	r1, #0
    461e:	6019      	str	r1, [r3, #0]
    4620:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    4622:	2301      	movs	r3, #1
}
    4624:	e7c7      	b.n	45b6 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    4626:	4611      	mov	r1, r2
    4628:	e7eb      	b.n	4602 <rtc_nrf_isr+0xae>
    462a:	bf00      	nop
    462c:	40011000 	.word	0x40011000
    4630:	40011104 	.word	0x40011104
    4634:	20000bd0 	.word	0x20000bd0
    4638:	20000bc8 	.word	0x20000bc8
    463c:	40011140 	.word	0x40011140
    4640:	200003e0 	.word	0x200003e0

00004644 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4644:	4b14      	ldr	r3, [pc, #80]	; (4698 <sys_clock_set_timeout+0x54>)
{
    4646:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4648:	f1b0 3fff 	cmp.w	r0, #4294967295
    464c:	bf08      	it	eq
    464e:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4650:	1e44      	subs	r4, r0, #1
    4652:	2c00      	cmp	r4, #0
    4654:	dd1e      	ble.n	4694 <sys_clock_set_timeout+0x50>
    4656:	429c      	cmp	r4, r3
    4658:	bfa8      	it	ge
    465a:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    465c:	f7ff fe6c 	bl	4338 <z_nrf_rtc_timer_read>
    4660:	4b0e      	ldr	r3, [pc, #56]	; (469c <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4662:	490f      	ldr	r1, [pc, #60]	; (46a0 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4664:	e9d3 2300 	ldrd	r2, r3, [r3]
    4668:	1a80      	subs	r0, r0, r2
		ticks = 0;
    466a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    466e:	bf28      	it	cs
    4670:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    4672:	3001      	adds	r0, #1
    4674:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    4676:	4808      	ldr	r0, [pc, #32]	; (4698 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4678:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    467a:	4284      	cmp	r4, r0
    467c:	bf28      	it	cs
    467e:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4680:	1912      	adds	r2, r2, r4
    4682:	f04f 0000 	mov.w	r0, #0
    4686:	9001      	str	r0, [sp, #4]
    4688:	f143 0300 	adc.w	r3, r3, #0
    468c:	f7ff fe76 	bl	437c <compare_set>
}
    4690:	b002      	add	sp, #8
    4692:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4694:	2400      	movs	r4, #0
    4696:	e7e1      	b.n	465c <sys_clock_set_timeout+0x18>
    4698:	007fffff 	.word	0x007fffff
    469c:	200003f0 	.word	0x200003f0
    46a0:	00004215 	.word	0x00004215

000046a4 <sys_clock_elapsed>:
{
    46a4:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    46a6:	f7ff fe47 	bl	4338 <z_nrf_rtc_timer_read>
    46aa:	4b02      	ldr	r3, [pc, #8]	; (46b4 <sys_clock_elapsed+0x10>)
    46ac:	681b      	ldr	r3, [r3, #0]
}
    46ae:	1ac0      	subs	r0, r0, r3
    46b0:	bd08      	pop	{r3, pc}
    46b2:	bf00      	nop
    46b4:	200003f0 	.word	0x200003f0

000046b8 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    46b8:	b508      	push	{r3, lr}
    switch (domain)
    46ba:	b178      	cbz	r0, 46dc <nrf_clock_is_running.constprop.0+0x24>
    46bc:	2801      	cmp	r0, #1
    46be:	d01c      	beq.n	46fa <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    46c0:	4a14      	ldr	r2, [pc, #80]	; (4714 <nrf_clock_is_running.constprop.0+0x5c>)
    46c2:	4915      	ldr	r1, [pc, #84]	; (4718 <nrf_clock_is_running.constprop.0+0x60>)
    46c4:	4815      	ldr	r0, [pc, #84]	; (471c <nrf_clock_is_running.constprop.0+0x64>)
    46c6:	f44f 734f 	mov.w	r3, #828	; 0x33c
    46ca:	f004 fbe0 	bl	8e8e <printk>
    46ce:	4811      	ldr	r0, [pc, #68]	; (4714 <nrf_clock_is_running.constprop.0+0x5c>)
    46d0:	f44f 714f 	mov.w	r1, #828	; 0x33c
    46d4:	f004 fb04 	bl	8ce0 <assert_post_action>
            return false;
    46d8:	2000      	movs	r0, #0
    46da:	e00d      	b.n	46f8 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    46dc:	b131      	cbz	r1, 46ec <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    46de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    46e2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    46e6:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    46ea:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    46ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    46f0:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    46f4:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    46f8:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    46fa:	b131      	cbz	r1, 470a <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    46fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4700:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    4704:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4708:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    470a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    470e:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    4712:	e7ef      	b.n	46f4 <nrf_clock_is_running.constprop.0+0x3c>
    4714:	0000a440 	.word	0x0000a440
    4718:	0000a5e8 	.word	0x0000a5e8
    471c:	00009cc3 	.word	0x00009cc3

00004720 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    4720:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    4722:	4604      	mov	r4, r0
    4724:	b948      	cbnz	r0, 473a <nrfx_clock_init+0x1a>
    4726:	490a      	ldr	r1, [pc, #40]	; (4750 <nrfx_clock_init+0x30>)
    4728:	480a      	ldr	r0, [pc, #40]	; (4754 <nrfx_clock_init+0x34>)
    472a:	4a0b      	ldr	r2, [pc, #44]	; (4758 <nrfx_clock_init+0x38>)
    472c:	23bd      	movs	r3, #189	; 0xbd
    472e:	f004 fbae 	bl	8e8e <printk>
    4732:	4809      	ldr	r0, [pc, #36]	; (4758 <nrfx_clock_init+0x38>)
    4734:	21bd      	movs	r1, #189	; 0xbd
    4736:	f004 fad3 	bl	8ce0 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    473a:	4b08      	ldr	r3, [pc, #32]	; (475c <nrfx_clock_init+0x3c>)
    473c:	791a      	ldrb	r2, [r3, #4]
    473e:	b922      	cbnz	r2, 474a <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    4740:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    4742:	4807      	ldr	r0, [pc, #28]	; (4760 <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    4744:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    4746:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4748:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    474a:	4806      	ldr	r0, [pc, #24]	; (4764 <nrfx_clock_init+0x44>)
    return err_code;
    474c:	e7fc      	b.n	4748 <nrfx_clock_init+0x28>
    474e:	bf00      	nop
    4750:	0000a4b1 	.word	0x0000a4b1
    4754:	00009cc3 	.word	0x00009cc3
    4758:	0000a474 	.word	0x0000a474
    475c:	20000bd4 	.word	0x20000bd4
    4760:	0bad0000 	.word	0x0bad0000
    4764:	0bad000c 	.word	0x0bad000c

00004768 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    4768:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    476a:	4b0b      	ldr	r3, [pc, #44]	; (4798 <nrfx_clock_enable+0x30>)
    476c:	791b      	ldrb	r3, [r3, #4]
    476e:	b94b      	cbnz	r3, 4784 <nrfx_clock_enable+0x1c>
    4770:	490a      	ldr	r1, [pc, #40]	; (479c <nrfx_clock_enable+0x34>)
    4772:	480b      	ldr	r0, [pc, #44]	; (47a0 <nrfx_clock_enable+0x38>)
    4774:	4a0b      	ldr	r2, [pc, #44]	; (47a4 <nrfx_clock_enable+0x3c>)
    4776:	23d6      	movs	r3, #214	; 0xd6
    4778:	f004 fb89 	bl	8e8e <printk>
    477c:	4809      	ldr	r0, [pc, #36]	; (47a4 <nrfx_clock_enable+0x3c>)
    477e:	21d6      	movs	r1, #214	; 0xd6
    4780:	f004 faae 	bl	8ce0 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    4784:	2000      	movs	r0, #0
    4786:	f7fe f817 	bl	27b8 <arch_irq_is_enabled>
    478a:	b918      	cbnz	r0, 4794 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    478c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4790:	f7fe b802 	b.w	2798 <arch_irq_enable>
    4794:	bd08      	pop	{r3, pc}
    4796:	bf00      	nop
    4798:	20000bd4 	.word	0x20000bd4
    479c:	0000a4bf 	.word	0x0000a4bf
    47a0:	00009cc3 	.word	0x00009cc3
    47a4:	0000a474 	.word	0x0000a474

000047a8 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    47a8:	4b22      	ldr	r3, [pc, #136]	; (4834 <nrfx_clock_start+0x8c>)
    47aa:	791b      	ldrb	r3, [r3, #4]
{
    47ac:	b513      	push	{r0, r1, r4, lr}
    47ae:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    47b0:	b95b      	cbnz	r3, 47ca <nrfx_clock_start+0x22>
    47b2:	4921      	ldr	r1, [pc, #132]	; (4838 <nrfx_clock_start+0x90>)
    47b4:	4821      	ldr	r0, [pc, #132]	; (483c <nrfx_clock_start+0x94>)
    47b6:	4a22      	ldr	r2, [pc, #136]	; (4840 <nrfx_clock_start+0x98>)
    47b8:	f44f 7389 	mov.w	r3, #274	; 0x112
    47bc:	f004 fb67 	bl	8e8e <printk>
    47c0:	481f      	ldr	r0, [pc, #124]	; (4840 <nrfx_clock_start+0x98>)
    47c2:	f44f 7189 	mov.w	r1, #274	; 0x112
    47c6:	f004 fa8b 	bl	8ce0 <assert_post_action>
    switch (domain)
    47ca:	b174      	cbz	r4, 47ea <nrfx_clock_start+0x42>
    47cc:	2c01      	cmp	r4, #1
    47ce:	d027      	beq.n	4820 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    47d0:	4a1b      	ldr	r2, [pc, #108]	; (4840 <nrfx_clock_start+0x98>)
    47d2:	491c      	ldr	r1, [pc, #112]	; (4844 <nrfx_clock_start+0x9c>)
    47d4:	4819      	ldr	r0, [pc, #100]	; (483c <nrfx_clock_start+0x94>)
    47d6:	f44f 73a2 	mov.w	r3, #324	; 0x144
    47da:	f004 fb58 	bl	8e8e <printk>
    47de:	4818      	ldr	r0, [pc, #96]	; (4840 <nrfx_clock_start+0x98>)
    47e0:	f44f 71a2 	mov.w	r1, #324	; 0x144
    47e4:	f004 fa7c 	bl	8ce0 <assert_post_action>
            break;
    }
}
    47e8:	e016      	b.n	4818 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    47ea:	a901      	add	r1, sp, #4
    47ec:	4620      	mov	r0, r4
    47ee:	f7ff ff63 	bl	46b8 <nrf_clock_is_running.constprop.0>
    47f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    47f6:	b188      	cbz	r0, 481c <nrfx_clock_start+0x74>
    47f8:	9a01      	ldr	r2, [sp, #4]
    47fa:	2a01      	cmp	r2, #1
    47fc:	d10e      	bne.n	481c <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    47fe:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4802:	4b11      	ldr	r3, [pc, #68]	; (4848 <nrfx_clock_start+0xa0>)
    4804:	2200      	movs	r2, #0
    4806:	601a      	str	r2, [r3, #0]
    4808:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    480a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    480e:	2202      	movs	r2, #2
    4810:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4814:	2201      	movs	r2, #1
    4816:	609a      	str	r2, [r3, #8]
}
    4818:	b002      	add	sp, #8
    481a:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    481c:	2200      	movs	r2, #0
    481e:	e7ee      	b.n	47fe <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4820:	4b0a      	ldr	r3, [pc, #40]	; (484c <nrfx_clock_start+0xa4>)
    4822:	2200      	movs	r2, #0
    4824:	601a      	str	r2, [r3, #0]
    4826:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4828:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    482c:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4830:	601c      	str	r4, [r3, #0]
}
    4832:	e7f1      	b.n	4818 <nrfx_clock_start+0x70>
    4834:	20000bd4 	.word	0x20000bd4
    4838:	0000a4bf 	.word	0x0000a4bf
    483c:	00009cc3 	.word	0x00009cc3
    4840:	0000a474 	.word	0x0000a474
    4844:	0000a5e8 	.word	0x0000a5e8
    4848:	40000104 	.word	0x40000104
    484c:	40000100 	.word	0x40000100

00004850 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    4850:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4852:	4d2f      	ldr	r5, [pc, #188]	; (4910 <nrfx_clock_stop+0xc0>)
    4854:	792a      	ldrb	r2, [r5, #4]
{
    4856:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4858:	b95a      	cbnz	r2, 4872 <nrfx_clock_stop+0x22>
    485a:	492e      	ldr	r1, [pc, #184]	; (4914 <nrfx_clock_stop+0xc4>)
    485c:	482e      	ldr	r0, [pc, #184]	; (4918 <nrfx_clock_stop+0xc8>)
    485e:	4a2f      	ldr	r2, [pc, #188]	; (491c <nrfx_clock_stop+0xcc>)
    4860:	f240 134b 	movw	r3, #331	; 0x14b
    4864:	f004 fb13 	bl	8e8e <printk>
    4868:	482c      	ldr	r0, [pc, #176]	; (491c <nrfx_clock_stop+0xcc>)
    486a:	f240 114b 	movw	r1, #331	; 0x14b
    486e:	f004 fa37 	bl	8ce0 <assert_post_action>
    switch (domain)
    4872:	b17c      	cbz	r4, 4894 <nrfx_clock_stop+0x44>
    4874:	2c01      	cmp	r4, #1
    4876:	d028      	beq.n	48ca <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4878:	4929      	ldr	r1, [pc, #164]	; (4920 <nrfx_clock_stop+0xd0>)
    487a:	4827      	ldr	r0, [pc, #156]	; (4918 <nrfx_clock_stop+0xc8>)
    487c:	4a27      	ldr	r2, [pc, #156]	; (491c <nrfx_clock_stop+0xcc>)
    487e:	f240 1367 	movw	r3, #359	; 0x167
    4882:	f004 fb04 	bl	8e8e <printk>
    4886:	4825      	ldr	r0, [pc, #148]	; (491c <nrfx_clock_stop+0xcc>)
    4888:	f240 1167 	movw	r1, #359	; 0x167
    488c:	f004 fa28 	bl	8ce0 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    4890:	b003      	add	sp, #12
    4892:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    4894:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4898:	2202      	movs	r2, #2
    489a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    489e:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    48a2:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48a6:	2201      	movs	r2, #1
    48a8:	681b      	ldr	r3, [r3, #0]
    48aa:	4b1e      	ldr	r3, [pc, #120]	; (4924 <nrfx_clock_stop+0xd4>)
    48ac:	f242 7410 	movw	r4, #10000	; 0x2710
    48b0:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    48b2:	2100      	movs	r1, #0
    48b4:	4608      	mov	r0, r1
    48b6:	f7ff feff 	bl	46b8 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    48ba:	2800      	cmp	r0, #0
    48bc:	d0e8      	beq.n	4890 <nrfx_clock_stop+0x40>
    48be:	2001      	movs	r0, #1
    48c0:	f004 fd67 	bl	9392 <nrfx_busy_wait>
    48c4:	3c01      	subs	r4, #1
    48c6:	d1f4      	bne.n	48b2 <nrfx_clock_stop+0x62>
    48c8:	e7e2      	b.n	4890 <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    48ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48ce:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    48d0:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48d4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    48d8:	f503 7380 	add.w	r3, r3, #256	; 0x100
    48dc:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48de:	4b12      	ldr	r3, [pc, #72]	; (4928 <nrfx_clock_stop+0xd8>)
    48e0:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    48e2:	f88d 4007 	strb.w	r4, [sp, #7]
    48e6:	f242 7410 	movw	r4, #10000	; 0x2710
    48ea:	f10d 0107 	add.w	r1, sp, #7
    48ee:	2001      	movs	r0, #1
    48f0:	f7ff fee2 	bl	46b8 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    48f4:	b910      	cbnz	r0, 48fc <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    48f6:	2300      	movs	r3, #0
    48f8:	716b      	strb	r3, [r5, #5]
    48fa:	e7c9      	b.n	4890 <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    48fc:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4900:	2801      	cmp	r0, #1
    4902:	d1f8      	bne.n	48f6 <nrfx_clock_stop+0xa6>
    4904:	f004 fd45 	bl	9392 <nrfx_busy_wait>
    4908:	3c01      	subs	r4, #1
    490a:	d1ee      	bne.n	48ea <nrfx_clock_stop+0x9a>
    490c:	e7f3      	b.n	48f6 <nrfx_clock_stop+0xa6>
    490e:	bf00      	nop
    4910:	20000bd4 	.word	0x20000bd4
    4914:	0000a4bf 	.word	0x0000a4bf
    4918:	00009cc3 	.word	0x00009cc3
    491c:	0000a474 	.word	0x0000a474
    4920:	0000a5e8 	.word	0x0000a5e8
    4924:	4000000c 	.word	0x4000000c
    4928:	40000004 	.word	0x40000004

0000492c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    492c:	4b16      	ldr	r3, [pc, #88]	; (4988 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    492e:	b507      	push	{r0, r1, r2, lr}
    4930:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    4932:	b16a      	cbz	r2, 4950 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4934:	2200      	movs	r2, #0
    4936:	601a      	str	r2, [r3, #0]
    4938:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    493a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    493e:	2201      	movs	r2, #1
    4940:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4944:	4b11      	ldr	r3, [pc, #68]	; (498c <nrfx_power_clock_irq_handler+0x60>)
    4946:	7958      	ldrb	r0, [r3, #5]
    4948:	b910      	cbnz	r0, 4950 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    494a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    494c:	681b      	ldr	r3, [r3, #0]
    494e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4950:	4b0f      	ldr	r3, [pc, #60]	; (4990 <nrfx_power_clock_irq_handler+0x64>)
    4952:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4954:	b16a      	cbz	r2, 4972 <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4956:	2000      	movs	r0, #0
    4958:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    495a:	a901      	add	r1, sp, #4
    495c:	681b      	ldr	r3, [r3, #0]
    495e:	f7ff feab 	bl	46b8 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    4962:	9a01      	ldr	r2, [sp, #4]
    4964:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4968:	b932      	cbnz	r2, 4978 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    496a:	2201      	movs	r2, #1
    496c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4970:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    4972:	b003      	add	sp, #12
    4974:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    4978:	2202      	movs	r2, #2
    497a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    497e:	4b03      	ldr	r3, [pc, #12]	; (498c <nrfx_power_clock_irq_handler+0x60>)
    4980:	2001      	movs	r0, #1
    4982:	681b      	ldr	r3, [r3, #0]
    4984:	4798      	blx	r3
}
    4986:	e7f4      	b.n	4972 <nrfx_power_clock_irq_handler+0x46>
    4988:	40000100 	.word	0x40000100
    498c:	20000bd4 	.word	0x20000bd4
    4990:	40000104 	.word	0x40000104

00004994 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    4994:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    4996:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    4998:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    499a:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    499e:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    49a0:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    49a4:	d014      	beq.n	49d0 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    49a6:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    49aa:	fa05 f204 	lsl.w	r2, r5, r4
    49ae:	ea23 0202 	bic.w	r2, r3, r2
    49b2:	e850 6f00 	ldrex	r6, [r0]
    49b6:	429e      	cmp	r6, r3
    49b8:	d104      	bne.n	49c4 <nrfx_flag32_alloc+0x30>
    49ba:	e840 2c00 	strex	ip, r2, [r0]
    49be:	f1bc 0f00 	cmp.w	ip, #0
    49c2:	d1f6      	bne.n	49b2 <nrfx_flag32_alloc+0x1e>
    49c4:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    49c8:	d1e6      	bne.n	4998 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    49ca:	4802      	ldr	r0, [pc, #8]	; (49d4 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    49cc:	700c      	strb	r4, [r1, #0]
}
    49ce:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    49d0:	4801      	ldr	r0, [pc, #4]	; (49d8 <nrfx_flag32_alloc+0x44>)
    49d2:	e7fc      	b.n	49ce <nrfx_flag32_alloc+0x3a>
    49d4:	0bad0000 	.word	0x0bad0000
    49d8:	0bad0002 	.word	0x0bad0002

000049dc <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    49dc:	6803      	ldr	r3, [r0, #0]
    49de:	40cb      	lsrs	r3, r1
    49e0:	07db      	lsls	r3, r3, #31
{
    49e2:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    49e4:	d415      	bmi.n	4a12 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    49e6:	2301      	movs	r3, #1
    49e8:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    49ec:	6803      	ldr	r3, [r0, #0]
    49ee:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    49f2:	ea41 0203 	orr.w	r2, r1, r3
    49f6:	e850 4f00 	ldrex	r4, [r0]
    49fa:	429c      	cmp	r4, r3
    49fc:	d104      	bne.n	4a08 <nrfx_flag32_free+0x2c>
    49fe:	e840 2c00 	strex	ip, r2, [r0]
    4a02:	f1bc 0f00 	cmp.w	ip, #0
    4a06:	d1f6      	bne.n	49f6 <nrfx_flag32_free+0x1a>
    4a08:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4a0c:	d1ee      	bne.n	49ec <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    4a0e:	4802      	ldr	r0, [pc, #8]	; (4a18 <nrfx_flag32_free+0x3c>)
}
    4a10:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4a12:	4802      	ldr	r0, [pc, #8]	; (4a1c <nrfx_flag32_free+0x40>)
    4a14:	e7fc      	b.n	4a10 <nrfx_flag32_free+0x34>
    4a16:	bf00      	nop
    4a18:	0bad0000 	.word	0x0bad0000
    4a1c:	0bad0004 	.word	0x0bad0004

00004a20 <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4a20:	4b05      	ldr	r3, [pc, #20]	; (4a38 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4a22:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4a24:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    4a28:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    4a2c:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    4a30:	4258      	negs	r0, r3
    4a32:	4158      	adcs	r0, r3
    4a34:	4770      	bx	lr
    4a36:	bf00      	nop
    4a38:	20000100 	.word	0x20000100

00004a3c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4a3c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4a3e:	f100 0308 	add.w	r3, r0, #8
    4a42:	4c0c      	ldr	r4, [pc, #48]	; (4a74 <call_handler+0x38>)
    4a44:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4a48:	05da      	lsls	r2, r3, #23
{
    4a4a:	4605      	mov	r5, r0
    4a4c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4a4e:	d507      	bpl.n	4a60 <call_handler+0x24>
    4a50:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4a54:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4a58:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4a5c:	6852      	ldr	r2, [r2, #4]
    4a5e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4a60:	68a3      	ldr	r3, [r4, #8]
    4a62:	b12b      	cbz	r3, 4a70 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4a64:	68e2      	ldr	r2, [r4, #12]
    4a66:	4631      	mov	r1, r6
    4a68:	4628      	mov	r0, r5
    }
}
    4a6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4a6e:	4718      	bx	r3
}
    4a70:	bd70      	pop	{r4, r5, r6, pc}
    4a72:	bf00      	nop
    4a74:	20000100 	.word	0x20000100

00004a78 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4a78:	4b19      	ldr	r3, [pc, #100]	; (4ae0 <release_handler+0x68>)
    4a7a:	3008      	adds	r0, #8
{
    4a7c:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4a7e:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4a82:	05d1      	lsls	r1, r2, #23
    4a84:	d51d      	bpl.n	4ac2 <release_handler+0x4a>
    4a86:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4a8a:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    4a8e:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4a92:	f103 0410 	add.w	r4, r3, #16
    4a96:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    4a98:	f834 2b02 	ldrh.w	r2, [r4], #2
    4a9c:	f412 7f80 	tst.w	r2, #256	; 0x100
    4aa0:	d003      	beq.n	4aaa <release_handler+0x32>
    4aa2:	f3c2 2243 	ubfx	r2, r2, #9, #4
    4aa6:	4291      	cmp	r1, r2
    4aa8:	d00b      	beq.n	4ac2 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4aaa:	3001      	adds	r0, #1
    4aac:	2830      	cmp	r0, #48	; 0x30
    4aae:	d1f3      	bne.n	4a98 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4ab0:	2200      	movs	r2, #0
    4ab2:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4ab6:	480b      	ldr	r0, [pc, #44]	; (4ae4 <release_handler+0x6c>)
    4ab8:	f7ff ff90 	bl	49dc <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4abc:	4b0a      	ldr	r3, [pc, #40]	; (4ae8 <release_handler+0x70>)
    4abe:	4298      	cmp	r0, r3
    4ac0:	d100      	bne.n	4ac4 <release_handler+0x4c>
}
    4ac2:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4ac4:	4909      	ldr	r1, [pc, #36]	; (4aec <release_handler+0x74>)
    4ac6:	480a      	ldr	r0, [pc, #40]	; (4af0 <release_handler+0x78>)
    4ac8:	4a0a      	ldr	r2, [pc, #40]	; (4af4 <release_handler+0x7c>)
    4aca:	f44f 7399 	mov.w	r3, #306	; 0x132
    4ace:	f004 f9de 	bl	8e8e <printk>
}
    4ad2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4ad6:	4807      	ldr	r0, [pc, #28]	; (4af4 <release_handler+0x7c>)
    4ad8:	f44f 7199 	mov.w	r1, #306	; 0x132
    4adc:	f004 b900 	b.w	8ce0 <assert_post_action>
    4ae0:	20000100 	.word	0x20000100
    4ae4:	20000174 	.word	0x20000174
    4ae8:	0bad0000 	.word	0x0bad0000
    4aec:	0000a541 	.word	0x0000a541
    4af0:	00009cc3 	.word	0x00009cc3
    4af4:	0000a4dd 	.word	0x0000a4dd

00004af8 <pin_handler_trigger_uninit>:
{
    4af8:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4afa:	4c0a      	ldr	r4, [pc, #40]	; (4b24 <pin_handler_trigger_uninit+0x2c>)
    4afc:	f100 0508 	add.w	r5, r0, #8
    4b00:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4b04:	069a      	lsls	r2, r3, #26
    4b06:	d506      	bpl.n	4b16 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4b08:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4b0a:	4a07      	ldr	r2, [pc, #28]	; (4b28 <pin_handler_trigger_uninit+0x30>)
    4b0c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4b10:	2100      	movs	r1, #0
    4b12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4b16:	f7ff ffaf 	bl	4a78 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4b1a:	2300      	movs	r3, #0
    4b1c:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4b20:	bd38      	pop	{r3, r4, r5, pc}
    4b22:	bf00      	nop
    4b24:	20000100 	.word	0x20000100
    4b28:	40006000 	.word	0x40006000

00004b2c <nrf_gpio_pin_port_decode>:
{
    4b2c:	b510      	push	{r4, lr}
    4b2e:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4b30:	6800      	ldr	r0, [r0, #0]
    4b32:	f004 fc30 	bl	9396 <nrf_gpio_pin_present_check>
    4b36:	b958      	cbnz	r0, 4b50 <nrf_gpio_pin_port_decode+0x24>
    4b38:	4912      	ldr	r1, [pc, #72]	; (4b84 <nrf_gpio_pin_port_decode+0x58>)
    4b3a:	4813      	ldr	r0, [pc, #76]	; (4b88 <nrf_gpio_pin_port_decode+0x5c>)
    4b3c:	4a13      	ldr	r2, [pc, #76]	; (4b8c <nrf_gpio_pin_port_decode+0x60>)
    4b3e:	f240 2329 	movw	r3, #553	; 0x229
    4b42:	f004 f9a4 	bl	8e8e <printk>
    4b46:	4811      	ldr	r0, [pc, #68]	; (4b8c <nrf_gpio_pin_port_decode+0x60>)
    4b48:	f240 2129 	movw	r1, #553	; 0x229
    4b4c:	f004 f8c8 	bl	8ce0 <assert_post_action>
    uint32_t pin_number = *p_pin;
    4b50:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4b52:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b56:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4b58:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b5a:	d00d      	beq.n	4b78 <nrf_gpio_pin_port_decode+0x4c>
    4b5c:	2b01      	cmp	r3, #1
    4b5e:	d00e      	beq.n	4b7e <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    4b60:	490b      	ldr	r1, [pc, #44]	; (4b90 <nrf_gpio_pin_port_decode+0x64>)
    4b62:	4809      	ldr	r0, [pc, #36]	; (4b88 <nrf_gpio_pin_port_decode+0x5c>)
    4b64:	4a09      	ldr	r2, [pc, #36]	; (4b8c <nrf_gpio_pin_port_decode+0x60>)
    4b66:	f240 232e 	movw	r3, #558	; 0x22e
    4b6a:	f004 f990 	bl	8e8e <printk>
    4b6e:	4807      	ldr	r0, [pc, #28]	; (4b8c <nrf_gpio_pin_port_decode+0x60>)
    4b70:	f240 212e 	movw	r1, #558	; 0x22e
    4b74:	f004 f8b4 	bl	8ce0 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b78:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4b7c:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    4b7e:	4805      	ldr	r0, [pc, #20]	; (4b94 <nrf_gpio_pin_port_decode+0x68>)
    4b80:	e7fc      	b.n	4b7c <nrf_gpio_pin_port_decode+0x50>
    4b82:	bf00      	nop
    4b84:	0000a408 	.word	0x0000a408
    4b88:	00009cc3 	.word	0x00009cc3
    4b8c:	0000a3d5 	.word	0x0000a3d5
    4b90:	0000a5e8 	.word	0x0000a5e8
    4b94:	50000300 	.word	0x50000300

00004b98 <nrfx_gpiote_input_configure>:
{
    4b98:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b9a:	4604      	mov	r4, r0
    4b9c:	b085      	sub	sp, #20
    4b9e:	4617      	mov	r7, r2
    4ba0:	461d      	mov	r5, r3
    if (p_input_config)
    4ba2:	b1f1      	cbz	r1, 4be2 <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    4ba4:	f7ff ff3c 	bl	4a20 <pin_is_task_output>
    4ba8:	b110      	cbz	r0, 4bb0 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    4baa:	484a      	ldr	r0, [pc, #296]	; (4cd4 <nrfx_gpiote_input_configure+0x13c>)
}
    4bac:	b005      	add	sp, #20
    4bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4bb0:	460b      	mov	r3, r1
    4bb2:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4bb6:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4bba:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4bbe:	f10d 020f 	add.w	r2, sp, #15
    4bc2:	f10d 010e 	add.w	r1, sp, #14
    4bc6:	4620      	mov	r0, r4
    4bc8:	f004 fbfa 	bl	93c0 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4bcc:	4a42      	ldr	r2, [pc, #264]	; (4cd8 <nrfx_gpiote_input_configure+0x140>)
    4bce:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4bd2:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    4bd6:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4bda:	f043 0301 	orr.w	r3, r3, #1
    4bde:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    4be2:	b197      	cbz	r7, 4c0a <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4be4:	4b3c      	ldr	r3, [pc, #240]	; (4cd8 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4be6:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4be8:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4bea:	f104 0008 	add.w	r0, r4, #8
    4bee:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4bf2:	078f      	lsls	r7, r1, #30
    4bf4:	d50c      	bpl.n	4c10 <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    4bf6:	2a00      	cmp	r2, #0
    4bf8:	d1d7      	bne.n	4baa <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4bfa:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4bfe:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4c02:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4c06:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4c0a:	bbcd      	cbnz	r5, 4c80 <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4c0c:	4833      	ldr	r0, [pc, #204]	; (4cdc <nrfx_gpiote_input_configure+0x144>)
    4c0e:	e7cd      	b.n	4bac <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4c10:	f021 0120 	bic.w	r1, r1, #32
    4c14:	04c9      	lsls	r1, r1, #19
    4c16:	0cc9      	lsrs	r1, r1, #19
    4c18:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4c1c:	2a00      	cmp	r2, #0
    4c1e:	d0ec      	beq.n	4bfa <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    4c20:	2e03      	cmp	r6, #3
    4c22:	d8c2      	bhi.n	4baa <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4c24:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4c26:	b92e      	cbnz	r6, 4c34 <nrfx_gpiote_input_configure+0x9c>
    4c28:	4a2d      	ldr	r2, [pc, #180]	; (4ce0 <nrfx_gpiote_input_configure+0x148>)
    4c2a:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4c2e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4c32:	e7e2      	b.n	4bfa <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4c34:	00ba      	lsls	r2, r7, #2
    4c36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4c3a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4c3e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    4c42:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4c46:	f02c 0c03 	bic.w	ip, ip, #3
    4c4a:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4c4e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4c52:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    4c56:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    4c5a:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4c5e:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    4c62:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    4c66:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    4c6a:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    4c6e:	ea4c 0c0e 	orr.w	ip, ip, lr
    4c72:	f041 0120 	orr.w	r1, r1, #32
    4c76:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    4c7a:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    4c7e:	e7bc      	b.n	4bfa <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4c80:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4c84:	4620      	mov	r0, r4
    4c86:	f7ff fef7 	bl	4a78 <release_handler>
    if (!handler)
    4c8a:	2e00      	cmp	r6, #0
    4c8c:	d0be      	beq.n	4c0c <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    4c8e:	4d12      	ldr	r5, [pc, #72]	; (4cd8 <nrfx_gpiote_input_configure+0x140>)
    4c90:	682b      	ldr	r3, [r5, #0]
    4c92:	429e      	cmp	r6, r3
    4c94:	d104      	bne.n	4ca0 <nrfx_gpiote_input_configure+0x108>
    4c96:	686b      	ldr	r3, [r5, #4]
    4c98:	429f      	cmp	r7, r3
    4c9a:	d101      	bne.n	4ca0 <nrfx_gpiote_input_configure+0x108>
    4c9c:	2200      	movs	r2, #0
    4c9e:	e00a      	b.n	4cb6 <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4ca0:	4810      	ldr	r0, [pc, #64]	; (4ce4 <nrfx_gpiote_input_configure+0x14c>)
    4ca2:	f10d 010f 	add.w	r1, sp, #15
    4ca6:	f7ff fe75 	bl	4994 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    4caa:	4b0c      	ldr	r3, [pc, #48]	; (4cdc <nrfx_gpiote_input_configure+0x144>)
    4cac:	4298      	cmp	r0, r3
    4cae:	f47f af7d 	bne.w	4bac <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    4cb2:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4cb6:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4cba:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4cbe:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4cc0:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4cc2:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4cc6:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4cce:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    4cd2:	e79b      	b.n	4c0c <nrfx_gpiote_input_configure+0x74>
    4cd4:	0bad0004 	.word	0x0bad0004
    4cd8:	20000100 	.word	0x20000100
    4cdc:	0bad0000 	.word	0x0bad0000
    4ce0:	40006000 	.word	0x40006000
    4ce4:	20000174 	.word	0x20000174

00004ce8 <nrfx_gpiote_output_configure>:
{
    4ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cea:	4604      	mov	r4, r0
    4cec:	b085      	sub	sp, #20
    4cee:	4615      	mov	r5, r2
    if (p_config)
    4cf0:	b309      	cbz	r1, 4d36 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4cf2:	f100 0708 	add.w	r7, r0, #8
    4cf6:	4e31      	ldr	r6, [pc, #196]	; (4dbc <nrfx_gpiote_output_configure+0xd4>)
    4cf8:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    4cfc:	0798      	lsls	r0, r3, #30
    4cfe:	d401      	bmi.n	4d04 <nrfx_gpiote_output_configure+0x1c>
    4d00:	069a      	lsls	r2, r3, #26
    4d02:	d458      	bmi.n	4db6 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4d04:	f013 0f1c 	tst.w	r3, #28
    4d08:	d002      	beq.n	4d10 <nrfx_gpiote_output_configure+0x28>
    4d0a:	784b      	ldrb	r3, [r1, #1]
    4d0c:	2b01      	cmp	r3, #1
    4d0e:	d052      	beq.n	4db6 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4d10:	2301      	movs	r3, #1
    4d12:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    4d16:	2300      	movs	r3, #0
    4d18:	e9cd 1300 	strd	r1, r3, [sp]
    4d1c:	1c4a      	adds	r2, r1, #1
    4d1e:	1c8b      	adds	r3, r1, #2
    4d20:	4620      	mov	r0, r4
    4d22:	f10d 010f 	add.w	r1, sp, #15
    4d26:	f004 fb4b 	bl	93c0 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4d2a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    4d2e:	f043 0303 	orr.w	r3, r3, #3
    4d32:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    4d36:	b915      	cbnz	r5, 4d3e <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    4d38:	4821      	ldr	r0, [pc, #132]	; (4dc0 <nrfx_gpiote_output_configure+0xd8>)
}
    4d3a:	b005      	add	sp, #20
    4d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4d3e:	4e1f      	ldr	r6, [pc, #124]	; (4dbc <nrfx_gpiote_output_configure+0xd4>)
    4d40:	f104 0708 	add.w	r7, r4, #8
    4d44:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    4d48:	0783      	lsls	r3, r0, #30
    4d4a:	d534      	bpl.n	4db6 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    4d4c:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    4d50:	4661      	mov	r1, ip
    4d52:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    4d54:	f020 0020 	bic.w	r0, r0, #32
    4d58:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4d5c:	04c0      	lsls	r0, r0, #19
    4d5e:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    4d62:	0cc0      	lsrs	r0, r0, #19
    4d64:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4d68:	2300      	movs	r3, #0
    4d6a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    4d6e:	786a      	ldrb	r2, [r5, #1]
    4d70:	2a00      	cmp	r2, #0
    4d72:	d0e1      	beq.n	4d38 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    4d74:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    4d78:	78ad      	ldrb	r5, [r5, #2]
    4d7a:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    4d7e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4d82:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4d86:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    4d8a:	0223      	lsls	r3, r4, #8
    4d8c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4d90:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4d92:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4d96:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4d9a:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4d9c:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4d9e:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4da2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4da6:	432b      	orrs	r3, r5
    4da8:	f040 0020 	orr.w	r0, r0, #32
    4dac:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4db0:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4db4:	e7c0      	b.n	4d38 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    4db6:	4803      	ldr	r0, [pc, #12]	; (4dc4 <nrfx_gpiote_output_configure+0xdc>)
    4db8:	e7bf      	b.n	4d3a <nrfx_gpiote_output_configure+0x52>
    4dba:	bf00      	nop
    4dbc:	20000100 	.word	0x20000100
    4dc0:	0bad0000 	.word	0x0bad0000
    4dc4:	0bad0004 	.word	0x0bad0004

00004dc8 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4dc8:	4b01      	ldr	r3, [pc, #4]	; (4dd0 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4dca:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4dce:	4770      	bx	lr
    4dd0:	20000100 	.word	0x20000100

00004dd4 <nrfx_gpiote_channel_get>:
{
    4dd4:	b538      	push	{r3, r4, r5, lr}
    4dd6:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    4dd8:	460d      	mov	r5, r1
    4dda:	b959      	cbnz	r1, 4df4 <nrfx_gpiote_channel_get+0x20>
    4ddc:	490b      	ldr	r1, [pc, #44]	; (4e0c <nrfx_gpiote_channel_get+0x38>)
    4dde:	480c      	ldr	r0, [pc, #48]	; (4e10 <nrfx_gpiote_channel_get+0x3c>)
    4de0:	4a0c      	ldr	r2, [pc, #48]	; (4e14 <nrfx_gpiote_channel_get+0x40>)
    4de2:	f240 2335 	movw	r3, #565	; 0x235
    4de6:	f004 f852 	bl	8e8e <printk>
    4dea:	480a      	ldr	r0, [pc, #40]	; (4e14 <nrfx_gpiote_channel_get+0x40>)
    4dec:	f240 2135 	movw	r1, #565	; 0x235
    4df0:	f003 ff76 	bl	8ce0 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4df4:	3408      	adds	r4, #8
    4df6:	4b08      	ldr	r3, [pc, #32]	; (4e18 <nrfx_gpiote_channel_get+0x44>)
    4df8:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    4dfc:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4dfe:	bf43      	ittte	mi
    4e00:	0b5b      	lsrmi	r3, r3, #13
    4e02:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    4e04:	4805      	ldrmi	r0, [pc, #20]	; (4e1c <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    4e06:	4806      	ldrpl	r0, [pc, #24]	; (4e20 <nrfx_gpiote_channel_get+0x4c>)
}
    4e08:	bd38      	pop	{r3, r4, r5, pc}
    4e0a:	bf00      	nop
    4e0c:	0000a555 	.word	0x0000a555
    4e10:	00009cc3 	.word	0x00009cc3
    4e14:	0000a4dd 	.word	0x0000a4dd
    4e18:	20000100 	.word	0x20000100
    4e1c:	0bad0000 	.word	0x0bad0000
    4e20:	0bad0004 	.word	0x0bad0004

00004e24 <nrfx_gpiote_init>:
{
    4e24:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4e26:	4c0e      	ldr	r4, [pc, #56]	; (4e60 <nrfx_gpiote_init+0x3c>)
    4e28:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    4e2c:	b9b5      	cbnz	r5, 4e5c <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    4e2e:	2260      	movs	r2, #96	; 0x60
    4e30:	4629      	mov	r1, r5
    4e32:	f104 0010 	add.w	r0, r4, #16
    4e36:	f004 f881 	bl	8f3c <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    4e3a:	2006      	movs	r0, #6
    4e3c:	f7fd fcac 	bl	2798 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4e40:	4b08      	ldr	r3, [pc, #32]	; (4e64 <nrfx_gpiote_init+0x40>)
    return err_code;
    4e42:	4809      	ldr	r0, [pc, #36]	; (4e68 <nrfx_gpiote_init+0x44>)
    4e44:	601d      	str	r5, [r3, #0]
    4e46:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4e48:	4b08      	ldr	r3, [pc, #32]	; (4e6c <nrfx_gpiote_init+0x48>)
    4e4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4e4e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    4e52:	2301      	movs	r3, #1
    4e54:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    4e58:	6763      	str	r3, [r4, #116]	; 0x74
}
    4e5a:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    4e5c:	4804      	ldr	r0, [pc, #16]	; (4e70 <nrfx_gpiote_init+0x4c>)
    4e5e:	e7fc      	b.n	4e5a <nrfx_gpiote_init+0x36>
    4e60:	20000100 	.word	0x20000100
    4e64:	4000617c 	.word	0x4000617c
    4e68:	0bad0000 	.word	0x0bad0000
    4e6c:	40006000 	.word	0x40006000
    4e70:	0bad0005 	.word	0x0bad0005

00004e74 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    4e74:	4b03      	ldr	r3, [pc, #12]	; (4e84 <nrfx_gpiote_is_init+0x10>)
    4e76:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    4e7a:	3800      	subs	r0, #0
    4e7c:	bf18      	it	ne
    4e7e:	2001      	movne	r0, #1
    4e80:	4770      	bx	lr
    4e82:	bf00      	nop
    4e84:	20000100 	.word	0x20000100

00004e88 <nrfx_gpiote_channel_free>:
{
    4e88:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    4e8a:	4801      	ldr	r0, [pc, #4]	; (4e90 <nrfx_gpiote_channel_free+0x8>)
    4e8c:	f7ff bda6 	b.w	49dc <nrfx_flag32_free>
    4e90:	20000170 	.word	0x20000170

00004e94 <nrfx_gpiote_channel_alloc>:
{
    4e94:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    4e96:	4801      	ldr	r0, [pc, #4]	; (4e9c <nrfx_gpiote_channel_alloc+0x8>)
    4e98:	f7ff bd7c 	b.w	4994 <nrfx_flag32_alloc>
    4e9c:	20000170 	.word	0x20000170

00004ea0 <nrfx_gpiote_trigger_enable>:
{
    4ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    4ea2:	4d31      	ldr	r5, [pc, #196]	; (4f68 <nrfx_gpiote_trigger_enable+0xc8>)
    4ea4:	f100 0708 	add.w	r7, r0, #8
{
    4ea8:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    4eaa:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    4eae:	f013 0f1c 	tst.w	r3, #28
{
    4eb2:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    4eb4:	d10b      	bne.n	4ece <nrfx_gpiote_trigger_enable+0x2e>
    4eb6:	492d      	ldr	r1, [pc, #180]	; (4f6c <nrfx_gpiote_trigger_enable+0xcc>)
    4eb8:	482d      	ldr	r0, [pc, #180]	; (4f70 <nrfx_gpiote_trigger_enable+0xd0>)
    4eba:	4a2e      	ldr	r2, [pc, #184]	; (4f74 <nrfx_gpiote_trigger_enable+0xd4>)
    4ebc:	f240 33df 	movw	r3, #991	; 0x3df
    4ec0:	f003 ffe5 	bl	8e8e <printk>
    4ec4:	482b      	ldr	r0, [pc, #172]	; (4f74 <nrfx_gpiote_trigger_enable+0xd4>)
    4ec6:	f240 31df 	movw	r1, #991	; 0x3df
    4eca:	f003 ff09 	bl	8ce0 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4ece:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4ed2:	0683      	lsls	r3, r0, #26
    4ed4:	d51f      	bpl.n	4f16 <nrfx_gpiote_trigger_enable+0x76>
    4ed6:	f010 0302 	ands.w	r3, r0, #2
    4eda:	d11c      	bne.n	4f16 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4edc:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    4ede:	4608      	mov	r0, r1
    4ee0:	f004 fa6a 	bl	93b8 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    4ee4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    4ee8:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4eec:	6003      	str	r3, [r0, #0]
    4eee:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4ef0:	008b      	lsls	r3, r1, #2
    4ef2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4ef6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4efa:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4efe:	f042 0201 	orr.w	r2, r2, #1
    4f02:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    4f06:	b126      	cbz	r6, 4f12 <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    4f08:	4a1b      	ldr	r2, [pc, #108]	; (4f78 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4f0a:	2301      	movs	r3, #1
    4f0c:	408b      	lsls	r3, r1
    4f0e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    4f12:	b003      	add	sp, #12
    4f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    4f16:	b95e      	cbnz	r6, 4f30 <nrfx_gpiote_trigger_enable+0x90>
    4f18:	4918      	ldr	r1, [pc, #96]	; (4f7c <nrfx_gpiote_trigger_enable+0xdc>)
    4f1a:	4815      	ldr	r0, [pc, #84]	; (4f70 <nrfx_gpiote_trigger_enable+0xd0>)
    4f1c:	4a15      	ldr	r2, [pc, #84]	; (4f74 <nrfx_gpiote_trigger_enable+0xd4>)
    4f1e:	f240 33ee 	movw	r3, #1006	; 0x3ee
    4f22:	f003 ffb4 	bl	8e8e <printk>
    4f26:	4813      	ldr	r0, [pc, #76]	; (4f74 <nrfx_gpiote_trigger_enable+0xd4>)
    4f28:	f240 31ee 	movw	r1, #1006	; 0x3ee
    4f2c:	f003 fed8 	bl	8ce0 <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4f30:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    4f34:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4f38:	2b04      	cmp	r3, #4
    4f3a:	d010      	beq.n	4f5e <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4f3c:	2b05      	cmp	r3, #5
    4f3e:	d010      	beq.n	4f62 <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4f40:	a801      	add	r0, sp, #4
    4f42:	9401      	str	r4, [sp, #4]
    4f44:	f7ff fdf2 	bl	4b2c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4f48:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4f4a:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4f4e:	40d9      	lsrs	r1, r3
    4f50:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4f54:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    4f56:	4620      	mov	r0, r4
    4f58:	f004 fa7d 	bl	9456 <nrf_gpio_cfg_sense_set>
}
    4f5c:	e7d9      	b.n	4f12 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    4f5e:	2103      	movs	r1, #3
    4f60:	e7f9      	b.n	4f56 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    4f62:	2102      	movs	r1, #2
    4f64:	e7f7      	b.n	4f56 <nrfx_gpiote_trigger_enable+0xb6>
    4f66:	bf00      	nop
    4f68:	20000100 	.word	0x20000100
    4f6c:	0000a55f 	.word	0x0000a55f
    4f70:	00009cc3 	.word	0x00009cc3
    4f74:	0000a4dd 	.word	0x0000a4dd
    4f78:	40006000 	.word	0x40006000
    4f7c:	0000a574 	.word	0x0000a574

00004f80 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4f80:	4b0e      	ldr	r3, [pc, #56]	; (4fbc <nrfx_gpiote_trigger_disable+0x3c>)
    4f82:	f100 0208 	add.w	r2, r0, #8
    4f86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4f8a:	0699      	lsls	r1, r3, #26
    4f8c:	d513      	bpl.n	4fb6 <nrfx_gpiote_trigger_disable+0x36>
    4f8e:	079a      	lsls	r2, r3, #30
    4f90:	d411      	bmi.n	4fb6 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4f92:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    4f94:	2201      	movs	r2, #1
    4f96:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    4f98:	009b      	lsls	r3, r3, #2
    4f9a:	4909      	ldr	r1, [pc, #36]	; (4fc0 <nrfx_gpiote_trigger_disable+0x40>)
    4f9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4fa0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4fa4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4fa8:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4fac:	f022 0203 	bic.w	r2, r2, #3
    4fb0:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4fb4:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4fb6:	2100      	movs	r1, #0
    4fb8:	f004 ba4d 	b.w	9456 <nrf_gpio_cfg_sense_set>
    4fbc:	20000100 	.word	0x20000100
    4fc0:	40006000 	.word	0x40006000

00004fc4 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4fc4:	4b0e      	ldr	r3, [pc, #56]	; (5000 <nrfx_gpiote_pin_uninit+0x3c>)
    4fc6:	f100 0208 	add.w	r2, r0, #8
{
    4fca:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4fcc:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4fd0:	07db      	lsls	r3, r3, #31
{
    4fd2:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4fd4:	d511      	bpl.n	4ffa <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    4fd6:	f7ff ffd3 	bl	4f80 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    4fda:	4620      	mov	r0, r4
    4fdc:	f7ff fd8c 	bl	4af8 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4fe0:	a801      	add	r0, sp, #4
    4fe2:	9401      	str	r4, [sp, #4]
    4fe4:	f7ff fda2 	bl	4b2c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4fe8:	9b01      	ldr	r3, [sp, #4]
    4fea:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4fee:	2202      	movs	r2, #2
    4ff0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4ff4:	4803      	ldr	r0, [pc, #12]	; (5004 <nrfx_gpiote_pin_uninit+0x40>)
}
    4ff6:	b002      	add	sp, #8
    4ff8:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4ffa:	4803      	ldr	r0, [pc, #12]	; (5008 <nrfx_gpiote_pin_uninit+0x44>)
    4ffc:	e7fb      	b.n	4ff6 <nrfx_gpiote_pin_uninit+0x32>
    4ffe:	bf00      	nop
    5000:	20000100 	.word	0x20000100
    5004:	0bad0000 	.word	0x0bad0000
    5008:	0bad0004 	.word	0x0bad0004

0000500c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    500c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5010:	4b65      	ldr	r3, [pc, #404]	; (51a8 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    5012:	4866      	ldr	r0, [pc, #408]	; (51ac <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5014:	4966      	ldr	r1, [pc, #408]	; (51b0 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    5016:	2500      	movs	r5, #0
{
    5018:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    501a:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    501c:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    501e:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    5020:	b136      	cbz	r6, 5030 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    5022:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    5026:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5028:	bf1e      	ittt	ne
    502a:	601c      	strne	r4, [r3, #0]
    502c:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    502e:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    5030:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5032:	428b      	cmp	r3, r1
        mask <<= 1;
    5034:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5038:	d1f1      	bne.n	501e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    503a:	4f5e      	ldr	r7, [pc, #376]	; (51b4 <nrfx_gpiote_irq_handler+0x1a8>)
    503c:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    503e:	b37b      	cbz	r3, 50a0 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    5040:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    5044:	4e5c      	ldr	r6, [pc, #368]	; (51b8 <nrfx_gpiote_irq_handler+0x1ac>)
    5046:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    504a:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    504c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5050:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    5054:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    5056:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    505a:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    505c:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5060:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    5064:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    5068:	f8d9 3000 	ldr.w	r3, [r9]
    506c:	b9f3      	cbnz	r3, 50ac <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    506e:	f108 0820 	add.w	r8, r8, #32
    5072:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    5076:	f109 0904 	add.w	r9, r9, #4
    507a:	d1f5      	bne.n	5068 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    507c:	603b      	str	r3, [r7, #0]
    507e:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    5080:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    5082:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    5086:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    508a:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    508c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5090:	9b01      	ldr	r3, [sp, #4]
    5092:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    5096:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    5098:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    509c:	4313      	orrs	r3, r2
    509e:	d1dd      	bne.n	505c <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    50a0:	2401      	movs	r4, #1
    while (mask)
    50a2:	2d00      	cmp	r5, #0
    50a4:	d168      	bne.n	5178 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    50a6:	b009      	add	sp, #36	; 0x24
    50a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    50ac:	fa93 f3a3 	rbit	r3, r3
    50b0:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    50b4:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    50b8:	f106 0208 	add.w	r2, r6, #8
    50bc:	4b3f      	ldr	r3, [pc, #252]	; (51bc <nrfx_gpiote_irq_handler+0x1b0>)
    50be:	9605      	str	r6, [sp, #20]
    50c0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    50c4:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    50c8:	08f4      	lsrs	r4, r6, #3
    50ca:	9302      	str	r3, [sp, #8]
    50cc:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    50ce:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    50d0:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    50d4:	fa0b fc00 	lsl.w	ip, fp, r0
    50d8:	5d18      	ldrb	r0, [r3, r4]
    50da:	ea20 000c 	bic.w	r0, r0, ip
    50de:	5518      	strb	r0, [r3, r4]
    50e0:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    50e2:	a805      	add	r0, sp, #20
    50e4:	9103      	str	r1, [sp, #12]
    50e6:	f7ff fd21 	bl	4b2c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    50ea:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    50ec:	9903      	ldr	r1, [sp, #12]
    50ee:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    50f2:	074b      	lsls	r3, r1, #29
    50f4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    50f8:	f3c4 4401 	ubfx	r4, r4, #16, #2
    50fc:	d523      	bpl.n	5146 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    50fe:	4651      	mov	r1, sl
    5100:	4630      	mov	r0, r6
    5102:	f7ff fc9b 	bl	4a3c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5106:	a805      	add	r0, sp, #20
    5108:	9605      	str	r6, [sp, #20]
    510a:	f7ff fd0f 	bl	4b2c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    510e:	9a05      	ldr	r2, [sp, #20]
    5110:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5114:	b2e4      	uxtb	r4, r4
    5116:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    511a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    511e:	4294      	cmp	r4, r2
    5120:	d107      	bne.n	5132 <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5122:	2100      	movs	r1, #0
    5124:	4630      	mov	r0, r6
    5126:	f004 f996 	bl	9456 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    512a:	4621      	mov	r1, r4
    512c:	4630      	mov	r0, r6
    512e:	f004 f992 	bl	9456 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5132:	a805      	add	r0, sp, #20
    5134:	9605      	str	r6, [sp, #20]
    5136:	f7ff fcf9 	bl	4b2c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    513a:	9b05      	ldr	r3, [sp, #20]
    513c:	fa0b f303 	lsl.w	r3, fp, r3
    5140:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    5144:	e790      	b.n	5068 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5146:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5148:	bf0c      	ite	eq
    514a:	2103      	moveq	r1, #3
    514c:	2102      	movne	r1, #2
    514e:	4630      	mov	r0, r6
    5150:	f004 f981 	bl	9456 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5154:	9b02      	ldr	r3, [sp, #8]
    5156:	2b03      	cmp	r3, #3
    5158:	d004      	beq.n	5164 <nrfx_gpiote_irq_handler+0x158>
    515a:	2c02      	cmp	r4, #2
    515c:	d107      	bne.n	516e <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    515e:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5162:	d1e6      	bne.n	5132 <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    5164:	4651      	mov	r1, sl
    5166:	4630      	mov	r0, r6
    5168:	f7ff fc68 	bl	4a3c <call_handler>
    516c:	e7e1      	b.n	5132 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    516e:	2c03      	cmp	r4, #3
    5170:	d1df      	bne.n	5132 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5172:	f1ba 0f02 	cmp.w	sl, #2
    5176:	e7f4      	b.n	5162 <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    5178:	fa95 f3a5 	rbit	r3, r5
    517c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    5180:	fa04 f203 	lsl.w	r2, r4, r3
    5184:	009b      	lsls	r3, r3, #2
    5186:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    518a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    518e:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5192:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    5196:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    519a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    519e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    51a2:	f7ff fc4b 	bl	4a3c <call_handler>
    51a6:	e77c      	b.n	50a2 <nrfx_gpiote_irq_handler+0x96>
    51a8:	40006100 	.word	0x40006100
    51ac:	40006000 	.word	0x40006000
    51b0:	40006120 	.word	0x40006120
    51b4:	4000617c 	.word	0x4000617c
    51b8:	50000300 	.word	0x50000300
    51bc:	20000100 	.word	0x20000100

000051c0 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    51c0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    51c2:	4801      	ldr	r0, [pc, #4]	; (51c8 <nrfx_ppi_channel_alloc+0x8>)
    51c4:	f7ff bbe6 	b.w	4994 <nrfx_flag32_alloc>
    51c8:	2000017c 	.word	0x2000017c

000051cc <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    51cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    51d0:	4604      	mov	r4, r0
    51d2:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    51d4:	4615      	mov	r5, r2
    51d6:	b95a      	cbnz	r2, 51f0 <nrf_pwm_sequence_set+0x24>
    51d8:	4932      	ldr	r1, [pc, #200]	; (52a4 <nrf_pwm_sequence_set+0xd8>)
    51da:	4833      	ldr	r0, [pc, #204]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    51dc:	4a33      	ldr	r2, [pc, #204]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    51de:	f240 23a7 	movw	r3, #679	; 0x2a7
    51e2:	f003 fe54 	bl	8e8e <printk>
    51e6:	4831      	ldr	r0, [pc, #196]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    51e8:	f240 21a7 	movw	r1, #679	; 0x2a7
    51ec:	f003 fd78 	bl	8ce0 <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    51f0:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    51f2:	b95f      	cbnz	r7, 520c <nrf_pwm_sequence_set+0x40>
    51f4:	492e      	ldr	r1, [pc, #184]	; (52b0 <nrf_pwm_sequence_set+0xe4>)
    51f6:	482c      	ldr	r0, [pc, #176]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    51f8:	4a2c      	ldr	r2, [pc, #176]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    51fa:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    51fe:	f003 fe46 	bl	8e8e <printk>
    5202:	482a      	ldr	r0, [pc, #168]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    5204:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    5208:	f003 fd6a 	bl	8ce0 <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    520c:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    5210:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    5214:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    5216:	2f00      	cmp	r7, #0
    5218:	d138      	bne.n	528c <nrf_pwm_sequence_set+0xc0>
    521a:	4926      	ldr	r1, [pc, #152]	; (52b4 <nrf_pwm_sequence_set+0xe8>)
    521c:	4a23      	ldr	r2, [pc, #140]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    521e:	4822      	ldr	r0, [pc, #136]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    5220:	f240 23bd 	movw	r3, #701	; 0x2bd
    5224:	f003 fe33 	bl	8e8e <printk>
    5228:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    522c:	481f      	ldr	r0, [pc, #124]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    522e:	f003 fd57 	bl	8ce0 <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    5232:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    5236:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    5238:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    523c:	d30b      	bcc.n	5256 <nrf_pwm_sequence_set+0x8a>
    523e:	491e      	ldr	r1, [pc, #120]	; (52b8 <nrf_pwm_sequence_set+0xec>)
    5240:	4819      	ldr	r0, [pc, #100]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    5242:	4a1a      	ldr	r2, [pc, #104]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    5244:	f240 23c7 	movw	r3, #711	; 0x2c7
    5248:	f003 fe21 	bl	8e8e <printk>
    524c:	4817      	ldr	r0, [pc, #92]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    524e:	f240 21c7 	movw	r1, #711	; 0x2c7
    5252:	f003 fd45 	bl	8ce0 <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    5256:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    5258:	ea4f 1846 	mov.w	r8, r6, lsl #5
    525c:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    5260:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    5264:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    5268:	d30b      	bcc.n	5282 <nrf_pwm_sequence_set+0xb6>
    526a:	4914      	ldr	r1, [pc, #80]	; (52bc <nrf_pwm_sequence_set+0xf0>)
    526c:	480e      	ldr	r0, [pc, #56]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    526e:	4a0f      	ldr	r2, [pc, #60]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    5270:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    5274:	f003 fe0b 	bl	8e8e <printk>
    5278:	480c      	ldr	r0, [pc, #48]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    527a:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    527e:	f003 fd2f 	bl	8ce0 <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    5282:	4444      	add	r4, r8
    5284:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    5288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    528c:	043b      	lsls	r3, r7, #16
    528e:	d5d0      	bpl.n	5232 <nrf_pwm_sequence_set+0x66>
    5290:	490b      	ldr	r1, [pc, #44]	; (52c0 <nrf_pwm_sequence_set+0xf4>)
    5292:	4a06      	ldr	r2, [pc, #24]	; (52ac <nrf_pwm_sequence_set+0xe0>)
    5294:	4804      	ldr	r0, [pc, #16]	; (52a8 <nrf_pwm_sequence_set+0xdc>)
    5296:	f240 23be 	movw	r3, #702	; 0x2be
    529a:	f003 fdf8 	bl	8e8e <printk>
    529e:	f240 21be 	movw	r1, #702	; 0x2be
    52a2:	e7c3      	b.n	522c <nrf_pwm_sequence_set+0x60>
    52a4:	0000a5b1 	.word	0x0000a5b1
    52a8:	00009cc3 	.word	0x00009cc3
    52ac:	0000a57f 	.word	0x0000a57f
    52b0:	0000a5c6 	.word	0x0000a5c6
    52b4:	0000a5de 	.word	0x0000a5de
    52b8:	0000a608 	.word	0x0000a608
    52bc:	0000a629 	.word	0x0000a629
    52c0:	0000a5ea 	.word	0x0000a5ea

000052c4 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    52c4:	6802      	ldr	r2, [r0, #0]
    switch (port)
    52c6:	0953      	lsrs	r3, r2, #5
{
    52c8:	b510      	push	{r4, lr}
    52ca:	4604      	mov	r4, r0
    switch (port)
    52cc:	d02c      	beq.n	5328 <nrf_gpio_pin_port_decode+0x64>
    52ce:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    52d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    52d4:	bf18      	it	ne
    52d6:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    52d8:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    52dc:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    52de:	07db      	lsls	r3, r3, #31
    52e0:	d40b      	bmi.n	52fa <nrf_gpio_pin_port_decode+0x36>
    52e2:	4914      	ldr	r1, [pc, #80]	; (5334 <nrf_gpio_pin_port_decode+0x70>)
    52e4:	4814      	ldr	r0, [pc, #80]	; (5338 <nrf_gpio_pin_port_decode+0x74>)
    52e6:	4a15      	ldr	r2, [pc, #84]	; (533c <nrf_gpio_pin_port_decode+0x78>)
    52e8:	f240 2329 	movw	r3, #553	; 0x229
    52ec:	f003 fdcf 	bl	8e8e <printk>
    52f0:	4812      	ldr	r0, [pc, #72]	; (533c <nrf_gpio_pin_port_decode+0x78>)
    52f2:	f240 2129 	movw	r1, #553	; 0x229
    52f6:	f003 fcf3 	bl	8ce0 <assert_post_action>
    uint32_t pin_number = *p_pin;
    52fa:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    52fc:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5300:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    5302:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5304:	d00d      	beq.n	5322 <nrf_gpio_pin_port_decode+0x5e>
    5306:	2b01      	cmp	r3, #1
    5308:	d011      	beq.n	532e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    530a:	490d      	ldr	r1, [pc, #52]	; (5340 <nrf_gpio_pin_port_decode+0x7c>)
    530c:	480a      	ldr	r0, [pc, #40]	; (5338 <nrf_gpio_pin_port_decode+0x74>)
    530e:	4a0b      	ldr	r2, [pc, #44]	; (533c <nrf_gpio_pin_port_decode+0x78>)
    5310:	f240 232e 	movw	r3, #558	; 0x22e
    5314:	f003 fdbb 	bl	8e8e <printk>
    5318:	4808      	ldr	r0, [pc, #32]	; (533c <nrf_gpio_pin_port_decode+0x78>)
    531a:	f240 212e 	movw	r1, #558	; 0x22e
    531e:	f003 fcdf 	bl	8ce0 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5322:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    5326:	bd10      	pop	{r4, pc}
    switch (port)
    5328:	f04f 33ff 	mov.w	r3, #4294967295
    532c:	e7d4      	b.n	52d8 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    532e:	4805      	ldr	r0, [pc, #20]	; (5344 <nrf_gpio_pin_port_decode+0x80>)
    5330:	e7f9      	b.n	5326 <nrf_gpio_pin_port_decode+0x62>
    5332:	bf00      	nop
    5334:	0000a408 	.word	0x0000a408
    5338:	00009cc3 	.word	0x00009cc3
    533c:	0000a3d5 	.word	0x0000a3d5
    5340:	0000a5e8 	.word	0x0000a5e8
    5344:	50000300 	.word	0x50000300

00005348 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    5348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    534c:	4606      	mov	r6, r0
    534e:	b087      	sub	sp, #28
    5350:	4691      	mov	r9, r2
    5352:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    5354:	460c      	mov	r4, r1
    5356:	b949      	cbnz	r1, 536c <nrfx_pwm_init+0x24>
    5358:	4959      	ldr	r1, [pc, #356]	; (54c0 <nrfx_pwm_init+0x178>)
    535a:	485a      	ldr	r0, [pc, #360]	; (54c4 <nrfx_pwm_init+0x17c>)
    535c:	4a5a      	ldr	r2, [pc, #360]	; (54c8 <nrfx_pwm_init+0x180>)
    535e:	238c      	movs	r3, #140	; 0x8c
    5360:	f003 fd95 	bl	8e8e <printk>
    5364:	4858      	ldr	r0, [pc, #352]	; (54c8 <nrfx_pwm_init+0x180>)
    5366:	218c      	movs	r1, #140	; 0x8c
    5368:	f003 fcba 	bl	8ce0 <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    536c:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    536e:	4d57      	ldr	r5, [pc, #348]	; (54cc <nrfx_pwm_init+0x184>)
    5370:	210c      	movs	r1, #12
    5372:	4379      	muls	r1, r7
    5374:	186b      	adds	r3, r5, r1
    5376:	7a1a      	ldrb	r2, [r3, #8]
    5378:	2a00      	cmp	r2, #0
    537a:	f040 809f 	bne.w	54bc <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    537e:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    5380:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    5384:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    5388:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    538a:	2a00      	cmp	r2, #0
    538c:	d04d      	beq.n	542a <nrfx_pwm_init+0xe2>
    538e:	7b63      	ldrb	r3, [r4, #13]
    5390:	2b00      	cmp	r3, #0
    5392:	d04a      	beq.n	542a <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    5394:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    5398:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    539c:	2301      	movs	r3, #1
    539e:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    53a2:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    53a6:	f894 b005 	ldrb.w	fp, [r4, #5]
    53aa:	f894 a006 	ldrb.w	sl, [r4, #6]
    53ae:	2b00      	cmp	r3, #0
    53b0:	da0b      	bge.n	53ca <nrfx_pwm_init+0x82>
    53b2:	4947      	ldr	r1, [pc, #284]	; (54d0 <nrfx_pwm_init+0x188>)
    53b4:	4843      	ldr	r0, [pc, #268]	; (54c4 <nrfx_pwm_init+0x17c>)
    53b6:	4a47      	ldr	r2, [pc, #284]	; (54d4 <nrfx_pwm_init+0x18c>)
    53b8:	f44f 7327 	mov.w	r3, #668	; 0x29c
    53bc:	f003 fd67 	bl	8e8e <printk>
    53c0:	4844      	ldr	r0, [pc, #272]	; (54d4 <nrfx_pwm_init+0x18c>)
    53c2:	f44f 7127 	mov.w	r1, #668	; 0x29c
    53c6:	f003 fc8b 	bl	8ce0 <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    53ca:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    53ce:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    53d0:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    53d4:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    53d8:	8963      	ldrh	r3, [r4, #10]
    53da:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    53de:	2300      	movs	r3, #0
    53e0:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    53e4:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    53e8:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    53ec:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    53f0:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    53f4:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    53f8:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    53fc:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    5400:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    5404:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    5408:	230c      	movs	r3, #12
    540a:	437b      	muls	r3, r7
    540c:	58eb      	ldr	r3, [r5, r3]
    540e:	b11b      	cbz	r3, 5418 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    5410:	f340 3007 	sbfx	r0, r0, #12, #8
    5414:	f7fd f9c0 	bl	2798 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5418:	230c      	movs	r3, #12
    541a:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    541e:	482e      	ldr	r0, [pc, #184]	; (54d8 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5420:	2301      	movs	r3, #1
    5422:	722b      	strb	r3, [r5, #8]
}
    5424:	b007      	add	sp, #28
    5426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    542a:	f104 39ff 	add.w	r9, r4, #4294967295
    542e:	f10d 0808 	add.w	r8, sp, #8
    5432:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    5436:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    543a:	2aff      	cmp	r2, #255	; 0xff
    543c:	d039      	beq.n	54b2 <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    543e:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    5440:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    5444:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    5448:	b9b1      	cbnz	r1, 5478 <nrfx_pwm_init+0x130>
    if (value == 0)
    544a:	0613      	lsls	r3, r2, #24
    544c:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5450:	a801      	add	r0, sp, #4
    if (value == 0)
    5452:	d426      	bmi.n	54a2 <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5454:	f7ff ff36 	bl	52c4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    5458:	9901      	ldr	r1, [sp, #4]
    545a:	2201      	movs	r2, #1
    545c:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    545e:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5462:	a801      	add	r0, sp, #4
    5464:	f8cd b004 	str.w	fp, [sp, #4]
    5468:	f7ff ff2c 	bl	52c4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    546c:	9b01      	ldr	r3, [sp, #4]
    546e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5472:	2203      	movs	r2, #3
    5474:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    5478:	45d1      	cmp	r9, sl
    547a:	f108 0804 	add.w	r8, r8, #4
    547e:	d1da      	bne.n	5436 <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    5480:	7b63      	ldrb	r3, [r4, #13]
    5482:	2b00      	cmp	r3, #0
    5484:	d186      	bne.n	5394 <nrfx_pwm_init+0x4c>
    5486:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    5488:	9a02      	ldr	r2, [sp, #8]
    548a:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    548e:	9a03      	ldr	r2, [sp, #12]
    5490:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    5494:	9a04      	ldr	r2, [sp, #16]
    5496:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    549a:	9a05      	ldr	r2, [sp, #20]
    549c:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    54a0:	e778      	b.n	5394 <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    54a2:	f7ff ff0f 	bl	52c4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    54a6:	9901      	ldr	r1, [sp, #4]
    54a8:	2201      	movs	r2, #1
    54aa:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    54ac:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    54b0:	e7d7      	b.n	5462 <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    54b2:	f04f 33ff 	mov.w	r3, #4294967295
    54b6:	f8c8 3000 	str.w	r3, [r8]
    54ba:	e7dd      	b.n	5478 <nrfx_pwm_init+0x130>
        return err_code;
    54bc:	4807      	ldr	r0, [pc, #28]	; (54dc <nrfx_pwm_init+0x194>)
    54be:	e7b1      	b.n	5424 <nrfx_pwm_init+0xdc>
    54c0:	0000a687 	.word	0x0000a687
    54c4:	00009cc3 	.word	0x00009cc3
    54c8:	0000a64c 	.word	0x0000a64c
    54cc:	20000bdc 	.word	0x20000bdc
    54d0:	0000a690 	.word	0x0000a690
    54d4:	0000a57f 	.word	0x0000a57f
    54d8:	0bad0000 	.word	0x0bad0000
    54dc:	0bad0005 	.word	0x0bad0005

000054e0 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    54e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    54e4:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    54e6:	7903      	ldrb	r3, [r0, #4]
{
    54e8:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    54ea:	4a31      	ldr	r2, [pc, #196]	; (55b0 <nrfx_pwm_simple_playback+0xd0>)
{
    54ec:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    54ee:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    54f2:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    54f6:	210c      	movs	r1, #12
    54f8:	fb01 2303 	mla	r3, r1, r3, r2
{
    54fc:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    54fe:	7a1b      	ldrb	r3, [r3, #8]
    5500:	b95b      	cbnz	r3, 551a <nrfx_pwm_simple_playback+0x3a>
    5502:	492c      	ldr	r1, [pc, #176]	; (55b4 <nrfx_pwm_simple_playback+0xd4>)
    5504:	482c      	ldr	r0, [pc, #176]	; (55b8 <nrfx_pwm_simple_playback+0xd8>)
    5506:	4a2d      	ldr	r2, [pc, #180]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    5508:	f44f 7396 	mov.w	r3, #300	; 0x12c
    550c:	f003 fcbf 	bl	8e8e <printk>
    5510:	482a      	ldr	r0, [pc, #168]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    5512:	f44f 7196 	mov.w	r1, #300	; 0x12c
    5516:	f003 fbe3 	bl	8ce0 <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    551a:	b95c      	cbnz	r4, 5534 <nrfx_pwm_simple_playback+0x54>
    551c:	4928      	ldr	r1, [pc, #160]	; (55c0 <nrfx_pwm_simple_playback+0xe0>)
    551e:	4826      	ldr	r0, [pc, #152]	; (55b8 <nrfx_pwm_simple_playback+0xd8>)
    5520:	4a26      	ldr	r2, [pc, #152]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    5522:	f240 132d 	movw	r3, #301	; 0x12d
    5526:	f003 fcb2 	bl	8e8e <printk>
    552a:	4824      	ldr	r0, [pc, #144]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    552c:	f240 112d 	movw	r1, #301	; 0x12d
    5530:	f003 fbd6 	bl	8ce0 <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    5534:	6833      	ldr	r3, [r6, #0]
    5536:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    553a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    553e:	d00b      	beq.n	5558 <nrfx_pwm_simple_playback+0x78>
    5540:	4920      	ldr	r1, [pc, #128]	; (55c4 <nrfx_pwm_simple_playback+0xe4>)
    5542:	481d      	ldr	r0, [pc, #116]	; (55b8 <nrfx_pwm_simple_playback+0xd8>)
    5544:	4a1d      	ldr	r2, [pc, #116]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    5546:	f44f 7397 	mov.w	r3, #302	; 0x12e
    554a:	f003 fca0 	bl	8e8e <printk>
    554e:	481b      	ldr	r0, [pc, #108]	; (55bc <nrfx_pwm_simple_playback+0xdc>)
    5550:	f44f 7197 	mov.w	r1, #302	; 0x12e
    5554:	f003 fbc4 	bl	8ce0 <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    5558:	6828      	ldr	r0, [r5, #0]
    555a:	4632      	mov	r2, r6
    555c:	2100      	movs	r1, #0
    555e:	f7ff fe35 	bl	51cc <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    5562:	6828      	ldr	r0, [r5, #0]
    5564:	4632      	mov	r2, r6
    5566:	2101      	movs	r1, #1
    5568:	f7ff fe30 	bl	51cc <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    556c:	6828      	ldr	r0, [r5, #0]
    556e:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    5572:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    5576:	f018 0f01 	tst.w	r8, #1
    557a:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    557e:	d114      	bne.n	55aa <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    5580:	f018 0202 	ands.w	r2, r8, #2
    5584:	d003      	beq.n	558e <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    5586:	2b00      	cmp	r3, #0
    5588:	bf14      	ite	ne
    558a:	2208      	movne	r2, #8
    558c:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    558e:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    5590:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    5594:	4639      	mov	r1, r7
    5596:	fa5f f288 	uxtb.w	r2, r8
    559a:	bf18      	it	ne
    559c:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    559e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    55a2:	bf08      	it	eq
    55a4:	2308      	moveq	r3, #8
    55a6:	f003 bf65 	b.w	9474 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    55aa:	2210      	movs	r2, #16
    55ac:	e7ef      	b.n	558e <nrfx_pwm_simple_playback+0xae>
    55ae:	bf00      	nop
    55b0:	20000bdc 	.word	0x20000bdc
    55b4:	0000a6b1 	.word	0x0000a6b1
    55b8:	00009cc3 	.word	0x00009cc3
    55bc:	0000a64c 	.word	0x0000a64c
    55c0:	0000a6dd 	.word	0x0000a6dd
    55c4:	0000a6f0 	.word	0x0000a6f0

000055c8 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    55c8:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    55ca:	4e12      	ldr	r6, [pc, #72]	; (5614 <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    55cc:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    55ce:	220c      	movs	r2, #12
    55d0:	fb02 6204 	mla	r2, r2, r4, r6
{
    55d4:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    55d6:	7a12      	ldrb	r2, [r2, #8]
    55d8:	b95a      	cbnz	r2, 55f2 <nrfx_pwm_is_stopped+0x2a>
    55da:	490f      	ldr	r1, [pc, #60]	; (5618 <nrfx_pwm_is_stopped+0x50>)
    55dc:	480f      	ldr	r0, [pc, #60]	; (561c <nrfx_pwm_is_stopped+0x54>)
    55de:	4a10      	ldr	r2, [pc, #64]	; (5620 <nrfx_pwm_is_stopped+0x58>)
    55e0:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    55e4:	f003 fc53 	bl	8e8e <printk>
    55e8:	480d      	ldr	r0, [pc, #52]	; (5620 <nrfx_pwm_is_stopped+0x58>)
    55ea:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    55ee:	f003 fb77 	bl	8ce0 <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    55f2:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    55f4:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    55f6:	fb03 6404 	mla	r4, r3, r4, r6
    55fa:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    55fc:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    5600:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    5602:	b91a      	cbnz	r2, 560c <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5604:	1e98      	subs	r0, r3, #2
    5606:	bf18      	it	ne
    5608:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    560a:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    560c:	2001      	movs	r0, #1
    560e:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    5610:	e7fb      	b.n	560a <nrfx_pwm_is_stopped+0x42>
    5612:	bf00      	nop
    5614:	20000bdc 	.word	0x20000bdc
    5618:	0000a6b1 	.word	0x0000a6b1
    561c:	00009cc3 	.word	0x00009cc3
    5620:	0000a64c 	.word	0x0000a64c

00005624 <nrfx_pwm_stop>:
{
    5624:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5626:	4a14      	ldr	r2, [pc, #80]	; (5678 <nrfx_pwm_stop+0x54>)
    5628:	7903      	ldrb	r3, [r0, #4]
{
    562a:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    562c:	210c      	movs	r1, #12
    562e:	fb01 2303 	mla	r3, r1, r3, r2
{
    5632:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5634:	7a1b      	ldrb	r3, [r3, #8]
    5636:	b95b      	cbnz	r3, 5650 <nrfx_pwm_stop+0x2c>
    5638:	4910      	ldr	r1, [pc, #64]	; (567c <nrfx_pwm_stop+0x58>)
    563a:	4811      	ldr	r0, [pc, #68]	; (5680 <nrfx_pwm_stop+0x5c>)
    563c:	4a11      	ldr	r2, [pc, #68]	; (5684 <nrfx_pwm_stop+0x60>)
    563e:	f240 1385 	movw	r3, #389	; 0x185
    5642:	f003 fc24 	bl	8e8e <printk>
    5646:	480f      	ldr	r0, [pc, #60]	; (5684 <nrfx_pwm_stop+0x60>)
    5648:	f240 1185 	movw	r1, #389	; 0x185
    564c:	f003 fb48 	bl	8ce0 <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    5650:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    5652:	2200      	movs	r2, #0
    5654:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5658:	2201      	movs	r2, #1
    565a:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    565c:	4620      	mov	r0, r4
    565e:	f7ff ffb3 	bl	55c8 <nrfx_pwm_is_stopped>
    5662:	b938      	cbnz	r0, 5674 <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    5664:	4620      	mov	r0, r4
    5666:	f7ff ffaf 	bl	55c8 <nrfx_pwm_is_stopped>
    566a:	b918      	cbnz	r0, 5674 <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    566c:	2d00      	cmp	r5, #0
    566e:	d1f9      	bne.n	5664 <nrfx_pwm_stop+0x40>
}
    5670:	4628      	mov	r0, r5
    5672:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    5674:	2501      	movs	r5, #1
    5676:	e7fb      	b.n	5670 <nrfx_pwm_stop+0x4c>
    5678:	20000bdc 	.word	0x20000bdc
    567c:	0000a719 	.word	0x0000a719
    5680:	00009cc3 	.word	0x00009cc3
    5684:	0000a64c 	.word	0x0000a64c

00005688 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5688:	4b03      	ldr	r3, [pc, #12]	; (5698 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    568a:	6818      	ldr	r0, [r3, #0]
}
    568c:	f1a0 0308 	sub.w	r3, r0, #8
    5690:	4258      	negs	r0, r3
    5692:	4158      	adcs	r0, r3
    5694:	4770      	bx	lr
    5696:	bf00      	nop
    5698:	10000130 	.word	0x10000130

0000569c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    569c:	4b06      	ldr	r3, [pc, #24]	; (56b8 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    569e:	681b      	ldr	r3, [r3, #0]
    56a0:	2b08      	cmp	r3, #8
    56a2:	d106      	bne.n	56b2 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    56a4:	4b05      	ldr	r3, [pc, #20]	; (56bc <nrf52_errata_103+0x20>)
    56a6:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    56a8:	2b05      	cmp	r3, #5
    56aa:	d802      	bhi.n	56b2 <nrf52_errata_103+0x16>
    56ac:	4a04      	ldr	r2, [pc, #16]	; (56c0 <nrf52_errata_103+0x24>)
    56ae:	5cd0      	ldrb	r0, [r2, r3]
    56b0:	4770      	bx	lr
        return false;
    56b2:	2000      	movs	r0, #0
}
    56b4:	4770      	bx	lr
    56b6:	bf00      	nop
    56b8:	10000130 	.word	0x10000130
    56bc:	10000134 	.word	0x10000134
    56c0:	0000a764 	.word	0x0000a764

000056c4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    56c4:	4a02      	ldr	r2, [pc, #8]	; (56d0 <nvmc_wait+0xc>)
    56c6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    56ca:	2b00      	cmp	r3, #0
    56cc:	d0fb      	beq.n	56c6 <nvmc_wait+0x2>
}
    56ce:	4770      	bx	lr
    56d0:	4001e000 	.word	0x4001e000

000056d4 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    56d4:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    56d6:	f7ff ffd7 	bl	5688 <nrf52_errata_136>
    56da:	b140      	cbz	r0, 56ee <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    56dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56e0:	2200      	movs	r2, #0
    56e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    56e6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    56ea:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    56ee:	f7ff ffcb 	bl	5688 <nrf52_errata_136>
    56f2:	2800      	cmp	r0, #0
    56f4:	d046      	beq.n	5784 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    56f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    56fa:	4b5b      	ldr	r3, [pc, #364]	; (5868 <SystemInit+0x194>)
    56fc:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    5700:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5704:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5708:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    570c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    5710:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5714:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5718:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    571c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    5720:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5724:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5728:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    572c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    5730:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5734:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5738:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    573c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    5740:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5744:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5748:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    574c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    5750:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    5754:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5758:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    575c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    5760:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    5764:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5768:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    576c:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    5770:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    5774:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5778:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    577c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    5780:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    5784:	f7ff ff8a 	bl	569c <nrf52_errata_103>
    5788:	b110      	cbz	r0, 5790 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    578a:	4b38      	ldr	r3, [pc, #224]	; (586c <SystemInit+0x198>)
    578c:	4a38      	ldr	r2, [pc, #224]	; (5870 <SystemInit+0x19c>)
    578e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    5790:	f7ff ff84 	bl	569c <nrf52_errata_103>
    5794:	b118      	cbz	r0, 579e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    5796:	4b37      	ldr	r3, [pc, #220]	; (5874 <SystemInit+0x1a0>)
    5798:	22fb      	movs	r2, #251	; 0xfb
    579a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    579e:	f7ff ff7d 	bl	569c <nrf52_errata_103>
    57a2:	b148      	cbz	r0, 57b8 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    57a4:	4934      	ldr	r1, [pc, #208]	; (5878 <SystemInit+0x1a4>)
    57a6:	4b35      	ldr	r3, [pc, #212]	; (587c <SystemInit+0x1a8>)
    57a8:	680a      	ldr	r2, [r1, #0]
    57aa:	681b      	ldr	r3, [r3, #0]
    57ac:	f022 020f 	bic.w	r2, r2, #15
    57b0:	f003 030f 	and.w	r3, r3, #15
    57b4:	4313      	orrs	r3, r2
    57b6:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    57b8:	f7ff ff70 	bl	569c <nrf52_errata_103>
    57bc:	b118      	cbz	r0, 57c6 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    57be:	4b30      	ldr	r3, [pc, #192]	; (5880 <SystemInit+0x1ac>)
    57c0:	f44f 7200 	mov.w	r2, #512	; 0x200
    57c4:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    57c6:	f7ff ff5f 	bl	5688 <nrf52_errata_136>
    57ca:	b148      	cbz	r0, 57e0 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    57cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57d0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    57d4:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    57d6:	bf44      	itt	mi
    57d8:	f06f 0201 	mvnmi.w	r2, #1
    57dc:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    57e0:	4b28      	ldr	r3, [pc, #160]	; (5884 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    57e2:	681b      	ldr	r3, [r3, #0]
    57e4:	2b08      	cmp	r3, #8
    57e6:	d10e      	bne.n	5806 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    57e8:	4b27      	ldr	r3, [pc, #156]	; (5888 <SystemInit+0x1b4>)
    57ea:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    57ec:	2b05      	cmp	r3, #5
    57ee:	d802      	bhi.n	57f6 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    57f0:	4a26      	ldr	r2, [pc, #152]	; (588c <SystemInit+0x1b8>)
    57f2:	5cd3      	ldrb	r3, [r2, r3]
    57f4:	b13b      	cbz	r3, 5806 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    57f6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    57fa:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    57fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5802:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5806:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    580a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    580e:	2a00      	cmp	r2, #0
    5810:	db03      	blt.n	581a <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5812:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5816:	2b00      	cmp	r3, #0
    5818:	da22      	bge.n	5860 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    581a:	491d      	ldr	r1, [pc, #116]	; (5890 <SystemInit+0x1bc>)
    581c:	2301      	movs	r3, #1
    581e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5822:	f7ff ff4f 	bl	56c4 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5826:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    582a:	2412      	movs	r4, #18
    582c:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5830:	f7ff ff48 	bl	56c4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5834:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5838:	f7ff ff44 	bl	56c4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    583c:	2300      	movs	r3, #0
    583e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5842:	f7ff ff3f 	bl	56c4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5846:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    584a:	4912      	ldr	r1, [pc, #72]	; (5894 <SystemInit+0x1c0>)
    584c:	4b12      	ldr	r3, [pc, #72]	; (5898 <SystemInit+0x1c4>)
    584e:	68ca      	ldr	r2, [r1, #12]
    5850:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5854:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5856:	60cb      	str	r3, [r1, #12]
    5858:	f3bf 8f4f 	dsb	sy
    __NOP();
    585c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    585e:	e7fd      	b.n	585c <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    5860:	4b0e      	ldr	r3, [pc, #56]	; (589c <SystemInit+0x1c8>)
    5862:	4a0f      	ldr	r2, [pc, #60]	; (58a0 <SystemInit+0x1cc>)
    5864:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    5866:	bd10      	pop	{r4, pc}
    5868:	4000c000 	.word	0x4000c000
    586c:	4000568c 	.word	0x4000568c
    5870:	00038148 	.word	0x00038148
    5874:	4000f000 	.word	0x4000f000
    5878:	40000ee4 	.word	0x40000ee4
    587c:	10000258 	.word	0x10000258
    5880:	40029640 	.word	0x40029640
    5884:	10000130 	.word	0x10000130
    5888:	10000134 	.word	0x10000134
    588c:	0000a75e 	.word	0x0000a75e
    5890:	4001e000 	.word	0x4001e000
    5894:	e000ed00 	.word	0xe000ed00
    5898:	05fa0004 	.word	0x05fa0004
    589c:	20000180 	.word	0x20000180
    58a0:	03d09000 	.word	0x03d09000

000058a4 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    58a4:	4b0e      	ldr	r3, [pc, #56]	; (58e0 <z_sys_init_run_level+0x3c>)
{
    58a6:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    58a8:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    58ac:	3001      	adds	r0, #1
    58ae:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    58b2:	42a6      	cmp	r6, r4
    58b4:	d800      	bhi.n	58b8 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    58b6:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    58b8:	e9d4 3500 	ldrd	r3, r5, [r4]
    58bc:	4628      	mov	r0, r5
    58be:	4798      	blx	r3
		if (dev != NULL) {
    58c0:	b165      	cbz	r5, 58dc <z_sys_init_run_level+0x38>
			if (rc != 0) {
    58c2:	68eb      	ldr	r3, [r5, #12]
    58c4:	b130      	cbz	r0, 58d4 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    58c6:	2800      	cmp	r0, #0
    58c8:	bfb8      	it	lt
    58ca:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    58cc:	28ff      	cmp	r0, #255	; 0xff
    58ce:	bfa8      	it	ge
    58d0:	20ff      	movge	r0, #255	; 0xff
    58d2:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    58d4:	785a      	ldrb	r2, [r3, #1]
    58d6:	f042 0201 	orr.w	r2, r2, #1
    58da:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    58dc:	3408      	adds	r4, #8
    58de:	e7e8      	b.n	58b2 <z_sys_init_run_level+0xe>
    58e0:	00009a5c 	.word	0x00009a5c

000058e4 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    58e4:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    58e6:	4605      	mov	r5, r0
    58e8:	b910      	cbnz	r0, 58f0 <z_impl_device_get_binding+0xc>
		return NULL;
    58ea:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    58ec:	4620      	mov	r0, r4
    58ee:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    58f0:	7803      	ldrb	r3, [r0, #0]
    58f2:	2b00      	cmp	r3, #0
    58f4:	d0f9      	beq.n	58ea <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    58f6:	4a0f      	ldr	r2, [pc, #60]	; (5934 <z_impl_device_get_binding+0x50>)
    58f8:	4c0f      	ldr	r4, [pc, #60]	; (5938 <z_impl_device_get_binding+0x54>)
    58fa:	4616      	mov	r6, r2
    58fc:	4294      	cmp	r4, r2
    58fe:	d108      	bne.n	5912 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    5900:	4c0d      	ldr	r4, [pc, #52]	; (5938 <z_impl_device_get_binding+0x54>)
    5902:	42b4      	cmp	r4, r6
    5904:	d0f1      	beq.n	58ea <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5906:	4620      	mov	r0, r4
    5908:	f003 fdd8 	bl	94bc <z_device_ready>
    590c:	b950      	cbnz	r0, 5924 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    590e:	3418      	adds	r4, #24
    5910:	e7f7      	b.n	5902 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    5912:	4620      	mov	r0, r4
    5914:	f003 fdd2 	bl	94bc <z_device_ready>
    5918:	b110      	cbz	r0, 5920 <z_impl_device_get_binding+0x3c>
    591a:	6823      	ldr	r3, [r4, #0]
    591c:	42ab      	cmp	r3, r5
    591e:	d0e5      	beq.n	58ec <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    5920:	3418      	adds	r4, #24
    5922:	e7eb      	b.n	58fc <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5924:	6821      	ldr	r1, [r4, #0]
    5926:	4628      	mov	r0, r5
    5928:	f003 faf1 	bl	8f0e <strcmp>
    592c:	2800      	cmp	r0, #0
    592e:	d1ee      	bne.n	590e <z_impl_device_get_binding+0x2a>
    5930:	e7dc      	b.n	58ec <z_impl_device_get_binding+0x8>
    5932:	bf00      	nop
    5934:	00009738 	.word	0x00009738
    5938:	00009690 	.word	0x00009690

0000593c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    593e:	4604      	mov	r4, r0
    5940:	460e      	mov	r6, r1
	__asm__ volatile(
    5942:	f04f 0320 	mov.w	r3, #32
    5946:	f3ef 8711 	mrs	r7, BASEPRI
    594a:	f383 8812 	msr	BASEPRI_MAX, r3
    594e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5952:	f001 fdb3 	bl	74bc <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5956:	4631      	mov	r1, r6
    5958:	4605      	mov	r5, r0
    595a:	4620      	mov	r0, r4
    595c:	f003 fd09 	bl	9372 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    5960:	2c04      	cmp	r4, #4
    5962:	d10c      	bne.n	597e <z_fatal_error+0x42>
    5964:	490a      	ldr	r1, [pc, #40]	; (5990 <z_fatal_error+0x54>)
    5966:	4a0b      	ldr	r2, [pc, #44]	; (5994 <z_fatal_error+0x58>)
    5968:	480b      	ldr	r0, [pc, #44]	; (5998 <z_fatal_error+0x5c>)
    596a:	238f      	movs	r3, #143	; 0x8f
    596c:	f003 fa8f 	bl	8e8e <printk>
    5970:	480a      	ldr	r0, [pc, #40]	; (599c <z_fatal_error+0x60>)
    5972:	f003 fa8c 	bl	8e8e <printk>
    5976:	4807      	ldr	r0, [pc, #28]	; (5994 <z_fatal_error+0x58>)
    5978:	218f      	movs	r1, #143	; 0x8f
    597a:	f003 f9b1 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    597e:	f387 8811 	msr	BASEPRI, r7
    5982:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5986:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5988:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    598c:	f7fd b9b0 	b.w	2cf0 <z_impl_k_thread_abort>
    5990:	0000a78c 	.word	0x0000a78c
    5994:	0000a76a 	.word	0x0000a76a
    5998:	00009cc3 	.word	0x00009cc3
    599c:	0000a7a9 	.word	0x0000a7a9

000059a0 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    59a0:	4c11      	ldr	r4, [pc, #68]	; (59e8 <idle+0x48>)
    59a2:	68a2      	ldr	r2, [r4, #8]
    59a4:	f992 200e 	ldrsb.w	r2, [r2, #14]
    59a8:	2a00      	cmp	r2, #0
{
    59aa:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    59ac:	da09      	bge.n	59c2 <idle+0x22>
    59ae:	490f      	ldr	r1, [pc, #60]	; (59ec <idle+0x4c>)
    59b0:	480f      	ldr	r0, [pc, #60]	; (59f0 <idle+0x50>)
    59b2:	4a10      	ldr	r2, [pc, #64]	; (59f4 <idle+0x54>)
    59b4:	2327      	movs	r3, #39	; 0x27
    59b6:	f003 fa6a 	bl	8e8e <printk>
    59ba:	480e      	ldr	r0, [pc, #56]	; (59f4 <idle+0x54>)
    59bc:	2127      	movs	r1, #39	; 0x27
    59be:	f003 f98f 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    59c2:	f04f 0220 	mov.w	r2, #32
    59c6:	f3ef 8311 	mrs	r3, BASEPRI
    59ca:	f382 8812 	msr	BASEPRI_MAX, r2
    59ce:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    59d2:	f002 fa69 	bl	7ea8 <z_get_next_timeout_expiry>
    59d6:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    59d8:	f7fc fdb2 	bl	2540 <pm_system_suspend>
    59dc:	2800      	cmp	r0, #0
    59de:	d1f0      	bne.n	59c2 <idle+0x22>
	arch_cpu_idle();
    59e0:	f7fc fe64 	bl	26ac <arch_cpu_idle>
}
    59e4:	e7ed      	b.n	59c2 <idle+0x22>
    59e6:	bf00      	nop
    59e8:	20000be8 	.word	0x20000be8
    59ec:	0000a7ff 	.word	0x0000a7ff
    59f0:	00009cc3 	.word	0x00009cc3
    59f4:	0000a7de 	.word	0x0000a7de

000059f8 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    59f8:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    59fa:	2300      	movs	r3, #0
{
    59fc:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    59fe:	2201      	movs	r2, #1
    5a00:	e9cd 2304 	strd	r2, r3, [sp, #16]
    5a04:	220f      	movs	r2, #15
    5a06:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    5a0a:	4c0d      	ldr	r4, [pc, #52]	; (5a40 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5a0c:	4a0d      	ldr	r2, [pc, #52]	; (5a44 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    5a0e:	9301      	str	r3, [sp, #4]
    5a10:	490d      	ldr	r1, [pc, #52]	; (5a48 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5a12:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    5a14:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5a18:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    5a1c:	f44f 75b0 	mov.w	r5, #352	; 0x160
    5a20:	9300      	str	r3, [sp, #0]
    5a22:	fb05 1100 	mla	r1, r5, r0, r1
    5a26:	4b09      	ldr	r3, [pc, #36]	; (5a4c <init_idle_thread+0x54>)
    5a28:	f44f 72a0 	mov.w	r2, #320	; 0x140
    5a2c:	4620      	mov	r0, r4
    5a2e:	f001 ff61 	bl	78f4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5a32:	7b63      	ldrb	r3, [r4, #13]
    5a34:	f023 0304 	bic.w	r3, r3, #4
    5a38:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    5a3a:	b007      	add	sp, #28
    5a3c:	bd30      	pop	{r4, r5, pc}
    5a3e:	bf00      	nop
    5a40:	200003f8 	.word	0x200003f8
    5a44:	20000be8 	.word	0x20000be8
    5a48:	20001ee0 	.word	0x20001ee0
    5a4c:	000059a1 	.word	0x000059a1

00005a50 <bg_thread_main>:
{
    5a50:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    5a52:	4b0a      	ldr	r3, [pc, #40]	; (5a7c <bg_thread_main+0x2c>)
    5a54:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5a56:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5a58:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5a5a:	f7ff ff23 	bl	58a4 <z_sys_init_run_level>
	boot_banner();
    5a5e:	f002 ff53 	bl	8908 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    5a62:	2003      	movs	r0, #3
    5a64:	f7ff ff1e 	bl	58a4 <z_sys_init_run_level>
	z_init_static_threads();
    5a68:	f001 fff6 	bl	7a58 <z_init_static_threads>
	main();
    5a6c:	f7fb fca4 	bl	13b8 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5a70:	4a03      	ldr	r2, [pc, #12]	; (5a80 <bg_thread_main+0x30>)
    5a72:	7b13      	ldrb	r3, [r2, #12]
    5a74:	f023 0301 	bic.w	r3, r3, #1
    5a78:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5a7a:	bd08      	pop	{r3, pc}
    5a7c:	20000c8d 	.word	0x20000c8d
    5a80:	20000478 	.word	0x20000478

00005a84 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    5a84:	4802      	ldr	r0, [pc, #8]	; (5a90 <z_bss_zero+0xc>)
    5a86:	4a03      	ldr	r2, [pc, #12]	; (5a94 <z_bss_zero+0x10>)
    5a88:	2100      	movs	r1, #0
    5a8a:	1a12      	subs	r2, r2, r0
    5a8c:	f003 ba56 	b.w	8f3c <memset>
    5a90:	20000258 	.word	0x20000258
    5a94:	20000e4c 	.word	0x20000e4c

00005a98 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    5a98:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5a9a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5b74 <z_cstart+0xdc>
    5a9e:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5aa0:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    5aa4:	4d2d      	ldr	r5, [pc, #180]	; (5b5c <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    5aa6:	4e2e      	ldr	r6, [pc, #184]	; (5b60 <z_cstart+0xc8>)
    5aa8:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5aaa:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 5b78 <z_cstart+0xe0>
    5aae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5ab2:	2400      	movs	r4, #0
    5ab4:	616b      	str	r3, [r5, #20]
    5ab6:	23e0      	movs	r3, #224	; 0xe0
    5ab8:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5abc:	77ec      	strb	r4, [r5, #31]
    5abe:	762c      	strb	r4, [r5, #24]
    5ac0:	766c      	strb	r4, [r5, #25]
    5ac2:	76ac      	strb	r4, [r5, #26]
    5ac4:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5ac8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5aca:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5ace:	626b      	str	r3, [r5, #36]	; 0x24
    5ad0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    5ad4:	f7fd f8b6 	bl	2c44 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5ad8:	f7fc fde2 	bl	26a0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5adc:	f04f 33ff 	mov.w	r3, #4294967295
    5ae0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    5ae2:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    5ae4:	f7fd f9de 	bl	2ea4 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5ae8:	f7fd f914 	bl	2d14 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5aec:	f240 1301 	movw	r3, #257	; 0x101
    5af0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    5af4:	ab06      	add	r3, sp, #24
    5af6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5af8:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5afc:	f003 fcdd 	bl	94ba <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    5b00:	4620      	mov	r0, r4
    5b02:	f7ff fecf 	bl	58a4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5b06:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    5b08:	4d16      	ldr	r5, [pc, #88]	; (5b64 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5b0a:	f7ff fecb 	bl	58a4 <z_sys_init_run_level>
	z_sched_init();
    5b0e:	f001 fb3f 	bl	7190 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5b12:	4b15      	ldr	r3, [pc, #84]	; (5b68 <z_cstart+0xd0>)
    5b14:	9305      	str	r3, [sp, #20]
    5b16:	2301      	movs	r3, #1
    5b18:	4914      	ldr	r1, [pc, #80]	; (5b6c <z_cstart+0xd4>)
    5b1a:	9400      	str	r4, [sp, #0]
    5b1c:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5b20:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5b24:	464b      	mov	r3, r9
    5b26:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5b2a:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    5b2c:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5b2e:	f001 fee1 	bl	78f4 <z_setup_new_thread>
    5b32:	7b6a      	ldrb	r2, [r5, #13]
    5b34:	f022 0204 	bic.w	r2, r2, #4
    5b38:	736a      	strb	r2, [r5, #13]
    5b3a:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    5b3c:	4628      	mov	r0, r5
    5b3e:	f000 ff27 	bl	6990 <z_ready_thread>
		init_idle_thread(i);
    5b42:	4620      	mov	r0, r4
    5b44:	f7ff ff58 	bl	59f8 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    5b48:	4b09      	ldr	r3, [pc, #36]	; (5b70 <z_cstart+0xd8>)
    5b4a:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5b4c:	464a      	mov	r2, r9
    5b4e:	4639      	mov	r1, r7
    5b50:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    5b52:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    5b54:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5b58:	f7fc fedc 	bl	2914 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5b5c:	e000ed00 	.word	0xe000ed00
    5b60:	20000be8 	.word	0x20000be8
    5b64:	20000478 	.word	0x20000478
    5b68:	0000a827 	.word	0x0000a827
    5b6c:	20001ac0 	.word	0x20001ac0
    5b70:	200003f8 	.word	0x200003f8
    5b74:	20002860 	.word	0x20002860
    5b78:	00005a51 	.word	0x00005a51

00005b7c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    5b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5b80:	4d16      	ldr	r5, [pc, #88]	; (5bdc <init_mem_slab_module+0x60>)
    5b82:	4c17      	ldr	r4, [pc, #92]	; (5be0 <init_mem_slab_module+0x64>)
    5b84:	4e17      	ldr	r6, [pc, #92]	; (5be4 <init_mem_slab_module+0x68>)
    5b86:	46a8      	mov	r8, r5
    5b88:	42ac      	cmp	r4, r5
    5b8a:	d90c      	bls.n	5ba6 <init_mem_slab_module+0x2a>
    5b8c:	4916      	ldr	r1, [pc, #88]	; (5be8 <init_mem_slab_module+0x6c>)
    5b8e:	4817      	ldr	r0, [pc, #92]	; (5bec <init_mem_slab_module+0x70>)
    5b90:	233c      	movs	r3, #60	; 0x3c
    5b92:	4632      	mov	r2, r6
    5b94:	f003 f97b 	bl	8e8e <printk>
    5b98:	4815      	ldr	r0, [pc, #84]	; (5bf0 <init_mem_slab_module+0x74>)
    5b9a:	f003 f978 	bl	8e8e <printk>
    5b9e:	213c      	movs	r1, #60	; 0x3c
    5ba0:	4630      	mov	r0, r6
    5ba2:	f003 f89d 	bl	8ce0 <assert_post_action>
    5ba6:	4544      	cmp	r4, r8
    5ba8:	d302      	bcc.n	5bb0 <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5baa:	2000      	movs	r0, #0
	return rc;
}
    5bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5bb0:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    5bb4:	ea41 0302 	orr.w	r3, r1, r2
    5bb8:	f013 0303 	ands.w	r3, r3, #3
    5bbc:	d10b      	bne.n	5bd6 <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5bbe:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5bc0:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    5bc2:	4283      	cmp	r3, r0
    5bc4:	d101      	bne.n	5bca <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5bc6:	3420      	adds	r4, #32
    5bc8:	e7de      	b.n	5b88 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5bca:	69a7      	ldr	r7, [r4, #24]
    5bcc:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5bce:	3301      	adds	r3, #1
		slab->free_list = p;
    5bd0:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    5bd2:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    5bd4:	e7f5      	b.n	5bc2 <init_mem_slab_module+0x46>
		return -EINVAL;
    5bd6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5bda:	e7e7      	b.n	5bac <init_mem_slab_module+0x30>
    5bdc:	20000208 	.word	0x20000208
    5be0:	20000208 	.word	0x20000208
    5be4:	0000a82c 	.word	0x0000a82c
    5be8:	0000a851 	.word	0x0000a851
    5bec:	00009cc3 	.word	0x00009cc3
    5bf0:	0000a86e 	.word	0x0000a86e

00005bf4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    5bf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5bf8:	4604      	mov	r4, r0
    5bfa:	460e      	mov	r6, r1
    5bfc:	4690      	mov	r8, r2
    5bfe:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5c00:	f100 0508 	add.w	r5, r0, #8
    5c04:	f04f 0320 	mov.w	r3, #32
    5c08:	f3ef 8711 	mrs	r7, BASEPRI
    5c0c:	f383 8812 	msr	BASEPRI_MAX, r3
    5c10:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5c14:	4628      	mov	r0, r5
    5c16:	f001 ffaf 	bl	7b78 <z_spin_lock_valid>
    5c1a:	b968      	cbnz	r0, 5c38 <k_mem_slab_alloc+0x44>
    5c1c:	4a24      	ldr	r2, [pc, #144]	; (5cb0 <k_mem_slab_alloc+0xbc>)
    5c1e:	4925      	ldr	r1, [pc, #148]	; (5cb4 <k_mem_slab_alloc+0xc0>)
    5c20:	4825      	ldr	r0, [pc, #148]	; (5cb8 <k_mem_slab_alloc+0xc4>)
    5c22:	2381      	movs	r3, #129	; 0x81
    5c24:	f003 f933 	bl	8e8e <printk>
    5c28:	4824      	ldr	r0, [pc, #144]	; (5cbc <k_mem_slab_alloc+0xc8>)
    5c2a:	4629      	mov	r1, r5
    5c2c:	f003 f92f 	bl	8e8e <printk>
    5c30:	481f      	ldr	r0, [pc, #124]	; (5cb0 <k_mem_slab_alloc+0xbc>)
    5c32:	2181      	movs	r1, #129	; 0x81
    5c34:	f003 f854 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    5c38:	4628      	mov	r0, r5
    5c3a:	f001 ffbb 	bl	7bb4 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    5c3e:	69a3      	ldr	r3, [r4, #24]
    5c40:	b1eb      	cbz	r3, 5c7e <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    5c42:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    5c44:	681b      	ldr	r3, [r3, #0]
    5c46:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    5c48:	69e3      	ldr	r3, [r4, #28]
    5c4a:	3301      	adds	r3, #1
    5c4c:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    5c4e:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5c50:	4628      	mov	r0, r5
    5c52:	f001 ff9f 	bl	7b94 <z_spin_unlock_valid>
    5c56:	b968      	cbnz	r0, 5c74 <k_mem_slab_alloc+0x80>
    5c58:	4a15      	ldr	r2, [pc, #84]	; (5cb0 <k_mem_slab_alloc+0xbc>)
    5c5a:	4919      	ldr	r1, [pc, #100]	; (5cc0 <k_mem_slab_alloc+0xcc>)
    5c5c:	4816      	ldr	r0, [pc, #88]	; (5cb8 <k_mem_slab_alloc+0xc4>)
    5c5e:	23ac      	movs	r3, #172	; 0xac
    5c60:	f003 f915 	bl	8e8e <printk>
    5c64:	4817      	ldr	r0, [pc, #92]	; (5cc4 <k_mem_slab_alloc+0xd0>)
    5c66:	4629      	mov	r1, r5
    5c68:	f003 f911 	bl	8e8e <printk>
    5c6c:	4810      	ldr	r0, [pc, #64]	; (5cb0 <k_mem_slab_alloc+0xbc>)
    5c6e:	21ac      	movs	r1, #172	; 0xac
    5c70:	f003 f836 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    5c74:	f387 8811 	msr	BASEPRI, r7
    5c78:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    5c7c:	e013      	b.n	5ca6 <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    5c7e:	ea58 0209 	orrs.w	r2, r8, r9
    5c82:	d103      	bne.n	5c8c <k_mem_slab_alloc+0x98>
		*mem = NULL;
    5c84:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    5c86:	f06f 040b 	mvn.w	r4, #11
    5c8a:	e7e1      	b.n	5c50 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    5c8c:	4622      	mov	r2, r4
    5c8e:	e9cd 8900 	strd	r8, r9, [sp]
    5c92:	4639      	mov	r1, r7
    5c94:	4628      	mov	r0, r5
    5c96:	f001 f82d 	bl	6cf4 <z_pend_curr>
		if (result == 0) {
    5c9a:	4604      	mov	r4, r0
    5c9c:	b918      	cbnz	r0, 5ca6 <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    5c9e:	4b0a      	ldr	r3, [pc, #40]	; (5cc8 <k_mem_slab_alloc+0xd4>)
    5ca0:	689b      	ldr	r3, [r3, #8]
    5ca2:	695b      	ldr	r3, [r3, #20]
    5ca4:	6033      	str	r3, [r6, #0]
}
    5ca6:	4620      	mov	r0, r4
    5ca8:	b003      	add	sp, #12
    5caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5cae:	bf00      	nop
    5cb0:	00009f1c 	.word	0x00009f1c
    5cb4:	00009f6e 	.word	0x00009f6e
    5cb8:	00009cc3 	.word	0x00009cc3
    5cbc:	00009f83 	.word	0x00009f83
    5cc0:	00009f42 	.word	0x00009f42
    5cc4:	00009f59 	.word	0x00009f59
    5cc8:	20000be8 	.word	0x20000be8

00005ccc <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5cd0:	4604      	mov	r4, r0
    5cd2:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5cd4:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5cd8:	f04f 0320 	mov.w	r3, #32
    5cdc:	f3ef 8711 	mrs	r7, BASEPRI
    5ce0:	f383 8812 	msr	BASEPRI_MAX, r3
    5ce4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5ce8:	4628      	mov	r0, r5
    5cea:	f001 ff45 	bl	7b78 <z_spin_lock_valid>
    5cee:	b968      	cbnz	r0, 5d0c <k_mem_slab_free+0x40>
    5cf0:	4a22      	ldr	r2, [pc, #136]	; (5d7c <k_mem_slab_free+0xb0>)
    5cf2:	4923      	ldr	r1, [pc, #140]	; (5d80 <k_mem_slab_free+0xb4>)
    5cf4:	4823      	ldr	r0, [pc, #140]	; (5d84 <k_mem_slab_free+0xb8>)
    5cf6:	2381      	movs	r3, #129	; 0x81
    5cf8:	f003 f8c9 	bl	8e8e <printk>
    5cfc:	4822      	ldr	r0, [pc, #136]	; (5d88 <k_mem_slab_free+0xbc>)
    5cfe:	4629      	mov	r1, r5
    5d00:	f003 f8c5 	bl	8e8e <printk>
    5d04:	481d      	ldr	r0, [pc, #116]	; (5d7c <k_mem_slab_free+0xb0>)
    5d06:	2181      	movs	r1, #129	; 0x81
    5d08:	f002 ffea 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    5d0c:	4628      	mov	r0, r5
    5d0e:	f001 ff51 	bl	7bb4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    5d12:	f8d4 8018 	ldr.w	r8, [r4, #24]
    5d16:	f1b8 0f00 	cmp.w	r8, #0
    5d1a:	d10f      	bne.n	5d3c <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5d1c:	4620      	mov	r0, r4
    5d1e:	f001 f9e7 	bl	70f0 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    5d22:	b158      	cbz	r0, 5d3c <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    5d24:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    5d26:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5d28:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    5d2c:	f000 fe30 	bl	6990 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    5d30:	4639      	mov	r1, r7
    5d32:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    5d34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    5d38:	f000 bb8a 	b.w	6450 <z_reschedule>
	**(char ***) mem = slab->free_list;
    5d3c:	6833      	ldr	r3, [r6, #0]
    5d3e:	69a2      	ldr	r2, [r4, #24]
    5d40:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    5d42:	6833      	ldr	r3, [r6, #0]
    5d44:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    5d46:	69e3      	ldr	r3, [r4, #28]
    5d48:	3b01      	subs	r3, #1
    5d4a:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d4c:	4628      	mov	r0, r5
    5d4e:	f001 ff21 	bl	7b94 <z_spin_unlock_valid>
    5d52:	b968      	cbnz	r0, 5d70 <k_mem_slab_free+0xa4>
    5d54:	4a09      	ldr	r2, [pc, #36]	; (5d7c <k_mem_slab_free+0xb0>)
    5d56:	490d      	ldr	r1, [pc, #52]	; (5d8c <k_mem_slab_free+0xc0>)
    5d58:	480a      	ldr	r0, [pc, #40]	; (5d84 <k_mem_slab_free+0xb8>)
    5d5a:	23ac      	movs	r3, #172	; 0xac
    5d5c:	f003 f897 	bl	8e8e <printk>
    5d60:	480b      	ldr	r0, [pc, #44]	; (5d90 <k_mem_slab_free+0xc4>)
    5d62:	4629      	mov	r1, r5
    5d64:	f003 f893 	bl	8e8e <printk>
    5d68:	4804      	ldr	r0, [pc, #16]	; (5d7c <k_mem_slab_free+0xb0>)
    5d6a:	21ac      	movs	r1, #172	; 0xac
    5d6c:	f002 ffb8 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    5d70:	f387 8811 	msr	BASEPRI, r7
    5d74:	f3bf 8f6f 	isb	sy
}
    5d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5d7c:	00009f1c 	.word	0x00009f1c
    5d80:	00009f6e 	.word	0x00009f6e
    5d84:	00009cc3 	.word	0x00009cc3
    5d88:	00009f83 	.word	0x00009f83
    5d8c:	00009f42 	.word	0x00009f42
    5d90:	00009f59 	.word	0x00009f59

00005d94 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    5d94:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5d98:	4604      	mov	r4, r0
    5d9a:	4616      	mov	r6, r2
    5d9c:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5d9e:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5da2:	b163      	cbz	r3, 5dbe <z_impl_k_mutex_lock+0x2a>
    5da4:	4970      	ldr	r1, [pc, #448]	; (5f68 <z_impl_k_mutex_lock+0x1d4>)
    5da6:	4a71      	ldr	r2, [pc, #452]	; (5f6c <z_impl_k_mutex_lock+0x1d8>)
    5da8:	4871      	ldr	r0, [pc, #452]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5daa:	2365      	movs	r3, #101	; 0x65
    5dac:	f003 f86f 	bl	8e8e <printk>
    5db0:	4870      	ldr	r0, [pc, #448]	; (5f74 <z_impl_k_mutex_lock+0x1e0>)
    5db2:	f003 f86c 	bl	8e8e <printk>
    5db6:	486d      	ldr	r0, [pc, #436]	; (5f6c <z_impl_k_mutex_lock+0x1d8>)
    5db8:	2165      	movs	r1, #101	; 0x65
    5dba:	f002 ff91 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    5dbe:	f04f 0320 	mov.w	r3, #32
    5dc2:	f3ef 8811 	mrs	r8, BASEPRI
    5dc6:	f383 8812 	msr	BASEPRI_MAX, r3
    5dca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5dce:	486a      	ldr	r0, [pc, #424]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5dd0:	f001 fed2 	bl	7b78 <z_spin_lock_valid>
    5dd4:	b968      	cbnz	r0, 5df2 <z_impl_k_mutex_lock+0x5e>
    5dd6:	4a69      	ldr	r2, [pc, #420]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5dd8:	4969      	ldr	r1, [pc, #420]	; (5f80 <z_impl_k_mutex_lock+0x1ec>)
    5dda:	4865      	ldr	r0, [pc, #404]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5ddc:	2381      	movs	r3, #129	; 0x81
    5dde:	f003 f856 	bl	8e8e <printk>
    5de2:	4965      	ldr	r1, [pc, #404]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5de4:	4867      	ldr	r0, [pc, #412]	; (5f84 <z_impl_k_mutex_lock+0x1f0>)
    5de6:	f003 f852 	bl	8e8e <printk>
    5dea:	4864      	ldr	r0, [pc, #400]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5dec:	2181      	movs	r1, #129	; 0x81
    5dee:	f002 ff77 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    5df2:	4861      	ldr	r0, [pc, #388]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5df4:	f001 fede 	bl	7bb4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5df8:	68e3      	ldr	r3, [r4, #12]
    5dfa:	4a63      	ldr	r2, [pc, #396]	; (5f88 <z_impl_k_mutex_lock+0x1f4>)
    5dfc:	b1fb      	cbz	r3, 5e3e <z_impl_k_mutex_lock+0xaa>
    5dfe:	68a0      	ldr	r0, [r4, #8]
    5e00:	6891      	ldr	r1, [r2, #8]
    5e02:	4288      	cmp	r0, r1
    5e04:	d03d      	beq.n	5e82 <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    5e06:	ea56 0307 	orrs.w	r3, r6, r7
    5e0a:	d13c      	bne.n	5e86 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e0c:	485a      	ldr	r0, [pc, #360]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5e0e:	f001 fec1 	bl	7b94 <z_spin_unlock_valid>
    5e12:	b968      	cbnz	r0, 5e30 <z_impl_k_mutex_lock+0x9c>
    5e14:	4a59      	ldr	r2, [pc, #356]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5e16:	495d      	ldr	r1, [pc, #372]	; (5f8c <z_impl_k_mutex_lock+0x1f8>)
    5e18:	4855      	ldr	r0, [pc, #340]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5e1a:	23ac      	movs	r3, #172	; 0xac
    5e1c:	f003 f837 	bl	8e8e <printk>
    5e20:	4955      	ldr	r1, [pc, #340]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5e22:	485b      	ldr	r0, [pc, #364]	; (5f90 <z_impl_k_mutex_lock+0x1fc>)
    5e24:	f003 f833 	bl	8e8e <printk>
    5e28:	4854      	ldr	r0, [pc, #336]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5e2a:	21ac      	movs	r1, #172	; 0xac
    5e2c:	f002 ff58 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    5e30:	f388 8811 	msr	BASEPRI, r8
    5e34:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    5e38:	f06f 000f 	mvn.w	r0, #15
    5e3c:	e01e      	b.n	5e7c <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    5e3e:	6891      	ldr	r1, [r2, #8]
    5e40:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5e44:	484c      	ldr	r0, [pc, #304]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    5e46:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    5e48:	3301      	adds	r3, #1
    5e4a:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    5e4c:	6893      	ldr	r3, [r2, #8]
    5e4e:	60a3      	str	r3, [r4, #8]
    5e50:	f001 fea0 	bl	7b94 <z_spin_unlock_valid>
    5e54:	b968      	cbnz	r0, 5e72 <z_impl_k_mutex_lock+0xde>
    5e56:	4a49      	ldr	r2, [pc, #292]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5e58:	494c      	ldr	r1, [pc, #304]	; (5f8c <z_impl_k_mutex_lock+0x1f8>)
    5e5a:	4845      	ldr	r0, [pc, #276]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5e5c:	23ac      	movs	r3, #172	; 0xac
    5e5e:	f003 f816 	bl	8e8e <printk>
    5e62:	4945      	ldr	r1, [pc, #276]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5e64:	484a      	ldr	r0, [pc, #296]	; (5f90 <z_impl_k_mutex_lock+0x1fc>)
    5e66:	f003 f812 	bl	8e8e <printk>
    5e6a:	4844      	ldr	r0, [pc, #272]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5e6c:	21ac      	movs	r1, #172	; 0xac
    5e6e:	f002 ff37 	bl	8ce0 <assert_post_action>
    5e72:	f388 8811 	msr	BASEPRI, r8
    5e76:	f3bf 8f6f 	isb	sy
		return 0;
    5e7a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    5e7c:	b002      	add	sp, #8
    5e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    5e82:	6921      	ldr	r1, [r4, #16]
    5e84:	e7de      	b.n	5e44 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    5e86:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5e8a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    5e8e:	4299      	cmp	r1, r3
    5e90:	bfa8      	it	ge
    5e92:	4619      	movge	r1, r3
    5e94:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    5e98:	4291      	cmp	r1, r2
    5e9a:	bfb8      	it	lt
    5e9c:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5e9e:	428b      	cmp	r3, r1
    5ea0:	dd44      	ble.n	5f2c <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    5ea2:	f000 ff57 	bl	6d54 <z_set_prio>
    5ea6:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5ea8:	e9cd 6700 	strd	r6, r7, [sp]
    5eac:	4832      	ldr	r0, [pc, #200]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5eae:	4622      	mov	r2, r4
    5eb0:	4641      	mov	r1, r8
    5eb2:	f000 ff1f 	bl	6cf4 <z_pend_curr>
	if (got_mutex == 0) {
    5eb6:	2800      	cmp	r0, #0
    5eb8:	d0e0      	beq.n	5e7c <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    5eba:	f04f 0320 	mov.w	r3, #32
    5ebe:	f3ef 8611 	mrs	r6, BASEPRI
    5ec2:	f383 8812 	msr	BASEPRI_MAX, r3
    5ec6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5eca:	482b      	ldr	r0, [pc, #172]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5ecc:	f001 fe54 	bl	7b78 <z_spin_lock_valid>
    5ed0:	b968      	cbnz	r0, 5eee <z_impl_k_mutex_lock+0x15a>
    5ed2:	4a2a      	ldr	r2, [pc, #168]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5ed4:	492a      	ldr	r1, [pc, #168]	; (5f80 <z_impl_k_mutex_lock+0x1ec>)
    5ed6:	4826      	ldr	r0, [pc, #152]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5ed8:	2381      	movs	r3, #129	; 0x81
    5eda:	f002 ffd8 	bl	8e8e <printk>
    5ede:	4926      	ldr	r1, [pc, #152]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5ee0:	4828      	ldr	r0, [pc, #160]	; (5f84 <z_impl_k_mutex_lock+0x1f0>)
    5ee2:	f002 ffd4 	bl	8e8e <printk>
    5ee6:	4825      	ldr	r0, [pc, #148]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5ee8:	2181      	movs	r1, #129	; 0x81
    5eea:	f002 fef9 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    5eee:	4822      	ldr	r0, [pc, #136]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5ef0:	f001 fe60 	bl	7bb4 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5ef4:	6823      	ldr	r3, [r4, #0]
    5ef6:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5ef8:	429c      	cmp	r4, r3
    5efa:	d00a      	beq.n	5f12 <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5efc:	b14b      	cbz	r3, 5f12 <z_impl_k_mutex_lock+0x17e>
    5efe:	f993 300e 	ldrsb.w	r3, [r3, #14]
    5f02:	4299      	cmp	r1, r3
    5f04:	bfa8      	it	ge
    5f06:	4619      	movge	r1, r3
    5f08:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5f0c:	4299      	cmp	r1, r3
    5f0e:	bfb8      	it	lt
    5f10:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5f12:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    5f14:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5f18:	4299      	cmp	r1, r3
    5f1a:	d109      	bne.n	5f30 <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    5f1c:	b16d      	cbz	r5, 5f3a <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    5f1e:	4816      	ldr	r0, [pc, #88]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5f20:	4631      	mov	r1, r6
    5f22:	f000 fa95 	bl	6450 <z_reschedule>
	return -EAGAIN;
    5f26:	f06f 000a 	mvn.w	r0, #10
    5f2a:	e7a7      	b.n	5e7c <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    5f2c:	2500      	movs	r5, #0
    5f2e:	e7bb      	b.n	5ea8 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    5f30:	f000 ff10 	bl	6d54 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5f34:	2800      	cmp	r0, #0
    5f36:	d1f2      	bne.n	5f1e <z_impl_k_mutex_lock+0x18a>
    5f38:	e7f0      	b.n	5f1c <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5f3a:	480f      	ldr	r0, [pc, #60]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5f3c:	f001 fe2a 	bl	7b94 <z_spin_unlock_valid>
    5f40:	b968      	cbnz	r0, 5f5e <z_impl_k_mutex_lock+0x1ca>
    5f42:	4a0e      	ldr	r2, [pc, #56]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5f44:	4911      	ldr	r1, [pc, #68]	; (5f8c <z_impl_k_mutex_lock+0x1f8>)
    5f46:	480a      	ldr	r0, [pc, #40]	; (5f70 <z_impl_k_mutex_lock+0x1dc>)
    5f48:	23ac      	movs	r3, #172	; 0xac
    5f4a:	f002 ffa0 	bl	8e8e <printk>
    5f4e:	490a      	ldr	r1, [pc, #40]	; (5f78 <z_impl_k_mutex_lock+0x1e4>)
    5f50:	480f      	ldr	r0, [pc, #60]	; (5f90 <z_impl_k_mutex_lock+0x1fc>)
    5f52:	f002 ff9c 	bl	8e8e <printk>
    5f56:	4809      	ldr	r0, [pc, #36]	; (5f7c <z_impl_k_mutex_lock+0x1e8>)
    5f58:	21ac      	movs	r1, #172	; 0xac
    5f5a:	f002 fec1 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    5f5e:	f386 8811 	msr	BASEPRI, r6
    5f62:	f3bf 8f6f 	isb	sy
    5f66:	e7de      	b.n	5f26 <z_impl_k_mutex_lock+0x192>
    5f68:	0000a8af 	.word	0x0000a8af
    5f6c:	0000a88d 	.word	0x0000a88d
    5f70:	00009cc3 	.word	0x00009cc3
    5f74:	0000a8c1 	.word	0x0000a8c1
    5f78:	20000c10 	.word	0x20000c10
    5f7c:	00009f1c 	.word	0x00009f1c
    5f80:	00009f6e 	.word	0x00009f6e
    5f84:	00009f83 	.word	0x00009f83
    5f88:	20000be8 	.word	0x20000be8
    5f8c:	00009f42 	.word	0x00009f42
    5f90:	00009f59 	.word	0x00009f59

00005f94 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5f94:	b538      	push	{r3, r4, r5, lr}
    5f96:	4604      	mov	r4, r0
    5f98:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5f9c:	b163      	cbz	r3, 5fb8 <z_impl_k_mutex_unlock+0x24>
    5f9e:	4952      	ldr	r1, [pc, #328]	; (60e8 <z_impl_k_mutex_unlock+0x154>)
    5fa0:	4a52      	ldr	r2, [pc, #328]	; (60ec <z_impl_k_mutex_unlock+0x158>)
    5fa2:	4853      	ldr	r0, [pc, #332]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    5fa4:	23c7      	movs	r3, #199	; 0xc7
    5fa6:	f002 ff72 	bl	8e8e <printk>
    5faa:	4852      	ldr	r0, [pc, #328]	; (60f4 <z_impl_k_mutex_unlock+0x160>)
    5fac:	f002 ff6f 	bl	8e8e <printk>
    5fb0:	484e      	ldr	r0, [pc, #312]	; (60ec <z_impl_k_mutex_unlock+0x158>)
    5fb2:	21c7      	movs	r1, #199	; 0xc7
    5fb4:	f002 fe94 	bl	8ce0 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5fb8:	68a3      	ldr	r3, [r4, #8]
    5fba:	2b00      	cmp	r3, #0
    5fbc:	f000 808d 	beq.w	60da <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5fc0:	4d4d      	ldr	r5, [pc, #308]	; (60f8 <z_impl_k_mutex_unlock+0x164>)
    5fc2:	68aa      	ldr	r2, [r5, #8]
    5fc4:	4293      	cmp	r3, r2
    5fc6:	f040 808b 	bne.w	60e0 <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    5fca:	68e3      	ldr	r3, [r4, #12]
    5fcc:	b94b      	cbnz	r3, 5fe2 <z_impl_k_mutex_unlock+0x4e>
    5fce:	494b      	ldr	r1, [pc, #300]	; (60fc <z_impl_k_mutex_unlock+0x168>)
    5fd0:	4847      	ldr	r0, [pc, #284]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    5fd2:	4a46      	ldr	r2, [pc, #280]	; (60ec <z_impl_k_mutex_unlock+0x158>)
    5fd4:	23df      	movs	r3, #223	; 0xdf
    5fd6:	f002 ff5a 	bl	8e8e <printk>
    5fda:	4844      	ldr	r0, [pc, #272]	; (60ec <z_impl_k_mutex_unlock+0x158>)
    5fdc:	21df      	movs	r1, #223	; 0xdf
    5fde:	f002 fe7f 	bl	8ce0 <assert_post_action>
    5fe2:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    5fe6:	b163      	cbz	r3, 6002 <z_impl_k_mutex_unlock+0x6e>
    5fe8:	493f      	ldr	r1, [pc, #252]	; (60e8 <z_impl_k_mutex_unlock+0x154>)
    5fea:	4a45      	ldr	r2, [pc, #276]	; (6100 <z_impl_k_mutex_unlock+0x16c>)
    5fec:	4840      	ldr	r0, [pc, #256]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    5fee:	23fd      	movs	r3, #253	; 0xfd
    5ff0:	f002 ff4d 	bl	8e8e <printk>
    5ff4:	4843      	ldr	r0, [pc, #268]	; (6104 <z_impl_k_mutex_unlock+0x170>)
    5ff6:	f002 ff4a 	bl	8e8e <printk>
    5ffa:	4841      	ldr	r0, [pc, #260]	; (6100 <z_impl_k_mutex_unlock+0x16c>)
    5ffc:	21fd      	movs	r1, #253	; 0xfd
    5ffe:	f002 fe6f 	bl	8ce0 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6002:	68ab      	ldr	r3, [r5, #8]
    6004:	7bdb      	ldrb	r3, [r3, #15]
    6006:	2b01      	cmp	r3, #1
    6008:	d10c      	bne.n	6024 <z_impl_k_mutex_unlock+0x90>
    600a:	493f      	ldr	r1, [pc, #252]	; (6108 <z_impl_k_mutex_unlock+0x174>)
    600c:	4a3c      	ldr	r2, [pc, #240]	; (6100 <z_impl_k_mutex_unlock+0x16c>)
    600e:	4838      	ldr	r0, [pc, #224]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    6010:	23fe      	movs	r3, #254	; 0xfe
    6012:	f002 ff3c 	bl	8e8e <printk>
    6016:	483b      	ldr	r0, [pc, #236]	; (6104 <z_impl_k_mutex_unlock+0x170>)
    6018:	f002 ff39 	bl	8e8e <printk>
    601c:	4838      	ldr	r0, [pc, #224]	; (6100 <z_impl_k_mutex_unlock+0x16c>)
    601e:	21fe      	movs	r1, #254	; 0xfe
    6020:	f002 fe5e 	bl	8ce0 <assert_post_action>

	--_current->base.sched_locked;
    6024:	68aa      	ldr	r2, [r5, #8]
    6026:	7bd3      	ldrb	r3, [r2, #15]
    6028:	3b01      	subs	r3, #1
    602a:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    602c:	68e3      	ldr	r3, [r4, #12]
    602e:	2b01      	cmp	r3, #1
    6030:	d905      	bls.n	603e <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    6032:	3b01      	subs	r3, #1
    6034:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    6036:	f000 ff93 	bl	6f60 <k_sched_unlock>

	return 0;
    603a:	2000      	movs	r0, #0
}
    603c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    603e:	f04f 0320 	mov.w	r3, #32
    6042:	f3ef 8511 	mrs	r5, BASEPRI
    6046:	f383 8812 	msr	BASEPRI_MAX, r3
    604a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    604e:	482f      	ldr	r0, [pc, #188]	; (610c <z_impl_k_mutex_unlock+0x178>)
    6050:	f001 fd92 	bl	7b78 <z_spin_lock_valid>
    6054:	b968      	cbnz	r0, 6072 <z_impl_k_mutex_unlock+0xde>
    6056:	4a2e      	ldr	r2, [pc, #184]	; (6110 <z_impl_k_mutex_unlock+0x17c>)
    6058:	492e      	ldr	r1, [pc, #184]	; (6114 <z_impl_k_mutex_unlock+0x180>)
    605a:	4825      	ldr	r0, [pc, #148]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    605c:	2381      	movs	r3, #129	; 0x81
    605e:	f002 ff16 	bl	8e8e <printk>
    6062:	492a      	ldr	r1, [pc, #168]	; (610c <z_impl_k_mutex_unlock+0x178>)
    6064:	482c      	ldr	r0, [pc, #176]	; (6118 <z_impl_k_mutex_unlock+0x184>)
    6066:	f002 ff12 	bl	8e8e <printk>
    606a:	4829      	ldr	r0, [pc, #164]	; (6110 <z_impl_k_mutex_unlock+0x17c>)
    606c:	2181      	movs	r1, #129	; 0x81
    606e:	f002 fe37 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6072:	4826      	ldr	r0, [pc, #152]	; (610c <z_impl_k_mutex_unlock+0x178>)
    6074:	f001 fd9e 	bl	7bb4 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    6078:	68a0      	ldr	r0, [r4, #8]
    607a:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    607c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6080:	4299      	cmp	r1, r3
    6082:	d001      	beq.n	6088 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    6084:	f000 fe66 	bl	6d54 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    6088:	4620      	mov	r0, r4
    608a:	f001 f831 	bl	70f0 <z_unpend_first_thread>
	mutex->owner = new_owner;
    608e:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    6090:	b158      	cbz	r0, 60aa <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    6092:	f990 200e 	ldrsb.w	r2, [r0, #14]
    6096:	6122      	str	r2, [r4, #16]
    6098:	2200      	movs	r2, #0
    609a:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    609c:	f000 fc78 	bl	6990 <z_ready_thread>
		z_reschedule(&lock, key);
    60a0:	481a      	ldr	r0, [pc, #104]	; (610c <z_impl_k_mutex_unlock+0x178>)
    60a2:	4629      	mov	r1, r5
    60a4:	f000 f9d4 	bl	6450 <z_reschedule>
    60a8:	e7c5      	b.n	6036 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    60aa:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    60ac:	4817      	ldr	r0, [pc, #92]	; (610c <z_impl_k_mutex_unlock+0x178>)
    60ae:	f001 fd71 	bl	7b94 <z_spin_unlock_valid>
    60b2:	b968      	cbnz	r0, 60d0 <z_impl_k_mutex_unlock+0x13c>
    60b4:	4a16      	ldr	r2, [pc, #88]	; (6110 <z_impl_k_mutex_unlock+0x17c>)
    60b6:	4919      	ldr	r1, [pc, #100]	; (611c <z_impl_k_mutex_unlock+0x188>)
    60b8:	480d      	ldr	r0, [pc, #52]	; (60f0 <z_impl_k_mutex_unlock+0x15c>)
    60ba:	23ac      	movs	r3, #172	; 0xac
    60bc:	f002 fee7 	bl	8e8e <printk>
    60c0:	4912      	ldr	r1, [pc, #72]	; (610c <z_impl_k_mutex_unlock+0x178>)
    60c2:	4817      	ldr	r0, [pc, #92]	; (6120 <z_impl_k_mutex_unlock+0x18c>)
    60c4:	f002 fee3 	bl	8e8e <printk>
    60c8:	4811      	ldr	r0, [pc, #68]	; (6110 <z_impl_k_mutex_unlock+0x17c>)
    60ca:	21ac      	movs	r1, #172	; 0xac
    60cc:	f002 fe08 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    60d0:	f385 8811 	msr	BASEPRI, r5
    60d4:	f3bf 8f6f 	isb	sy
    60d8:	e7ad      	b.n	6036 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    60da:	f06f 0015 	mvn.w	r0, #21
    60de:	e7ad      	b.n	603c <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    60e0:	f04f 30ff 	mov.w	r0, #4294967295
    60e4:	e7aa      	b.n	603c <z_impl_k_mutex_unlock+0xa8>
    60e6:	bf00      	nop
    60e8:	0000a8af 	.word	0x0000a8af
    60ec:	0000a88d 	.word	0x0000a88d
    60f0:	00009cc3 	.word	0x00009cc3
    60f4:	0000a8c1 	.word	0x0000a8c1
    60f8:	20000be8 	.word	0x20000be8
    60fc:	0000a8e6 	.word	0x0000a8e6
    6100:	0000a8fd 	.word	0x0000a8fd
    6104:	0000a928 	.word	0x0000a928
    6108:	0000a92b 	.word	0x0000a92b
    610c:	20000c10 	.word	0x20000c10
    6110:	00009f1c 	.word	0x00009f1c
    6114:	00009f6e 	.word	0x00009f6e
    6118:	00009f83 	.word	0x00009f83
    611c:	00009f42 	.word	0x00009f42
    6120:	00009f59 	.word	0x00009f59

00006124 <signal_poll_event>:
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
{
    6124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    6128:	6884      	ldr	r4, [r0, #8]
{
    612a:	4605      	mov	r5, r0
    612c:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
    612e:	b1d4      	cbz	r4, 6166 <signal_poll_event+0x42>
		if (poller->mode == MODE_POLL) {
    6130:	7863      	ldrb	r3, [r4, #1]
    6132:	2b01      	cmp	r3, #1
    6134:	d14b      	bne.n	61ce <signal_poll_event+0xaa>
	__ASSERT(thread != NULL, "poller should have a thread\n");
    6136:	f1b4 0760 	subs.w	r7, r4, #96	; 0x60
    613a:	d10e      	bne.n	615a <signal_poll_event+0x36>
    613c:	4a30      	ldr	r2, [pc, #192]	; (6200 <signal_poll_event+0xdc>)
    613e:	4931      	ldr	r1, [pc, #196]	; (6204 <signal_poll_event+0xe0>)
    6140:	4831      	ldr	r0, [pc, #196]	; (6208 <signal_poll_event+0xe4>)
    6142:	23f9      	movs	r3, #249	; 0xf9
    6144:	f002 fea3 	bl	8e8e <printk>
    6148:	4830      	ldr	r0, [pc, #192]	; (620c <signal_poll_event+0xe8>)
    614a:	f002 fea0 	bl	8e8e <printk>
    614e:	482c      	ldr	r0, [pc, #176]	; (6200 <signal_poll_event+0xdc>)
    6150:	21f9      	movs	r1, #249	; 0xf9
    6152:	f002 fdc5 	bl	8ce0 <assert_post_action>
	if (!z_is_thread_pending(thread)) {
    6156:	7b7b      	ldrb	r3, [r7, #13]
    6158:	deff      	udf	#255	; 0xff
    615a:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    615e:	f013 0302 	ands.w	r3, r3, #2
    6162:	d10a      	bne.n	617a <signal_poll_event+0x56>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
    6164:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    6166:	68eb      	ldr	r3, [r5, #12]
    6168:	f3c3 3145 	ubfx	r1, r3, #13, #6
    616c:	430e      	orrs	r6, r1
	event->poller = NULL;
    616e:	2000      	movs	r0, #0
	event->state |= state;
    6170:	f366 3352 	bfi	r3, r6, #13, #6
	event->poller = NULL;
    6174:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    6176:	60eb      	str	r3, [r5, #12]
			return retcode;
		}
	}

	set_event_ready(event, state);
	return retcode;
    6178:	e00d      	b.n	6196 <signal_poll_event+0x72>
	if (z_is_thread_timeout_expired(thread)) {
    617a:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    617e:	f04f 31ff 	mov.w	r1, #4294967295
    6182:	f06f 0001 	mvn.w	r0, #1
    6186:	428b      	cmp	r3, r1
    6188:	bf08      	it	eq
    618a:	4282      	cmpeq	r2, r0
    618c:	d105      	bne.n	619a <signal_poll_event+0x76>
		poller->is_polling = false;
    618e:	2300      	movs	r3, #0
    6190:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    6192:	f06f 000a 	mvn.w	r0, #10
}
    6196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	z_unpend_thread(thread);
    619a:	4638      	mov	r0, r7
    619c:	f000 fa54 	bl	6648 <z_unpend_thread>
	arch_thread_return_value_set(thread,
    61a0:	2e08      	cmp	r6, #8
    61a2:	bf0c      	ite	eq
    61a4:	f06f 0303 	mvneq.w	r3, #3
    61a8:	2300      	movne	r3, #0
    61aa:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    61ac:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    61b0:	06db      	lsls	r3, r3, #27
    61b2:	d104      	bne.n	61be <signal_poll_event+0x9a>
	if (!z_is_thread_ready(thread)) {
    61b4:	f854 8c48 	ldr.w	r8, [r4, #-72]
    61b8:	f1b8 0f00 	cmp.w	r8, #0
    61bc:	d001      	beq.n	61c2 <signal_poll_event+0x9e>
		poller->is_polling = false;
    61be:	2300      	movs	r3, #0
    61c0:	e7d0      	b.n	6164 <signal_poll_event+0x40>
	z_ready_thread(thread);
    61c2:	4638      	mov	r0, r7
    61c4:	f000 fbe4 	bl	6990 <z_ready_thread>
		poller->is_polling = false;
    61c8:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    61cc:	e7cb      	b.n	6166 <signal_poll_event+0x42>
		} else if (poller->mode == MODE_TRIGGERED) {
    61ce:	2b02      	cmp	r3, #2
    61d0:	d1f5      	bne.n	61be <signal_poll_event+0x9a>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    61d2:	7823      	ldrb	r3, [r4, #0]
    61d4:	2b00      	cmp	r3, #0
    61d6:	d0c6      	beq.n	6166 <signal_poll_event+0x42>
    61d8:	f854 7c04 	ldr.w	r7, [r4, #-4]
    61dc:	b177      	cbz	r7, 61fc <signal_poll_event+0xd8>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
    61de:	f1a4 0914 	sub.w	r9, r4, #20
    61e2:	f104 0014 	add.w	r0, r4, #20
		twork->poll_result = 0;
    61e6:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    61ea:	f001 fe0f 	bl	7e0c <z_abort_timeout>
		twork->poll_result = 0;
    61ee:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
    61f2:	4649      	mov	r1, r9
    61f4:	4638      	mov	r0, r7
    61f6:	f002 fa97 	bl	8728 <k_work_submit_to_queue>
    61fa:	e7e5      	b.n	61c8 <signal_poll_event+0xa4>
		poller->is_polling = false;
    61fc:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    61fe:	e7b2      	b.n	6166 <signal_poll_event+0x42>
    6200:	0000a95c 	.word	0x0000a95c
    6204:	0000aa57 	.word	0x0000aa57
    6208:	00009cc3 	.word	0x00009cc3
    620c:	0000aa6d 	.word	0x0000aa6d

00006210 <z_impl_k_poll_signal_raise>:
{
    6210:	b570      	push	{r4, r5, r6, lr}
    6212:	4604      	mov	r4, r0
    6214:	460d      	mov	r5, r1
	__asm__ volatile(
    6216:	f04f 0320 	mov.w	r3, #32
    621a:	f3ef 8611 	mrs	r6, BASEPRI
    621e:	f383 8812 	msr	BASEPRI_MAX, r3
    6222:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6226:	4821      	ldr	r0, [pc, #132]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    6228:	f001 fca6 	bl	7b78 <z_spin_lock_valid>
    622c:	b968      	cbnz	r0, 624a <z_impl_k_poll_signal_raise+0x3a>
    622e:	4a20      	ldr	r2, [pc, #128]	; (62b0 <z_impl_k_poll_signal_raise+0xa0>)
    6230:	4920      	ldr	r1, [pc, #128]	; (62b4 <z_impl_k_poll_signal_raise+0xa4>)
    6232:	4821      	ldr	r0, [pc, #132]	; (62b8 <z_impl_k_poll_signal_raise+0xa8>)
    6234:	2381      	movs	r3, #129	; 0x81
    6236:	f002 fe2a 	bl	8e8e <printk>
    623a:	491c      	ldr	r1, [pc, #112]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    623c:	481f      	ldr	r0, [pc, #124]	; (62bc <z_impl_k_poll_signal_raise+0xac>)
    623e:	f002 fe26 	bl	8e8e <printk>
    6242:	481b      	ldr	r0, [pc, #108]	; (62b0 <z_impl_k_poll_signal_raise+0xa0>)
    6244:	2181      	movs	r1, #129	; 0x81
    6246:	f002 fd4b 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    624a:	4818      	ldr	r0, [pc, #96]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    624c:	f001 fcb2 	bl	7bb4 <z_spin_lock_set_owner>
	return list->head == list;
    6250:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
    6252:	60e5      	str	r5, [r4, #12]
	sig->signaled = 1U;
    6254:	2101      	movs	r1, #1

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    6256:	4284      	cmp	r4, r0
    6258:	60a1      	str	r1, [r4, #8]
    625a:	d117      	bne.n	628c <z_impl_k_poll_signal_raise+0x7c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    625c:	4813      	ldr	r0, [pc, #76]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    625e:	f001 fc99 	bl	7b94 <z_spin_unlock_valid>
    6262:	b968      	cbnz	r0, 6280 <z_impl_k_poll_signal_raise+0x70>
    6264:	4a12      	ldr	r2, [pc, #72]	; (62b0 <z_impl_k_poll_signal_raise+0xa0>)
    6266:	4916      	ldr	r1, [pc, #88]	; (62c0 <z_impl_k_poll_signal_raise+0xb0>)
    6268:	4813      	ldr	r0, [pc, #76]	; (62b8 <z_impl_k_poll_signal_raise+0xa8>)
    626a:	23ac      	movs	r3, #172	; 0xac
    626c:	f002 fe0f 	bl	8e8e <printk>
    6270:	490e      	ldr	r1, [pc, #56]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    6272:	4814      	ldr	r0, [pc, #80]	; (62c4 <z_impl_k_poll_signal_raise+0xb4>)
    6274:	f002 fe0b 	bl	8e8e <printk>
    6278:	480d      	ldr	r0, [pc, #52]	; (62b0 <z_impl_k_poll_signal_raise+0xa0>)
    627a:	21ac      	movs	r1, #172	; 0xac
    627c:	f002 fd30 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6280:	f386 8811 	msr	BASEPRI, r6
    6284:	f3bf 8f6f 	isb	sy
		return 0;
    6288:	2400      	movs	r4, #0
    628a:	e00d      	b.n	62a8 <z_impl_k_poll_signal_raise+0x98>
	sys_dnode_t *const next = node->next;
    628c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    6290:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6292:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6294:	2300      	movs	r3, #0
	node->prev = NULL;
    6296:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    629a:	f7ff ff43 	bl	6124 <signal_poll_event>
	z_reschedule(&lock, key);
    629e:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    62a0:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    62a2:	4802      	ldr	r0, [pc, #8]	; (62ac <z_impl_k_poll_signal_raise+0x9c>)
    62a4:	f000 f8d4 	bl	6450 <z_reschedule>
}
    62a8:	4620      	mov	r0, r4
    62aa:	bd70      	pop	{r4, r5, r6, pc}
    62ac:	20000c14 	.word	0x20000c14
    62b0:	00009f1c 	.word	0x00009f1c
    62b4:	00009f6e 	.word	0x00009f6e
    62b8:	00009cc3 	.word	0x00009cc3
    62bc:	00009f83 	.word	0x00009f83
    62c0:	00009f42 	.word	0x00009f42
    62c4:	00009f59 	.word	0x00009f59

000062c8 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    62c8:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    62ca:	4c08      	ldr	r4, [pc, #32]	; (62ec <z_reset_time_slice+0x24>)
    62cc:	6823      	ldr	r3, [r4, #0]
    62ce:	b15b      	cbz	r3, 62e8 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    62d0:	f7fe f9e8 	bl	46a4 <sys_clock_elapsed>
    62d4:	4603      	mov	r3, r0
    62d6:	6820      	ldr	r0, [r4, #0]
    62d8:	4a05      	ldr	r2, [pc, #20]	; (62f0 <z_reset_time_slice+0x28>)
    62da:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    62dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    62e0:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    62e2:	2100      	movs	r1, #0
    62e4:	f001 be28 	b.w	7f38 <z_set_timeout_expiry>
}
    62e8:	bd10      	pop	{r4, pc}
    62ea:	bf00      	nop
    62ec:	20000c24 	.word	0x20000c24
    62f0:	20000be8 	.word	0x20000be8

000062f4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    62f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62f6:	4604      	mov	r4, r0
    62f8:	460d      	mov	r5, r1
	__asm__ volatile(
    62fa:	f04f 0320 	mov.w	r3, #32
    62fe:	f3ef 8611 	mrs	r6, BASEPRI
    6302:	f383 8812 	msr	BASEPRI_MAX, r3
    6306:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    630a:	4823      	ldr	r0, [pc, #140]	; (6398 <k_sched_time_slice_set+0xa4>)
    630c:	f001 fc34 	bl	7b78 <z_spin_lock_valid>
    6310:	b968      	cbnz	r0, 632e <k_sched_time_slice_set+0x3a>
    6312:	4a22      	ldr	r2, [pc, #136]	; (639c <k_sched_time_slice_set+0xa8>)
    6314:	4922      	ldr	r1, [pc, #136]	; (63a0 <k_sched_time_slice_set+0xac>)
    6316:	4823      	ldr	r0, [pc, #140]	; (63a4 <k_sched_time_slice_set+0xb0>)
    6318:	2381      	movs	r3, #129	; 0x81
    631a:	f002 fdb8 	bl	8e8e <printk>
    631e:	491e      	ldr	r1, [pc, #120]	; (6398 <k_sched_time_slice_set+0xa4>)
    6320:	4821      	ldr	r0, [pc, #132]	; (63a8 <k_sched_time_slice_set+0xb4>)
    6322:	f002 fdb4 	bl	8e8e <printk>
    6326:	481d      	ldr	r0, [pc, #116]	; (639c <k_sched_time_slice_set+0xa8>)
    6328:	2181      	movs	r1, #129	; 0x81
    632a:	f002 fcd9 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    632e:	481a      	ldr	r0, [pc, #104]	; (6398 <k_sched_time_slice_set+0xa4>)
    6330:	f001 fc40 	bl	7bb4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    6334:	4b1d      	ldr	r3, [pc, #116]	; (63ac <k_sched_time_slice_set+0xb8>)
    6336:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    6338:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    633c:	f240 30e7 	movw	r0, #999	; 0x3e7
    6340:	2100      	movs	r1, #0
    6342:	611a      	str	r2, [r3, #16]
    6344:	fbe7 0104 	umlal	r0, r1, r7, r4
    6348:	2300      	movs	r3, #0
    634a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    634e:	f7fa fca7 	bl	ca0 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    6352:	2c00      	cmp	r4, #0
    6354:	4b16      	ldr	r3, [pc, #88]	; (63b0 <k_sched_time_slice_set+0xbc>)
    6356:	dc1b      	bgt.n	6390 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    6358:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    635a:	4b16      	ldr	r3, [pc, #88]	; (63b4 <k_sched_time_slice_set+0xc0>)
    635c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    635e:	f7ff ffb3 	bl	62c8 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6362:	480d      	ldr	r0, [pc, #52]	; (6398 <k_sched_time_slice_set+0xa4>)
    6364:	f001 fc16 	bl	7b94 <z_spin_unlock_valid>
    6368:	b968      	cbnz	r0, 6386 <k_sched_time_slice_set+0x92>
    636a:	4a0c      	ldr	r2, [pc, #48]	; (639c <k_sched_time_slice_set+0xa8>)
    636c:	4912      	ldr	r1, [pc, #72]	; (63b8 <k_sched_time_slice_set+0xc4>)
    636e:	480d      	ldr	r0, [pc, #52]	; (63a4 <k_sched_time_slice_set+0xb0>)
    6370:	23ac      	movs	r3, #172	; 0xac
    6372:	f002 fd8c 	bl	8e8e <printk>
    6376:	4908      	ldr	r1, [pc, #32]	; (6398 <k_sched_time_slice_set+0xa4>)
    6378:	4810      	ldr	r0, [pc, #64]	; (63bc <k_sched_time_slice_set+0xc8>)
    637a:	f002 fd88 	bl	8e8e <printk>
    637e:	4807      	ldr	r0, [pc, #28]	; (639c <k_sched_time_slice_set+0xa8>)
    6380:	21ac      	movs	r1, #172	; 0xac
    6382:	f002 fcad 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6386:	f386 8811 	msr	BASEPRI, r6
    638a:	f3bf 8f6f 	isb	sy
	}
}
    638e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    6390:	2802      	cmp	r0, #2
    6392:	bfb8      	it	lt
    6394:	2002      	movlt	r0, #2
    6396:	e7df      	b.n	6358 <k_sched_time_slice_set+0x64>
    6398:	20000c1c 	.word	0x20000c1c
    639c:	00009f1c 	.word	0x00009f1c
    63a0:	00009f6e 	.word	0x00009f6e
    63a4:	00009cc3 	.word	0x00009cc3
    63a8:	00009f83 	.word	0x00009f83
    63ac:	20000be8 	.word	0x20000be8
    63b0:	20000c24 	.word	0x20000c24
    63b4:	20000c20 	.word	0x20000c20
    63b8:	00009f42 	.word	0x00009f42
    63bc:	00009f59 	.word	0x00009f59

000063c0 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    63c0:	b538      	push	{r3, r4, r5, lr}
    63c2:	4604      	mov	r4, r0
	__asm__ volatile(
    63c4:	f04f 0320 	mov.w	r3, #32
    63c8:	f3ef 8511 	mrs	r5, BASEPRI
    63cc:	f383 8812 	msr	BASEPRI_MAX, r3
    63d0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    63d4:	4817      	ldr	r0, [pc, #92]	; (6434 <z_unpend_thread_no_timeout+0x74>)
    63d6:	f001 fbcf 	bl	7b78 <z_spin_lock_valid>
    63da:	b968      	cbnz	r0, 63f8 <z_unpend_thread_no_timeout+0x38>
    63dc:	4a16      	ldr	r2, [pc, #88]	; (6438 <z_unpend_thread_no_timeout+0x78>)
    63de:	4917      	ldr	r1, [pc, #92]	; (643c <z_unpend_thread_no_timeout+0x7c>)
    63e0:	4817      	ldr	r0, [pc, #92]	; (6440 <z_unpend_thread_no_timeout+0x80>)
    63e2:	2381      	movs	r3, #129	; 0x81
    63e4:	f002 fd53 	bl	8e8e <printk>
    63e8:	4912      	ldr	r1, [pc, #72]	; (6434 <z_unpend_thread_no_timeout+0x74>)
    63ea:	4816      	ldr	r0, [pc, #88]	; (6444 <z_unpend_thread_no_timeout+0x84>)
    63ec:	f002 fd4f 	bl	8e8e <printk>
    63f0:	4811      	ldr	r0, [pc, #68]	; (6438 <z_unpend_thread_no_timeout+0x78>)
    63f2:	2181      	movs	r1, #129	; 0x81
    63f4:	f002 fc74 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    63f8:	480e      	ldr	r0, [pc, #56]	; (6434 <z_unpend_thread_no_timeout+0x74>)
    63fa:	f001 fbdb 	bl	7bb4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    63fe:	4620      	mov	r0, r4
    6400:	f000 f900 	bl	6604 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6404:	480b      	ldr	r0, [pc, #44]	; (6434 <z_unpend_thread_no_timeout+0x74>)
    6406:	f001 fbc5 	bl	7b94 <z_spin_unlock_valid>
    640a:	b968      	cbnz	r0, 6428 <z_unpend_thread_no_timeout+0x68>
    640c:	4a0a      	ldr	r2, [pc, #40]	; (6438 <z_unpend_thread_no_timeout+0x78>)
    640e:	490e      	ldr	r1, [pc, #56]	; (6448 <z_unpend_thread_no_timeout+0x88>)
    6410:	480b      	ldr	r0, [pc, #44]	; (6440 <z_unpend_thread_no_timeout+0x80>)
    6412:	23ac      	movs	r3, #172	; 0xac
    6414:	f002 fd3b 	bl	8e8e <printk>
    6418:	4906      	ldr	r1, [pc, #24]	; (6434 <z_unpend_thread_no_timeout+0x74>)
    641a:	480c      	ldr	r0, [pc, #48]	; (644c <z_unpend_thread_no_timeout+0x8c>)
    641c:	f002 fd37 	bl	8e8e <printk>
    6420:	4805      	ldr	r0, [pc, #20]	; (6438 <z_unpend_thread_no_timeout+0x78>)
    6422:	21ac      	movs	r1, #172	; 0xac
    6424:	f002 fc5c 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6428:	f385 8811 	msr	BASEPRI, r5
    642c:	f3bf 8f6f 	isb	sy
	}
}
    6430:	bd38      	pop	{r3, r4, r5, pc}
    6432:	bf00      	nop
    6434:	20000c1c 	.word	0x20000c1c
    6438:	00009f1c 	.word	0x00009f1c
    643c:	00009f6e 	.word	0x00009f6e
    6440:	00009cc3 	.word	0x00009cc3
    6444:	00009f83 	.word	0x00009f83
    6448:	00009f42 	.word	0x00009f42
    644c:	00009f59 	.word	0x00009f59

00006450 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    6450:	b538      	push	{r3, r4, r5, lr}
    6452:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6454:	460d      	mov	r5, r1
    6456:	b9e9      	cbnz	r1, 6494 <z_reschedule+0x44>
    6458:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    645c:	b9d3      	cbnz	r3, 6494 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    645e:	4b19      	ldr	r3, [pc, #100]	; (64c4 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    6460:	69da      	ldr	r2, [r3, #28]
    6462:	689b      	ldr	r3, [r3, #8]
    6464:	429a      	cmp	r2, r3
    6466:	d015      	beq.n	6494 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6468:	f001 fb94 	bl	7b94 <z_spin_unlock_valid>
    646c:	b968      	cbnz	r0, 648a <z_reschedule+0x3a>
    646e:	4a16      	ldr	r2, [pc, #88]	; (64c8 <z_reschedule+0x78>)
    6470:	4916      	ldr	r1, [pc, #88]	; (64cc <z_reschedule+0x7c>)
    6472:	4817      	ldr	r0, [pc, #92]	; (64d0 <z_reschedule+0x80>)
    6474:	23c3      	movs	r3, #195	; 0xc3
    6476:	f002 fd0a 	bl	8e8e <printk>
    647a:	4816      	ldr	r0, [pc, #88]	; (64d4 <z_reschedule+0x84>)
    647c:	4621      	mov	r1, r4
    647e:	f002 fd06 	bl	8e8e <printk>
    6482:	4811      	ldr	r0, [pc, #68]	; (64c8 <z_reschedule+0x78>)
    6484:	21c3      	movs	r1, #195	; 0xc3
    6486:	f002 fc2b 	bl	8ce0 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    648a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    648e:	2000      	movs	r0, #0
    6490:	f7fc b9f0 	b.w	2874 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6494:	4620      	mov	r0, r4
    6496:	f001 fb7d 	bl	7b94 <z_spin_unlock_valid>
    649a:	b968      	cbnz	r0, 64b8 <z_reschedule+0x68>
    649c:	4a0a      	ldr	r2, [pc, #40]	; (64c8 <z_reschedule+0x78>)
    649e:	490b      	ldr	r1, [pc, #44]	; (64cc <z_reschedule+0x7c>)
    64a0:	480b      	ldr	r0, [pc, #44]	; (64d0 <z_reschedule+0x80>)
    64a2:	23ac      	movs	r3, #172	; 0xac
    64a4:	f002 fcf3 	bl	8e8e <printk>
    64a8:	480a      	ldr	r0, [pc, #40]	; (64d4 <z_reschedule+0x84>)
    64aa:	4621      	mov	r1, r4
    64ac:	f002 fcef 	bl	8e8e <printk>
    64b0:	4805      	ldr	r0, [pc, #20]	; (64c8 <z_reschedule+0x78>)
    64b2:	21ac      	movs	r1, #172	; 0xac
    64b4:	f002 fc14 	bl	8ce0 <assert_post_action>
    64b8:	f385 8811 	msr	BASEPRI, r5
    64bc:	f3bf 8f6f 	isb	sy
    64c0:	bd38      	pop	{r3, r4, r5, pc}
    64c2:	bf00      	nop
    64c4:	20000be8 	.word	0x20000be8
    64c8:	00009f1c 	.word	0x00009f1c
    64cc:	00009f42 	.word	0x00009f42
    64d0:	00009cc3 	.word	0x00009cc3
    64d4:	00009f59 	.word	0x00009f59

000064d8 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    64d8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    64da:	f04f 0320 	mov.w	r3, #32
    64de:	f3ef 8511 	mrs	r5, BASEPRI
    64e2:	f383 8812 	msr	BASEPRI_MAX, r3
    64e6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    64ea:	4829      	ldr	r0, [pc, #164]	; (6590 <k_sched_lock+0xb8>)
    64ec:	f001 fb44 	bl	7b78 <z_spin_lock_valid>
    64f0:	b968      	cbnz	r0, 650e <k_sched_lock+0x36>
    64f2:	4a28      	ldr	r2, [pc, #160]	; (6594 <k_sched_lock+0xbc>)
    64f4:	4928      	ldr	r1, [pc, #160]	; (6598 <k_sched_lock+0xc0>)
    64f6:	4829      	ldr	r0, [pc, #164]	; (659c <k_sched_lock+0xc4>)
    64f8:	2381      	movs	r3, #129	; 0x81
    64fa:	f002 fcc8 	bl	8e8e <printk>
    64fe:	4924      	ldr	r1, [pc, #144]	; (6590 <k_sched_lock+0xb8>)
    6500:	4827      	ldr	r0, [pc, #156]	; (65a0 <k_sched_lock+0xc8>)
    6502:	f002 fcc4 	bl	8e8e <printk>
    6506:	4823      	ldr	r0, [pc, #140]	; (6594 <k_sched_lock+0xbc>)
    6508:	2181      	movs	r1, #129	; 0x81
    650a:	f002 fbe9 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    650e:	4820      	ldr	r0, [pc, #128]	; (6590 <k_sched_lock+0xb8>)
    6510:	f001 fb50 	bl	7bb4 <z_spin_lock_set_owner>
    6514:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6518:	b163      	cbz	r3, 6534 <k_sched_lock+0x5c>
    651a:	4922      	ldr	r1, [pc, #136]	; (65a4 <k_sched_lock+0xcc>)
    651c:	4a22      	ldr	r2, [pc, #136]	; (65a8 <k_sched_lock+0xd0>)
    651e:	481f      	ldr	r0, [pc, #124]	; (659c <k_sched_lock+0xc4>)
    6520:	23fd      	movs	r3, #253	; 0xfd
    6522:	f002 fcb4 	bl	8e8e <printk>
    6526:	4821      	ldr	r0, [pc, #132]	; (65ac <k_sched_lock+0xd4>)
    6528:	f002 fcb1 	bl	8e8e <printk>
    652c:	481e      	ldr	r0, [pc, #120]	; (65a8 <k_sched_lock+0xd0>)
    652e:	21fd      	movs	r1, #253	; 0xfd
    6530:	f002 fbd6 	bl	8ce0 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6534:	4c1e      	ldr	r4, [pc, #120]	; (65b0 <k_sched_lock+0xd8>)
    6536:	68a2      	ldr	r2, [r4, #8]
    6538:	7bd2      	ldrb	r2, [r2, #15]
    653a:	2a01      	cmp	r2, #1
    653c:	d10c      	bne.n	6558 <k_sched_lock+0x80>
    653e:	491d      	ldr	r1, [pc, #116]	; (65b4 <k_sched_lock+0xdc>)
    6540:	4a19      	ldr	r2, [pc, #100]	; (65a8 <k_sched_lock+0xd0>)
    6542:	4816      	ldr	r0, [pc, #88]	; (659c <k_sched_lock+0xc4>)
    6544:	23fe      	movs	r3, #254	; 0xfe
    6546:	f002 fca2 	bl	8e8e <printk>
    654a:	4818      	ldr	r0, [pc, #96]	; (65ac <k_sched_lock+0xd4>)
    654c:	f002 fc9f 	bl	8e8e <printk>
    6550:	4815      	ldr	r0, [pc, #84]	; (65a8 <k_sched_lock+0xd0>)
    6552:	21fe      	movs	r1, #254	; 0xfe
    6554:	f002 fbc4 	bl	8ce0 <assert_post_action>
	--_current->base.sched_locked;
    6558:	68a2      	ldr	r2, [r4, #8]
    655a:	7bd3      	ldrb	r3, [r2, #15]
    655c:	3b01      	subs	r3, #1
    655e:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6560:	480b      	ldr	r0, [pc, #44]	; (6590 <k_sched_lock+0xb8>)
    6562:	f001 fb17 	bl	7b94 <z_spin_unlock_valid>
    6566:	b968      	cbnz	r0, 6584 <k_sched_lock+0xac>
    6568:	4a0a      	ldr	r2, [pc, #40]	; (6594 <k_sched_lock+0xbc>)
    656a:	4913      	ldr	r1, [pc, #76]	; (65b8 <k_sched_lock+0xe0>)
    656c:	480b      	ldr	r0, [pc, #44]	; (659c <k_sched_lock+0xc4>)
    656e:	23ac      	movs	r3, #172	; 0xac
    6570:	f002 fc8d 	bl	8e8e <printk>
    6574:	4906      	ldr	r1, [pc, #24]	; (6590 <k_sched_lock+0xb8>)
    6576:	4811      	ldr	r0, [pc, #68]	; (65bc <k_sched_lock+0xe4>)
    6578:	f002 fc89 	bl	8e8e <printk>
    657c:	4805      	ldr	r0, [pc, #20]	; (6594 <k_sched_lock+0xbc>)
    657e:	21ac      	movs	r1, #172	; 0xac
    6580:	f002 fbae 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6584:	f385 8811 	msr	BASEPRI, r5
    6588:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    658c:	bd38      	pop	{r3, r4, r5, pc}
    658e:	bf00      	nop
    6590:	20000c1c 	.word	0x20000c1c
    6594:	00009f1c 	.word	0x00009f1c
    6598:	00009f6e 	.word	0x00009f6e
    659c:	00009cc3 	.word	0x00009cc3
    65a0:	00009f83 	.word	0x00009f83
    65a4:	0000a8af 	.word	0x0000a8af
    65a8:	0000a8fd 	.word	0x0000a8fd
    65ac:	0000a928 	.word	0x0000a928
    65b0:	20000be8 	.word	0x20000be8
    65b4:	0000a92b 	.word	0x0000a92b
    65b8:	00009f42 	.word	0x00009f42
    65bc:	00009f59 	.word	0x00009f59

000065c0 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    65c0:	4b0c      	ldr	r3, [pc, #48]	; (65f4 <z_priq_dumb_remove+0x34>)
    65c2:	4299      	cmp	r1, r3
{
    65c4:	b510      	push	{r4, lr}
    65c6:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    65c8:	d10b      	bne.n	65e2 <z_priq_dumb_remove+0x22>
    65ca:	490b      	ldr	r1, [pc, #44]	; (65f8 <z_priq_dumb_remove+0x38>)
    65cc:	480b      	ldr	r0, [pc, #44]	; (65fc <z_priq_dumb_remove+0x3c>)
    65ce:	4a0c      	ldr	r2, [pc, #48]	; (6600 <z_priq_dumb_remove+0x40>)
    65d0:	f240 33e7 	movw	r3, #999	; 0x3e7
    65d4:	f002 fc5b 	bl	8e8e <printk>
    65d8:	4809      	ldr	r0, [pc, #36]	; (6600 <z_priq_dumb_remove+0x40>)
    65da:	f240 31e7 	movw	r1, #999	; 0x3e7
    65de:	f002 fb7f 	bl	8ce0 <assert_post_action>
	sys_dnode_t *const next = node->next;
    65e2:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
    65e6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    65e8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    65ea:	2300      	movs	r3, #0
	node->prev = NULL;
    65ec:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    65f0:	bd10      	pop	{r4, pc}
    65f2:	bf00      	nop
    65f4:	200003f8 	.word	0x200003f8
    65f8:	0000aaae 	.word	0x0000aaae
    65fc:	00009cc3 	.word	0x00009cc3
    6600:	0000aa8c 	.word	0x0000aa8c

00006604 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    6604:	6883      	ldr	r3, [r0, #8]
{
    6606:	b510      	push	{r4, lr}
    6608:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    660a:	b95b      	cbnz	r3, 6624 <unpend_thread_no_timeout+0x20>
    660c:	490b      	ldr	r1, [pc, #44]	; (663c <unpend_thread_no_timeout+0x38>)
    660e:	480c      	ldr	r0, [pc, #48]	; (6640 <unpend_thread_no_timeout+0x3c>)
    6610:	4a0c      	ldr	r2, [pc, #48]	; (6644 <unpend_thread_no_timeout+0x40>)
    6612:	f240 2383 	movw	r3, #643	; 0x283
    6616:	f002 fc3a 	bl	8e8e <printk>
    661a:	480a      	ldr	r0, [pc, #40]	; (6644 <unpend_thread_no_timeout+0x40>)
    661c:	f240 2183 	movw	r1, #643	; 0x283
    6620:	f002 fb5e 	bl	8ce0 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6624:	68a0      	ldr	r0, [r4, #8]
    6626:	4621      	mov	r1, r4
    6628:	f7ff ffca 	bl	65c0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    662c:	7b63      	ldrb	r3, [r4, #13]
    662e:	f023 0302 	bic.w	r3, r3, #2
    6632:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    6634:	2300      	movs	r3, #0
    6636:	60a3      	str	r3, [r4, #8]
}
    6638:	bd10      	pop	{r4, pc}
    663a:	bf00      	nop
    663c:	0000aacf 	.word	0x0000aacf
    6640:	00009cc3 	.word	0x00009cc3
    6644:	0000aa8c 	.word	0x0000aa8c

00006648 <z_unpend_thread>:
{
    6648:	b538      	push	{r3, r4, r5, lr}
    664a:	4604      	mov	r4, r0
	__asm__ volatile(
    664c:	f04f 0320 	mov.w	r3, #32
    6650:	f3ef 8511 	mrs	r5, BASEPRI
    6654:	f383 8812 	msr	BASEPRI_MAX, r3
    6658:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    665c:	4819      	ldr	r0, [pc, #100]	; (66c4 <z_unpend_thread+0x7c>)
    665e:	f001 fa8b 	bl	7b78 <z_spin_lock_valid>
    6662:	b968      	cbnz	r0, 6680 <z_unpend_thread+0x38>
    6664:	4a18      	ldr	r2, [pc, #96]	; (66c8 <z_unpend_thread+0x80>)
    6666:	4919      	ldr	r1, [pc, #100]	; (66cc <z_unpend_thread+0x84>)
    6668:	4819      	ldr	r0, [pc, #100]	; (66d0 <z_unpend_thread+0x88>)
    666a:	2381      	movs	r3, #129	; 0x81
    666c:	f002 fc0f 	bl	8e8e <printk>
    6670:	4914      	ldr	r1, [pc, #80]	; (66c4 <z_unpend_thread+0x7c>)
    6672:	4818      	ldr	r0, [pc, #96]	; (66d4 <z_unpend_thread+0x8c>)
    6674:	f002 fc0b 	bl	8e8e <printk>
    6678:	4813      	ldr	r0, [pc, #76]	; (66c8 <z_unpend_thread+0x80>)
    667a:	2181      	movs	r1, #129	; 0x81
    667c:	f002 fb30 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6680:	4810      	ldr	r0, [pc, #64]	; (66c4 <z_unpend_thread+0x7c>)
    6682:	f001 fa97 	bl	7bb4 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
    6686:	4620      	mov	r0, r4
    6688:	f7ff ffbc 	bl	6604 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    668c:	480d      	ldr	r0, [pc, #52]	; (66c4 <z_unpend_thread+0x7c>)
    668e:	f001 fa81 	bl	7b94 <z_spin_unlock_valid>
    6692:	b968      	cbnz	r0, 66b0 <z_unpend_thread+0x68>
    6694:	4a0c      	ldr	r2, [pc, #48]	; (66c8 <z_unpend_thread+0x80>)
    6696:	4910      	ldr	r1, [pc, #64]	; (66d8 <z_unpend_thread+0x90>)
    6698:	480d      	ldr	r0, [pc, #52]	; (66d0 <z_unpend_thread+0x88>)
    669a:	23ac      	movs	r3, #172	; 0xac
    669c:	f002 fbf7 	bl	8e8e <printk>
    66a0:	4908      	ldr	r1, [pc, #32]	; (66c4 <z_unpend_thread+0x7c>)
    66a2:	480e      	ldr	r0, [pc, #56]	; (66dc <z_unpend_thread+0x94>)
    66a4:	f002 fbf3 	bl	8e8e <printk>
    66a8:	4807      	ldr	r0, [pc, #28]	; (66c8 <z_unpend_thread+0x80>)
    66aa:	21ac      	movs	r1, #172	; 0xac
    66ac:	f002 fb18 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    66b0:	f385 8811 	msr	BASEPRI, r5
    66b4:	f3bf 8f6f 	isb	sy
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    66b8:	f104 0018 	add.w	r0, r4, #24
}
    66bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    66c0:	f001 bba4 	b.w	7e0c <z_abort_timeout>
    66c4:	20000c1c 	.word	0x20000c1c
    66c8:	00009f1c 	.word	0x00009f1c
    66cc:	00009f6e 	.word	0x00009f6e
    66d0:	00009cc3 	.word	0x00009cc3
    66d4:	00009f83 	.word	0x00009f83
    66d8:	00009f42 	.word	0x00009f42
    66dc:	00009f59 	.word	0x00009f59

000066e0 <update_cache>:
{
    66e0:	b538      	push	{r3, r4, r5, lr}
    66e2:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    66e4:	4814      	ldr	r0, [pc, #80]	; (6738 <update_cache+0x58>)
    66e6:	4d15      	ldr	r5, [pc, #84]	; (673c <update_cache+0x5c>)
    66e8:	f002 ff40 	bl	956c <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    66ec:	4604      	mov	r4, r0
    66ee:	b900      	cbnz	r0, 66f2 <update_cache+0x12>
    66f0:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    66f2:	b9ca      	cbnz	r2, 6728 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    66f4:	68ab      	ldr	r3, [r5, #8]
    66f6:	b963      	cbnz	r3, 6712 <update_cache+0x32>
    66f8:	4911      	ldr	r1, [pc, #68]	; (6740 <update_cache+0x60>)
    66fa:	4a12      	ldr	r2, [pc, #72]	; (6744 <update_cache+0x64>)
    66fc:	4812      	ldr	r0, [pc, #72]	; (6748 <update_cache+0x68>)
    66fe:	2389      	movs	r3, #137	; 0x89
    6700:	f002 fbc5 	bl	8e8e <printk>
    6704:	4811      	ldr	r0, [pc, #68]	; (674c <update_cache+0x6c>)
    6706:	f002 fbc2 	bl	8e8e <printk>
    670a:	480e      	ldr	r0, [pc, #56]	; (6744 <update_cache+0x64>)
    670c:	2189      	movs	r1, #137	; 0x89
    670e:	f002 fae7 	bl	8ce0 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    6712:	68ab      	ldr	r3, [r5, #8]
    6714:	7b5a      	ldrb	r2, [r3, #13]
    6716:	06d2      	lsls	r2, r2, #27
    6718:	d106      	bne.n	6728 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    671a:	69a2      	ldr	r2, [r4, #24]
    671c:	b922      	cbnz	r2, 6728 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    671e:	89da      	ldrh	r2, [r3, #14]
    6720:	2a7f      	cmp	r2, #127	; 0x7f
    6722:	d901      	bls.n	6728 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    6724:	61eb      	str	r3, [r5, #28]
}
    6726:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    6728:	68ab      	ldr	r3, [r5, #8]
    672a:	42a3      	cmp	r3, r4
    672c:	d001      	beq.n	6732 <update_cache+0x52>
			z_reset_time_slice();
    672e:	f7ff fdcb 	bl	62c8 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    6732:	61ec      	str	r4, [r5, #28]
}
    6734:	e7f7      	b.n	6726 <update_cache+0x46>
    6736:	bf00      	nop
    6738:	20000c08 	.word	0x20000c08
    673c:	20000be8 	.word	0x20000be8
    6740:	0000aae6 	.word	0x0000aae6
    6744:	0000aa8c 	.word	0x0000aa8c
    6748:	00009cc3 	.word	0x00009cc3
    674c:	0000a928 	.word	0x0000a928

00006750 <move_thread_to_end_of_prio_q>:
{
    6750:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    6752:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6756:	7b43      	ldrb	r3, [r0, #13]
    6758:	2a00      	cmp	r2, #0
{
    675a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    675c:	da06      	bge.n	676c <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    675e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6762:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6764:	4601      	mov	r1, r0
    6766:	481f      	ldr	r0, [pc, #124]	; (67e4 <move_thread_to_end_of_prio_q+0x94>)
    6768:	f7ff ff2a 	bl	65c0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    676c:	7b63      	ldrb	r3, [r4, #13]
    676e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6772:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6774:	4b1c      	ldr	r3, [pc, #112]	; (67e8 <move_thread_to_end_of_prio_q+0x98>)
    6776:	429c      	cmp	r4, r3
    6778:	d109      	bne.n	678e <move_thread_to_end_of_prio_q+0x3e>
    677a:	491c      	ldr	r1, [pc, #112]	; (67ec <move_thread_to_end_of_prio_q+0x9c>)
    677c:	481c      	ldr	r0, [pc, #112]	; (67f0 <move_thread_to_end_of_prio_q+0xa0>)
    677e:	4a1d      	ldr	r2, [pc, #116]	; (67f4 <move_thread_to_end_of_prio_q+0xa4>)
    6780:	23ba      	movs	r3, #186	; 0xba
    6782:	f002 fb84 	bl	8e8e <printk>
    6786:	481b      	ldr	r0, [pc, #108]	; (67f4 <move_thread_to_end_of_prio_q+0xa4>)
    6788:	21ba      	movs	r1, #186	; 0xba
    678a:	f002 faa9 	bl	8ce0 <assert_post_action>
	return list->head == list;
    678e:	4a1a      	ldr	r2, [pc, #104]	; (67f8 <move_thread_to_end_of_prio_q+0xa8>)
    6790:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6792:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    6794:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6798:	428b      	cmp	r3, r1
    679a:	bf08      	it	eq
    679c:	2300      	moveq	r3, #0
    679e:	2b00      	cmp	r3, #0
    67a0:	bf38      	it	cc
    67a2:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    67a4:	b1cb      	cbz	r3, 67da <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    67a6:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    67aa:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    67ae:	4286      	cmp	r6, r0
    67b0:	d00f      	beq.n	67d2 <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    67b2:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    67b4:	2800      	cmp	r0, #0
    67b6:	dd0c      	ble.n	67d2 <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    67b8:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    67ba:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    67be:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    67c0:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    67c2:	6890      	ldr	r0, [r2, #8]
    67c4:	1b03      	subs	r3, r0, r4
    67c6:	4258      	negs	r0, r3
}
    67c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    67cc:	4158      	adcs	r0, r3
    67ce:	f7ff bf87 	b.w	66e0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    67d2:	42ab      	cmp	r3, r5
    67d4:	d001      	beq.n	67da <move_thread_to_end_of_prio_q+0x8a>
    67d6:	681b      	ldr	r3, [r3, #0]
    67d8:	e7e4      	b.n	67a4 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    67da:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    67de:	602c      	str	r4, [r5, #0]
	list->tail = node;
    67e0:	6254      	str	r4, [r2, #36]	; 0x24
}
    67e2:	e7ee      	b.n	67c2 <move_thread_to_end_of_prio_q+0x72>
    67e4:	20000c08 	.word	0x20000c08
    67e8:	200003f8 	.word	0x200003f8
    67ec:	0000aaae 	.word	0x0000aaae
    67f0:	00009cc3 	.word	0x00009cc3
    67f4:	0000aa8c 	.word	0x0000aa8c
    67f8:	20000be8 	.word	0x20000be8

000067fc <z_time_slice>:
{
    67fc:	b570      	push	{r4, r5, r6, lr}
    67fe:	4604      	mov	r4, r0
	__asm__ volatile(
    6800:	f04f 0320 	mov.w	r3, #32
    6804:	f3ef 8511 	mrs	r5, BASEPRI
    6808:	f383 8812 	msr	BASEPRI_MAX, r3
    680c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6810:	482a      	ldr	r0, [pc, #168]	; (68bc <z_time_slice+0xc0>)
    6812:	f001 f9b1 	bl	7b78 <z_spin_lock_valid>
    6816:	b968      	cbnz	r0, 6834 <z_time_slice+0x38>
    6818:	4a29      	ldr	r2, [pc, #164]	; (68c0 <z_time_slice+0xc4>)
    681a:	492a      	ldr	r1, [pc, #168]	; (68c4 <z_time_slice+0xc8>)
    681c:	482a      	ldr	r0, [pc, #168]	; (68c8 <z_time_slice+0xcc>)
    681e:	2381      	movs	r3, #129	; 0x81
    6820:	f002 fb35 	bl	8e8e <printk>
    6824:	4925      	ldr	r1, [pc, #148]	; (68bc <z_time_slice+0xc0>)
    6826:	4829      	ldr	r0, [pc, #164]	; (68cc <z_time_slice+0xd0>)
    6828:	f002 fb31 	bl	8e8e <printk>
    682c:	4824      	ldr	r0, [pc, #144]	; (68c0 <z_time_slice+0xc4>)
    682e:	2181      	movs	r1, #129	; 0x81
    6830:	f002 fa56 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6834:	4821      	ldr	r0, [pc, #132]	; (68bc <z_time_slice+0xc0>)
    6836:	f001 f9bd 	bl	7bb4 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    683a:	4b25      	ldr	r3, [pc, #148]	; (68d0 <z_time_slice+0xd4>)
    683c:	4a25      	ldr	r2, [pc, #148]	; (68d4 <z_time_slice+0xd8>)
    683e:	6898      	ldr	r0, [r3, #8]
    6840:	6811      	ldr	r1, [r2, #0]
    6842:	4288      	cmp	r0, r1
    6844:	4619      	mov	r1, r3
    6846:	d118      	bne.n	687a <z_time_slice+0x7e>
			z_reset_time_slice();
    6848:	f7ff fd3e 	bl	62c8 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    684c:	481b      	ldr	r0, [pc, #108]	; (68bc <z_time_slice+0xc0>)
    684e:	f001 f9a1 	bl	7b94 <z_spin_unlock_valid>
    6852:	b968      	cbnz	r0, 6870 <z_time_slice+0x74>
    6854:	4a1a      	ldr	r2, [pc, #104]	; (68c0 <z_time_slice+0xc4>)
    6856:	4920      	ldr	r1, [pc, #128]	; (68d8 <z_time_slice+0xdc>)
    6858:	481b      	ldr	r0, [pc, #108]	; (68c8 <z_time_slice+0xcc>)
    685a:	23ac      	movs	r3, #172	; 0xac
    685c:	f002 fb17 	bl	8e8e <printk>
    6860:	4916      	ldr	r1, [pc, #88]	; (68bc <z_time_slice+0xc0>)
    6862:	481e      	ldr	r0, [pc, #120]	; (68dc <z_time_slice+0xe0>)
    6864:	f002 fb13 	bl	8e8e <printk>
    6868:	4815      	ldr	r0, [pc, #84]	; (68c0 <z_time_slice+0xc4>)
    686a:	21ac      	movs	r1, #172	; 0xac
    686c:	f002 fa38 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6870:	f385 8811 	msr	BASEPRI, r5
    6874:	f3bf 8f6f 	isb	sy
}
    6878:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    687a:	2600      	movs	r6, #0
    687c:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    687e:	4a18      	ldr	r2, [pc, #96]	; (68e0 <z_time_slice+0xe4>)
    6880:	6812      	ldr	r2, [r2, #0]
    6882:	b1ba      	cbz	r2, 68b4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6884:	89c2      	ldrh	r2, [r0, #14]
    6886:	2a7f      	cmp	r2, #127	; 0x7f
    6888:	d814      	bhi.n	68b4 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    688a:	7b42      	ldrb	r2, [r0, #13]
    688c:	06d2      	lsls	r2, r2, #27
    688e:	d111      	bne.n	68b4 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    6890:	4a14      	ldr	r2, [pc, #80]	; (68e4 <z_time_slice+0xe8>)
    6892:	f990 600e 	ldrsb.w	r6, [r0, #14]
    6896:	6812      	ldr	r2, [r2, #0]
    6898:	4296      	cmp	r6, r2
    689a:	db0b      	blt.n	68b4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    689c:	4a12      	ldr	r2, [pc, #72]	; (68e8 <z_time_slice+0xec>)
    689e:	4290      	cmp	r0, r2
    68a0:	d008      	beq.n	68b4 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    68a2:	691a      	ldr	r2, [r3, #16]
    68a4:	42a2      	cmp	r2, r4
    68a6:	dc02      	bgt.n	68ae <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    68a8:	f7ff ff52 	bl	6750 <move_thread_to_end_of_prio_q>
    68ac:	e7cc      	b.n	6848 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    68ae:	1b12      	subs	r2, r2, r4
    68b0:	611a      	str	r2, [r3, #16]
    68b2:	e7cb      	b.n	684c <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    68b4:	2300      	movs	r3, #0
    68b6:	610b      	str	r3, [r1, #16]
    68b8:	e7c8      	b.n	684c <z_time_slice+0x50>
    68ba:	bf00      	nop
    68bc:	20000c1c 	.word	0x20000c1c
    68c0:	00009f1c 	.word	0x00009f1c
    68c4:	00009f6e 	.word	0x00009f6e
    68c8:	00009cc3 	.word	0x00009cc3
    68cc:	00009f83 	.word	0x00009f83
    68d0:	20000be8 	.word	0x20000be8
    68d4:	20000c18 	.word	0x20000c18
    68d8:	00009f42 	.word	0x00009f42
    68dc:	00009f59 	.word	0x00009f59
    68e0:	20000c24 	.word	0x20000c24
    68e4:	20000c20 	.word	0x20000c20
    68e8:	200003f8 	.word	0x200003f8

000068ec <ready_thread>:
{
    68ec:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    68ee:	f990 200d 	ldrsb.w	r2, [r0, #13]
    68f2:	7b43      	ldrb	r3, [r0, #13]
    68f4:	2a00      	cmp	r2, #0
{
    68f6:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    68f8:	db3e      	blt.n	6978 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    68fa:	06da      	lsls	r2, r3, #27
    68fc:	d13c      	bne.n	6978 <ready_thread+0x8c>
	return !sys_dnode_is_linked(&to->node);
    68fe:	6985      	ldr	r5, [r0, #24]
    6900:	2d00      	cmp	r5, #0
    6902:	d139      	bne.n	6978 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6904:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6908:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    690a:	4b1c      	ldr	r3, [pc, #112]	; (697c <ready_thread+0x90>)
    690c:	4298      	cmp	r0, r3
    690e:	d109      	bne.n	6924 <ready_thread+0x38>
    6910:	491b      	ldr	r1, [pc, #108]	; (6980 <ready_thread+0x94>)
    6912:	481c      	ldr	r0, [pc, #112]	; (6984 <ready_thread+0x98>)
    6914:	4a1c      	ldr	r2, [pc, #112]	; (6988 <ready_thread+0x9c>)
    6916:	23ba      	movs	r3, #186	; 0xba
    6918:	f002 fab9 	bl	8e8e <printk>
    691c:	481a      	ldr	r0, [pc, #104]	; (6988 <ready_thread+0x9c>)
    691e:	21ba      	movs	r1, #186	; 0xba
    6920:	f002 f9de 	bl	8ce0 <assert_post_action>
	return list->head == list;
    6924:	4919      	ldr	r1, [pc, #100]	; (698c <ready_thread+0xa0>)
    6926:	460b      	mov	r3, r1
    6928:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    692c:	4298      	cmp	r0, r3
    692e:	bf18      	it	ne
    6930:	4605      	movne	r5, r0
    6932:	2d00      	cmp	r5, #0
    6934:	461a      	mov	r2, r3
    6936:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6938:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    693a:	bf38      	it	cc
    693c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    693e:	b1b3      	cbz	r3, 696e <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    6940:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6944:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6948:	4286      	cmp	r6, r0
    694a:	d00c      	beq.n	6966 <ready_thread+0x7a>
		return b2 - b1;
    694c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    694e:	2800      	cmp	r0, #0
    6950:	dd09      	ble.n	6966 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    6952:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6954:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6958:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    695a:	605c      	str	r4, [r3, #4]
}
    695c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    6960:	2000      	movs	r0, #0
    6962:	f7ff bebd 	b.w	66e0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6966:	42ab      	cmp	r3, r5
    6968:	d001      	beq.n	696e <ready_thread+0x82>
    696a:	681b      	ldr	r3, [r3, #0]
    696c:	e7e7      	b.n	693e <ready_thread+0x52>
	node->prev = tail;
    696e:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    6972:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6974:	624c      	str	r4, [r1, #36]	; 0x24
}
    6976:	e7f1      	b.n	695c <ready_thread+0x70>
}
    6978:	bd70      	pop	{r4, r5, r6, pc}
    697a:	bf00      	nop
    697c:	200003f8 	.word	0x200003f8
    6980:	0000aaae 	.word	0x0000aaae
    6984:	00009cc3 	.word	0x00009cc3
    6988:	0000aa8c 	.word	0x0000aa8c
    698c:	20000be8 	.word	0x20000be8

00006990 <z_ready_thread>:
{
    6990:	b538      	push	{r3, r4, r5, lr}
    6992:	4604      	mov	r4, r0
	__asm__ volatile(
    6994:	f04f 0320 	mov.w	r3, #32
    6998:	f3ef 8511 	mrs	r5, BASEPRI
    699c:	f383 8812 	msr	BASEPRI_MAX, r3
    69a0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    69a4:	4817      	ldr	r0, [pc, #92]	; (6a04 <z_ready_thread+0x74>)
    69a6:	f001 f8e7 	bl	7b78 <z_spin_lock_valid>
    69aa:	b968      	cbnz	r0, 69c8 <z_ready_thread+0x38>
    69ac:	4a16      	ldr	r2, [pc, #88]	; (6a08 <z_ready_thread+0x78>)
    69ae:	4917      	ldr	r1, [pc, #92]	; (6a0c <z_ready_thread+0x7c>)
    69b0:	4817      	ldr	r0, [pc, #92]	; (6a10 <z_ready_thread+0x80>)
    69b2:	2381      	movs	r3, #129	; 0x81
    69b4:	f002 fa6b 	bl	8e8e <printk>
    69b8:	4912      	ldr	r1, [pc, #72]	; (6a04 <z_ready_thread+0x74>)
    69ba:	4816      	ldr	r0, [pc, #88]	; (6a14 <z_ready_thread+0x84>)
    69bc:	f002 fa67 	bl	8e8e <printk>
    69c0:	4811      	ldr	r0, [pc, #68]	; (6a08 <z_ready_thread+0x78>)
    69c2:	2181      	movs	r1, #129	; 0x81
    69c4:	f002 f98c 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    69c8:	480e      	ldr	r0, [pc, #56]	; (6a04 <z_ready_thread+0x74>)
    69ca:	f001 f8f3 	bl	7bb4 <z_spin_lock_set_owner>
			ready_thread(thread);
    69ce:	4620      	mov	r0, r4
    69d0:	f7ff ff8c 	bl	68ec <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    69d4:	480b      	ldr	r0, [pc, #44]	; (6a04 <z_ready_thread+0x74>)
    69d6:	f001 f8dd 	bl	7b94 <z_spin_unlock_valid>
    69da:	b968      	cbnz	r0, 69f8 <z_ready_thread+0x68>
    69dc:	4a0a      	ldr	r2, [pc, #40]	; (6a08 <z_ready_thread+0x78>)
    69de:	490e      	ldr	r1, [pc, #56]	; (6a18 <z_ready_thread+0x88>)
    69e0:	480b      	ldr	r0, [pc, #44]	; (6a10 <z_ready_thread+0x80>)
    69e2:	23ac      	movs	r3, #172	; 0xac
    69e4:	f002 fa53 	bl	8e8e <printk>
    69e8:	4906      	ldr	r1, [pc, #24]	; (6a04 <z_ready_thread+0x74>)
    69ea:	480c      	ldr	r0, [pc, #48]	; (6a1c <z_ready_thread+0x8c>)
    69ec:	f002 fa4f 	bl	8e8e <printk>
    69f0:	4805      	ldr	r0, [pc, #20]	; (6a08 <z_ready_thread+0x78>)
    69f2:	21ac      	movs	r1, #172	; 0xac
    69f4:	f002 f974 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    69f8:	f385 8811 	msr	BASEPRI, r5
    69fc:	f3bf 8f6f 	isb	sy
}
    6a00:	bd38      	pop	{r3, r4, r5, pc}
    6a02:	bf00      	nop
    6a04:	20000c1c 	.word	0x20000c1c
    6a08:	00009f1c 	.word	0x00009f1c
    6a0c:	00009f6e 	.word	0x00009f6e
    6a10:	00009cc3 	.word	0x00009cc3
    6a14:	00009f83 	.word	0x00009f83
    6a18:	00009f42 	.word	0x00009f42
    6a1c:	00009f59 	.word	0x00009f59

00006a20 <z_sched_start>:
{
    6a20:	b538      	push	{r3, r4, r5, lr}
    6a22:	4604      	mov	r4, r0
	__asm__ volatile(
    6a24:	f04f 0320 	mov.w	r3, #32
    6a28:	f3ef 8511 	mrs	r5, BASEPRI
    6a2c:	f383 8812 	msr	BASEPRI_MAX, r3
    6a30:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6a34:	481d      	ldr	r0, [pc, #116]	; (6aac <z_sched_start+0x8c>)
    6a36:	f001 f89f 	bl	7b78 <z_spin_lock_valid>
    6a3a:	b968      	cbnz	r0, 6a58 <z_sched_start+0x38>
    6a3c:	4a1c      	ldr	r2, [pc, #112]	; (6ab0 <z_sched_start+0x90>)
    6a3e:	491d      	ldr	r1, [pc, #116]	; (6ab4 <z_sched_start+0x94>)
    6a40:	481d      	ldr	r0, [pc, #116]	; (6ab8 <z_sched_start+0x98>)
    6a42:	2381      	movs	r3, #129	; 0x81
    6a44:	f002 fa23 	bl	8e8e <printk>
    6a48:	4918      	ldr	r1, [pc, #96]	; (6aac <z_sched_start+0x8c>)
    6a4a:	481c      	ldr	r0, [pc, #112]	; (6abc <z_sched_start+0x9c>)
    6a4c:	f002 fa1f 	bl	8e8e <printk>
    6a50:	4817      	ldr	r0, [pc, #92]	; (6ab0 <z_sched_start+0x90>)
    6a52:	2181      	movs	r1, #129	; 0x81
    6a54:	f002 f944 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6a58:	4814      	ldr	r0, [pc, #80]	; (6aac <z_sched_start+0x8c>)
    6a5a:	f001 f8ab 	bl	7bb4 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    6a5e:	7b63      	ldrb	r3, [r4, #13]
    6a60:	075a      	lsls	r2, r3, #29
    6a62:	d416      	bmi.n	6a92 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6a64:	4811      	ldr	r0, [pc, #68]	; (6aac <z_sched_start+0x8c>)
    6a66:	f001 f895 	bl	7b94 <z_spin_unlock_valid>
    6a6a:	b968      	cbnz	r0, 6a88 <z_sched_start+0x68>
    6a6c:	4a10      	ldr	r2, [pc, #64]	; (6ab0 <z_sched_start+0x90>)
    6a6e:	4914      	ldr	r1, [pc, #80]	; (6ac0 <z_sched_start+0xa0>)
    6a70:	4811      	ldr	r0, [pc, #68]	; (6ab8 <z_sched_start+0x98>)
    6a72:	23ac      	movs	r3, #172	; 0xac
    6a74:	f002 fa0b 	bl	8e8e <printk>
    6a78:	490c      	ldr	r1, [pc, #48]	; (6aac <z_sched_start+0x8c>)
    6a7a:	4812      	ldr	r0, [pc, #72]	; (6ac4 <z_sched_start+0xa4>)
    6a7c:	f002 fa07 	bl	8e8e <printk>
    6a80:	480b      	ldr	r0, [pc, #44]	; (6ab0 <z_sched_start+0x90>)
    6a82:	21ac      	movs	r1, #172	; 0xac
    6a84:	f002 f92c 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6a88:	f385 8811 	msr	BASEPRI, r5
    6a8c:	f3bf 8f6f 	isb	sy
}
    6a90:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6a92:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    6a96:	4620      	mov	r0, r4
    6a98:	7363      	strb	r3, [r4, #13]
    6a9a:	f7ff ff27 	bl	68ec <ready_thread>
	z_reschedule(&sched_spinlock, key);
    6a9e:	4629      	mov	r1, r5
    6aa0:	4802      	ldr	r0, [pc, #8]	; (6aac <z_sched_start+0x8c>)
}
    6aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    6aa6:	f7ff bcd3 	b.w	6450 <z_reschedule>
    6aaa:	bf00      	nop
    6aac:	20000c1c 	.word	0x20000c1c
    6ab0:	00009f1c 	.word	0x00009f1c
    6ab4:	00009f6e 	.word	0x00009f6e
    6ab8:	00009cc3 	.word	0x00009cc3
    6abc:	00009f83 	.word	0x00009f83
    6ac0:	00009f42 	.word	0x00009f42
    6ac4:	00009f59 	.word	0x00009f59

00006ac8 <z_thread_timeout>:
{
    6ac8:	b570      	push	{r4, r5, r6, lr}
    6aca:	4604      	mov	r4, r0
	__asm__ volatile(
    6acc:	f04f 0320 	mov.w	r3, #32
    6ad0:	f3ef 8611 	mrs	r6, BASEPRI
    6ad4:	f383 8812 	msr	BASEPRI_MAX, r3
    6ad8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6adc:	4820      	ldr	r0, [pc, #128]	; (6b60 <z_thread_timeout+0x98>)
    6ade:	f001 f84b 	bl	7b78 <z_spin_lock_valid>
    6ae2:	b968      	cbnz	r0, 6b00 <z_thread_timeout+0x38>
    6ae4:	4a1f      	ldr	r2, [pc, #124]	; (6b64 <z_thread_timeout+0x9c>)
    6ae6:	4920      	ldr	r1, [pc, #128]	; (6b68 <z_thread_timeout+0xa0>)
    6ae8:	4820      	ldr	r0, [pc, #128]	; (6b6c <z_thread_timeout+0xa4>)
    6aea:	2381      	movs	r3, #129	; 0x81
    6aec:	f002 f9cf 	bl	8e8e <printk>
    6af0:	491b      	ldr	r1, [pc, #108]	; (6b60 <z_thread_timeout+0x98>)
    6af2:	481f      	ldr	r0, [pc, #124]	; (6b70 <z_thread_timeout+0xa8>)
    6af4:	f002 f9cb 	bl	8e8e <printk>
    6af8:	481a      	ldr	r0, [pc, #104]	; (6b64 <z_thread_timeout+0x9c>)
    6afa:	2181      	movs	r1, #129	; 0x81
    6afc:	f002 f8f0 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6b00:	4817      	ldr	r0, [pc, #92]	; (6b60 <z_thread_timeout+0x98>)
    6b02:	f001 f857 	bl	7bb4 <z_spin_lock_set_owner>
		if (!killed) {
    6b06:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6b0a:	f013 0f28 	tst.w	r3, #40	; 0x28
    6b0e:	d110      	bne.n	6b32 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    6b10:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6b14:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    6b18:	b113      	cbz	r3, 6b20 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    6b1a:	4628      	mov	r0, r5
    6b1c:	f7ff fd72 	bl	6604 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6b20:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6b24:	f023 0314 	bic.w	r3, r3, #20
    6b28:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6b2c:	4628      	mov	r0, r5
    6b2e:	f7ff fedd 	bl	68ec <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6b32:	480b      	ldr	r0, [pc, #44]	; (6b60 <z_thread_timeout+0x98>)
    6b34:	f001 f82e 	bl	7b94 <z_spin_unlock_valid>
    6b38:	b968      	cbnz	r0, 6b56 <z_thread_timeout+0x8e>
    6b3a:	4a0a      	ldr	r2, [pc, #40]	; (6b64 <z_thread_timeout+0x9c>)
    6b3c:	490d      	ldr	r1, [pc, #52]	; (6b74 <z_thread_timeout+0xac>)
    6b3e:	480b      	ldr	r0, [pc, #44]	; (6b6c <z_thread_timeout+0xa4>)
    6b40:	23ac      	movs	r3, #172	; 0xac
    6b42:	f002 f9a4 	bl	8e8e <printk>
    6b46:	4906      	ldr	r1, [pc, #24]	; (6b60 <z_thread_timeout+0x98>)
    6b48:	480b      	ldr	r0, [pc, #44]	; (6b78 <z_thread_timeout+0xb0>)
    6b4a:	f002 f9a0 	bl	8e8e <printk>
    6b4e:	4805      	ldr	r0, [pc, #20]	; (6b64 <z_thread_timeout+0x9c>)
    6b50:	21ac      	movs	r1, #172	; 0xac
    6b52:	f002 f8c5 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6b56:	f386 8811 	msr	BASEPRI, r6
    6b5a:	f3bf 8f6f 	isb	sy
}
    6b5e:	bd70      	pop	{r4, r5, r6, pc}
    6b60:	20000c1c 	.word	0x20000c1c
    6b64:	00009f1c 	.word	0x00009f1c
    6b68:	00009f6e 	.word	0x00009f6e
    6b6c:	00009cc3 	.word	0x00009cc3
    6b70:	00009f83 	.word	0x00009f83
    6b74:	00009f42 	.word	0x00009f42
    6b78:	00009f59 	.word	0x00009f59

00006b7c <unready_thread>:
{
    6b7c:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    6b7e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6b82:	7b43      	ldrb	r3, [r0, #13]
    6b84:	2a00      	cmp	r2, #0
{
    6b86:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6b88:	da06      	bge.n	6b98 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6b8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6b8e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6b90:	4601      	mov	r1, r0
    6b92:	4806      	ldr	r0, [pc, #24]	; (6bac <unready_thread+0x30>)
    6b94:	f7ff fd14 	bl	65c0 <z_priq_dumb_remove>
	update_cache(thread == _current);
    6b98:	4b05      	ldr	r3, [pc, #20]	; (6bb0 <unready_thread+0x34>)
    6b9a:	6898      	ldr	r0, [r3, #8]
    6b9c:	1b03      	subs	r3, r0, r4
    6b9e:	4258      	negs	r0, r3
}
    6ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6ba4:	4158      	adcs	r0, r3
    6ba6:	f7ff bd9b 	b.w	66e0 <update_cache>
    6baa:	bf00      	nop
    6bac:	20000c08 	.word	0x20000c08
    6bb0:	20000be8 	.word	0x20000be8

00006bb4 <add_to_waitq_locked>:
{
    6bb4:	b538      	push	{r3, r4, r5, lr}
    6bb6:	4604      	mov	r4, r0
    6bb8:	460d      	mov	r5, r1
	unready_thread(thread);
    6bba:	f7ff ffdf 	bl	6b7c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6bbe:	7b63      	ldrb	r3, [r4, #13]
    6bc0:	f043 0302 	orr.w	r3, r3, #2
    6bc4:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6bc6:	b31d      	cbz	r5, 6c10 <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6bc8:	4b17      	ldr	r3, [pc, #92]	; (6c28 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    6bca:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6bcc:	429c      	cmp	r4, r3
    6bce:	d109      	bne.n	6be4 <add_to_waitq_locked+0x30>
    6bd0:	4916      	ldr	r1, [pc, #88]	; (6c2c <add_to_waitq_locked+0x78>)
    6bd2:	4817      	ldr	r0, [pc, #92]	; (6c30 <add_to_waitq_locked+0x7c>)
    6bd4:	4a17      	ldr	r2, [pc, #92]	; (6c34 <add_to_waitq_locked+0x80>)
    6bd6:	23ba      	movs	r3, #186	; 0xba
    6bd8:	f002 f959 	bl	8e8e <printk>
    6bdc:	4815      	ldr	r0, [pc, #84]	; (6c34 <add_to_waitq_locked+0x80>)
    6bde:	21ba      	movs	r1, #186	; 0xba
    6be0:	f002 f87e 	bl	8ce0 <assert_post_action>
	return list->head == list;
    6be4:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6be6:	429d      	cmp	r5, r3
    6be8:	bf08      	it	eq
    6bea:	2300      	moveq	r3, #0
    6bec:	2b00      	cmp	r3, #0
    6bee:	bf38      	it	cc
    6bf0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6bf2:	b19b      	cbz	r3, 6c1c <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    6bf4:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6bf8:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6bfc:	4291      	cmp	r1, r2
    6bfe:	d008      	beq.n	6c12 <add_to_waitq_locked+0x5e>
		return b2 - b1;
    6c00:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6c02:	2a00      	cmp	r2, #0
    6c04:	dd05      	ble.n	6c12 <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    6c06:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6c08:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6c0c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6c0e:	605c      	str	r4, [r3, #4]
}
    6c10:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6c12:	686a      	ldr	r2, [r5, #4]
    6c14:	4293      	cmp	r3, r2
    6c16:	d001      	beq.n	6c1c <add_to_waitq_locked+0x68>
    6c18:	681b      	ldr	r3, [r3, #0]
    6c1a:	e7ea      	b.n	6bf2 <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    6c1c:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6c1e:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6c22:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6c24:	606c      	str	r4, [r5, #4]
    6c26:	e7f3      	b.n	6c10 <add_to_waitq_locked+0x5c>
    6c28:	200003f8 	.word	0x200003f8
    6c2c:	0000aaae 	.word	0x0000aaae
    6c30:	00009cc3 	.word	0x00009cc3
    6c34:	0000aa8c 	.word	0x0000aa8c

00006c38 <pend>:
{
    6c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c3c:	4604      	mov	r4, r0
    6c3e:	460d      	mov	r5, r1
    6c40:	4616      	mov	r6, r2
    6c42:	461f      	mov	r7, r3
	__asm__ volatile(
    6c44:	f04f 0320 	mov.w	r3, #32
    6c48:	f3ef 8811 	mrs	r8, BASEPRI
    6c4c:	f383 8812 	msr	BASEPRI_MAX, r3
    6c50:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6c54:	481f      	ldr	r0, [pc, #124]	; (6cd4 <pend+0x9c>)
    6c56:	f000 ff8f 	bl	7b78 <z_spin_lock_valid>
    6c5a:	b968      	cbnz	r0, 6c78 <pend+0x40>
    6c5c:	4a1e      	ldr	r2, [pc, #120]	; (6cd8 <pend+0xa0>)
    6c5e:	491f      	ldr	r1, [pc, #124]	; (6cdc <pend+0xa4>)
    6c60:	481f      	ldr	r0, [pc, #124]	; (6ce0 <pend+0xa8>)
    6c62:	2381      	movs	r3, #129	; 0x81
    6c64:	f002 f913 	bl	8e8e <printk>
    6c68:	491a      	ldr	r1, [pc, #104]	; (6cd4 <pend+0x9c>)
    6c6a:	481e      	ldr	r0, [pc, #120]	; (6ce4 <pend+0xac>)
    6c6c:	f002 f90f 	bl	8e8e <printk>
    6c70:	4819      	ldr	r0, [pc, #100]	; (6cd8 <pend+0xa0>)
    6c72:	2181      	movs	r1, #129	; 0x81
    6c74:	f002 f834 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6c78:	4816      	ldr	r0, [pc, #88]	; (6cd4 <pend+0x9c>)
    6c7a:	f000 ff9b 	bl	7bb4 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    6c7e:	4620      	mov	r0, r4
    6c80:	4629      	mov	r1, r5
    6c82:	f7ff ff97 	bl	6bb4 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c86:	4813      	ldr	r0, [pc, #76]	; (6cd4 <pend+0x9c>)
    6c88:	f000 ff84 	bl	7b94 <z_spin_unlock_valid>
    6c8c:	b968      	cbnz	r0, 6caa <pend+0x72>
    6c8e:	4a12      	ldr	r2, [pc, #72]	; (6cd8 <pend+0xa0>)
    6c90:	4915      	ldr	r1, [pc, #84]	; (6ce8 <pend+0xb0>)
    6c92:	4813      	ldr	r0, [pc, #76]	; (6ce0 <pend+0xa8>)
    6c94:	23ac      	movs	r3, #172	; 0xac
    6c96:	f002 f8fa 	bl	8e8e <printk>
    6c9a:	490e      	ldr	r1, [pc, #56]	; (6cd4 <pend+0x9c>)
    6c9c:	4813      	ldr	r0, [pc, #76]	; (6cec <pend+0xb4>)
    6c9e:	f002 f8f6 	bl	8e8e <printk>
    6ca2:	480d      	ldr	r0, [pc, #52]	; (6cd8 <pend+0xa0>)
    6ca4:	21ac      	movs	r1, #172	; 0xac
    6ca6:	f002 f81b 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6caa:	f388 8811 	msr	BASEPRI, r8
    6cae:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6cb2:	1c7b      	adds	r3, r7, #1
    6cb4:	bf08      	it	eq
    6cb6:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    6cba:	d008      	beq.n	6cce <pend+0x96>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6cbc:	4632      	mov	r2, r6
    6cbe:	463b      	mov	r3, r7
    6cc0:	f104 0018 	add.w	r0, r4, #24
    6cc4:	490a      	ldr	r1, [pc, #40]	; (6cf0 <pend+0xb8>)
}
    6cc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6cca:	f000 bfcb 	b.w	7c64 <z_add_timeout>
    6cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6cd2:	bf00      	nop
    6cd4:	20000c1c 	.word	0x20000c1c
    6cd8:	00009f1c 	.word	0x00009f1c
    6cdc:	00009f6e 	.word	0x00009f6e
    6ce0:	00009cc3 	.word	0x00009cc3
    6ce4:	00009f83 	.word	0x00009f83
    6ce8:	00009f42 	.word	0x00009f42
    6cec:	00009f59 	.word	0x00009f59
    6cf0:	00006ac9 	.word	0x00006ac9

00006cf4 <z_pend_curr>:
{
    6cf4:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    6cf6:	4b11      	ldr	r3, [pc, #68]	; (6d3c <z_pend_curr+0x48>)
{
    6cf8:	4604      	mov	r4, r0
	pending_current = _current;
    6cfa:	6898      	ldr	r0, [r3, #8]
    6cfc:	4b10      	ldr	r3, [pc, #64]	; (6d40 <z_pend_curr+0x4c>)
{
    6cfe:	460d      	mov	r5, r1
	pending_current = _current;
    6d00:	6018      	str	r0, [r3, #0]
{
    6d02:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    6d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6d08:	f7ff ff96 	bl	6c38 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d0c:	4620      	mov	r0, r4
    6d0e:	f000 ff41 	bl	7b94 <z_spin_unlock_valid>
    6d12:	b968      	cbnz	r0, 6d30 <z_pend_curr+0x3c>
    6d14:	4a0b      	ldr	r2, [pc, #44]	; (6d44 <z_pend_curr+0x50>)
    6d16:	490c      	ldr	r1, [pc, #48]	; (6d48 <z_pend_curr+0x54>)
    6d18:	480c      	ldr	r0, [pc, #48]	; (6d4c <z_pend_curr+0x58>)
    6d1a:	23c3      	movs	r3, #195	; 0xc3
    6d1c:	f002 f8b7 	bl	8e8e <printk>
    6d20:	480b      	ldr	r0, [pc, #44]	; (6d50 <z_pend_curr+0x5c>)
    6d22:	4621      	mov	r1, r4
    6d24:	f002 f8b3 	bl	8e8e <printk>
    6d28:	4806      	ldr	r0, [pc, #24]	; (6d44 <z_pend_curr+0x50>)
    6d2a:	21c3      	movs	r1, #195	; 0xc3
    6d2c:	f001 ffd8 	bl	8ce0 <assert_post_action>
    6d30:	4628      	mov	r0, r5
}
    6d32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    6d36:	f7fb bd9d 	b.w	2874 <arch_swap>
    6d3a:	bf00      	nop
    6d3c:	20000be8 	.word	0x20000be8
    6d40:	20000c18 	.word	0x20000c18
    6d44:	00009f1c 	.word	0x00009f1c
    6d48:	00009f42 	.word	0x00009f42
    6d4c:	00009cc3 	.word	0x00009cc3
    6d50:	00009f59 	.word	0x00009f59

00006d54 <z_set_prio>:
{
    6d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d56:	4604      	mov	r4, r0
    6d58:	460e      	mov	r6, r1
	__asm__ volatile(
    6d5a:	f04f 0320 	mov.w	r3, #32
    6d5e:	f3ef 8711 	mrs	r7, BASEPRI
    6d62:	f383 8812 	msr	BASEPRI_MAX, r3
    6d66:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6d6a:	483c      	ldr	r0, [pc, #240]	; (6e5c <z_set_prio+0x108>)
    6d6c:	f000 ff04 	bl	7b78 <z_spin_lock_valid>
    6d70:	b968      	cbnz	r0, 6d8e <z_set_prio+0x3a>
    6d72:	4a3b      	ldr	r2, [pc, #236]	; (6e60 <z_set_prio+0x10c>)
    6d74:	493b      	ldr	r1, [pc, #236]	; (6e64 <z_set_prio+0x110>)
    6d76:	483c      	ldr	r0, [pc, #240]	; (6e68 <z_set_prio+0x114>)
    6d78:	2381      	movs	r3, #129	; 0x81
    6d7a:	f002 f888 	bl	8e8e <printk>
    6d7e:	4937      	ldr	r1, [pc, #220]	; (6e5c <z_set_prio+0x108>)
    6d80:	483a      	ldr	r0, [pc, #232]	; (6e6c <z_set_prio+0x118>)
    6d82:	f002 f884 	bl	8e8e <printk>
    6d86:	4836      	ldr	r0, [pc, #216]	; (6e60 <z_set_prio+0x10c>)
    6d88:	2181      	movs	r1, #129	; 0x81
    6d8a:	f001 ffa9 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6d8e:	4833      	ldr	r0, [pc, #204]	; (6e5c <z_set_prio+0x108>)
    6d90:	f000 ff10 	bl	7bb4 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6d94:	7b63      	ldrb	r3, [r4, #13]
    6d96:	06da      	lsls	r2, r3, #27
    6d98:	b276      	sxtb	r6, r6
    6d9a:	d15c      	bne.n	6e56 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    6d9c:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    6d9e:	2d00      	cmp	r5, #0
    6da0:	d159      	bne.n	6e56 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6da2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6da6:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6da8:	4831      	ldr	r0, [pc, #196]	; (6e70 <z_set_prio+0x11c>)
    6daa:	4621      	mov	r1, r4
    6dac:	f7ff fc08 	bl	65c0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6db0:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    6db2:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    6db4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6db8:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6dba:	4b2e      	ldr	r3, [pc, #184]	; (6e74 <z_set_prio+0x120>)
    6dbc:	429c      	cmp	r4, r3
    6dbe:	d109      	bne.n	6dd4 <z_set_prio+0x80>
    6dc0:	492d      	ldr	r1, [pc, #180]	; (6e78 <z_set_prio+0x124>)
    6dc2:	4829      	ldr	r0, [pc, #164]	; (6e68 <z_set_prio+0x114>)
    6dc4:	4a2d      	ldr	r2, [pc, #180]	; (6e7c <z_set_prio+0x128>)
    6dc6:	23ba      	movs	r3, #186	; 0xba
    6dc8:	f002 f861 	bl	8e8e <printk>
    6dcc:	482b      	ldr	r0, [pc, #172]	; (6e7c <z_set_prio+0x128>)
    6dce:	21ba      	movs	r1, #186	; 0xba
    6dd0:	f001 ff86 	bl	8ce0 <assert_post_action>
	return list->head == list;
    6dd4:	492a      	ldr	r1, [pc, #168]	; (6e80 <z_set_prio+0x12c>)
    6dd6:	460b      	mov	r3, r1
    6dd8:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6ddc:	4298      	cmp	r0, r3
    6dde:	bf18      	it	ne
    6de0:	4605      	movne	r5, r0
    6de2:	2d00      	cmp	r5, #0
    6de4:	461a      	mov	r2, r3
    6de6:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6de8:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6dea:	bf38      	it	cc
    6dec:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6dee:	b36b      	cbz	r3, 6e4c <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    6df0:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6df4:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6df8:	4286      	cmp	r6, r0
    6dfa:	d023      	beq.n	6e44 <z_set_prio+0xf0>
		return b2 - b1;
    6dfc:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6dfe:	2800      	cmp	r0, #0
    6e00:	dd20      	ble.n	6e44 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    6e02:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6e04:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6e08:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6e0a:	605c      	str	r4, [r3, #4]
			update_cache(1);
    6e0c:	2001      	movs	r0, #1
    6e0e:	f7ff fc67 	bl	66e0 <update_cache>
    6e12:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e14:	4811      	ldr	r0, [pc, #68]	; (6e5c <z_set_prio+0x108>)
    6e16:	f000 febd 	bl	7b94 <z_spin_unlock_valid>
    6e1a:	b968      	cbnz	r0, 6e38 <z_set_prio+0xe4>
    6e1c:	4a10      	ldr	r2, [pc, #64]	; (6e60 <z_set_prio+0x10c>)
    6e1e:	4919      	ldr	r1, [pc, #100]	; (6e84 <z_set_prio+0x130>)
    6e20:	4811      	ldr	r0, [pc, #68]	; (6e68 <z_set_prio+0x114>)
    6e22:	23ac      	movs	r3, #172	; 0xac
    6e24:	f002 f833 	bl	8e8e <printk>
    6e28:	490c      	ldr	r1, [pc, #48]	; (6e5c <z_set_prio+0x108>)
    6e2a:	4817      	ldr	r0, [pc, #92]	; (6e88 <z_set_prio+0x134>)
    6e2c:	f002 f82f 	bl	8e8e <printk>
    6e30:	480b      	ldr	r0, [pc, #44]	; (6e60 <z_set_prio+0x10c>)
    6e32:	21ac      	movs	r1, #172	; 0xac
    6e34:	f001 ff54 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6e38:	f387 8811 	msr	BASEPRI, r7
    6e3c:	f3bf 8f6f 	isb	sy
}
    6e40:	4620      	mov	r0, r4
    6e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    6e44:	42ab      	cmp	r3, r5
    6e46:	d001      	beq.n	6e4c <z_set_prio+0xf8>
    6e48:	681b      	ldr	r3, [r3, #0]
    6e4a:	e7d0      	b.n	6dee <z_set_prio+0x9a>
	node->prev = tail;
    6e4c:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    6e50:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6e52:	624c      	str	r4, [r1, #36]	; 0x24
}
    6e54:	e7da      	b.n	6e0c <z_set_prio+0xb8>
			thread->base.prio = prio;
    6e56:	73a6      	strb	r6, [r4, #14]
    6e58:	2400      	movs	r4, #0
    6e5a:	e7db      	b.n	6e14 <z_set_prio+0xc0>
    6e5c:	20000c1c 	.word	0x20000c1c
    6e60:	00009f1c 	.word	0x00009f1c
    6e64:	00009f6e 	.word	0x00009f6e
    6e68:	00009cc3 	.word	0x00009cc3
    6e6c:	00009f83 	.word	0x00009f83
    6e70:	20000c08 	.word	0x20000c08
    6e74:	200003f8 	.word	0x200003f8
    6e78:	0000aaae 	.word	0x0000aaae
    6e7c:	0000aa8c 	.word	0x0000aa8c
    6e80:	20000be8 	.word	0x20000be8
    6e84:	00009f42 	.word	0x00009f42
    6e88:	00009f59 	.word	0x00009f59

00006e8c <z_impl_k_thread_suspend>:
{
    6e8c:	b570      	push	{r4, r5, r6, lr}
    6e8e:	4604      	mov	r4, r0
	return z_abort_timeout(&thread->base.timeout);
    6e90:	3018      	adds	r0, #24
    6e92:	f000 ffbb 	bl	7e0c <z_abort_timeout>
	__asm__ volatile(
    6e96:	f04f 0320 	mov.w	r3, #32
    6e9a:	f3ef 8611 	mrs	r6, BASEPRI
    6e9e:	f383 8812 	msr	BASEPRI_MAX, r3
    6ea2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6ea6:	4825      	ldr	r0, [pc, #148]	; (6f3c <z_impl_k_thread_suspend+0xb0>)
    6ea8:	f000 fe66 	bl	7b78 <z_spin_lock_valid>
    6eac:	b968      	cbnz	r0, 6eca <z_impl_k_thread_suspend+0x3e>
    6eae:	4a24      	ldr	r2, [pc, #144]	; (6f40 <z_impl_k_thread_suspend+0xb4>)
    6eb0:	4924      	ldr	r1, [pc, #144]	; (6f44 <z_impl_k_thread_suspend+0xb8>)
    6eb2:	4825      	ldr	r0, [pc, #148]	; (6f48 <z_impl_k_thread_suspend+0xbc>)
    6eb4:	2381      	movs	r3, #129	; 0x81
    6eb6:	f001 ffea 	bl	8e8e <printk>
    6eba:	4920      	ldr	r1, [pc, #128]	; (6f3c <z_impl_k_thread_suspend+0xb0>)
    6ebc:	4823      	ldr	r0, [pc, #140]	; (6f4c <z_impl_k_thread_suspend+0xc0>)
    6ebe:	f001 ffe6 	bl	8e8e <printk>
    6ec2:	481f      	ldr	r0, [pc, #124]	; (6f40 <z_impl_k_thread_suspend+0xb4>)
    6ec4:	2181      	movs	r1, #129	; 0x81
    6ec6:	f001 ff0b 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    6eca:	481c      	ldr	r0, [pc, #112]	; (6f3c <z_impl_k_thread_suspend+0xb0>)
    6ecc:	f000 fe72 	bl	7bb4 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    6ed0:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6ed4:	7b63      	ldrb	r3, [r4, #13]
    6ed6:	2a00      	cmp	r2, #0
    6ed8:	da06      	bge.n	6ee8 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    6ede:	481c      	ldr	r0, [pc, #112]	; (6f50 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6ee0:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6ee2:	4621      	mov	r1, r4
    6ee4:	f7ff fb6c 	bl	65c0 <z_priq_dumb_remove>
		update_cache(thread == _current);
    6ee8:	4d1a      	ldr	r5, [pc, #104]	; (6f54 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    6eea:	7b63      	ldrb	r3, [r4, #13]
    6eec:	68a8      	ldr	r0, [r5, #8]
    6eee:	f043 0310 	orr.w	r3, r3, #16
    6ef2:	7363      	strb	r3, [r4, #13]
    6ef4:	1b03      	subs	r3, r0, r4
    6ef6:	4258      	negs	r0, r3
    6ef8:	4158      	adcs	r0, r3
    6efa:	f7ff fbf1 	bl	66e0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6efe:	480f      	ldr	r0, [pc, #60]	; (6f3c <z_impl_k_thread_suspend+0xb0>)
    6f00:	f000 fe48 	bl	7b94 <z_spin_unlock_valid>
    6f04:	b968      	cbnz	r0, 6f22 <z_impl_k_thread_suspend+0x96>
    6f06:	4a0e      	ldr	r2, [pc, #56]	; (6f40 <z_impl_k_thread_suspend+0xb4>)
    6f08:	4913      	ldr	r1, [pc, #76]	; (6f58 <z_impl_k_thread_suspend+0xcc>)
    6f0a:	480f      	ldr	r0, [pc, #60]	; (6f48 <z_impl_k_thread_suspend+0xbc>)
    6f0c:	23ac      	movs	r3, #172	; 0xac
    6f0e:	f001 ffbe 	bl	8e8e <printk>
    6f12:	490a      	ldr	r1, [pc, #40]	; (6f3c <z_impl_k_thread_suspend+0xb0>)
    6f14:	4811      	ldr	r0, [pc, #68]	; (6f5c <z_impl_k_thread_suspend+0xd0>)
    6f16:	f001 ffba 	bl	8e8e <printk>
    6f1a:	4809      	ldr	r0, [pc, #36]	; (6f40 <z_impl_k_thread_suspend+0xb4>)
    6f1c:	21ac      	movs	r1, #172	; 0xac
    6f1e:	f001 fedf 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    6f22:	f386 8811 	msr	BASEPRI, r6
    6f26:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    6f2a:	68ab      	ldr	r3, [r5, #8]
    6f2c:	42a3      	cmp	r3, r4
    6f2e:	d103      	bne.n	6f38 <z_impl_k_thread_suspend+0xac>
}
    6f30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    6f34:	f002 bb10 	b.w	9558 <z_reschedule_unlocked>
}
    6f38:	bd70      	pop	{r4, r5, r6, pc}
    6f3a:	bf00      	nop
    6f3c:	20000c1c 	.word	0x20000c1c
    6f40:	00009f1c 	.word	0x00009f1c
    6f44:	00009f6e 	.word	0x00009f6e
    6f48:	00009cc3 	.word	0x00009cc3
    6f4c:	00009f83 	.word	0x00009f83
    6f50:	20000c08 	.word	0x20000c08
    6f54:	20000be8 	.word	0x20000be8
    6f58:	00009f42 	.word	0x00009f42
    6f5c:	00009f59 	.word	0x00009f59

00006f60 <k_sched_unlock>:
{
    6f60:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6f62:	f04f 0320 	mov.w	r3, #32
    6f66:	f3ef 8511 	mrs	r5, BASEPRI
    6f6a:	f383 8812 	msr	BASEPRI_MAX, r3
    6f6e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f72:	482d      	ldr	r0, [pc, #180]	; (7028 <k_sched_unlock+0xc8>)
    6f74:	f000 fe00 	bl	7b78 <z_spin_lock_valid>
    6f78:	b968      	cbnz	r0, 6f96 <k_sched_unlock+0x36>
    6f7a:	4a2c      	ldr	r2, [pc, #176]	; (702c <k_sched_unlock+0xcc>)
    6f7c:	492c      	ldr	r1, [pc, #176]	; (7030 <k_sched_unlock+0xd0>)
    6f7e:	482d      	ldr	r0, [pc, #180]	; (7034 <k_sched_unlock+0xd4>)
    6f80:	2381      	movs	r3, #129	; 0x81
    6f82:	f001 ff84 	bl	8e8e <printk>
    6f86:	4928      	ldr	r1, [pc, #160]	; (7028 <k_sched_unlock+0xc8>)
    6f88:	482b      	ldr	r0, [pc, #172]	; (7038 <k_sched_unlock+0xd8>)
    6f8a:	f001 ff80 	bl	8e8e <printk>
    6f8e:	4827      	ldr	r0, [pc, #156]	; (702c <k_sched_unlock+0xcc>)
    6f90:	2181      	movs	r1, #129	; 0x81
    6f92:	f001 fea5 	bl	8ce0 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    6f96:	4c29      	ldr	r4, [pc, #164]	; (703c <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    6f98:	4823      	ldr	r0, [pc, #140]	; (7028 <k_sched_unlock+0xc8>)
    6f9a:	f000 fe0b 	bl	7bb4 <z_spin_lock_set_owner>
    6f9e:	68a2      	ldr	r2, [r4, #8]
    6fa0:	7bd2      	ldrb	r2, [r2, #15]
    6fa2:	b972      	cbnz	r2, 6fc2 <k_sched_unlock+0x62>
    6fa4:	4926      	ldr	r1, [pc, #152]	; (7040 <k_sched_unlock+0xe0>)
    6fa6:	4a27      	ldr	r2, [pc, #156]	; (7044 <k_sched_unlock+0xe4>)
    6fa8:	4822      	ldr	r0, [pc, #136]	; (7034 <k_sched_unlock+0xd4>)
    6faa:	f240 3385 	movw	r3, #901	; 0x385
    6fae:	f001 ff6e 	bl	8e8e <printk>
    6fb2:	4825      	ldr	r0, [pc, #148]	; (7048 <k_sched_unlock+0xe8>)
    6fb4:	f001 ff6b 	bl	8e8e <printk>
    6fb8:	4822      	ldr	r0, [pc, #136]	; (7044 <k_sched_unlock+0xe4>)
    6fba:	f240 3185 	movw	r1, #901	; 0x385
    6fbe:	f001 fe8f 	bl	8ce0 <assert_post_action>
    6fc2:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    6fc6:	b173      	cbz	r3, 6fe6 <k_sched_unlock+0x86>
    6fc8:	4920      	ldr	r1, [pc, #128]	; (704c <k_sched_unlock+0xec>)
    6fca:	4a1e      	ldr	r2, [pc, #120]	; (7044 <k_sched_unlock+0xe4>)
    6fcc:	4819      	ldr	r0, [pc, #100]	; (7034 <k_sched_unlock+0xd4>)
    6fce:	f240 3386 	movw	r3, #902	; 0x386
    6fd2:	f001 ff5c 	bl	8e8e <printk>
    6fd6:	481c      	ldr	r0, [pc, #112]	; (7048 <k_sched_unlock+0xe8>)
    6fd8:	f001 ff59 	bl	8e8e <printk>
    6fdc:	4819      	ldr	r0, [pc, #100]	; (7044 <k_sched_unlock+0xe4>)
    6fde:	f240 3186 	movw	r1, #902	; 0x386
    6fe2:	f001 fe7d 	bl	8ce0 <assert_post_action>
		++_current->base.sched_locked;
    6fe6:	68a2      	ldr	r2, [r4, #8]
    6fe8:	7bd3      	ldrb	r3, [r2, #15]
    6fea:	3301      	adds	r3, #1
		update_cache(0);
    6fec:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    6fee:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    6ff0:	f7ff fb76 	bl	66e0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6ff4:	480c      	ldr	r0, [pc, #48]	; (7028 <k_sched_unlock+0xc8>)
    6ff6:	f000 fdcd 	bl	7b94 <z_spin_unlock_valid>
    6ffa:	b968      	cbnz	r0, 7018 <k_sched_unlock+0xb8>
    6ffc:	4a0b      	ldr	r2, [pc, #44]	; (702c <k_sched_unlock+0xcc>)
    6ffe:	4914      	ldr	r1, [pc, #80]	; (7050 <k_sched_unlock+0xf0>)
    7000:	480c      	ldr	r0, [pc, #48]	; (7034 <k_sched_unlock+0xd4>)
    7002:	23ac      	movs	r3, #172	; 0xac
    7004:	f001 ff43 	bl	8e8e <printk>
    7008:	4907      	ldr	r1, [pc, #28]	; (7028 <k_sched_unlock+0xc8>)
    700a:	4812      	ldr	r0, [pc, #72]	; (7054 <k_sched_unlock+0xf4>)
    700c:	f001 ff3f 	bl	8e8e <printk>
    7010:	4806      	ldr	r0, [pc, #24]	; (702c <k_sched_unlock+0xcc>)
    7012:	21ac      	movs	r1, #172	; 0xac
    7014:	f001 fe64 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7018:	f385 8811 	msr	BASEPRI, r5
    701c:	f3bf 8f6f 	isb	sy
}
    7020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    7024:	f002 ba98 	b.w	9558 <z_reschedule_unlocked>
    7028:	20000c1c 	.word	0x20000c1c
    702c:	00009f1c 	.word	0x00009f1c
    7030:	00009f6e 	.word	0x00009f6e
    7034:	00009cc3 	.word	0x00009cc3
    7038:	00009f83 	.word	0x00009f83
    703c:	20000be8 	.word	0x20000be8
    7040:	0000ab0d 	.word	0x0000ab0d
    7044:	0000aa8c 	.word	0x0000aa8c
    7048:	0000a928 	.word	0x0000a928
    704c:	0000a8af 	.word	0x0000a8af
    7050:	00009f42 	.word	0x00009f42
    7054:	00009f59 	.word	0x00009f59

00007058 <z_unpend1_no_timeout>:
{
    7058:	b538      	push	{r3, r4, r5, lr}
    705a:	4604      	mov	r4, r0
	__asm__ volatile(
    705c:	f04f 0320 	mov.w	r3, #32
    7060:	f3ef 8511 	mrs	r5, BASEPRI
    7064:	f383 8812 	msr	BASEPRI_MAX, r3
    7068:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    706c:	4819      	ldr	r0, [pc, #100]	; (70d4 <z_unpend1_no_timeout+0x7c>)
    706e:	f000 fd83 	bl	7b78 <z_spin_lock_valid>
    7072:	b968      	cbnz	r0, 7090 <z_unpend1_no_timeout+0x38>
    7074:	4a18      	ldr	r2, [pc, #96]	; (70d8 <z_unpend1_no_timeout+0x80>)
    7076:	4919      	ldr	r1, [pc, #100]	; (70dc <z_unpend1_no_timeout+0x84>)
    7078:	4819      	ldr	r0, [pc, #100]	; (70e0 <z_unpend1_no_timeout+0x88>)
    707a:	2381      	movs	r3, #129	; 0x81
    707c:	f001 ff07 	bl	8e8e <printk>
    7080:	4914      	ldr	r1, [pc, #80]	; (70d4 <z_unpend1_no_timeout+0x7c>)
    7082:	4818      	ldr	r0, [pc, #96]	; (70e4 <z_unpend1_no_timeout+0x8c>)
    7084:	f001 ff03 	bl	8e8e <printk>
    7088:	4813      	ldr	r0, [pc, #76]	; (70d8 <z_unpend1_no_timeout+0x80>)
    708a:	2181      	movs	r1, #129	; 0x81
    708c:	f001 fe28 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7090:	4810      	ldr	r0, [pc, #64]	; (70d4 <z_unpend1_no_timeout+0x7c>)
    7092:	f000 fd8f 	bl	7bb4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    7096:	4620      	mov	r0, r4
    7098:	f002 fa68 	bl	956c <z_priq_dumb_best>
		if (thread != NULL) {
    709c:	4604      	mov	r4, r0
    709e:	b108      	cbz	r0, 70a4 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    70a0:	f7ff fab0 	bl	6604 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    70a4:	480b      	ldr	r0, [pc, #44]	; (70d4 <z_unpend1_no_timeout+0x7c>)
    70a6:	f000 fd75 	bl	7b94 <z_spin_unlock_valid>
    70aa:	b968      	cbnz	r0, 70c8 <z_unpend1_no_timeout+0x70>
    70ac:	4a0a      	ldr	r2, [pc, #40]	; (70d8 <z_unpend1_no_timeout+0x80>)
    70ae:	490e      	ldr	r1, [pc, #56]	; (70e8 <z_unpend1_no_timeout+0x90>)
    70b0:	480b      	ldr	r0, [pc, #44]	; (70e0 <z_unpend1_no_timeout+0x88>)
    70b2:	23ac      	movs	r3, #172	; 0xac
    70b4:	f001 feeb 	bl	8e8e <printk>
    70b8:	4906      	ldr	r1, [pc, #24]	; (70d4 <z_unpend1_no_timeout+0x7c>)
    70ba:	480c      	ldr	r0, [pc, #48]	; (70ec <z_unpend1_no_timeout+0x94>)
    70bc:	f001 fee7 	bl	8e8e <printk>
    70c0:	4805      	ldr	r0, [pc, #20]	; (70d8 <z_unpend1_no_timeout+0x80>)
    70c2:	21ac      	movs	r1, #172	; 0xac
    70c4:	f001 fe0c 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    70c8:	f385 8811 	msr	BASEPRI, r5
    70cc:	f3bf 8f6f 	isb	sy
}
    70d0:	4620      	mov	r0, r4
    70d2:	bd38      	pop	{r3, r4, r5, pc}
    70d4:	20000c1c 	.word	0x20000c1c
    70d8:	00009f1c 	.word	0x00009f1c
    70dc:	00009f6e 	.word	0x00009f6e
    70e0:	00009cc3 	.word	0x00009cc3
    70e4:	00009f83 	.word	0x00009f83
    70e8:	00009f42 	.word	0x00009f42
    70ec:	00009f59 	.word	0x00009f59

000070f0 <z_unpend_first_thread>:
{
    70f0:	b538      	push	{r3, r4, r5, lr}
    70f2:	4604      	mov	r4, r0
	__asm__ volatile(
    70f4:	f04f 0320 	mov.w	r3, #32
    70f8:	f3ef 8511 	mrs	r5, BASEPRI
    70fc:	f383 8812 	msr	BASEPRI_MAX, r3
    7100:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7104:	481b      	ldr	r0, [pc, #108]	; (7174 <z_unpend_first_thread+0x84>)
    7106:	f000 fd37 	bl	7b78 <z_spin_lock_valid>
    710a:	b968      	cbnz	r0, 7128 <z_unpend_first_thread+0x38>
    710c:	4a1a      	ldr	r2, [pc, #104]	; (7178 <z_unpend_first_thread+0x88>)
    710e:	491b      	ldr	r1, [pc, #108]	; (717c <z_unpend_first_thread+0x8c>)
    7110:	481b      	ldr	r0, [pc, #108]	; (7180 <z_unpend_first_thread+0x90>)
    7112:	2381      	movs	r3, #129	; 0x81
    7114:	f001 febb 	bl	8e8e <printk>
    7118:	4916      	ldr	r1, [pc, #88]	; (7174 <z_unpend_first_thread+0x84>)
    711a:	481a      	ldr	r0, [pc, #104]	; (7184 <z_unpend_first_thread+0x94>)
    711c:	f001 feb7 	bl	8e8e <printk>
    7120:	4815      	ldr	r0, [pc, #84]	; (7178 <z_unpend_first_thread+0x88>)
    7122:	2181      	movs	r1, #129	; 0x81
    7124:	f001 fddc 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7128:	4812      	ldr	r0, [pc, #72]	; (7174 <z_unpend_first_thread+0x84>)
    712a:	f000 fd43 	bl	7bb4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    712e:	4620      	mov	r0, r4
    7130:	f002 fa1c 	bl	956c <z_priq_dumb_best>
		if (thread != NULL) {
    7134:	4604      	mov	r4, r0
    7136:	b128      	cbz	r0, 7144 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    7138:	f7ff fa64 	bl	6604 <unpend_thread_no_timeout>
    713c:	f104 0018 	add.w	r0, r4, #24
    7140:	f000 fe64 	bl	7e0c <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7144:	480b      	ldr	r0, [pc, #44]	; (7174 <z_unpend_first_thread+0x84>)
    7146:	f000 fd25 	bl	7b94 <z_spin_unlock_valid>
    714a:	b968      	cbnz	r0, 7168 <z_unpend_first_thread+0x78>
    714c:	4a0a      	ldr	r2, [pc, #40]	; (7178 <z_unpend_first_thread+0x88>)
    714e:	490e      	ldr	r1, [pc, #56]	; (7188 <z_unpend_first_thread+0x98>)
    7150:	480b      	ldr	r0, [pc, #44]	; (7180 <z_unpend_first_thread+0x90>)
    7152:	23ac      	movs	r3, #172	; 0xac
    7154:	f001 fe9b 	bl	8e8e <printk>
    7158:	4906      	ldr	r1, [pc, #24]	; (7174 <z_unpend_first_thread+0x84>)
    715a:	480c      	ldr	r0, [pc, #48]	; (718c <z_unpend_first_thread+0x9c>)
    715c:	f001 fe97 	bl	8e8e <printk>
    7160:	4805      	ldr	r0, [pc, #20]	; (7178 <z_unpend_first_thread+0x88>)
    7162:	21ac      	movs	r1, #172	; 0xac
    7164:	f001 fdbc 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7168:	f385 8811 	msr	BASEPRI, r5
    716c:	f3bf 8f6f 	isb	sy
}
    7170:	4620      	mov	r0, r4
    7172:	bd38      	pop	{r3, r4, r5, pc}
    7174:	20000c1c 	.word	0x20000c1c
    7178:	00009f1c 	.word	0x00009f1c
    717c:	00009f6e 	.word	0x00009f6e
    7180:	00009cc3 	.word	0x00009cc3
    7184:	00009f83 	.word	0x00009f83
    7188:	00009f42 	.word	0x00009f42
    718c:	00009f59 	.word	0x00009f59

00007190 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    7190:	4b04      	ldr	r3, [pc, #16]	; (71a4 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    7192:	2100      	movs	r1, #0
    7194:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    7198:	e9c3 2208 	strd	r2, r2, [r3, #32]
    719c:	4608      	mov	r0, r1
    719e:	f7ff b8a9 	b.w	62f4 <k_sched_time_slice_set>
    71a2:	bf00      	nop
    71a4:	20000be8 	.word	0x20000be8

000071a8 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    71a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71aa:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    71ae:	b173      	cbz	r3, 71ce <z_impl_k_yield+0x26>
    71b0:	4941      	ldr	r1, [pc, #260]	; (72b8 <z_impl_k_yield+0x110>)
    71b2:	4a42      	ldr	r2, [pc, #264]	; (72bc <z_impl_k_yield+0x114>)
    71b4:	4842      	ldr	r0, [pc, #264]	; (72c0 <z_impl_k_yield+0x118>)
    71b6:	f240 43dc 	movw	r3, #1244	; 0x4dc
    71ba:	f001 fe68 	bl	8e8e <printk>
    71be:	4841      	ldr	r0, [pc, #260]	; (72c4 <z_impl_k_yield+0x11c>)
    71c0:	f001 fe65 	bl	8e8e <printk>
    71c4:	483d      	ldr	r0, [pc, #244]	; (72bc <z_impl_k_yield+0x114>)
    71c6:	f240 41dc 	movw	r1, #1244	; 0x4dc
    71ca:	f001 fd89 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    71ce:	f04f 0320 	mov.w	r3, #32
    71d2:	f3ef 8611 	mrs	r6, BASEPRI
    71d6:	f383 8812 	msr	BASEPRI_MAX, r3
    71da:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    71de:	483a      	ldr	r0, [pc, #232]	; (72c8 <z_impl_k_yield+0x120>)
    71e0:	f000 fcca 	bl	7b78 <z_spin_lock_valid>
    71e4:	b968      	cbnz	r0, 7202 <z_impl_k_yield+0x5a>
    71e6:	4a39      	ldr	r2, [pc, #228]	; (72cc <z_impl_k_yield+0x124>)
    71e8:	4939      	ldr	r1, [pc, #228]	; (72d0 <z_impl_k_yield+0x128>)
    71ea:	4835      	ldr	r0, [pc, #212]	; (72c0 <z_impl_k_yield+0x118>)
    71ec:	2381      	movs	r3, #129	; 0x81
    71ee:	f001 fe4e 	bl	8e8e <printk>
    71f2:	4935      	ldr	r1, [pc, #212]	; (72c8 <z_impl_k_yield+0x120>)
    71f4:	4837      	ldr	r0, [pc, #220]	; (72d4 <z_impl_k_yield+0x12c>)
    71f6:	f001 fe4a 	bl	8e8e <printk>
    71fa:	4834      	ldr	r0, [pc, #208]	; (72cc <z_impl_k_yield+0x124>)
    71fc:	2181      	movs	r1, #129	; 0x81
    71fe:	f001 fd6f 	bl	8ce0 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    7202:	4d35      	ldr	r5, [pc, #212]	; (72d8 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    7204:	4830      	ldr	r0, [pc, #192]	; (72c8 <z_impl_k_yield+0x120>)
    7206:	f000 fcd5 	bl	7bb4 <z_spin_lock_set_owner>
    720a:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    720c:	7b4b      	ldrb	r3, [r1, #13]
    720e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7212:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7214:	f105 0020 	add.w	r0, r5, #32
    7218:	f7ff f9d2 	bl	65c0 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    721c:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    721e:	7b63      	ldrb	r3, [r4, #13]
    7220:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7224:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7226:	4b2d      	ldr	r3, [pc, #180]	; (72dc <z_impl_k_yield+0x134>)
    7228:	429c      	cmp	r4, r3
    722a:	d109      	bne.n	7240 <z_impl_k_yield+0x98>
    722c:	492c      	ldr	r1, [pc, #176]	; (72e0 <z_impl_k_yield+0x138>)
    722e:	4824      	ldr	r0, [pc, #144]	; (72c0 <z_impl_k_yield+0x118>)
    7230:	4a22      	ldr	r2, [pc, #136]	; (72bc <z_impl_k_yield+0x114>)
    7232:	23ba      	movs	r3, #186	; 0xba
    7234:	f001 fe2b 	bl	8e8e <printk>
    7238:	4820      	ldr	r0, [pc, #128]	; (72bc <z_impl_k_yield+0x114>)
    723a:	21ba      	movs	r1, #186	; 0xba
    723c:	f001 fd50 	bl	8ce0 <assert_post_action>
	return list->head == list;
    7240:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7242:	4828      	ldr	r0, [pc, #160]	; (72e4 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7244:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7246:	4283      	cmp	r3, r0
    7248:	bf08      	it	eq
    724a:	2300      	moveq	r3, #0
    724c:	2b00      	cmp	r3, #0
    724e:	bf38      	it	cc
    7250:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7252:	b35b      	cbz	r3, 72ac <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    7254:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7258:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    725c:	4297      	cmp	r7, r2
    725e:	d021      	beq.n	72a4 <z_impl_k_yield+0xfc>
		return b2 - b1;
    7260:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    7262:	2a00      	cmp	r2, #0
    7264:	dd1e      	ble.n	72a4 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    7266:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7268:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    726c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    726e:	605c      	str	r4, [r3, #4]
	update_cache(1);
    7270:	2001      	movs	r0, #1
    7272:	f7ff fa35 	bl	66e0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7276:	4814      	ldr	r0, [pc, #80]	; (72c8 <z_impl_k_yield+0x120>)
    7278:	f000 fc8c 	bl	7b94 <z_spin_unlock_valid>
    727c:	b968      	cbnz	r0, 729a <z_impl_k_yield+0xf2>
    727e:	4a13      	ldr	r2, [pc, #76]	; (72cc <z_impl_k_yield+0x124>)
    7280:	4919      	ldr	r1, [pc, #100]	; (72e8 <z_impl_k_yield+0x140>)
    7282:	480f      	ldr	r0, [pc, #60]	; (72c0 <z_impl_k_yield+0x118>)
    7284:	23c3      	movs	r3, #195	; 0xc3
    7286:	f001 fe02 	bl	8e8e <printk>
    728a:	490f      	ldr	r1, [pc, #60]	; (72c8 <z_impl_k_yield+0x120>)
    728c:	4817      	ldr	r0, [pc, #92]	; (72ec <z_impl_k_yield+0x144>)
    728e:	f001 fdfe 	bl	8e8e <printk>
    7292:	480e      	ldr	r0, [pc, #56]	; (72cc <z_impl_k_yield+0x124>)
    7294:	21c3      	movs	r1, #195	; 0xc3
    7296:	f001 fd23 	bl	8ce0 <assert_post_action>
    729a:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    729c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    72a0:	f7fb bae8 	b.w	2874 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    72a4:	428b      	cmp	r3, r1
    72a6:	d001      	beq.n	72ac <z_impl_k_yield+0x104>
    72a8:	681b      	ldr	r3, [r3, #0]
    72aa:	e7d2      	b.n	7252 <z_impl_k_yield+0xaa>
	node->prev = tail;
    72ac:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    72b0:	600c      	str	r4, [r1, #0]
	list->tail = node;
    72b2:	626c      	str	r4, [r5, #36]	; 0x24
}
    72b4:	e7dc      	b.n	7270 <z_impl_k_yield+0xc8>
    72b6:	bf00      	nop
    72b8:	0000a8af 	.word	0x0000a8af
    72bc:	0000aa8c 	.word	0x0000aa8c
    72c0:	00009cc3 	.word	0x00009cc3
    72c4:	0000a928 	.word	0x0000a928
    72c8:	20000c1c 	.word	0x20000c1c
    72cc:	00009f1c 	.word	0x00009f1c
    72d0:	00009f6e 	.word	0x00009f6e
    72d4:	00009f83 	.word	0x00009f83
    72d8:	20000be8 	.word	0x20000be8
    72dc:	200003f8 	.word	0x200003f8
    72e0:	0000aaae 	.word	0x0000aaae
    72e4:	20000c08 	.word	0x20000c08
    72e8:	00009f42 	.word	0x00009f42
    72ec:	00009f59 	.word	0x00009f59

000072f0 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    72f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    72f4:	4604      	mov	r4, r0
    72f6:	460d      	mov	r5, r1
    72f8:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    72fc:	b173      	cbz	r3, 731c <z_tick_sleep+0x2c>
    72fe:	4945      	ldr	r1, [pc, #276]	; (7414 <z_tick_sleep+0x124>)
    7300:	4a45      	ldr	r2, [pc, #276]	; (7418 <z_tick_sleep+0x128>)
    7302:	4846      	ldr	r0, [pc, #280]	; (741c <z_tick_sleep+0x12c>)
    7304:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    7308:	f001 fdc1 	bl	8e8e <printk>
    730c:	4844      	ldr	r0, [pc, #272]	; (7420 <z_tick_sleep+0x130>)
    730e:	f001 fdbe 	bl	8e8e <printk>
    7312:	4841      	ldr	r0, [pc, #260]	; (7418 <z_tick_sleep+0x128>)
    7314:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    7318:	f001 fce2 	bl	8ce0 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    731c:	ea54 0305 	orrs.w	r3, r4, r5
    7320:	d104      	bne.n	732c <z_tick_sleep+0x3c>
	z_impl_k_yield();
    7322:	f7ff ff41 	bl	71a8 <z_impl_k_yield>
		k_yield();
		return 0;
    7326:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    7328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    732c:	f06f 0301 	mvn.w	r3, #1
    7330:	1b1e      	subs	r6, r3, r4
    7332:	f04f 33ff 	mov.w	r3, #4294967295
    7336:	eb63 0705 	sbc.w	r7, r3, r5
    733a:	2e01      	cmp	r6, #1
    733c:	f177 0300 	sbcs.w	r3, r7, #0
    7340:	da64      	bge.n	740c <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    7342:	f002 f938 	bl	95b6 <sys_clock_tick_get_32>
    7346:	1906      	adds	r6, r0, r4
    7348:	f04f 0320 	mov.w	r3, #32
    734c:	f3ef 8811 	mrs	r8, BASEPRI
    7350:	f383 8812 	msr	BASEPRI_MAX, r3
    7354:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7358:	4832      	ldr	r0, [pc, #200]	; (7424 <z_tick_sleep+0x134>)
    735a:	f000 fc0d 	bl	7b78 <z_spin_lock_valid>
    735e:	b968      	cbnz	r0, 737c <z_tick_sleep+0x8c>
    7360:	4a31      	ldr	r2, [pc, #196]	; (7428 <z_tick_sleep+0x138>)
    7362:	4932      	ldr	r1, [pc, #200]	; (742c <z_tick_sleep+0x13c>)
    7364:	482d      	ldr	r0, [pc, #180]	; (741c <z_tick_sleep+0x12c>)
    7366:	2381      	movs	r3, #129	; 0x81
    7368:	f001 fd91 	bl	8e8e <printk>
    736c:	492d      	ldr	r1, [pc, #180]	; (7424 <z_tick_sleep+0x134>)
    736e:	4830      	ldr	r0, [pc, #192]	; (7430 <z_tick_sleep+0x140>)
    7370:	f001 fd8d 	bl	8e8e <printk>
    7374:	482c      	ldr	r0, [pc, #176]	; (7428 <z_tick_sleep+0x138>)
    7376:	2181      	movs	r1, #129	; 0x81
    7378:	f001 fcb2 	bl	8ce0 <assert_post_action>
	pending_current = _current;
    737c:	4f2d      	ldr	r7, [pc, #180]	; (7434 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    737e:	4829      	ldr	r0, [pc, #164]	; (7424 <z_tick_sleep+0x134>)
    7380:	f000 fc18 	bl	7bb4 <z_spin_lock_set_owner>
    7384:	4b2c      	ldr	r3, [pc, #176]	; (7438 <z_tick_sleep+0x148>)
    7386:	68b8      	ldr	r0, [r7, #8]
    7388:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    738a:	f7ff fbf7 	bl	6b7c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    738e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7390:	492a      	ldr	r1, [pc, #168]	; (743c <z_tick_sleep+0x14c>)
    7392:	4622      	mov	r2, r4
    7394:	462b      	mov	r3, r5
    7396:	3018      	adds	r0, #24
    7398:	f000 fc64 	bl	7c64 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    739c:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    739e:	4821      	ldr	r0, [pc, #132]	; (7424 <z_tick_sleep+0x134>)
    73a0:	7b53      	ldrb	r3, [r2, #13]
    73a2:	f043 0310 	orr.w	r3, r3, #16
    73a6:	7353      	strb	r3, [r2, #13]
    73a8:	f000 fbf4 	bl	7b94 <z_spin_unlock_valid>
    73ac:	b968      	cbnz	r0, 73ca <z_tick_sleep+0xda>
    73ae:	4a1e      	ldr	r2, [pc, #120]	; (7428 <z_tick_sleep+0x138>)
    73b0:	4923      	ldr	r1, [pc, #140]	; (7440 <z_tick_sleep+0x150>)
    73b2:	481a      	ldr	r0, [pc, #104]	; (741c <z_tick_sleep+0x12c>)
    73b4:	23c3      	movs	r3, #195	; 0xc3
    73b6:	f001 fd6a 	bl	8e8e <printk>
    73ba:	491a      	ldr	r1, [pc, #104]	; (7424 <z_tick_sleep+0x134>)
    73bc:	4821      	ldr	r0, [pc, #132]	; (7444 <z_tick_sleep+0x154>)
    73be:	f001 fd66 	bl	8e8e <printk>
    73c2:	4819      	ldr	r0, [pc, #100]	; (7428 <z_tick_sleep+0x138>)
    73c4:	21c3      	movs	r1, #195	; 0xc3
    73c6:	f001 fc8b 	bl	8ce0 <assert_post_action>
    73ca:	4640      	mov	r0, r8
    73cc:	f7fb fa52 	bl	2874 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    73d0:	68bb      	ldr	r3, [r7, #8]
    73d2:	7b5b      	ldrb	r3, [r3, #13]
    73d4:	06db      	lsls	r3, r3, #27
    73d6:	d50e      	bpl.n	73f6 <z_tick_sleep+0x106>
    73d8:	491b      	ldr	r1, [pc, #108]	; (7448 <z_tick_sleep+0x158>)
    73da:	4a0f      	ldr	r2, [pc, #60]	; (7418 <z_tick_sleep+0x128>)
    73dc:	480f      	ldr	r0, [pc, #60]	; (741c <z_tick_sleep+0x12c>)
    73de:	f240 5319 	movw	r3, #1305	; 0x519
    73e2:	f001 fd54 	bl	8e8e <printk>
    73e6:	480e      	ldr	r0, [pc, #56]	; (7420 <z_tick_sleep+0x130>)
    73e8:	f001 fd51 	bl	8e8e <printk>
    73ec:	480a      	ldr	r0, [pc, #40]	; (7418 <z_tick_sleep+0x128>)
    73ee:	f240 5119 	movw	r1, #1305	; 0x519
    73f2:	f001 fc75 	bl	8ce0 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    73f6:	f002 f8de 	bl	95b6 <sys_clock_tick_get_32>
    73fa:	1a30      	subs	r0, r6, r0
    73fc:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    7400:	2801      	cmp	r0, #1
    7402:	f171 0300 	sbcs.w	r3, r1, #0
    7406:	bfb8      	it	lt
    7408:	2000      	movlt	r0, #0
    740a:	e78d      	b.n	7328 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    740c:	f06f 0601 	mvn.w	r6, #1
    7410:	1b36      	subs	r6, r6, r4
    7412:	e799      	b.n	7348 <z_tick_sleep+0x58>
    7414:	0000a8af 	.word	0x0000a8af
    7418:	0000aa8c 	.word	0x0000aa8c
    741c:	00009cc3 	.word	0x00009cc3
    7420:	0000a928 	.word	0x0000a928
    7424:	20000c1c 	.word	0x20000c1c
    7428:	00009f1c 	.word	0x00009f1c
    742c:	00009f6e 	.word	0x00009f6e
    7430:	00009f83 	.word	0x00009f83
    7434:	20000be8 	.word	0x20000be8
    7438:	20000c18 	.word	0x20000c18
    743c:	00006ac9 	.word	0x00006ac9
    7440:	00009f42 	.word	0x00009f42
    7444:	00009f59 	.word	0x00009f59
    7448:	0000ab3e 	.word	0x0000ab3e

0000744c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    744c:	b538      	push	{r3, r4, r5, lr}
    744e:	4604      	mov	r4, r0
    7450:	460d      	mov	r5, r1
    7452:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7456:	b173      	cbz	r3, 7476 <z_impl_k_sleep+0x2a>
    7458:	4913      	ldr	r1, [pc, #76]	; (74a8 <z_impl_k_sleep+0x5c>)
    745a:	4a14      	ldr	r2, [pc, #80]	; (74ac <z_impl_k_sleep+0x60>)
    745c:	4814      	ldr	r0, [pc, #80]	; (74b0 <z_impl_k_sleep+0x64>)
    745e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    7462:	f001 fd14 	bl	8e8e <printk>
    7466:	4813      	ldr	r0, [pc, #76]	; (74b4 <z_impl_k_sleep+0x68>)
    7468:	f001 fd11 	bl	8e8e <printk>
    746c:	480f      	ldr	r0, [pc, #60]	; (74ac <z_impl_k_sleep+0x60>)
    746e:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    7472:	f001 fc35 	bl	8ce0 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7476:	1c6b      	adds	r3, r5, #1
    7478:	bf08      	it	eq
    747a:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    747e:	d106      	bne.n	748e <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    7480:	4b0d      	ldr	r3, [pc, #52]	; (74b8 <z_impl_k_sleep+0x6c>)
    7482:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    7484:	f7ff fd02 	bl	6e8c <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    7488:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    748c:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    748e:	4620      	mov	r0, r4
    7490:	4629      	mov	r1, r5
    7492:	f7ff ff2d 	bl	72f0 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    7496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    749a:	fb80 3403 	smull	r3, r4, r0, r3
    749e:	0bd8      	lsrs	r0, r3, #15
    74a0:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    74a4:	e7f2      	b.n	748c <z_impl_k_sleep+0x40>
    74a6:	bf00      	nop
    74a8:	0000a8af 	.word	0x0000a8af
    74ac:	0000aa8c 	.word	0x0000aa8c
    74b0:	00009cc3 	.word	0x00009cc3
    74b4:	0000a928 	.word	0x0000a928
    74b8:	20000be8 	.word	0x20000be8

000074bc <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    74bc:	4b01      	ldr	r3, [pc, #4]	; (74c4 <z_impl_z_current_get+0x8>)
    74be:	6898      	ldr	r0, [r3, #8]
    74c0:	4770      	bx	lr
    74c2:	bf00      	nop
    74c4:	20000be8 	.word	0x20000be8

000074c8 <z_impl_k_is_preempt_thread>:
    74c8:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
    74cc:	b93b      	cbnz	r3, 74de <z_impl_k_is_preempt_thread+0x16>
    74ce:	4b05      	ldr	r3, [pc, #20]	; (74e4 <z_impl_k_is_preempt_thread+0x1c>)
    74d0:	689b      	ldr	r3, [r3, #8]
    74d2:	89d8      	ldrh	r0, [r3, #14]
    74d4:	287f      	cmp	r0, #127	; 0x7f
    74d6:	bf8c      	ite	hi
    74d8:	2000      	movhi	r0, #0
    74da:	2001      	movls	r0, #1
    74dc:	4770      	bx	lr
    74de:	2000      	movs	r0, #0
}
    74e0:	4770      	bx	lr
    74e2:	bf00      	nop
    74e4:	20000be8 	.word	0x20000be8

000074e8 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    74e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    74ec:	4604      	mov	r4, r0
    74ee:	f04f 0320 	mov.w	r3, #32
    74f2:	f3ef 8611 	mrs	r6, BASEPRI
    74f6:	f383 8812 	msr	BASEPRI_MAX, r3
    74fa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    74fe:	4848      	ldr	r0, [pc, #288]	; (7620 <z_thread_abort+0x138>)
    7500:	f000 fb3a 	bl	7b78 <z_spin_lock_valid>
    7504:	b968      	cbnz	r0, 7522 <z_thread_abort+0x3a>
    7506:	4a47      	ldr	r2, [pc, #284]	; (7624 <z_thread_abort+0x13c>)
    7508:	4947      	ldr	r1, [pc, #284]	; (7628 <z_thread_abort+0x140>)
    750a:	4848      	ldr	r0, [pc, #288]	; (762c <z_thread_abort+0x144>)
    750c:	2381      	movs	r3, #129	; 0x81
    750e:	f001 fcbe 	bl	8e8e <printk>
    7512:	4943      	ldr	r1, [pc, #268]	; (7620 <z_thread_abort+0x138>)
    7514:	4846      	ldr	r0, [pc, #280]	; (7630 <z_thread_abort+0x148>)
    7516:	f001 fcba 	bl	8e8e <printk>
    751a:	4842      	ldr	r0, [pc, #264]	; (7624 <z_thread_abort+0x13c>)
    751c:	2181      	movs	r1, #129	; 0x81
    751e:	f001 fbdf 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7522:	483f      	ldr	r0, [pc, #252]	; (7620 <z_thread_abort+0x138>)
    7524:	f000 fb46 	bl	7bb4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    7528:	7b63      	ldrb	r3, [r4, #13]
    752a:	071a      	lsls	r2, r3, #28
    752c:	d517      	bpl.n	755e <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    752e:	483c      	ldr	r0, [pc, #240]	; (7620 <z_thread_abort+0x138>)
    7530:	f000 fb30 	bl	7b94 <z_spin_unlock_valid>
    7534:	b968      	cbnz	r0, 7552 <z_thread_abort+0x6a>
    7536:	4a3b      	ldr	r2, [pc, #236]	; (7624 <z_thread_abort+0x13c>)
    7538:	493e      	ldr	r1, [pc, #248]	; (7634 <z_thread_abort+0x14c>)
    753a:	483c      	ldr	r0, [pc, #240]	; (762c <z_thread_abort+0x144>)
    753c:	23ac      	movs	r3, #172	; 0xac
    753e:	f001 fca6 	bl	8e8e <printk>
    7542:	4937      	ldr	r1, [pc, #220]	; (7620 <z_thread_abort+0x138>)
    7544:	483c      	ldr	r0, [pc, #240]	; (7638 <z_thread_abort+0x150>)
    7546:	f001 fca2 	bl	8e8e <printk>
    754a:	4836      	ldr	r0, [pc, #216]	; (7624 <z_thread_abort+0x13c>)
    754c:	21ac      	movs	r1, #172	; 0xac
    754e:	f001 fbc7 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7552:	f386 8811 	msr	BASEPRI, r6
    7556:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    755a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    755e:	f023 0220 	bic.w	r2, r3, #32
    7562:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    7566:	09d2      	lsrs	r2, r2, #7
    7568:	d142      	bne.n	75f0 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    756a:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    756c:	68a3      	ldr	r3, [r4, #8]
    756e:	b113      	cbz	r3, 7576 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    7570:	4620      	mov	r0, r4
    7572:	f7ff f847 	bl	6604 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    7576:	f104 0018 	add.w	r0, r4, #24
    757a:	f000 fc47 	bl	7e0c <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    757e:	f104 0758 	add.w	r7, r4, #88	; 0x58
    7582:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    7586:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7588:	42bd      	cmp	r5, r7
    758a:	d001      	beq.n	7590 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    758c:	2d00      	cmp	r5, #0
    758e:	d139      	bne.n	7604 <z_thread_abort+0x11c>
		update_cache(1);
    7590:	2001      	movs	r0, #1
    7592:	f7ff f8a5 	bl	66e0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    7596:	4b29      	ldr	r3, [pc, #164]	; (763c <z_thread_abort+0x154>)
    7598:	689b      	ldr	r3, [r3, #8]
    759a:	42a3      	cmp	r3, r4
    759c:	d1c7      	bne.n	752e <z_thread_abort+0x46>
    759e:	f3ef 8305 	mrs	r3, IPSR
    75a2:	2b00      	cmp	r3, #0
    75a4:	d1c3      	bne.n	752e <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    75a6:	481e      	ldr	r0, [pc, #120]	; (7620 <z_thread_abort+0x138>)
    75a8:	f000 faf4 	bl	7b94 <z_spin_unlock_valid>
    75ac:	b968      	cbnz	r0, 75ca <z_thread_abort+0xe2>
    75ae:	4a1d      	ldr	r2, [pc, #116]	; (7624 <z_thread_abort+0x13c>)
    75b0:	4920      	ldr	r1, [pc, #128]	; (7634 <z_thread_abort+0x14c>)
    75b2:	481e      	ldr	r0, [pc, #120]	; (762c <z_thread_abort+0x144>)
    75b4:	23c3      	movs	r3, #195	; 0xc3
    75b6:	f001 fc6a 	bl	8e8e <printk>
    75ba:	4919      	ldr	r1, [pc, #100]	; (7620 <z_thread_abort+0x138>)
    75bc:	481e      	ldr	r0, [pc, #120]	; (7638 <z_thread_abort+0x150>)
    75be:	f001 fc66 	bl	8e8e <printk>
    75c2:	4818      	ldr	r0, [pc, #96]	; (7624 <z_thread_abort+0x13c>)
    75c4:	21c3      	movs	r1, #195	; 0xc3
    75c6:	f001 fb8b 	bl	8ce0 <assert_post_action>
    75ca:	4630      	mov	r0, r6
    75cc:	f7fb f952 	bl	2874 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    75d0:	4a1b      	ldr	r2, [pc, #108]	; (7640 <z_thread_abort+0x158>)
    75d2:	491c      	ldr	r1, [pc, #112]	; (7644 <z_thread_abort+0x15c>)
    75d4:	4815      	ldr	r0, [pc, #84]	; (762c <z_thread_abort+0x144>)
    75d6:	f240 634b 	movw	r3, #1611	; 0x64b
    75da:	f001 fc58 	bl	8e8e <printk>
    75de:	481a      	ldr	r0, [pc, #104]	; (7648 <z_thread_abort+0x160>)
    75e0:	f001 fc55 	bl	8e8e <printk>
    75e4:	4816      	ldr	r0, [pc, #88]	; (7640 <z_thread_abort+0x158>)
    75e6:	f240 614b 	movw	r1, #1611	; 0x64b
    75ea:	f001 fb79 	bl	8ce0 <assert_post_action>
    75ee:	e79e      	b.n	752e <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    75f0:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    75f4:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    75f8:	4814      	ldr	r0, [pc, #80]	; (764c <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    75fa:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    75fc:	4621      	mov	r1, r4
    75fe:	f7fe ffdf 	bl	65c0 <z_priq_dumb_remove>
}
    7602:	e7b3      	b.n	756c <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    7604:	4628      	mov	r0, r5
    7606:	f7fe fffd 	bl	6604 <unpend_thread_no_timeout>
    760a:	f105 0018 	add.w	r0, r5, #24
    760e:	f000 fbfd 	bl	7e0c <z_abort_timeout>
    7612:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    7616:	4628      	mov	r0, r5
    7618:	f7ff f968 	bl	68ec <ready_thread>
    761c:	e7b3      	b.n	7586 <z_thread_abort+0x9e>
    761e:	bf00      	nop
    7620:	20000c1c 	.word	0x20000c1c
    7624:	00009f1c 	.word	0x00009f1c
    7628:	00009f6e 	.word	0x00009f6e
    762c:	00009cc3 	.word	0x00009cc3
    7630:	00009f83 	.word	0x00009f83
    7634:	00009f42 	.word	0x00009f42
    7638:	00009f59 	.word	0x00009f59
    763c:	20000be8 	.word	0x20000be8
    7640:	0000aa8c 	.word	0x0000aa8c
    7644:	0000a5e8 	.word	0x0000a5e8
    7648:	0000ab7e 	.word	0x0000ab7e
    764c:	20000c08 	.word	0x20000c08

00007650 <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
    7650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7652:	4604      	mov	r4, r0
    7654:	460e      	mov	r6, r1
    7656:	4615      	mov	r5, r2
	__asm__ volatile(
    7658:	f04f 0320 	mov.w	r3, #32
    765c:	f3ef 8711 	mrs	r7, BASEPRI
    7660:	f383 8812 	msr	BASEPRI_MAX, r3
    7664:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7668:	481e      	ldr	r0, [pc, #120]	; (76e4 <z_sched_wake+0x94>)
    766a:	f000 fa85 	bl	7b78 <z_spin_lock_valid>
    766e:	b968      	cbnz	r0, 768c <z_sched_wake+0x3c>
    7670:	4a1d      	ldr	r2, [pc, #116]	; (76e8 <z_sched_wake+0x98>)
    7672:	491e      	ldr	r1, [pc, #120]	; (76ec <z_sched_wake+0x9c>)
    7674:	481e      	ldr	r0, [pc, #120]	; (76f0 <z_sched_wake+0xa0>)
    7676:	2381      	movs	r3, #129	; 0x81
    7678:	f001 fc09 	bl	8e8e <printk>
    767c:	4919      	ldr	r1, [pc, #100]	; (76e4 <z_sched_wake+0x94>)
    767e:	481d      	ldr	r0, [pc, #116]	; (76f4 <z_sched_wake+0xa4>)
    7680:	f001 fc05 	bl	8e8e <printk>
    7684:	4818      	ldr	r0, [pc, #96]	; (76e8 <z_sched_wake+0x98>)
    7686:	2181      	movs	r1, #129	; 0x81
    7688:	f001 fb2a 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    768c:	4815      	ldr	r0, [pc, #84]	; (76e4 <z_sched_wake+0x94>)
    768e:	f000 fa91 	bl	7bb4 <z_spin_lock_set_owner>
	struct k_thread *thread;
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);
    7692:	4620      	mov	r0, r4
    7694:	f001 ff6a 	bl	956c <z_priq_dumb_best>

		if (thread != NULL) {
    7698:	4604      	mov	r4, r0
    769a:	b158      	cbz	r0, 76b4 <z_sched_wake+0x64>
    769c:	67c6      	str	r6, [r0, #124]	; 0x7c
    769e:	6145      	str	r5, [r0, #20]
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
    76a0:	f7fe ffb0 	bl	6604 <unpend_thread_no_timeout>
    76a4:	f104 0018 	add.w	r0, r4, #24
    76a8:	f000 fbb0 	bl	7e0c <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
    76ac:	4620      	mov	r0, r4
    76ae:	f7ff f91d 	bl	68ec <ready_thread>
			ret = true;
    76b2:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    76b4:	480b      	ldr	r0, [pc, #44]	; (76e4 <z_sched_wake+0x94>)
    76b6:	f000 fa6d 	bl	7b94 <z_spin_unlock_valid>
    76ba:	b968      	cbnz	r0, 76d8 <z_sched_wake+0x88>
    76bc:	4a0a      	ldr	r2, [pc, #40]	; (76e8 <z_sched_wake+0x98>)
    76be:	490e      	ldr	r1, [pc, #56]	; (76f8 <z_sched_wake+0xa8>)
    76c0:	480b      	ldr	r0, [pc, #44]	; (76f0 <z_sched_wake+0xa0>)
    76c2:	23ac      	movs	r3, #172	; 0xac
    76c4:	f001 fbe3 	bl	8e8e <printk>
    76c8:	4906      	ldr	r1, [pc, #24]	; (76e4 <z_sched_wake+0x94>)
    76ca:	480c      	ldr	r0, [pc, #48]	; (76fc <z_sched_wake+0xac>)
    76cc:	f001 fbdf 	bl	8e8e <printk>
    76d0:	4805      	ldr	r0, [pc, #20]	; (76e8 <z_sched_wake+0x98>)
    76d2:	21ac      	movs	r1, #172	; 0xac
    76d4:	f001 fb04 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    76d8:	f387 8811 	msr	BASEPRI, r7
    76dc:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    76e0:	4620      	mov	r0, r4
    76e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    76e4:	20000c1c 	.word	0x20000c1c
    76e8:	00009f1c 	.word	0x00009f1c
    76ec:	00009f6e 	.word	0x00009f6e
    76f0:	00009cc3 	.word	0x00009cc3
    76f4:	00009f83 	.word	0x00009f83
    76f8:	00009f42 	.word	0x00009f42
    76fc:	00009f59 	.word	0x00009f59

00007700 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    7700:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7702:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    7706:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7708:	e9cd 6700 	strd	r6, r7, [sp]
    770c:	f7ff faf2 	bl	6cf4 <z_pend_curr>

	if (data != NULL) {
    7710:	b11c      	cbz	r4, 771a <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    7712:	4b03      	ldr	r3, [pc, #12]	; (7720 <z_sched_wait+0x20>)
    7714:	689b      	ldr	r3, [r3, #8]
    7716:	695b      	ldr	r3, [r3, #20]
    7718:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    771a:	b002      	add	sp, #8
    771c:	bdd0      	pop	{r4, r6, r7, pc}
    771e:	bf00      	nop
    7720:	20000be8 	.word	0x20000be8

00007724 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7724:	b538      	push	{r3, r4, r5, lr}
    7726:	4604      	mov	r4, r0
	__asm__ volatile(
    7728:	f04f 0320 	mov.w	r3, #32
    772c:	f3ef 8511 	mrs	r5, BASEPRI
    7730:	f383 8812 	msr	BASEPRI_MAX, r3
    7734:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7738:	4817      	ldr	r0, [pc, #92]	; (7798 <z_impl_k_sem_give+0x74>)
    773a:	f000 fa1d 	bl	7b78 <z_spin_lock_valid>
    773e:	b968      	cbnz	r0, 775c <z_impl_k_sem_give+0x38>
    7740:	4a16      	ldr	r2, [pc, #88]	; (779c <z_impl_k_sem_give+0x78>)
    7742:	4917      	ldr	r1, [pc, #92]	; (77a0 <z_impl_k_sem_give+0x7c>)
    7744:	4817      	ldr	r0, [pc, #92]	; (77a4 <z_impl_k_sem_give+0x80>)
    7746:	2381      	movs	r3, #129	; 0x81
    7748:	f001 fba1 	bl	8e8e <printk>
    774c:	4912      	ldr	r1, [pc, #72]	; (7798 <z_impl_k_sem_give+0x74>)
    774e:	4816      	ldr	r0, [pc, #88]	; (77a8 <z_impl_k_sem_give+0x84>)
    7750:	f001 fb9d 	bl	8e8e <printk>
    7754:	4811      	ldr	r0, [pc, #68]	; (779c <z_impl_k_sem_give+0x78>)
    7756:	2181      	movs	r1, #129	; 0x81
    7758:	f001 fac2 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    775c:	480e      	ldr	r0, [pc, #56]	; (7798 <z_impl_k_sem_give+0x74>)
    775e:	f000 fa29 	bl	7bb4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    7762:	4620      	mov	r0, r4
    7764:	f7ff fcc4 	bl	70f0 <z_unpend_first_thread>

	if (thread != NULL) {
    7768:	b148      	cbz	r0, 777e <z_impl_k_sem_give+0x5a>
    776a:	2200      	movs	r2, #0
    776c:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    776e:	f7ff f90f 	bl	6990 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    7772:	4629      	mov	r1, r5
    7774:	4808      	ldr	r0, [pc, #32]	; (7798 <z_impl_k_sem_give+0x74>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    777a:	f7fe be69 	b.w	6450 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    777e:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    7782:	429a      	cmp	r2, r3
    7784:	bf18      	it	ne
    7786:	3301      	addne	r3, #1
    7788:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    778a:	2102      	movs	r1, #2
    778c:	f104 0010 	add.w	r0, r4, #16
    7790:	f001 fec8 	bl	9524 <z_handle_obj_poll_events>
}
    7794:	e7ed      	b.n	7772 <z_impl_k_sem_give+0x4e>
    7796:	bf00      	nop
    7798:	20000c28 	.word	0x20000c28
    779c:	00009f1c 	.word	0x00009f1c
    77a0:	00009f6e 	.word	0x00009f6e
    77a4:	00009cc3 	.word	0x00009cc3
    77a8:	00009f83 	.word	0x00009f83

000077ac <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    77ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    77ae:	4604      	mov	r4, r0
    77b0:	4616      	mov	r6, r2
    77b2:	461f      	mov	r7, r3
    77b4:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    77b8:	b17b      	cbz	r3, 77da <z_impl_k_sem_take+0x2e>
    77ba:	ea56 0307 	orrs.w	r3, r6, r7
    77be:	d00c      	beq.n	77da <z_impl_k_sem_take+0x2e>
    77c0:	4935      	ldr	r1, [pc, #212]	; (7898 <z_impl_k_sem_take+0xec>)
    77c2:	4a36      	ldr	r2, [pc, #216]	; (789c <z_impl_k_sem_take+0xf0>)
    77c4:	4836      	ldr	r0, [pc, #216]	; (78a0 <z_impl_k_sem_take+0xf4>)
    77c6:	2379      	movs	r3, #121	; 0x79
    77c8:	f001 fb61 	bl	8e8e <printk>
    77cc:	4835      	ldr	r0, [pc, #212]	; (78a4 <z_impl_k_sem_take+0xf8>)
    77ce:	f001 fb5e 	bl	8e8e <printk>
    77d2:	4832      	ldr	r0, [pc, #200]	; (789c <z_impl_k_sem_take+0xf0>)
    77d4:	2179      	movs	r1, #121	; 0x79
    77d6:	f001 fa83 	bl	8ce0 <assert_post_action>
    77da:	f04f 0320 	mov.w	r3, #32
    77de:	f3ef 8511 	mrs	r5, BASEPRI
    77e2:	f383 8812 	msr	BASEPRI_MAX, r3
    77e6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    77ea:	482f      	ldr	r0, [pc, #188]	; (78a8 <z_impl_k_sem_take+0xfc>)
    77ec:	f000 f9c4 	bl	7b78 <z_spin_lock_valid>
    77f0:	b968      	cbnz	r0, 780e <z_impl_k_sem_take+0x62>
    77f2:	4a2e      	ldr	r2, [pc, #184]	; (78ac <z_impl_k_sem_take+0x100>)
    77f4:	492e      	ldr	r1, [pc, #184]	; (78b0 <z_impl_k_sem_take+0x104>)
    77f6:	482a      	ldr	r0, [pc, #168]	; (78a0 <z_impl_k_sem_take+0xf4>)
    77f8:	2381      	movs	r3, #129	; 0x81
    77fa:	f001 fb48 	bl	8e8e <printk>
    77fe:	492a      	ldr	r1, [pc, #168]	; (78a8 <z_impl_k_sem_take+0xfc>)
    7800:	482c      	ldr	r0, [pc, #176]	; (78b4 <z_impl_k_sem_take+0x108>)
    7802:	f001 fb44 	bl	8e8e <printk>
    7806:	4829      	ldr	r0, [pc, #164]	; (78ac <z_impl_k_sem_take+0x100>)
    7808:	2181      	movs	r1, #129	; 0x81
    780a:	f001 fa69 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    780e:	4826      	ldr	r0, [pc, #152]	; (78a8 <z_impl_k_sem_take+0xfc>)
    7810:	f000 f9d0 	bl	7bb4 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7814:	68a3      	ldr	r3, [r4, #8]
    7816:	b1d3      	cbz	r3, 784e <z_impl_k_sem_take+0xa2>
		sem->count--;
    7818:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    781a:	4823      	ldr	r0, [pc, #140]	; (78a8 <z_impl_k_sem_take+0xfc>)
    781c:	60a3      	str	r3, [r4, #8]
    781e:	f000 f9b9 	bl	7b94 <z_spin_unlock_valid>
    7822:	b968      	cbnz	r0, 7840 <z_impl_k_sem_take+0x94>
    7824:	4a21      	ldr	r2, [pc, #132]	; (78ac <z_impl_k_sem_take+0x100>)
    7826:	4924      	ldr	r1, [pc, #144]	; (78b8 <z_impl_k_sem_take+0x10c>)
    7828:	481d      	ldr	r0, [pc, #116]	; (78a0 <z_impl_k_sem_take+0xf4>)
    782a:	23ac      	movs	r3, #172	; 0xac
    782c:	f001 fb2f 	bl	8e8e <printk>
    7830:	491d      	ldr	r1, [pc, #116]	; (78a8 <z_impl_k_sem_take+0xfc>)
    7832:	4822      	ldr	r0, [pc, #136]	; (78bc <z_impl_k_sem_take+0x110>)
    7834:	f001 fb2b 	bl	8e8e <printk>
    7838:	481c      	ldr	r0, [pc, #112]	; (78ac <z_impl_k_sem_take+0x100>)
    783a:	21ac      	movs	r1, #172	; 0xac
    783c:	f001 fa50 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7840:	f385 8811 	msr	BASEPRI, r5
    7844:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7848:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    784a:	b003      	add	sp, #12
    784c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    784e:	ea56 0307 	orrs.w	r3, r6, r7
    7852:	d118      	bne.n	7886 <z_impl_k_sem_take+0xda>
    7854:	4814      	ldr	r0, [pc, #80]	; (78a8 <z_impl_k_sem_take+0xfc>)
    7856:	f000 f99d 	bl	7b94 <z_spin_unlock_valid>
    785a:	b968      	cbnz	r0, 7878 <z_impl_k_sem_take+0xcc>
    785c:	4a13      	ldr	r2, [pc, #76]	; (78ac <z_impl_k_sem_take+0x100>)
    785e:	4916      	ldr	r1, [pc, #88]	; (78b8 <z_impl_k_sem_take+0x10c>)
    7860:	480f      	ldr	r0, [pc, #60]	; (78a0 <z_impl_k_sem_take+0xf4>)
    7862:	23ac      	movs	r3, #172	; 0xac
    7864:	f001 fb13 	bl	8e8e <printk>
    7868:	490f      	ldr	r1, [pc, #60]	; (78a8 <z_impl_k_sem_take+0xfc>)
    786a:	4814      	ldr	r0, [pc, #80]	; (78bc <z_impl_k_sem_take+0x110>)
    786c:	f001 fb0f 	bl	8e8e <printk>
    7870:	480e      	ldr	r0, [pc, #56]	; (78ac <z_impl_k_sem_take+0x100>)
    7872:	21ac      	movs	r1, #172	; 0xac
    7874:	f001 fa34 	bl	8ce0 <assert_post_action>
    7878:	f385 8811 	msr	BASEPRI, r5
    787c:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7880:	f06f 000f 	mvn.w	r0, #15
    7884:	e7e1      	b.n	784a <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7886:	e9cd 6700 	strd	r6, r7, [sp]
    788a:	4622      	mov	r2, r4
    788c:	4629      	mov	r1, r5
    788e:	4806      	ldr	r0, [pc, #24]	; (78a8 <z_impl_k_sem_take+0xfc>)
    7890:	f7ff fa30 	bl	6cf4 <z_pend_curr>
	return ret;
    7894:	e7d9      	b.n	784a <z_impl_k_sem_take+0x9e>
    7896:	bf00      	nop
    7898:	0000abc0 	.word	0x0000abc0
    789c:	0000aba0 	.word	0x0000aba0
    78a0:	00009cc3 	.word	0x00009cc3
    78a4:	0000a928 	.word	0x0000a928
    78a8:	20000c28 	.word	0x20000c28
    78ac:	00009f1c 	.word	0x00009f1c
    78b0:	00009f6e 	.word	0x00009f6e
    78b4:	00009f83 	.word	0x00009f83
    78b8:	00009f42 	.word	0x00009f42
    78bc:	00009f59 	.word	0x00009f59

000078c0 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    78c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    78c2:	4b09      	ldr	r3, [pc, #36]	; (78e8 <k_sys_work_q_init+0x28>)
    78c4:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    78c6:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    78c8:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    78ca:	9300      	str	r3, [sp, #0]
    78cc:	4907      	ldr	r1, [pc, #28]	; (78ec <k_sys_work_q_init+0x2c>)
    78ce:	4808      	ldr	r0, [pc, #32]	; (78f0 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    78d0:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    78d4:	f04f 33ff 	mov.w	r3, #4294967295
    78d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    78dc:	f000 ff88 	bl	87f0 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    78e0:	4620      	mov	r0, r4
    78e2:	b004      	add	sp, #16
    78e4:	bd10      	pop	{r4, pc}
    78e6:	bf00      	nop
    78e8:	0000ac0d 	.word	0x0000ac0d
    78ec:	20002860 	.word	0x20002860
    78f0:	200004f8 	.word	0x200004f8

000078f4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    78f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    78f8:	b085      	sub	sp, #20
    78fa:	4604      	mov	r4, r0
    78fc:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    7900:	f1b8 0f0f 	cmp.w	r8, #15
{
    7904:	460f      	mov	r7, r1
    7906:	4615      	mov	r5, r2
    7908:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    790a:	d132      	bne.n	7972 <z_setup_new_thread+0x7e>
    790c:	4b25      	ldr	r3, [pc, #148]	; (79a4 <z_setup_new_thread+0xb0>)
    790e:	4599      	cmp	r9, r3
    7910:	d133      	bne.n	797a <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    7912:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    7916:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    791a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    791c:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    791e:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    7920:	2304      	movs	r3, #4
    7922:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7924:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    7928:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    792c:	e9c4 351a 	strd	r3, r5, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7930:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    7932:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7936:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7938:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    793c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    793e:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    7940:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7942:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7944:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    7946:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7948:	464b      	mov	r3, r9
	node->prev = NULL;
    794a:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    794e:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    7950:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    7952:	6726      	str	r6, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7954:	4642      	mov	r2, r8
    7956:	4639      	mov	r1, r7
    7958:	4620      	mov	r0, r4
    795a:	f7fa ffa5 	bl	28a8 <arch_new_thread>
	if (!_current) {
    795e:	4b12      	ldr	r3, [pc, #72]	; (79a8 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    7960:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    7962:	689b      	ldr	r3, [r3, #8]
    7964:	b103      	cbz	r3, 7968 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    7966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    7968:	6763      	str	r3, [r4, #116]	; 0x74
}
    796a:	4640      	mov	r0, r8
    796c:	b005      	add	sp, #20
    796e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    7972:	f108 0310 	add.w	r3, r8, #16
    7976:	2b1e      	cmp	r3, #30
    7978:	d9cb      	bls.n	7912 <z_setup_new_thread+0x1e>
    797a:	4a0c      	ldr	r2, [pc, #48]	; (79ac <z_setup_new_thread+0xb8>)
    797c:	490c      	ldr	r1, [pc, #48]	; (79b0 <z_setup_new_thread+0xbc>)
    797e:	480d      	ldr	r0, [pc, #52]	; (79b4 <z_setup_new_thread+0xc0>)
    7980:	f240 13ff 	movw	r3, #511	; 0x1ff
    7984:	f001 fa83 	bl	8e8e <printk>
    7988:	4641      	mov	r1, r8
    798a:	480b      	ldr	r0, [pc, #44]	; (79b8 <z_setup_new_thread+0xc4>)
    798c:	f06f 030f 	mvn.w	r3, #15
    7990:	220e      	movs	r2, #14
    7992:	f001 fa7c 	bl	8e8e <printk>
    7996:	4805      	ldr	r0, [pc, #20]	; (79ac <z_setup_new_thread+0xb8>)
    7998:	f240 11ff 	movw	r1, #511	; 0x1ff
    799c:	f001 f9a0 	bl	8ce0 <assert_post_action>
    79a0:	e7b7      	b.n	7912 <z_setup_new_thread+0x1e>
    79a2:	bf00      	nop
    79a4:	000059a1 	.word	0x000059a1
    79a8:	20000be8 	.word	0x20000be8
    79ac:	0000ac16 	.word	0x0000ac16
    79b0:	0000ac39 	.word	0x0000ac39
    79b4:	00009cc3 	.word	0x00009cc3
    79b8:	0000acb9 	.word	0x0000acb9

000079bc <z_impl_k_thread_create>:
{
    79bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    79c0:	b087      	sub	sp, #28
    79c2:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    79c6:	4604      	mov	r4, r0
    79c8:	460d      	mov	r5, r1
    79ca:	4690      	mov	r8, r2
    79cc:	4699      	mov	r9, r3
    79ce:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    79d2:	b173      	cbz	r3, 79f2 <z_impl_k_thread_create+0x36>
    79d4:	491b      	ldr	r1, [pc, #108]	; (7a44 <z_impl_k_thread_create+0x88>)
    79d6:	4a1c      	ldr	r2, [pc, #112]	; (7a48 <z_impl_k_thread_create+0x8c>)
    79d8:	481c      	ldr	r0, [pc, #112]	; (7a4c <z_impl_k_thread_create+0x90>)
    79da:	f44f 731a 	mov.w	r3, #616	; 0x268
    79de:	f001 fa56 	bl	8e8e <printk>
    79e2:	481b      	ldr	r0, [pc, #108]	; (7a50 <z_impl_k_thread_create+0x94>)
    79e4:	f001 fa53 	bl	8e8e <printk>
    79e8:	4817      	ldr	r0, [pc, #92]	; (7a48 <z_impl_k_thread_create+0x8c>)
    79ea:	f44f 711a 	mov.w	r1, #616	; 0x268
    79ee:	f001 f977 	bl	8ce0 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    79f2:	2300      	movs	r3, #0
    79f4:	9305      	str	r3, [sp, #20]
    79f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    79f8:	9304      	str	r3, [sp, #16]
    79fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    79fc:	9303      	str	r3, [sp, #12]
    79fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7a00:	9302      	str	r3, [sp, #8]
    7a02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7a04:	9301      	str	r3, [sp, #4]
    7a06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7a08:	9300      	str	r3, [sp, #0]
    7a0a:	4642      	mov	r2, r8
    7a0c:	464b      	mov	r3, r9
    7a0e:	4629      	mov	r1, r5
    7a10:	4620      	mov	r0, r4
    7a12:	f7ff ff6f 	bl	78f4 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    7a16:	1c7b      	adds	r3, r7, #1
    7a18:	bf08      	it	eq
    7a1a:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    7a1e:	d005      	beq.n	7a2c <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7a20:	ea56 0307 	orrs.w	r3, r6, r7
    7a24:	d106      	bne.n	7a34 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    7a26:	4620      	mov	r0, r4
    7a28:	f7fe fffa 	bl	6a20 <z_sched_start>
}
    7a2c:	4620      	mov	r0, r4
    7a2e:	b007      	add	sp, #28
    7a30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7a34:	4907      	ldr	r1, [pc, #28]	; (7a54 <z_impl_k_thread_create+0x98>)
    7a36:	4632      	mov	r2, r6
    7a38:	463b      	mov	r3, r7
    7a3a:	f104 0018 	add.w	r0, r4, #24
    7a3e:	f000 f911 	bl	7c64 <z_add_timeout>
    7a42:	e7f3      	b.n	7a2c <z_impl_k_thread_create+0x70>
    7a44:	0000a8af 	.word	0x0000a8af
    7a48:	0000ac16 	.word	0x0000ac16
    7a4c:	00009cc3 	.word	0x00009cc3
    7a50:	0000acea 	.word	0x0000acea
    7a54:	00006ac9 	.word	0x00006ac9

00007a58 <z_init_static_threads>:
{
    7a58:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    7a5c:	4f3f      	ldr	r7, [pc, #252]	; (7b5c <z_init_static_threads+0x104>)
    7a5e:	4d40      	ldr	r5, [pc, #256]	; (7b60 <z_init_static_threads+0x108>)
    7a60:	f8df 810c 	ldr.w	r8, [pc, #268]	; 7b70 <z_init_static_threads+0x118>
{
    7a64:	b086      	sub	sp, #24
    7a66:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    7a68:	42bd      	cmp	r5, r7
    7a6a:	d90e      	bls.n	7a8a <z_init_static_threads+0x32>
    7a6c:	493d      	ldr	r1, [pc, #244]	; (7b64 <z_init_static_threads+0x10c>)
    7a6e:	483e      	ldr	r0, [pc, #248]	; (7b68 <z_init_static_threads+0x110>)
    7a70:	f240 23cf 	movw	r3, #719	; 0x2cf
    7a74:	4642      	mov	r2, r8
    7a76:	f001 fa0a 	bl	8e8e <printk>
    7a7a:	483c      	ldr	r0, [pc, #240]	; (7b6c <z_init_static_threads+0x114>)
    7a7c:	f001 fa07 	bl	8e8e <printk>
    7a80:	f240 21cf 	movw	r1, #719	; 0x2cf
    7a84:	4640      	mov	r0, r8
    7a86:	f001 f92b 	bl	8ce0 <assert_post_action>
    7a8a:	42b5      	cmp	r5, r6
    7a8c:	f105 0430 	add.w	r4, r5, #48	; 0x30
    7a90:	d31f      	bcc.n	7ad2 <z_init_static_threads+0x7a>
	k_sched_lock();
    7a92:	f7fe fd21 	bl	64d8 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    7a96:	4c32      	ldr	r4, [pc, #200]	; (7b60 <z_init_static_threads+0x108>)
    7a98:	4d35      	ldr	r5, [pc, #212]	; (7b70 <z_init_static_threads+0x118>)
    7a9a:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7b64 <z_init_static_threads+0x10c>
    7a9e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 7b68 <z_init_static_threads+0x110>
    7aa2:	42b4      	cmp	r4, r6
    7aa4:	d90e      	bls.n	7ac4 <z_init_static_threads+0x6c>
    7aa6:	4641      	mov	r1, r8
    7aa8:	f240 23ee 	movw	r3, #750	; 0x2ee
    7aac:	462a      	mov	r2, r5
    7aae:	4648      	mov	r0, r9
    7ab0:	f001 f9ed 	bl	8e8e <printk>
    7ab4:	482d      	ldr	r0, [pc, #180]	; (7b6c <z_init_static_threads+0x114>)
    7ab6:	f001 f9ea 	bl	8e8e <printk>
    7aba:	f240 21ee 	movw	r1, #750	; 0x2ee
    7abe:	4628      	mov	r0, r5
    7ac0:	f001 f90e 	bl	8ce0 <assert_post_action>
    7ac4:	42b4      	cmp	r4, r6
    7ac6:	d321      	bcc.n	7b0c <z_init_static_threads+0xb4>
}
    7ac8:	b006      	add	sp, #24
    7aca:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    7ace:	f7ff ba47 	b.w	6f60 <k_sched_unlock>
		z_setup_new_thread(
    7ad2:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7ad6:	9305      	str	r3, [sp, #20]
    7ad8:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7adc:	9304      	str	r3, [sp, #16]
    7ade:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7ae2:	9303      	str	r3, [sp, #12]
    7ae4:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7ae8:	9302      	str	r3, [sp, #8]
    7aea:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7aee:	9301      	str	r3, [sp, #4]
    7af0:	f854 3c20 	ldr.w	r3, [r4, #-32]
    7af4:	9300      	str	r3, [sp, #0]
    7af6:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    7afa:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7afe:	f7ff fef9 	bl	78f4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7b02:	f854 3c30 	ldr.w	r3, [r4, #-48]
    7b06:	655d      	str	r5, [r3, #84]	; 0x54
    7b08:	4625      	mov	r5, r4
    7b0a:	e7ad      	b.n	7a68 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7b0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7b0e:	1c4b      	adds	r3, r1, #1
    7b10:	d014      	beq.n	7b3c <z_init_static_threads+0xe4>
    7b12:	f240 32e7 	movw	r2, #999	; 0x3e7
    7b16:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    7b18:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7b1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7b20:	4693      	mov	fp, r2
    7b22:	469c      	mov	ip, r3
    7b24:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7b28:	459c      	cmp	ip, r3
    7b2a:	bf08      	it	eq
    7b2c:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7b2e:	6827      	ldr	r7, [r4, #0]
    7b30:	4658      	mov	r0, fp
    7b32:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7b34:	d104      	bne.n	7b40 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    7b36:	4638      	mov	r0, r7
    7b38:	f7fe ff72 	bl	6a20 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7b3c:	3430      	adds	r4, #48	; 0x30
    7b3e:	e7b0      	b.n	7aa2 <z_init_static_threads+0x4a>
    7b40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7b44:	2300      	movs	r3, #0
    7b46:	f7f9 f8ab 	bl	ca0 <__aeabi_uldivmod>
    7b4a:	4602      	mov	r2, r0
    7b4c:	460b      	mov	r3, r1
    7b4e:	f107 0018 	add.w	r0, r7, #24
    7b52:	4908      	ldr	r1, [pc, #32]	; (7b74 <z_init_static_threads+0x11c>)
    7b54:	f000 f886 	bl	7c64 <z_add_timeout>
    7b58:	e7f0      	b.n	7b3c <z_init_static_threads+0xe4>
    7b5a:	bf00      	nop
    7b5c:	20000208 	.word	0x20000208
    7b60:	20000208 	.word	0x20000208
    7b64:	0000ad0f 	.word	0x0000ad0f
    7b68:	00009cc3 	.word	0x00009cc3
    7b6c:	0000a86e 	.word	0x0000a86e
    7b70:	0000ac16 	.word	0x0000ac16
    7b74:	00006ac9 	.word	0x00006ac9

00007b78 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    7b78:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    7b7a:	b138      	cbz	r0, 7b8c <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    7b7c:	4b04      	ldr	r3, [pc, #16]	; (7b90 <z_spin_lock_valid+0x18>)
    7b7e:	7d1b      	ldrb	r3, [r3, #20]
    7b80:	f000 0003 	and.w	r0, r0, #3
    7b84:	1ac0      	subs	r0, r0, r3
    7b86:	bf18      	it	ne
    7b88:	2001      	movne	r0, #1
    7b8a:	4770      	bx	lr
			return false;
		}
	}
	return true;
    7b8c:	2001      	movs	r0, #1
}
    7b8e:	4770      	bx	lr
    7b90:	20000be8 	.word	0x20000be8

00007b94 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7b94:	4906      	ldr	r1, [pc, #24]	; (7bb0 <z_spin_unlock_valid+0x1c>)
{
    7b96:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7b98:	688a      	ldr	r2, [r1, #8]
    7b9a:	7d08      	ldrb	r0, [r1, #20]
    7b9c:	6819      	ldr	r1, [r3, #0]
    7b9e:	4302      	orrs	r2, r0
    7ba0:	4291      	cmp	r1, r2
    7ba2:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    7ba6:	bf04      	itt	eq
    7ba8:	6018      	streq	r0, [r3, #0]
	return true;
    7baa:	2001      	moveq	r0, #1
}
    7bac:	4770      	bx	lr
    7bae:	bf00      	nop
    7bb0:	20000be8 	.word	0x20000be8

00007bb4 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    7bb4:	4a02      	ldr	r2, [pc, #8]	; (7bc0 <z_spin_lock_set_owner+0xc>)
    7bb6:	7d11      	ldrb	r1, [r2, #20]
    7bb8:	6893      	ldr	r3, [r2, #8]
    7bba:	430b      	orrs	r3, r1
    7bbc:	6003      	str	r3, [r0, #0]
}
    7bbe:	4770      	bx	lr
    7bc0:	20000be8 	.word	0x20000be8

00007bc4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7bc4:	4b03      	ldr	r3, [pc, #12]	; (7bd4 <elapsed+0x10>)
    7bc6:	681b      	ldr	r3, [r3, #0]
    7bc8:	b90b      	cbnz	r3, 7bce <elapsed+0xa>
    7bca:	f7fc bd6b 	b.w	46a4 <sys_clock_elapsed>
}
    7bce:	2000      	movs	r0, #0
    7bd0:	4770      	bx	lr
    7bd2:	bf00      	nop
    7bd4:	20000c2c 	.word	0x20000c2c

00007bd8 <next_timeout>:

static int32_t next_timeout(void)
{
    7bd8:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    7bda:	4b13      	ldr	r3, [pc, #76]	; (7c28 <next_timeout+0x50>)
    7bdc:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7bde:	429c      	cmp	r4, r3
    7be0:	bf08      	it	eq
    7be2:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7be4:	f7ff ffee 	bl	7bc4 <elapsed>
    7be8:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    7bea:	b1bc      	cbz	r4, 7c1c <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7bec:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    7bf0:	1b40      	subs	r0, r0, r5
    7bf2:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    7bf6:	2801      	cmp	r0, #1
    7bf8:	f171 0300 	sbcs.w	r3, r1, #0
    7bfc:	db11      	blt.n	7c22 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7bfe:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    7c02:	2300      	movs	r3, #0
    7c04:	4282      	cmp	r2, r0
    7c06:	eb73 0401 	sbcs.w	r4, r3, r1
    7c0a:	da00      	bge.n	7c0e <next_timeout+0x36>
    7c0c:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7c0e:	4b07      	ldr	r3, [pc, #28]	; (7c2c <next_timeout+0x54>)
    7c10:	691b      	ldr	r3, [r3, #16]
    7c12:	b113      	cbz	r3, 7c1a <next_timeout+0x42>
    7c14:	4298      	cmp	r0, r3
    7c16:	bfa8      	it	ge
    7c18:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    7c1a:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    7c1c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7c20:	e7f5      	b.n	7c0e <next_timeout+0x36>
    7c22:	2000      	movs	r0, #0
    7c24:	e7f3      	b.n	7c0e <next_timeout+0x36>
    7c26:	bf00      	nop
    7c28:	20000184 	.word	0x20000184
    7c2c:	20000be8 	.word	0x20000be8

00007c30 <remove_timeout>:
{
    7c30:	b530      	push	{r4, r5, lr}
    7c32:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7c34:	b168      	cbz	r0, 7c52 <remove_timeout+0x22>
    7c36:	4a0a      	ldr	r2, [pc, #40]	; (7c60 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    7c38:	6852      	ldr	r2, [r2, #4]
    7c3a:	4290      	cmp	r0, r2
    7c3c:	d009      	beq.n	7c52 <remove_timeout+0x22>
	if (next(t) != NULL) {
    7c3e:	b143      	cbz	r3, 7c52 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7c40:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    7c44:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7c48:	1912      	adds	r2, r2, r4
    7c4a:	eb45 0101 	adc.w	r1, r5, r1
    7c4e:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    7c52:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    7c54:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7c56:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7c58:	2300      	movs	r3, #0
	node->prev = NULL;
    7c5a:	e9c0 3300 	strd	r3, r3, [r0]
}
    7c5e:	bd30      	pop	{r4, r5, pc}
    7c60:	20000184 	.word	0x20000184

00007c64 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    7c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7c68:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7c6a:	1c6b      	adds	r3, r5, #1
    7c6c:	bf08      	it	eq
    7c6e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    7c72:	4682      	mov	sl, r0
    7c74:	468b      	mov	fp, r1
    7c76:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7c78:	f000 80aa 	beq.w	7dd0 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    7c7c:	6803      	ldr	r3, [r0, #0]
    7c7e:	b163      	cbz	r3, 7c9a <z_add_timeout+0x36>
    7c80:	4955      	ldr	r1, [pc, #340]	; (7dd8 <z_add_timeout+0x174>)
    7c82:	4a56      	ldr	r2, [pc, #344]	; (7ddc <z_add_timeout+0x178>)
    7c84:	4856      	ldr	r0, [pc, #344]	; (7de0 <z_add_timeout+0x17c>)
    7c86:	235d      	movs	r3, #93	; 0x5d
    7c88:	f001 f901 	bl	8e8e <printk>
    7c8c:	4855      	ldr	r0, [pc, #340]	; (7de4 <z_add_timeout+0x180>)
    7c8e:	f001 f8fe 	bl	8e8e <printk>
    7c92:	4852      	ldr	r0, [pc, #328]	; (7ddc <z_add_timeout+0x178>)
    7c94:	215d      	movs	r1, #93	; 0x5d
    7c96:	f001 f823 	bl	8ce0 <assert_post_action>
	to->fn = fn;
    7c9a:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    7c9e:	f04f 0320 	mov.w	r3, #32
    7ca2:	f3ef 8b11 	mrs	fp, BASEPRI
    7ca6:	f383 8812 	msr	BASEPRI_MAX, r3
    7caa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7cae:	484e      	ldr	r0, [pc, #312]	; (7de8 <z_add_timeout+0x184>)
    7cb0:	f7ff ff62 	bl	7b78 <z_spin_lock_valid>
    7cb4:	b968      	cbnz	r0, 7cd2 <z_add_timeout+0x6e>
    7cb6:	4a4d      	ldr	r2, [pc, #308]	; (7dec <z_add_timeout+0x188>)
    7cb8:	494d      	ldr	r1, [pc, #308]	; (7df0 <z_add_timeout+0x18c>)
    7cba:	4849      	ldr	r0, [pc, #292]	; (7de0 <z_add_timeout+0x17c>)
    7cbc:	2381      	movs	r3, #129	; 0x81
    7cbe:	f001 f8e6 	bl	8e8e <printk>
    7cc2:	4949      	ldr	r1, [pc, #292]	; (7de8 <z_add_timeout+0x184>)
    7cc4:	484b      	ldr	r0, [pc, #300]	; (7df4 <z_add_timeout+0x190>)
    7cc6:	f001 f8e2 	bl	8e8e <printk>
    7cca:	4848      	ldr	r0, [pc, #288]	; (7dec <z_add_timeout+0x188>)
    7ccc:	2181      	movs	r1, #129	; 0x81
    7cce:	f001 f807 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7cd2:	4845      	ldr	r0, [pc, #276]	; (7de8 <z_add_timeout+0x184>)
    7cd4:	f7ff ff6e 	bl	7bb4 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    7cd8:	f06f 0301 	mvn.w	r3, #1
    7cdc:	ebb3 0804 	subs.w	r8, r3, r4
    7ce0:	f04f 32ff 	mov.w	r2, #4294967295
    7ce4:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    7ce8:	f1b8 0f00 	cmp.w	r8, #0
    7cec:	f179 0100 	sbcs.w	r1, r9, #0
    7cf0:	db1c      	blt.n	7d2c <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    7cf2:	4841      	ldr	r0, [pc, #260]	; (7df8 <z_add_timeout+0x194>)
    7cf4:	e9d0 1000 	ldrd	r1, r0, [r0]
    7cf8:	1a5b      	subs	r3, r3, r1
    7cfa:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    7cfe:	1b1e      	subs	r6, r3, r4
    7d00:	eb62 0705 	sbc.w	r7, r2, r5
    7d04:	2e01      	cmp	r6, #1
    7d06:	f177 0300 	sbcs.w	r3, r7, #0
    7d0a:	bfbc      	itt	lt
    7d0c:	2601      	movlt	r6, #1
    7d0e:	2700      	movlt	r7, #0
    7d10:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    7d14:	4a39      	ldr	r2, [pc, #228]	; (7dfc <z_add_timeout+0x198>)
    7d16:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7d1a:	4293      	cmp	r3, r2
    7d1c:	d11d      	bne.n	7d5a <z_add_timeout+0xf6>
	node->prev = tail;
    7d1e:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    7d22:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    7d26:	f8c2 a004 	str.w	sl, [r2, #4]
}
    7d2a:	e02c      	b.n	7d86 <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    7d2c:	f7ff ff4a 	bl	7bc4 <elapsed>
    7d30:	1c63      	adds	r3, r4, #1
    7d32:	9300      	str	r3, [sp, #0]
    7d34:	f145 0300 	adc.w	r3, r5, #0
    7d38:	9301      	str	r3, [sp, #4]
    7d3a:	e9dd 2300 	ldrd	r2, r3, [sp]
    7d3e:	1812      	adds	r2, r2, r0
    7d40:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    7d44:	e9ca 2304 	strd	r2, r3, [sl, #16]
    7d48:	e7e4      	b.n	7d14 <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    7d4a:	1be0      	subs	r0, r4, r7
    7d4c:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    7d50:	42b3      	cmp	r3, r6
    7d52:	e9ca 0104 	strd	r0, r1, [sl, #16]
    7d56:	d0e2      	beq.n	7d1e <z_add_timeout+0xba>
    7d58:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    7d5a:	2b00      	cmp	r3, #0
    7d5c:	d0df      	beq.n	7d1e <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    7d5e:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    7d62:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    7d66:	42bc      	cmp	r4, r7
    7d68:	eb75 0108 	sbcs.w	r1, r5, r8
    7d6c:	daed      	bge.n	7d4a <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    7d6e:	1b38      	subs	r0, r7, r4
    7d70:	eb68 0105 	sbc.w	r1, r8, r5
    7d74:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    7d78:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    7d7a:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    7d7e:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    7d82:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    7d86:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7d88:	4293      	cmp	r3, r2
    7d8a:	d00b      	beq.n	7da4 <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    7d8c:	459a      	cmp	sl, r3
    7d8e:	d109      	bne.n	7da4 <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    7d90:	f7ff ff22 	bl	7bd8 <next_timeout>

			if (next_time == 0 ||
    7d94:	b118      	cbz	r0, 7d9e <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    7d96:	4b1a      	ldr	r3, [pc, #104]	; (7e00 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    7d98:	691b      	ldr	r3, [r3, #16]
    7d9a:	4283      	cmp	r3, r0
    7d9c:	d002      	beq.n	7da4 <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    7d9e:	2100      	movs	r1, #0
    7da0:	f7fc fc50 	bl	4644 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7da4:	4810      	ldr	r0, [pc, #64]	; (7de8 <z_add_timeout+0x184>)
    7da6:	f7ff fef5 	bl	7b94 <z_spin_unlock_valid>
    7daa:	b968      	cbnz	r0, 7dc8 <z_add_timeout+0x164>
    7dac:	4a0f      	ldr	r2, [pc, #60]	; (7dec <z_add_timeout+0x188>)
    7dae:	4915      	ldr	r1, [pc, #84]	; (7e04 <z_add_timeout+0x1a0>)
    7db0:	480b      	ldr	r0, [pc, #44]	; (7de0 <z_add_timeout+0x17c>)
    7db2:	23ac      	movs	r3, #172	; 0xac
    7db4:	f001 f86b 	bl	8e8e <printk>
    7db8:	490b      	ldr	r1, [pc, #44]	; (7de8 <z_add_timeout+0x184>)
    7dba:	4813      	ldr	r0, [pc, #76]	; (7e08 <z_add_timeout+0x1a4>)
    7dbc:	f001 f867 	bl	8e8e <printk>
    7dc0:	480a      	ldr	r0, [pc, #40]	; (7dec <z_add_timeout+0x188>)
    7dc2:	21ac      	movs	r1, #172	; 0xac
    7dc4:	f000 ff8c 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7dc8:	f38b 8811 	msr	BASEPRI, fp
    7dcc:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    7dd0:	b003      	add	sp, #12
    7dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7dd6:	bf00      	nop
    7dd8:	0000ad60 	.word	0x0000ad60
    7ddc:	0000ad3c 	.word	0x0000ad3c
    7de0:	00009cc3 	.word	0x00009cc3
    7de4:	0000a928 	.word	0x0000a928
    7de8:	20000c30 	.word	0x20000c30
    7dec:	00009f1c 	.word	0x00009f1c
    7df0:	00009f6e 	.word	0x00009f6e
    7df4:	00009f83 	.word	0x00009f83
    7df8:	20000598 	.word	0x20000598
    7dfc:	20000184 	.word	0x20000184
    7e00:	20000be8 	.word	0x20000be8
    7e04:	00009f42 	.word	0x00009f42
    7e08:	00009f59 	.word	0x00009f59

00007e0c <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    7e0c:	b538      	push	{r3, r4, r5, lr}
    7e0e:	4604      	mov	r4, r0
	__asm__ volatile(
    7e10:	f04f 0320 	mov.w	r3, #32
    7e14:	f3ef 8511 	mrs	r5, BASEPRI
    7e18:	f383 8812 	msr	BASEPRI_MAX, r3
    7e1c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7e20:	481a      	ldr	r0, [pc, #104]	; (7e8c <z_abort_timeout+0x80>)
    7e22:	f7ff fea9 	bl	7b78 <z_spin_lock_valid>
    7e26:	b968      	cbnz	r0, 7e44 <z_abort_timeout+0x38>
    7e28:	4a19      	ldr	r2, [pc, #100]	; (7e90 <z_abort_timeout+0x84>)
    7e2a:	491a      	ldr	r1, [pc, #104]	; (7e94 <z_abort_timeout+0x88>)
    7e2c:	481a      	ldr	r0, [pc, #104]	; (7e98 <z_abort_timeout+0x8c>)
    7e2e:	2381      	movs	r3, #129	; 0x81
    7e30:	f001 f82d 	bl	8e8e <printk>
    7e34:	4915      	ldr	r1, [pc, #84]	; (7e8c <z_abort_timeout+0x80>)
    7e36:	4819      	ldr	r0, [pc, #100]	; (7e9c <z_abort_timeout+0x90>)
    7e38:	f001 f829 	bl	8e8e <printk>
    7e3c:	4814      	ldr	r0, [pc, #80]	; (7e90 <z_abort_timeout+0x84>)
    7e3e:	2181      	movs	r1, #129	; 0x81
    7e40:	f000 ff4e 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7e44:	4811      	ldr	r0, [pc, #68]	; (7e8c <z_abort_timeout+0x80>)
    7e46:	f7ff feb5 	bl	7bb4 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    7e4a:	6823      	ldr	r3, [r4, #0]
    7e4c:	b1db      	cbz	r3, 7e86 <z_abort_timeout+0x7a>
			remove_timeout(to);
    7e4e:	4620      	mov	r0, r4
    7e50:	f7ff feee 	bl	7c30 <remove_timeout>
			ret = 0;
    7e54:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7e56:	480d      	ldr	r0, [pc, #52]	; (7e8c <z_abort_timeout+0x80>)
    7e58:	f7ff fe9c 	bl	7b94 <z_spin_unlock_valid>
    7e5c:	b968      	cbnz	r0, 7e7a <z_abort_timeout+0x6e>
    7e5e:	4a0c      	ldr	r2, [pc, #48]	; (7e90 <z_abort_timeout+0x84>)
    7e60:	490f      	ldr	r1, [pc, #60]	; (7ea0 <z_abort_timeout+0x94>)
    7e62:	480d      	ldr	r0, [pc, #52]	; (7e98 <z_abort_timeout+0x8c>)
    7e64:	23ac      	movs	r3, #172	; 0xac
    7e66:	f001 f812 	bl	8e8e <printk>
    7e6a:	4908      	ldr	r1, [pc, #32]	; (7e8c <z_abort_timeout+0x80>)
    7e6c:	480d      	ldr	r0, [pc, #52]	; (7ea4 <z_abort_timeout+0x98>)
    7e6e:	f001 f80e 	bl	8e8e <printk>
    7e72:	4807      	ldr	r0, [pc, #28]	; (7e90 <z_abort_timeout+0x84>)
    7e74:	21ac      	movs	r1, #172	; 0xac
    7e76:	f000 ff33 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7e7a:	f385 8811 	msr	BASEPRI, r5
    7e7e:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    7e82:	4620      	mov	r0, r4
    7e84:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    7e86:	f06f 0415 	mvn.w	r4, #21
    7e8a:	e7e4      	b.n	7e56 <z_abort_timeout+0x4a>
    7e8c:	20000c30 	.word	0x20000c30
    7e90:	00009f1c 	.word	0x00009f1c
    7e94:	00009f6e 	.word	0x00009f6e
    7e98:	00009cc3 	.word	0x00009cc3
    7e9c:	00009f83 	.word	0x00009f83
    7ea0:	00009f42 	.word	0x00009f42
    7ea4:	00009f59 	.word	0x00009f59

00007ea8 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    7ea8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    7eaa:	f04f 0320 	mov.w	r3, #32
    7eae:	f3ef 8511 	mrs	r5, BASEPRI
    7eb2:	f383 8812 	msr	BASEPRI_MAX, r3
    7eb6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7eba:	4818      	ldr	r0, [pc, #96]	; (7f1c <z_get_next_timeout_expiry+0x74>)
    7ebc:	f7ff fe5c 	bl	7b78 <z_spin_lock_valid>
    7ec0:	b968      	cbnz	r0, 7ede <z_get_next_timeout_expiry+0x36>
    7ec2:	4a17      	ldr	r2, [pc, #92]	; (7f20 <z_get_next_timeout_expiry+0x78>)
    7ec4:	4917      	ldr	r1, [pc, #92]	; (7f24 <z_get_next_timeout_expiry+0x7c>)
    7ec6:	4818      	ldr	r0, [pc, #96]	; (7f28 <z_get_next_timeout_expiry+0x80>)
    7ec8:	2381      	movs	r3, #129	; 0x81
    7eca:	f000 ffe0 	bl	8e8e <printk>
    7ece:	4913      	ldr	r1, [pc, #76]	; (7f1c <z_get_next_timeout_expiry+0x74>)
    7ed0:	4816      	ldr	r0, [pc, #88]	; (7f2c <z_get_next_timeout_expiry+0x84>)
    7ed2:	f000 ffdc 	bl	8e8e <printk>
    7ed6:	4812      	ldr	r0, [pc, #72]	; (7f20 <z_get_next_timeout_expiry+0x78>)
    7ed8:	2181      	movs	r1, #129	; 0x81
    7eda:	f000 ff01 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7ede:	480f      	ldr	r0, [pc, #60]	; (7f1c <z_get_next_timeout_expiry+0x74>)
    7ee0:	f7ff fe68 	bl	7bb4 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    7ee4:	f7ff fe78 	bl	7bd8 <next_timeout>
    7ee8:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7eea:	480c      	ldr	r0, [pc, #48]	; (7f1c <z_get_next_timeout_expiry+0x74>)
    7eec:	f7ff fe52 	bl	7b94 <z_spin_unlock_valid>
    7ef0:	b968      	cbnz	r0, 7f0e <z_get_next_timeout_expiry+0x66>
    7ef2:	4a0b      	ldr	r2, [pc, #44]	; (7f20 <z_get_next_timeout_expiry+0x78>)
    7ef4:	490e      	ldr	r1, [pc, #56]	; (7f30 <z_get_next_timeout_expiry+0x88>)
    7ef6:	480c      	ldr	r0, [pc, #48]	; (7f28 <z_get_next_timeout_expiry+0x80>)
    7ef8:	23ac      	movs	r3, #172	; 0xac
    7efa:	f000 ffc8 	bl	8e8e <printk>
    7efe:	4907      	ldr	r1, [pc, #28]	; (7f1c <z_get_next_timeout_expiry+0x74>)
    7f00:	480c      	ldr	r0, [pc, #48]	; (7f34 <z_get_next_timeout_expiry+0x8c>)
    7f02:	f000 ffc4 	bl	8e8e <printk>
    7f06:	4806      	ldr	r0, [pc, #24]	; (7f20 <z_get_next_timeout_expiry+0x78>)
    7f08:	21ac      	movs	r1, #172	; 0xac
    7f0a:	f000 fee9 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7f0e:	f385 8811 	msr	BASEPRI, r5
    7f12:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    7f16:	4620      	mov	r0, r4
    7f18:	bd38      	pop	{r3, r4, r5, pc}
    7f1a:	bf00      	nop
    7f1c:	20000c30 	.word	0x20000c30
    7f20:	00009f1c 	.word	0x00009f1c
    7f24:	00009f6e 	.word	0x00009f6e
    7f28:	00009cc3 	.word	0x00009cc3
    7f2c:	00009f83 	.word	0x00009f83
    7f30:	00009f42 	.word	0x00009f42
    7f34:	00009f59 	.word	0x00009f59

00007f38 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    7f38:	b570      	push	{r4, r5, r6, lr}
    7f3a:	4604      	mov	r4, r0
    7f3c:	460d      	mov	r5, r1
	__asm__ volatile(
    7f3e:	f04f 0320 	mov.w	r3, #32
    7f42:	f3ef 8611 	mrs	r6, BASEPRI
    7f46:	f383 8812 	msr	BASEPRI_MAX, r3
    7f4a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7f4e:	481b      	ldr	r0, [pc, #108]	; (7fbc <z_set_timeout_expiry+0x84>)
    7f50:	f7ff fe12 	bl	7b78 <z_spin_lock_valid>
    7f54:	b968      	cbnz	r0, 7f72 <z_set_timeout_expiry+0x3a>
    7f56:	4a1a      	ldr	r2, [pc, #104]	; (7fc0 <z_set_timeout_expiry+0x88>)
    7f58:	491a      	ldr	r1, [pc, #104]	; (7fc4 <z_set_timeout_expiry+0x8c>)
    7f5a:	481b      	ldr	r0, [pc, #108]	; (7fc8 <z_set_timeout_expiry+0x90>)
    7f5c:	2381      	movs	r3, #129	; 0x81
    7f5e:	f000 ff96 	bl	8e8e <printk>
    7f62:	4916      	ldr	r1, [pc, #88]	; (7fbc <z_set_timeout_expiry+0x84>)
    7f64:	4819      	ldr	r0, [pc, #100]	; (7fcc <z_set_timeout_expiry+0x94>)
    7f66:	f000 ff92 	bl	8e8e <printk>
    7f6a:	4815      	ldr	r0, [pc, #84]	; (7fc0 <z_set_timeout_expiry+0x88>)
    7f6c:	2181      	movs	r1, #129	; 0x81
    7f6e:	f000 feb7 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    7f72:	4812      	ldr	r0, [pc, #72]	; (7fbc <z_set_timeout_expiry+0x84>)
    7f74:	f7ff fe1e 	bl	7bb4 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    7f78:	f7ff fe2e 	bl	7bd8 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    7f7c:	2801      	cmp	r0, #1
    7f7e:	dd05      	ble.n	7f8c <z_set_timeout_expiry+0x54>
    7f80:	42a0      	cmp	r0, r4
    7f82:	db03      	blt.n	7f8c <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    7f84:	4629      	mov	r1, r5
    7f86:	4620      	mov	r0, r4
    7f88:	f7fc fb5c 	bl	4644 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7f8c:	480b      	ldr	r0, [pc, #44]	; (7fbc <z_set_timeout_expiry+0x84>)
    7f8e:	f7ff fe01 	bl	7b94 <z_spin_unlock_valid>
    7f92:	b968      	cbnz	r0, 7fb0 <z_set_timeout_expiry+0x78>
    7f94:	4a0a      	ldr	r2, [pc, #40]	; (7fc0 <z_set_timeout_expiry+0x88>)
    7f96:	490e      	ldr	r1, [pc, #56]	; (7fd0 <z_set_timeout_expiry+0x98>)
    7f98:	480b      	ldr	r0, [pc, #44]	; (7fc8 <z_set_timeout_expiry+0x90>)
    7f9a:	23ac      	movs	r3, #172	; 0xac
    7f9c:	f000 ff77 	bl	8e8e <printk>
    7fa0:	4906      	ldr	r1, [pc, #24]	; (7fbc <z_set_timeout_expiry+0x84>)
    7fa2:	480c      	ldr	r0, [pc, #48]	; (7fd4 <z_set_timeout_expiry+0x9c>)
    7fa4:	f000 ff73 	bl	8e8e <printk>
    7fa8:	4805      	ldr	r0, [pc, #20]	; (7fc0 <z_set_timeout_expiry+0x88>)
    7faa:	21ac      	movs	r1, #172	; 0xac
    7fac:	f000 fe98 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    7fb0:	f386 8811 	msr	BASEPRI, r6
    7fb4:	f3bf 8f6f 	isb	sy
		}
	}
}
    7fb8:	bd70      	pop	{r4, r5, r6, pc}
    7fba:	bf00      	nop
    7fbc:	20000c30 	.word	0x20000c30
    7fc0:	00009f1c 	.word	0x00009f1c
    7fc4:	00009f6e 	.word	0x00009f6e
    7fc8:	00009cc3 	.word	0x00009cc3
    7fcc:	00009f83 	.word	0x00009f83
    7fd0:	00009f42 	.word	0x00009f42
    7fd4:	00009f59 	.word	0x00009f59

00007fd8 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    7fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7fdc:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    7fde:	f7fe fc0d 	bl	67fc <z_time_slice>
	__asm__ volatile(
    7fe2:	f04f 0320 	mov.w	r3, #32
    7fe6:	f3ef 8711 	mrs	r7, BASEPRI
    7fea:	f383 8812 	msr	BASEPRI_MAX, r3
    7fee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7ff2:	4855      	ldr	r0, [pc, #340]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    7ff4:	f7ff fdc0 	bl	7b78 <z_spin_lock_valid>
    7ff8:	b968      	cbnz	r0, 8016 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16>
    7ffa:	4a54      	ldr	r2, [pc, #336]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    7ffc:	4954      	ldr	r1, [pc, #336]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    7ffe:	4855      	ldr	r0, [pc, #340]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    8000:	2381      	movs	r3, #129	; 0x81
    8002:	f000 ff44 	bl	8e8e <printk>
    8006:	4950      	ldr	r1, [pc, #320]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    8008:	4853      	ldr	r0, [pc, #332]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    800a:	f000 ff40 	bl	8e8e <printk>
    800e:	484f      	ldr	r0, [pc, #316]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    8010:	2181      	movs	r1, #129	; 0x81
    8012:	f000 fe65 	bl	8ce0 <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    8016:	4d51      	ldr	r5, [pc, #324]	; (815c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x15c>)
    8018:	4e51      	ldr	r6, [pc, #324]	; (8160 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x160>)
	z_spin_lock_set_owner(l);
    801a:	484b      	ldr	r0, [pc, #300]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
	return list->head == list;
    801c:	f8df a14c 	ldr.w	sl, [pc, #332]	; 816c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16c>
    8020:	f7ff fdc8 	bl	7bb4 <z_spin_lock_set_owner>
    8024:	46b3      	mov	fp, r6
    8026:	602c      	str	r4, [r5, #0]
    8028:	e9d6 2300 	ldrd	r2, r3, [r6]
    802c:	f8d5 c000 	ldr.w	ip, [r5]
    8030:	f8da 4000 	ldr.w	r4, [sl]
    8034:	e9cd 2300 	strd	r2, r3, [sp]
    8038:	4662      	mov	r2, ip
    803a:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    803c:	4554      	cmp	r4, sl
    803e:	46e0      	mov	r8, ip
    8040:	4699      	mov	r9, r3
    8042:	d00c      	beq.n	805e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x5e>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    8044:	b15c      	cbz	r4, 805e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x5e>
    8046:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    804a:	458c      	cmp	ip, r1
    804c:	eb79 0302 	sbcs.w	r3, r9, r2
    8050:	da2e      	bge.n	80b0 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xb0>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    8052:	ebb1 000c 	subs.w	r0, r1, ip
    8056:	eb62 0109 	sbc.w	r1, r2, r9
    805a:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    805e:	9a00      	ldr	r2, [sp, #0]
    8060:	9901      	ldr	r1, [sp, #4]
    8062:	eb18 0202 	adds.w	r2, r8, r2
    8066:	464b      	mov	r3, r9
    8068:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    806c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    806e:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    8072:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    8074:	f7ff fdb0 	bl	7bd8 <next_timeout>
    8078:	4621      	mov	r1, r4
    807a:	f7fc fae3 	bl	4644 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    807e:	4832      	ldr	r0, [pc, #200]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    8080:	f7ff fd88 	bl	7b94 <z_spin_unlock_valid>
    8084:	b968      	cbnz	r0, 80a2 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa2>
    8086:	4a31      	ldr	r2, [pc, #196]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    8088:	4936      	ldr	r1, [pc, #216]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    808a:	4832      	ldr	r0, [pc, #200]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    808c:	23ac      	movs	r3, #172	; 0xac
    808e:	f000 fefe 	bl	8e8e <printk>
    8092:	492d      	ldr	r1, [pc, #180]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    8094:	4834      	ldr	r0, [pc, #208]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    8096:	f000 fefa 	bl	8e8e <printk>
    809a:	482c      	ldr	r0, [pc, #176]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    809c:	21ac      	movs	r1, #172	; 0xac
    809e:	f000 fe1f 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    80a2:	f387 8811 	msr	BASEPRI, r7
    80a6:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    80aa:	b003      	add	sp, #12
    80ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    80b0:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    80b4:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    80b8:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    80bc:	f04f 0200 	mov.w	r2, #0
    80c0:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    80c4:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    80c8:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    80ca:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    80ce:	4620      	mov	r0, r4
		curr_tick += dt;
    80d0:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    80d4:	f7ff fdac 	bl	7c30 <remove_timeout>
    80d8:	481b      	ldr	r0, [pc, #108]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    80da:	f7ff fd5b 	bl	7b94 <z_spin_unlock_valid>
    80de:	b968      	cbnz	r0, 80fc <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xfc>
    80e0:	4a1a      	ldr	r2, [pc, #104]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    80e2:	4920      	ldr	r1, [pc, #128]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    80e4:	481b      	ldr	r0, [pc, #108]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    80e6:	23ac      	movs	r3, #172	; 0xac
    80e8:	f000 fed1 	bl	8e8e <printk>
    80ec:	4916      	ldr	r1, [pc, #88]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    80ee:	481e      	ldr	r0, [pc, #120]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    80f0:	f000 fecd 	bl	8e8e <printk>
    80f4:	4815      	ldr	r0, [pc, #84]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    80f6:	21ac      	movs	r1, #172	; 0xac
    80f8:	f000 fdf2 	bl	8ce0 <assert_post_action>
    80fc:	f387 8811 	msr	BASEPRI, r7
    8100:	f3bf 8f6f 	isb	sy
		t->fn(t);
    8104:	68a3      	ldr	r3, [r4, #8]
    8106:	4620      	mov	r0, r4
    8108:	4798      	blx	r3
	__asm__ volatile(
    810a:	f04f 0320 	mov.w	r3, #32
    810e:	f3ef 8711 	mrs	r7, BASEPRI
    8112:	f383 8812 	msr	BASEPRI_MAX, r3
    8116:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    811a:	480b      	ldr	r0, [pc, #44]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    811c:	f7ff fd2c 	bl	7b78 <z_spin_lock_valid>
    8120:	b968      	cbnz	r0, 813e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x13e>
    8122:	4a0a      	ldr	r2, [pc, #40]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    8124:	490a      	ldr	r1, [pc, #40]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    8126:	480b      	ldr	r0, [pc, #44]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    8128:	2381      	movs	r3, #129	; 0x81
    812a:	f000 feb0 	bl	8e8e <printk>
    812e:	4906      	ldr	r1, [pc, #24]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    8130:	4809      	ldr	r0, [pc, #36]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    8132:	f000 feac 	bl	8e8e <printk>
    8136:	4805      	ldr	r0, [pc, #20]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    8138:	2181      	movs	r1, #129	; 0x81
    813a:	f000 fdd1 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    813e:	4802      	ldr	r0, [pc, #8]	; (8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>)
    8140:	f7ff fd38 	bl	7bb4 <z_spin_lock_set_owner>
	return k;
    8144:	e770      	b.n	8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>
    8146:	bf00      	nop
    8148:	20000c30 	.word	0x20000c30
    814c:	00009f1c 	.word	0x00009f1c
    8150:	00009f6e 	.word	0x00009f6e
    8154:	00009cc3 	.word	0x00009cc3
    8158:	00009f83 	.word	0x00009f83
    815c:	20000c2c 	.word	0x20000c2c
    8160:	20000598 	.word	0x20000598
    8164:	00009f42 	.word	0x00009f42
    8168:	00009f59 	.word	0x00009f59
    816c:	20000184 	.word	0x20000184

00008170 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    8170:	b570      	push	{r4, r5, r6, lr}
    8172:	f04f 0320 	mov.w	r3, #32
    8176:	f3ef 8611 	mrs	r6, BASEPRI
    817a:	f383 8812 	msr	BASEPRI_MAX, r3
    817e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8182:	481b      	ldr	r0, [pc, #108]	; (81f0 <sys_clock_tick_get+0x80>)
    8184:	f7ff fcf8 	bl	7b78 <z_spin_lock_valid>
    8188:	b968      	cbnz	r0, 81a6 <sys_clock_tick_get+0x36>
    818a:	4a1a      	ldr	r2, [pc, #104]	; (81f4 <sys_clock_tick_get+0x84>)
    818c:	491a      	ldr	r1, [pc, #104]	; (81f8 <sys_clock_tick_get+0x88>)
    818e:	481b      	ldr	r0, [pc, #108]	; (81fc <sys_clock_tick_get+0x8c>)
    8190:	2381      	movs	r3, #129	; 0x81
    8192:	f000 fe7c 	bl	8e8e <printk>
    8196:	4916      	ldr	r1, [pc, #88]	; (81f0 <sys_clock_tick_get+0x80>)
    8198:	4819      	ldr	r0, [pc, #100]	; (8200 <sys_clock_tick_get+0x90>)
    819a:	f000 fe78 	bl	8e8e <printk>
    819e:	4815      	ldr	r0, [pc, #84]	; (81f4 <sys_clock_tick_get+0x84>)
    81a0:	2181      	movs	r1, #129	; 0x81
    81a2:	f000 fd9d 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    81a6:	4812      	ldr	r0, [pc, #72]	; (81f0 <sys_clock_tick_get+0x80>)
    81a8:	f7ff fd04 	bl	7bb4 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    81ac:	f7fc fa7a 	bl	46a4 <sys_clock_elapsed>
    81b0:	4b14      	ldr	r3, [pc, #80]	; (8204 <sys_clock_tick_get+0x94>)
    81b2:	e9d3 4500 	ldrd	r4, r5, [r3]
    81b6:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    81b8:	480d      	ldr	r0, [pc, #52]	; (81f0 <sys_clock_tick_get+0x80>)
    81ba:	f145 0500 	adc.w	r5, r5, #0
    81be:	f7ff fce9 	bl	7b94 <z_spin_unlock_valid>
    81c2:	b968      	cbnz	r0, 81e0 <sys_clock_tick_get+0x70>
    81c4:	4a0b      	ldr	r2, [pc, #44]	; (81f4 <sys_clock_tick_get+0x84>)
    81c6:	4910      	ldr	r1, [pc, #64]	; (8208 <sys_clock_tick_get+0x98>)
    81c8:	480c      	ldr	r0, [pc, #48]	; (81fc <sys_clock_tick_get+0x8c>)
    81ca:	23ac      	movs	r3, #172	; 0xac
    81cc:	f000 fe5f 	bl	8e8e <printk>
    81d0:	4907      	ldr	r1, [pc, #28]	; (81f0 <sys_clock_tick_get+0x80>)
    81d2:	480e      	ldr	r0, [pc, #56]	; (820c <sys_clock_tick_get+0x9c>)
    81d4:	f000 fe5b 	bl	8e8e <printk>
    81d8:	4806      	ldr	r0, [pc, #24]	; (81f4 <sys_clock_tick_get+0x84>)
    81da:	21ac      	movs	r1, #172	; 0xac
    81dc:	f000 fd80 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    81e0:	f386 8811 	msr	BASEPRI, r6
    81e4:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    81e8:	4620      	mov	r0, r4
    81ea:	4629      	mov	r1, r5
    81ec:	bd70      	pop	{r4, r5, r6, pc}
    81ee:	bf00      	nop
    81f0:	20000c30 	.word	0x20000c30
    81f4:	00009f1c 	.word	0x00009f1c
    81f8:	00009f6e 	.word	0x00009f6e
    81fc:	00009cc3 	.word	0x00009cc3
    8200:	00009f83 	.word	0x00009f83
    8204:	20000598 	.word	0x20000598
    8208:	00009f42 	.word	0x00009f42
    820c:	00009f59 	.word	0x00009f59

00008210 <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    8210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8212:	4604      	mov	r4, r0
	__asm__ volatile(
    8214:	f04f 0320 	mov.w	r3, #32
    8218:	f3ef 8511 	mrs	r5, BASEPRI
    821c:	f383 8812 	msr	BASEPRI_MAX, r3
    8220:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8224:	484c      	ldr	r0, [pc, #304]	; (8358 <z_timer_expiration_handler+0x148>)
    8226:	f7ff fca7 	bl	7b78 <z_spin_lock_valid>
    822a:	b968      	cbnz	r0, 8248 <z_timer_expiration_handler+0x38>
    822c:	4a4b      	ldr	r2, [pc, #300]	; (835c <z_timer_expiration_handler+0x14c>)
    822e:	494c      	ldr	r1, [pc, #304]	; (8360 <z_timer_expiration_handler+0x150>)
    8230:	484c      	ldr	r0, [pc, #304]	; (8364 <z_timer_expiration_handler+0x154>)
    8232:	2381      	movs	r3, #129	; 0x81
    8234:	f000 fe2b 	bl	8e8e <printk>
    8238:	4947      	ldr	r1, [pc, #284]	; (8358 <z_timer_expiration_handler+0x148>)
    823a:	484b      	ldr	r0, [pc, #300]	; (8368 <z_timer_expiration_handler+0x158>)
    823c:	f000 fe27 	bl	8e8e <printk>
    8240:	4846      	ldr	r0, [pc, #280]	; (835c <z_timer_expiration_handler+0x14c>)
    8242:	2181      	movs	r1, #129	; 0x81
    8244:	f000 fd4c 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    8248:	4843      	ldr	r0, [pc, #268]	; (8358 <z_timer_expiration_handler+0x148>)
    824a:	f7ff fcb3 	bl	7bb4 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    824e:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    8252:	1c56      	adds	r6, r2, #1
    8254:	f143 0700 	adc.w	r7, r3, #0
    8258:	2f00      	cmp	r7, #0
    825a:	bf08      	it	eq
    825c:	2e02      	cmpeq	r6, #2
    825e:	d303      	bcc.n	8268 <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8260:	4942      	ldr	r1, [pc, #264]	; (836c <z_timer_expiration_handler+0x15c>)
    8262:	4620      	mov	r0, r4
    8264:	f7ff fcfe 	bl	7c64 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    8268:	6b23      	ldr	r3, [r4, #48]	; 0x30
    826a:	3301      	adds	r3, #1
    826c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    826e:	6a23      	ldr	r3, [r4, #32]
    8270:	2b00      	cmp	r3, #0
    8272:	d035      	beq.n	82e0 <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8274:	4838      	ldr	r0, [pc, #224]	; (8358 <z_timer_expiration_handler+0x148>)
    8276:	f7ff fc8d 	bl	7b94 <z_spin_unlock_valid>
    827a:	b968      	cbnz	r0, 8298 <z_timer_expiration_handler+0x88>
    827c:	4a37      	ldr	r2, [pc, #220]	; (835c <z_timer_expiration_handler+0x14c>)
    827e:	493c      	ldr	r1, [pc, #240]	; (8370 <z_timer_expiration_handler+0x160>)
    8280:	4838      	ldr	r0, [pc, #224]	; (8364 <z_timer_expiration_handler+0x154>)
    8282:	23ac      	movs	r3, #172	; 0xac
    8284:	f000 fe03 	bl	8e8e <printk>
    8288:	4933      	ldr	r1, [pc, #204]	; (8358 <z_timer_expiration_handler+0x148>)
    828a:	483a      	ldr	r0, [pc, #232]	; (8374 <z_timer_expiration_handler+0x164>)
    828c:	f000 fdff 	bl	8e8e <printk>
    8290:	4832      	ldr	r0, [pc, #200]	; (835c <z_timer_expiration_handler+0x14c>)
    8292:	21ac      	movs	r1, #172	; 0xac
    8294:	f000 fd24 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    8298:	f385 8811 	msr	BASEPRI, r5
    829c:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    82a0:	6a23      	ldr	r3, [r4, #32]
    82a2:	4620      	mov	r0, r4
    82a4:	4798      	blx	r3
	__asm__ volatile(
    82a6:	f04f 0320 	mov.w	r3, #32
    82aa:	f3ef 8511 	mrs	r5, BASEPRI
    82ae:	f383 8812 	msr	BASEPRI_MAX, r3
    82b2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    82b6:	4828      	ldr	r0, [pc, #160]	; (8358 <z_timer_expiration_handler+0x148>)
    82b8:	f7ff fc5e 	bl	7b78 <z_spin_lock_valid>
    82bc:	b968      	cbnz	r0, 82da <z_timer_expiration_handler+0xca>
    82be:	4a27      	ldr	r2, [pc, #156]	; (835c <z_timer_expiration_handler+0x14c>)
    82c0:	4927      	ldr	r1, [pc, #156]	; (8360 <z_timer_expiration_handler+0x150>)
    82c2:	4828      	ldr	r0, [pc, #160]	; (8364 <z_timer_expiration_handler+0x154>)
    82c4:	2381      	movs	r3, #129	; 0x81
    82c6:	f000 fde2 	bl	8e8e <printk>
    82ca:	4923      	ldr	r1, [pc, #140]	; (8358 <z_timer_expiration_handler+0x148>)
    82cc:	4826      	ldr	r0, [pc, #152]	; (8368 <z_timer_expiration_handler+0x158>)
    82ce:	f000 fdde 	bl	8e8e <printk>
    82d2:	4822      	ldr	r0, [pc, #136]	; (835c <z_timer_expiration_handler+0x14c>)
    82d4:	2181      	movs	r1, #129	; 0x81
    82d6:	f000 fd03 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    82da:	481f      	ldr	r0, [pc, #124]	; (8358 <z_timer_expiration_handler+0x148>)
    82dc:	f7ff fc6a 	bl	7bb4 <z_spin_lock_set_owner>
	return list->head == list;
    82e0:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    82e4:	42a6      	cmp	r6, r4
    82e6:	d000      	beq.n	82ea <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    82e8:	b9b6      	cbnz	r6, 8318 <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    82ea:	481b      	ldr	r0, [pc, #108]	; (8358 <z_timer_expiration_handler+0x148>)
    82ec:	f7ff fc52 	bl	7b94 <z_spin_unlock_valid>
    82f0:	b968      	cbnz	r0, 830e <z_timer_expiration_handler+0xfe>
    82f2:	4a1a      	ldr	r2, [pc, #104]	; (835c <z_timer_expiration_handler+0x14c>)
    82f4:	491e      	ldr	r1, [pc, #120]	; (8370 <z_timer_expiration_handler+0x160>)
    82f6:	481b      	ldr	r0, [pc, #108]	; (8364 <z_timer_expiration_handler+0x154>)
    82f8:	23ac      	movs	r3, #172	; 0xac
    82fa:	f000 fdc8 	bl	8e8e <printk>
    82fe:	4916      	ldr	r1, [pc, #88]	; (8358 <z_timer_expiration_handler+0x148>)
    8300:	481c      	ldr	r0, [pc, #112]	; (8374 <z_timer_expiration_handler+0x164>)
    8302:	f000 fdc4 	bl	8e8e <printk>
    8306:	4815      	ldr	r0, [pc, #84]	; (835c <z_timer_expiration_handler+0x14c>)
    8308:	21ac      	movs	r1, #172	; 0xac
    830a:	f000 fce9 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    830e:	f385 8811 	msr	BASEPRI, r5
    8312:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    8316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    8318:	4630      	mov	r0, r6
    831a:	f7fe f851 	bl	63c0 <z_unpend_thread_no_timeout>
    831e:	2300      	movs	r3, #0
    8320:	480d      	ldr	r0, [pc, #52]	; (8358 <z_timer_expiration_handler+0x148>)
    8322:	67f3      	str	r3, [r6, #124]	; 0x7c
    8324:	f7ff fc36 	bl	7b94 <z_spin_unlock_valid>
    8328:	b968      	cbnz	r0, 8346 <z_timer_expiration_handler+0x136>
    832a:	4a0c      	ldr	r2, [pc, #48]	; (835c <z_timer_expiration_handler+0x14c>)
    832c:	4910      	ldr	r1, [pc, #64]	; (8370 <z_timer_expiration_handler+0x160>)
    832e:	480d      	ldr	r0, [pc, #52]	; (8364 <z_timer_expiration_handler+0x154>)
    8330:	23ac      	movs	r3, #172	; 0xac
    8332:	f000 fdac 	bl	8e8e <printk>
    8336:	4908      	ldr	r1, [pc, #32]	; (8358 <z_timer_expiration_handler+0x148>)
    8338:	480e      	ldr	r0, [pc, #56]	; (8374 <z_timer_expiration_handler+0x164>)
    833a:	f000 fda8 	bl	8e8e <printk>
    833e:	4807      	ldr	r0, [pc, #28]	; (835c <z_timer_expiration_handler+0x14c>)
    8340:	21ac      	movs	r1, #172	; 0xac
    8342:	f000 fccd 	bl	8ce0 <assert_post_action>
    8346:	f385 8811 	msr	BASEPRI, r5
    834a:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    834e:	4630      	mov	r0, r6
}
    8350:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    8354:	f7fe bb1c 	b.w	6990 <z_ready_thread>
    8358:	20000c34 	.word	0x20000c34
    835c:	00009f1c 	.word	0x00009f1c
    8360:	00009f6e 	.word	0x00009f6e
    8364:	00009cc3 	.word	0x00009cc3
    8368:	00009f83 	.word	0x00009f83
    836c:	00008211 	.word	0x00008211
    8370:	00009f42 	.word	0x00009f42
    8374:	00009f59 	.word	0x00009f59

00008378 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    8378:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    837c:	4619      	mov	r1, r3
    837e:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8380:	1c4c      	adds	r4, r1, #1
{
    8382:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8384:	bf08      	it	eq
    8386:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    838a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    838e:	4680      	mov	r8, r0
    8390:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8392:	d04c      	beq.n	842e <z_impl_k_timer_start+0xb6>
    8394:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    8396:	1c6b      	adds	r3, r5, #1
    8398:	bf08      	it	eq
    839a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    839e:	4614      	mov	r4, r2
    83a0:	d019      	beq.n	83d6 <z_impl_k_timer_start+0x5e>
    83a2:	ea54 0305 	orrs.w	r3, r4, r5
    83a6:	d016      	beq.n	83d6 <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    83a8:	f06f 0301 	mvn.w	r3, #1
    83ac:	ebb3 0a02 	subs.w	sl, r3, r2
    83b0:	f04f 33ff 	mov.w	r3, #4294967295
    83b4:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    83b8:	f1ba 0f00 	cmp.w	sl, #0
    83bc:	f17b 0300 	sbcs.w	r3, fp, #0
    83c0:	da09      	bge.n	83d6 <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    83c2:	f112 34ff 	adds.w	r4, r2, #4294967295
    83c6:	f145 35ff 	adc.w	r5, r5, #4294967295
    83ca:	2c01      	cmp	r4, #1
    83cc:	f175 0300 	sbcs.w	r3, r5, #0
    83d0:	bfbc      	itt	lt
    83d2:	2401      	movlt	r4, #1
    83d4:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    83d6:	f06f 0301 	mvn.w	r3, #1
    83da:	1a1b      	subs	r3, r3, r0
    83dc:	9300      	str	r3, [sp, #0]
    83de:	f04f 33ff 	mov.w	r3, #4294967295
    83e2:	eb63 0301 	sbc.w	r3, r3, r1
    83e6:	9301      	str	r3, [sp, #4]
    83e8:	e9dd 2300 	ldrd	r2, r3, [sp]
    83ec:	2a00      	cmp	r2, #0
    83ee:	f173 0300 	sbcs.w	r3, r3, #0
    83f2:	da0c      	bge.n	840e <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    83f4:	f110 38ff 	adds.w	r8, r0, #4294967295
    83f8:	f141 39ff 	adc.w	r9, r1, #4294967295
    83fc:	f1b8 0f00 	cmp.w	r8, #0
    8400:	f179 0300 	sbcs.w	r3, r9, #0
    8404:	bfbc      	itt	lt
    8406:	f04f 0800 	movlt.w	r8, #0
    840a:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    840e:	4630      	mov	r0, r6
    8410:	f7ff fcfc 	bl	7e0c <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    8414:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8416:	4907      	ldr	r1, [pc, #28]	; (8434 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    8418:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    841a:	4642      	mov	r2, r8
    841c:	464b      	mov	r3, r9
    841e:	4630      	mov	r0, r6
	timer->period = period;
    8420:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    8424:	b002      	add	sp, #8
    8426:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    842a:	f7ff bc1b 	b.w	7c64 <z_add_timeout>
}
    842e:	b002      	add	sp, #8
    8430:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    8434:	00008211 	.word	0x00008211

00008438 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    8438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    843c:	4e7e      	ldr	r6, [pc, #504]	; (8638 <work_queue_main+0x200>)
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    843e:	4f7f      	ldr	r7, [pc, #508]	; (863c <work_queue_main+0x204>)
{
    8440:	b085      	sub	sp, #20
    8442:	4604      	mov	r4, r0
	__asm__ volatile(
    8444:	f04f 0320 	mov.w	r3, #32
    8448:	f3ef 8811 	mrs	r8, BASEPRI
    844c:	f383 8812 	msr	BASEPRI_MAX, r3
    8450:	f3bf 8f6f 	isb	sy
    8454:	4630      	mov	r0, r6
    8456:	f7ff fb8f 	bl	7b78 <z_spin_lock_valid>
    845a:	b968      	cbnz	r0, 8478 <work_queue_main+0x40>
    845c:	4a78      	ldr	r2, [pc, #480]	; (8640 <work_queue_main+0x208>)
    845e:	4979      	ldr	r1, [pc, #484]	; (8644 <work_queue_main+0x20c>)
    8460:	4879      	ldr	r0, [pc, #484]	; (8648 <work_queue_main+0x210>)
    8462:	2381      	movs	r3, #129	; 0x81
    8464:	f000 fd13 	bl	8e8e <printk>
    8468:	4878      	ldr	r0, [pc, #480]	; (864c <work_queue_main+0x214>)
    846a:	4631      	mov	r1, r6
    846c:	f000 fd0f 	bl	8e8e <printk>
    8470:	4873      	ldr	r0, [pc, #460]	; (8640 <work_queue_main+0x208>)
    8472:	2181      	movs	r1, #129	; 0x81
    8474:	f000 fc34 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    8478:	4630      	mov	r0, r6
    847a:	f7ff fb9b 	bl	7bb4 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(slist)
    847e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	return list->head;
    8482:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
Z_GENLIST_GET(slist, snode)
    8486:	b9ad      	cbnz	r5, 84b4 <work_queue_main+0x7c>
	*flagp &= ~BIT(bit);
    8488:	f023 0204 	bic.w	r2, r3, #4
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    848c:	0758      	lsls	r0, r3, #29
	*flagp &= ~BIT(bit);
    848e:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
    8492:	f100 8092 	bmi.w	85ba <work_queue_main+0x182>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    8496:	2300      	movs	r3, #0
    8498:	9302      	str	r3, [sp, #8]
    849a:	f04f 32ff 	mov.w	r2, #4294967295
    849e:	f04f 33ff 	mov.w	r3, #4294967295
    84a2:	e9cd 2300 	strd	r2, r3, [sp]
    84a6:	4641      	mov	r1, r8
    84a8:	f104 0288 	add.w	r2, r4, #136	; 0x88
    84ac:	4630      	mov	r0, r6
    84ae:	f7ff f927 	bl	7700 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
    84b2:	e7c7      	b.n	8444 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    84b4:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
    84b8:	682a      	ldr	r2, [r5, #0]
	list->head = node;
    84ba:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    84be:	428d      	cmp	r5, r1
    84c0:	d101      	bne.n	84c6 <work_queue_main+0x8e>
	list->tail = node;
    84c2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    84c6:	f043 0302 	orr.w	r3, r3, #2
    84ca:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    84ce:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
    84d0:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
    84d4:	f023 0304 	bic.w	r3, r3, #4
    84d8:	f043 0301 	orr.w	r3, r3, #1
    84dc:	60eb      	str	r3, [r5, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    84de:	4630      	mov	r0, r6
    84e0:	f7ff fb58 	bl	7b94 <z_spin_unlock_valid>
    84e4:	b968      	cbnz	r0, 8502 <work_queue_main+0xca>
    84e6:	4a56      	ldr	r2, [pc, #344]	; (8640 <work_queue_main+0x208>)
    84e8:	4959      	ldr	r1, [pc, #356]	; (8650 <work_queue_main+0x218>)
    84ea:	4857      	ldr	r0, [pc, #348]	; (8648 <work_queue_main+0x210>)
    84ec:	23ac      	movs	r3, #172	; 0xac
    84ee:	f000 fcce 	bl	8e8e <printk>
    84f2:	4858      	ldr	r0, [pc, #352]	; (8654 <work_queue_main+0x21c>)
    84f4:	4631      	mov	r1, r6
    84f6:	f000 fcca 	bl	8e8e <printk>
    84fa:	4851      	ldr	r0, [pc, #324]	; (8640 <work_queue_main+0x208>)
    84fc:	21ac      	movs	r1, #172	; 0xac
    84fe:	f000 fbef 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    8502:	f388 8811 	msr	BASEPRI, r8
    8506:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
    850a:	f1b9 0f00 	cmp.w	r9, #0
    850e:	d10b      	bne.n	8528 <work_queue_main+0xf0>
    8510:	4951      	ldr	r1, [pc, #324]	; (8658 <work_queue_main+0x220>)
    8512:	484d      	ldr	r0, [pc, #308]	; (8648 <work_queue_main+0x210>)
    8514:	4a51      	ldr	r2, [pc, #324]	; (865c <work_queue_main+0x224>)
    8516:	f44f 7322 	mov.w	r3, #648	; 0x288
    851a:	f000 fcb8 	bl	8e8e <printk>
    851e:	484f      	ldr	r0, [pc, #316]	; (865c <work_queue_main+0x224>)
    8520:	f44f 7122 	mov.w	r1, #648	; 0x288
    8524:	f000 fbdc 	bl	8ce0 <assert_post_action>
		handler(work);
    8528:	4628      	mov	r0, r5
    852a:	47c8      	blx	r9
	__asm__ volatile(
    852c:	f04f 0320 	mov.w	r3, #32
    8530:	f3ef 8a11 	mrs	sl, BASEPRI
    8534:	f383 8812 	msr	BASEPRI_MAX, r3
    8538:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    853c:	4630      	mov	r0, r6
    853e:	f7ff fb1b 	bl	7b78 <z_spin_lock_valid>
    8542:	b968      	cbnz	r0, 8560 <work_queue_main+0x128>
    8544:	4a3e      	ldr	r2, [pc, #248]	; (8640 <work_queue_main+0x208>)
    8546:	493f      	ldr	r1, [pc, #252]	; (8644 <work_queue_main+0x20c>)
    8548:	483f      	ldr	r0, [pc, #252]	; (8648 <work_queue_main+0x210>)
    854a:	2381      	movs	r3, #129	; 0x81
    854c:	f000 fc9f 	bl	8e8e <printk>
    8550:	483e      	ldr	r0, [pc, #248]	; (864c <work_queue_main+0x214>)
    8552:	4631      	mov	r1, r6
    8554:	f000 fc9b 	bl	8e8e <printk>
    8558:	4839      	ldr	r0, [pc, #228]	; (8640 <work_queue_main+0x208>)
    855a:	2181      	movs	r1, #129	; 0x81
    855c:	f000 fbc0 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    8560:	4630      	mov	r0, r6
    8562:	f7ff fb27 	bl	7bb4 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
    8566:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8568:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    856a:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    856e:	d42e      	bmi.n	85ce <work_queue_main+0x196>
	*flagp &= ~BIT(bit);
    8570:	60ea      	str	r2, [r5, #12]
    8572:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    8576:	f023 0302 	bic.w	r3, r3, #2
    857a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    857e:	4630      	mov	r0, r6
	return (*flagp & BIT(bit)) != 0U;
    8580:	f3c3 2500 	ubfx	r5, r3, #8, #1
    8584:	f7ff fb06 	bl	7b94 <z_spin_unlock_valid>
    8588:	b968      	cbnz	r0, 85a6 <work_queue_main+0x16e>
    858a:	4a2d      	ldr	r2, [pc, #180]	; (8640 <work_queue_main+0x208>)
    858c:	4930      	ldr	r1, [pc, #192]	; (8650 <work_queue_main+0x218>)
    858e:	482e      	ldr	r0, [pc, #184]	; (8648 <work_queue_main+0x210>)
    8590:	23ac      	movs	r3, #172	; 0xac
    8592:	f000 fc7c 	bl	8e8e <printk>
    8596:	482f      	ldr	r0, [pc, #188]	; (8654 <work_queue_main+0x21c>)
    8598:	4631      	mov	r1, r6
    859a:	f000 fc78 	bl	8e8e <printk>
    859e:	4828      	ldr	r0, [pc, #160]	; (8640 <work_queue_main+0x208>)
    85a0:	21ac      	movs	r1, #172	; 0xac
    85a2:	f000 fb9d 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    85a6:	f38a 8811 	msr	BASEPRI, sl
    85aa:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    85ae:	2d00      	cmp	r5, #0
    85b0:	f47f af48 	bne.w	8444 <work_queue_main+0xc>
	z_impl_k_yield();
    85b4:	f7fe fdf8 	bl	71a8 <z_impl_k_yield>
}
    85b8:	e744      	b.n	8444 <work_queue_main+0xc>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    85ba:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    85be:	2200      	movs	r2, #0
    85c0:	2101      	movs	r1, #1
    85c2:	4628      	mov	r0, r5
    85c4:	f7ff f844 	bl	7650 <z_sched_wake>
    85c8:	2800      	cmp	r0, #0
    85ca:	d1f8      	bne.n	85be <work_queue_main+0x186>
    85cc:	e763      	b.n	8496 <work_queue_main+0x5e>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    85ce:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
    85d0:	f023 0303 	bic.w	r3, r3, #3
    85d4:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    85d6:	2800      	cmp	r0, #0
    85d8:	d0cb      	beq.n	8572 <work_queue_main+0x13a>
	return node->next;
    85da:	6803      	ldr	r3, [r0, #0]
    85dc:	2b00      	cmp	r3, #0
    85de:	bf38      	it	cc
    85e0:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    85e2:	f04f 0900 	mov.w	r9, #0
    85e6:	4698      	mov	r8, r3
	parent->next = child;
    85e8:	46cb      	mov	fp, r9
		if (wc->work == work) {
    85ea:	6843      	ldr	r3, [r0, #4]
    85ec:	429d      	cmp	r5, r3
    85ee:	4602      	mov	r2, r0
    85f0:	d10d      	bne.n	860e <work_queue_main+0x1d6>
Z_GENLIST_REMOVE(slist, snode)
    85f2:	6802      	ldr	r2, [r0, #0]
    85f4:	f1b9 0f00 	cmp.w	r9, #0
    85f8:	d115      	bne.n	8626 <work_queue_main+0x1ee>
    85fa:	687b      	ldr	r3, [r7, #4]
	list->head = node;
    85fc:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    85fe:	4283      	cmp	r3, r0
    8600:	d100      	bne.n	8604 <work_queue_main+0x1cc>
	list->tail = node;
    8602:	607a      	str	r2, [r7, #4]
	parent->next = child;
    8604:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
    8608:	f7ff f88c 	bl	7724 <z_impl_k_sem_give>
}
    860c:	464a      	mov	r2, r9
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    860e:	f1b8 0f00 	cmp.w	r8, #0
    8612:	d0ae      	beq.n	8572 <work_queue_main+0x13a>
	return node->next;
    8614:	f8d8 3000 	ldr.w	r3, [r8]
    8618:	2b00      	cmp	r3, #0
    861a:	bf38      	it	cc
    861c:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    861e:	4640      	mov	r0, r8
    8620:	4691      	mov	r9, r2
    8622:	4698      	mov	r8, r3
    8624:	e7e1      	b.n	85ea <work_queue_main+0x1b2>
	parent->next = child;
    8626:	f8c9 2000 	str.w	r2, [r9]
Z_GENLIST_REMOVE(slist, snode)
    862a:	687b      	ldr	r3, [r7, #4]
    862c:	4283      	cmp	r3, r0
	list->tail = node;
    862e:	bf08      	it	eq
    8630:	f8c7 9004 	streq.w	r9, [r7, #4]
}
    8634:	e7e6      	b.n	8604 <work_queue_main+0x1cc>
    8636:	bf00      	nop
    8638:	20000c38 	.word	0x20000c38
    863c:	20000c3c 	.word	0x20000c3c
    8640:	00009f1c 	.word	0x00009f1c
    8644:	00009f6e 	.word	0x00009f6e
    8648:	00009cc3 	.word	0x00009cc3
    864c:	00009f83 	.word	0x00009f83
    8650:	00009f42 	.word	0x00009f42
    8654:	00009f59 	.word	0x00009f59
    8658:	0000ada1 	.word	0x0000ada1
    865c:	0000ad80 	.word	0x0000ad80

00008660 <submit_to_queue_locked>:
{
    8660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8662:	68c3      	ldr	r3, [r0, #12]
    8664:	079a      	lsls	r2, r3, #30
{
    8666:	4604      	mov	r4, r0
    8668:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    866a:	f3c3 0540 	ubfx	r5, r3, #1, #1
    866e:	d42b      	bmi.n	86c8 <submit_to_queue_locked+0x68>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    8670:	075f      	lsls	r7, r3, #29
    8672:	d42b      	bmi.n	86cc <submit_to_queue_locked+0x6c>
		if (*queuep == NULL) {
    8674:	680a      	ldr	r2, [r1, #0]
    8676:	b90a      	cbnz	r2, 867c <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    8678:	6882      	ldr	r2, [r0, #8]
    867a:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    867c:	07d8      	lsls	r0, r3, #31
    867e:	d528      	bpl.n	86d2 <submit_to_queue_locked+0x72>
			__ASSERT_NO_MSG(work->queue != NULL);
    8680:	68a3      	ldr	r3, [r4, #8]
    8682:	b95b      	cbnz	r3, 869c <submit_to_queue_locked+0x3c>
    8684:	4924      	ldr	r1, [pc, #144]	; (8718 <submit_to_queue_locked+0xb8>)
    8686:	4825      	ldr	r0, [pc, #148]	; (871c <submit_to_queue_locked+0xbc>)
    8688:	4a25      	ldr	r2, [pc, #148]	; (8720 <submit_to_queue_locked+0xc0>)
    868a:	f44f 73a7 	mov.w	r3, #334	; 0x14e
    868e:	f000 fbfe 	bl	8e8e <printk>
    8692:	4823      	ldr	r0, [pc, #140]	; (8720 <submit_to_queue_locked+0xc0>)
    8694:	f44f 71a7 	mov.w	r1, #334	; 0x14e
    8698:	f000 fb22 	bl	8ce0 <assert_post_action>
			*queuep = work->queue;
    869c:	68a3      	ldr	r3, [r4, #8]
    869e:	6033      	str	r3, [r6, #0]
			ret = 2;
    86a0:	2502      	movs	r5, #2
		int rc = queue_submit_locked(*queuep, work);
    86a2:	6837      	ldr	r7, [r6, #0]
	if (queue == NULL) {
    86a4:	b38f      	cbz	r7, 870a <submit_to_queue_locked+0xaa>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    86a6:	4b1f      	ldr	r3, [pc, #124]	; (8724 <submit_to_queue_locked+0xc4>)
    86a8:	689b      	ldr	r3, [r3, #8]
    86aa:	42bb      	cmp	r3, r7
    86ac:	d113      	bne.n	86d6 <submit_to_queue_locked+0x76>
    86ae:	f000 ff77 	bl	95a0 <k_is_in_isr>
    86b2:	f080 0001 	eor.w	r0, r0, #1
    86b6:	b2c0      	uxtb	r0, r0
	bool draining = flag_test(&queue->flags, K_WORK_QUEUE_DRAIN_BIT);
    86b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    86bc:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    86be:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    86c2:	d525      	bpl.n	8710 <submit_to_queue_locked+0xb0>
	} else if (draining && !chained) {
    86c4:	b14a      	cbz	r2, 86da <submit_to_queue_locked+0x7a>
    86c6:	b950      	cbnz	r0, 86de <submit_to_queue_locked+0x7e>
		ret = -EBUSY;
    86c8:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    86cc:	2300      	movs	r3, #0
    86ce:	6033      	str	r3, [r6, #0]
	return ret;
    86d0:	e015      	b.n	86fe <submit_to_queue_locked+0x9e>
		ret = 1;
    86d2:	2501      	movs	r5, #1
    86d4:	e7e5      	b.n	86a2 <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    86d6:	2000      	movs	r0, #0
    86d8:	e7ee      	b.n	86b8 <submit_to_queue_locked+0x58>
	} else if (plugged && !draining) {
    86da:	071b      	lsls	r3, r3, #28
    86dc:	d4f4      	bmi.n	86c8 <submit_to_queue_locked+0x68>
	parent->next = child;
    86de:	2300      	movs	r3, #0
    86e0:	6023      	str	r3, [r4, #0]
Z_GENLIST_APPEND(slist, snode)
    86e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    86e6:	b963      	cbnz	r3, 8702 <submit_to_queue_locked+0xa2>
	list->head = node;
    86e8:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    86ec:	4638      	mov	r0, r7
    86ee:	f000 ff89 	bl	9604 <notify_queue_locked>
	*flagp |= BIT(bit);
    86f2:	68e3      	ldr	r3, [r4, #12]
    86f4:	f043 0304 	orr.w	r3, r3, #4
    86f8:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    86fa:	6833      	ldr	r3, [r6, #0]
    86fc:	60a3      	str	r3, [r4, #8]
}
    86fe:	4628      	mov	r0, r5
    8700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    8702:	601c      	str	r4, [r3, #0]
	list->tail = node;
    8704:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    8708:	e7f0      	b.n	86ec <submit_to_queue_locked+0x8c>
		return -EINVAL;
    870a:	f06f 0515 	mvn.w	r5, #21
    870e:	e7dd      	b.n	86cc <submit_to_queue_locked+0x6c>
		ret = -ENODEV;
    8710:	f06f 0512 	mvn.w	r5, #18
    8714:	e7da      	b.n	86cc <submit_to_queue_locked+0x6c>
    8716:	bf00      	nop
    8718:	0000adb8 	.word	0x0000adb8
    871c:	00009cc3 	.word	0x00009cc3
    8720:	0000ad80 	.word	0x0000ad80
    8724:	20000be8 	.word	0x20000be8

00008728 <k_work_submit_to_queue>:
{
    8728:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
    872a:	460c      	mov	r4, r1
{
    872c:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
    872e:	b959      	cbnz	r1, 8748 <k_work_submit_to_queue+0x20>
    8730:	4926      	ldr	r1, [pc, #152]	; (87cc <k_work_submit_to_queue+0xa4>)
    8732:	4827      	ldr	r0, [pc, #156]	; (87d0 <k_work_submit_to_queue+0xa8>)
    8734:	4a27      	ldr	r2, [pc, #156]	; (87d4 <k_work_submit_to_queue+0xac>)
    8736:	f240 1369 	movw	r3, #361	; 0x169
    873a:	f000 fba8 	bl	8e8e <printk>
    873e:	4825      	ldr	r0, [pc, #148]	; (87d4 <k_work_submit_to_queue+0xac>)
    8740:	f240 1169 	movw	r1, #361	; 0x169
    8744:	f000 facc 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    8748:	f04f 0320 	mov.w	r3, #32
    874c:	f3ef 8511 	mrs	r5, BASEPRI
    8750:	f383 8812 	msr	BASEPRI_MAX, r3
    8754:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8758:	481f      	ldr	r0, [pc, #124]	; (87d8 <k_work_submit_to_queue+0xb0>)
    875a:	f7ff fa0d 	bl	7b78 <z_spin_lock_valid>
    875e:	b968      	cbnz	r0, 877c <k_work_submit_to_queue+0x54>
    8760:	4a1e      	ldr	r2, [pc, #120]	; (87dc <k_work_submit_to_queue+0xb4>)
    8762:	491f      	ldr	r1, [pc, #124]	; (87e0 <k_work_submit_to_queue+0xb8>)
    8764:	481a      	ldr	r0, [pc, #104]	; (87d0 <k_work_submit_to_queue+0xa8>)
    8766:	2381      	movs	r3, #129	; 0x81
    8768:	f000 fb91 	bl	8e8e <printk>
    876c:	491a      	ldr	r1, [pc, #104]	; (87d8 <k_work_submit_to_queue+0xb0>)
    876e:	481d      	ldr	r0, [pc, #116]	; (87e4 <k_work_submit_to_queue+0xbc>)
    8770:	f000 fb8d 	bl	8e8e <printk>
    8774:	4819      	ldr	r0, [pc, #100]	; (87dc <k_work_submit_to_queue+0xb4>)
    8776:	2181      	movs	r1, #129	; 0x81
    8778:	f000 fab2 	bl	8ce0 <assert_post_action>
	z_spin_lock_set_owner(l);
    877c:	4816      	ldr	r0, [pc, #88]	; (87d8 <k_work_submit_to_queue+0xb0>)
    877e:	f7ff fa19 	bl	7bb4 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
    8782:	4620      	mov	r0, r4
    8784:	a901      	add	r1, sp, #4
    8786:	f7ff ff6b 	bl	8660 <submit_to_queue_locked>
    878a:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    878c:	4812      	ldr	r0, [pc, #72]	; (87d8 <k_work_submit_to_queue+0xb0>)
    878e:	f7ff fa01 	bl	7b94 <z_spin_unlock_valid>
    8792:	b968      	cbnz	r0, 87b0 <k_work_submit_to_queue+0x88>
    8794:	4a11      	ldr	r2, [pc, #68]	; (87dc <k_work_submit_to_queue+0xb4>)
    8796:	4914      	ldr	r1, [pc, #80]	; (87e8 <k_work_submit_to_queue+0xc0>)
    8798:	480d      	ldr	r0, [pc, #52]	; (87d0 <k_work_submit_to_queue+0xa8>)
    879a:	23ac      	movs	r3, #172	; 0xac
    879c:	f000 fb77 	bl	8e8e <printk>
    87a0:	490d      	ldr	r1, [pc, #52]	; (87d8 <k_work_submit_to_queue+0xb0>)
    87a2:	4812      	ldr	r0, [pc, #72]	; (87ec <k_work_submit_to_queue+0xc4>)
    87a4:	f000 fb73 	bl	8e8e <printk>
    87a8:	480c      	ldr	r0, [pc, #48]	; (87dc <k_work_submit_to_queue+0xb4>)
    87aa:	21ac      	movs	r1, #172	; 0xac
    87ac:	f000 fa98 	bl	8ce0 <assert_post_action>
	__asm__ volatile(
    87b0:	f385 8811 	msr	BASEPRI, r5
    87b4:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
    87b8:	2c00      	cmp	r4, #0
    87ba:	dd04      	ble.n	87c6 <k_work_submit_to_queue+0x9e>
	return z_impl_k_is_preempt_thread();
    87bc:	f7fe fe84 	bl	74c8 <z_impl_k_is_preempt_thread>
    87c0:	b108      	cbz	r0, 87c6 <k_work_submit_to_queue+0x9e>
	z_impl_k_yield();
    87c2:	f7fe fcf1 	bl	71a8 <z_impl_k_yield>
}
    87c6:	4620      	mov	r0, r4
    87c8:	b003      	add	sp, #12
    87ca:	bd30      	pop	{r4, r5, pc}
    87cc:	0000add3 	.word	0x0000add3
    87d0:	00009cc3 	.word	0x00009cc3
    87d4:	0000ad80 	.word	0x0000ad80
    87d8:	20000c38 	.word	0x20000c38
    87dc:	00009f1c 	.word	0x00009f1c
    87e0:	00009f6e 	.word	0x00009f6e
    87e4:	00009f83 	.word	0x00009f83
    87e8:	00009f42 	.word	0x00009f42
    87ec:	00009f59 	.word	0x00009f59

000087f0 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    87f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    87f4:	b088      	sub	sp, #32
    87f6:	460e      	mov	r6, r1
    87f8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    87fa:	4617      	mov	r7, r2
    87fc:	4698      	mov	r8, r3
	__ASSERT_NO_MSG(queue);
    87fe:	4604      	mov	r4, r0
    8800:	b958      	cbnz	r0, 881a <k_work_queue_start+0x2a>
    8802:	492e      	ldr	r1, [pc, #184]	; (88bc <k_work_queue_start+0xcc>)
    8804:	482e      	ldr	r0, [pc, #184]	; (88c0 <k_work_queue_start+0xd0>)
    8806:	4a2f      	ldr	r2, [pc, #188]	; (88c4 <k_work_queue_start+0xd4>)
    8808:	f240 23b5 	movw	r3, #693	; 0x2b5
    880c:	f000 fb3f 	bl	8e8e <printk>
    8810:	482c      	ldr	r0, [pc, #176]	; (88c4 <k_work_queue_start+0xd4>)
    8812:	f240 21b5 	movw	r1, #693	; 0x2b5
    8816:	f000 fa63 	bl	8ce0 <assert_post_action>
	__ASSERT_NO_MSG(stack);
    881a:	b95e      	cbnz	r6, 8834 <k_work_queue_start+0x44>
    881c:	492a      	ldr	r1, [pc, #168]	; (88c8 <k_work_queue_start+0xd8>)
    881e:	4828      	ldr	r0, [pc, #160]	; (88c0 <k_work_queue_start+0xd0>)
    8820:	4a28      	ldr	r2, [pc, #160]	; (88c4 <k_work_queue_start+0xd4>)
    8822:	f240 23b6 	movw	r3, #694	; 0x2b6
    8826:	f000 fb32 	bl	8e8e <printk>
    882a:	4826      	ldr	r0, [pc, #152]	; (88c4 <k_work_queue_start+0xd4>)
    882c:	f240 21b6 	movw	r1, #694	; 0x2b6
    8830:	f000 fa56 	bl	8ce0 <assert_post_action>
	return (*flagp & BIT(bit)) != 0U;
    8834:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
    8838:	07db      	lsls	r3, r3, #31
    883a:	d50b      	bpl.n	8854 <k_work_queue_start+0x64>
    883c:	4923      	ldr	r1, [pc, #140]	; (88cc <k_work_queue_start+0xdc>)
    883e:	4820      	ldr	r0, [pc, #128]	; (88c0 <k_work_queue_start+0xd0>)
    8840:	4a20      	ldr	r2, [pc, #128]	; (88c4 <k_work_queue_start+0xd4>)
    8842:	f240 23b7 	movw	r3, #695	; 0x2b7
    8846:	f000 fb22 	bl	8e8e <printk>
    884a:	481e      	ldr	r0, [pc, #120]	; (88c4 <k_work_queue_start+0xd4>)
    884c:	f240 21b7 	movw	r1, #695	; 0x2b7
    8850:	f000 fa46 	bl	8ce0 <assert_post_action>
	list->head = NULL;
    8854:	2300      	movs	r3, #0
	list->tail = NULL;
    8856:	e9c4 3320 	strd	r3, r3, [r4, #128]	; 0x80
    885a:	f104 0388 	add.w	r3, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    885e:	e9c4 3322 	strd	r3, r3, [r4, #136]	; 0x88
    8862:	f104 0390 	add.w	r3, r4, #144	; 0x90
    8866:	e9c4 3324 	strd	r3, r3, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    886a:	b32d      	cbz	r5, 88b8 <k_work_queue_start+0xc8>
    886c:	792b      	ldrb	r3, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    886e:	2b00      	cmp	r3, #0
    8870:	f240 1101 	movw	r1, #257	; 0x101
    8874:	bf08      	it	eq
    8876:	2101      	moveq	r1, #1
	*flagp = flags;
    8878:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    887c:	f04f 32ff 	mov.w	r2, #4294967295
    8880:	f04f 33ff 	mov.w	r3, #4294967295
    8884:	e9cd 2306 	strd	r2, r3, [sp, #24]
    8888:	2200      	movs	r2, #0
    888a:	e9cd 8203 	strd	r8, r2, [sp, #12]
    888e:	e9cd 2201 	strd	r2, r2, [sp, #4]
    8892:	4b0f      	ldr	r3, [pc, #60]	; (88d0 <k_work_queue_start+0xe0>)
    8894:	9400      	str	r4, [sp, #0]
    8896:	463a      	mov	r2, r7
    8898:	4631      	mov	r1, r6
    889a:	4620      	mov	r0, r4
    889c:	f7ff f88e 	bl	79bc <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    88a0:	b125      	cbz	r5, 88ac <k_work_queue_start+0xbc>
    88a2:	6829      	ldr	r1, [r5, #0]
    88a4:	b111      	cbz	r1, 88ac <k_work_queue_start+0xbc>
	return z_impl_k_thread_name_set(thread, str);
    88a6:	4620      	mov	r0, r4
    88a8:	f000 fe80 	bl	95ac <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    88ac:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    88ae:	b008      	add	sp, #32
    88b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    88b4:	f000 be7d 	b.w	95b2 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    88b8:	2101      	movs	r1, #1
    88ba:	e7dd      	b.n	8878 <k_work_queue_start+0x88>
    88bc:	0000ade7 	.word	0x0000ade7
    88c0:	00009cc3 	.word	0x00009cc3
    88c4:	0000ad80 	.word	0x0000ad80
    88c8:	0000aded 	.word	0x0000aded
    88cc:	0000adf3 	.word	0x0000adf3
    88d0:	00008439 	.word	0x00008439

000088d4 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    88d4:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    88d6:	4806      	ldr	r0, [pc, #24]	; (88f0 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    88d8:	4a06      	ldr	r2, [pc, #24]	; (88f4 <z_data_copy+0x20>)
    88da:	4907      	ldr	r1, [pc, #28]	; (88f8 <z_data_copy+0x24>)
    88dc:	1a12      	subs	r2, r2, r0
    88de:	f000 fb22 	bl	8f26 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    88e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    88e6:	4a05      	ldr	r2, [pc, #20]	; (88fc <z_data_copy+0x28>)
    88e8:	4905      	ldr	r1, [pc, #20]	; (8900 <z_data_copy+0x2c>)
    88ea:	4806      	ldr	r0, [pc, #24]	; (8904 <z_data_copy+0x30>)
    88ec:	f000 bb1b 	b.w	8f26 <memcpy>
    88f0:	20000000 	.word	0x20000000
    88f4:	20000258 	.word	0x20000258
    88f8:	0000ae60 	.word	0x0000ae60
    88fc:	00000000 	.word	0x00000000
    8900:	0000ae60 	.word	0x0000ae60
    8904:	20000000 	.word	0x20000000

00008908 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    8908:	4a02      	ldr	r2, [pc, #8]	; (8914 <boot_banner+0xc>)
    890a:	4903      	ldr	r1, [pc, #12]	; (8918 <boot_banner+0x10>)
    890c:	4803      	ldr	r0, [pc, #12]	; (891c <boot_banner+0x14>)
    890e:	f000 babe 	b.w	8e8e <printk>
    8912:	bf00      	nop
    8914:	0000a92a 	.word	0x0000a92a
    8918:	0000ae27 	.word	0x0000ae27
    891c:	0000ae36 	.word	0x0000ae36

00008920 <nrf_cc3xx_platform_init_no_rng>:
    8920:	b510      	push	{r4, lr}
    8922:	4c0a      	ldr	r4, [pc, #40]	; (894c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8924:	6823      	ldr	r3, [r4, #0]
    8926:	b11b      	cbz	r3, 8930 <nrf_cc3xx_platform_init_no_rng+0x10>
    8928:	2301      	movs	r3, #1
    892a:	6023      	str	r3, [r4, #0]
    892c:	2000      	movs	r0, #0
    892e:	bd10      	pop	{r4, pc}
    8930:	f000 f8d6 	bl	8ae0 <CC_LibInitNoRng>
    8934:	2800      	cmp	r0, #0
    8936:	d0f7      	beq.n	8928 <nrf_cc3xx_platform_init_no_rng+0x8>
    8938:	3801      	subs	r0, #1
    893a:	2806      	cmp	r0, #6
    893c:	d803      	bhi.n	8946 <nrf_cc3xx_platform_init_no_rng+0x26>
    893e:	4b04      	ldr	r3, [pc, #16]	; (8950 <nrf_cc3xx_platform_init_no_rng+0x30>)
    8940:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8944:	bd10      	pop	{r4, pc}
    8946:	4803      	ldr	r0, [pc, #12]	; (8954 <nrf_cc3xx_platform_init_no_rng+0x34>)
    8948:	bd10      	pop	{r4, pc}
    894a:	bf00      	nop
    894c:	20000c44 	.word	0x20000c44
    8950:	00009a74 	.word	0x00009a74
    8954:	ffff8ffe 	.word	0xffff8ffe

00008958 <nrf_cc3xx_platform_abort>:
    8958:	f3bf 8f4f 	dsb	sy
    895c:	4905      	ldr	r1, [pc, #20]	; (8974 <nrf_cc3xx_platform_abort+0x1c>)
    895e:	4b06      	ldr	r3, [pc, #24]	; (8978 <nrf_cc3xx_platform_abort+0x20>)
    8960:	68ca      	ldr	r2, [r1, #12]
    8962:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8966:	4313      	orrs	r3, r2
    8968:	60cb      	str	r3, [r1, #12]
    896a:	f3bf 8f4f 	dsb	sy
    896e:	bf00      	nop
    8970:	e7fd      	b.n	896e <nrf_cc3xx_platform_abort+0x16>
    8972:	bf00      	nop
    8974:	e000ed00 	.word	0xe000ed00
    8978:	05fa0004 	.word	0x05fa0004

0000897c <CC_PalAbort>:
    897c:	b4f0      	push	{r4, r5, r6, r7}
    897e:	4f09      	ldr	r7, [pc, #36]	; (89a4 <CC_PalAbort+0x28>)
    8980:	4e09      	ldr	r6, [pc, #36]	; (89a8 <CC_PalAbort+0x2c>)
    8982:	4c0a      	ldr	r4, [pc, #40]	; (89ac <CC_PalAbort+0x30>)
    8984:	4a0a      	ldr	r2, [pc, #40]	; (89b0 <CC_PalAbort+0x34>)
    8986:	4d0b      	ldr	r5, [pc, #44]	; (89b4 <CC_PalAbort+0x38>)
    8988:	490b      	ldr	r1, [pc, #44]	; (89b8 <CC_PalAbort+0x3c>)
    898a:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    898e:	603b      	str	r3, [r7, #0]
    8990:	6852      	ldr	r2, [r2, #4]
    8992:	6033      	str	r3, [r6, #0]
    8994:	6023      	str	r3, [r4, #0]
    8996:	2400      	movs	r4, #0
    8998:	602b      	str	r3, [r5, #0]
    899a:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    899e:	bcf0      	pop	{r4, r5, r6, r7}
    89a0:	4710      	bx	r2
    89a2:	bf00      	nop
    89a4:	5002b400 	.word	0x5002b400
    89a8:	5002b404 	.word	0x5002b404
    89ac:	5002b408 	.word	0x5002b408
    89b0:	2000018c 	.word	0x2000018c
    89b4:	5002b40c 	.word	0x5002b40c
    89b8:	5002a000 	.word	0x5002a000

000089bc <nrf_cc3xx_platform_set_abort>:
    89bc:	e9d0 1200 	ldrd	r1, r2, [r0]
    89c0:	4b01      	ldr	r3, [pc, #4]	; (89c8 <nrf_cc3xx_platform_set_abort+0xc>)
    89c2:	e9c3 1200 	strd	r1, r2, [r3]
    89c6:	4770      	bx	lr
    89c8:	2000018c 	.word	0x2000018c

000089cc <mutex_free>:
    89cc:	b510      	push	{r4, lr}
    89ce:	4604      	mov	r4, r0
    89d0:	b130      	cbz	r0, 89e0 <mutex_free+0x14>
    89d2:	6863      	ldr	r3, [r4, #4]
    89d4:	06db      	lsls	r3, r3, #27
    89d6:	d502      	bpl.n	89de <mutex_free+0x12>
    89d8:	2300      	movs	r3, #0
    89da:	6023      	str	r3, [r4, #0]
    89dc:	6063      	str	r3, [r4, #4]
    89de:	bd10      	pop	{r4, pc}
    89e0:	4b02      	ldr	r3, [pc, #8]	; (89ec <mutex_free+0x20>)
    89e2:	4803      	ldr	r0, [pc, #12]	; (89f0 <mutex_free+0x24>)
    89e4:	685b      	ldr	r3, [r3, #4]
    89e6:	4798      	blx	r3
    89e8:	e7f3      	b.n	89d2 <mutex_free+0x6>
    89ea:	bf00      	nop
    89ec:	2000018c 	.word	0x2000018c
    89f0:	00009a90 	.word	0x00009a90

000089f4 <mutex_unlock>:
    89f4:	b168      	cbz	r0, 8a12 <mutex_unlock+0x1e>
    89f6:	6843      	ldr	r3, [r0, #4]
    89f8:	b13b      	cbz	r3, 8a0a <mutex_unlock+0x16>
    89fa:	06db      	lsls	r3, r3, #27
    89fc:	d507      	bpl.n	8a0e <mutex_unlock+0x1a>
    89fe:	f3bf 8f5f 	dmb	sy
    8a02:	2300      	movs	r3, #0
    8a04:	6003      	str	r3, [r0, #0]
    8a06:	4618      	mov	r0, r3
    8a08:	4770      	bx	lr
    8a0a:	4803      	ldr	r0, [pc, #12]	; (8a18 <mutex_unlock+0x24>)
    8a0c:	4770      	bx	lr
    8a0e:	4803      	ldr	r0, [pc, #12]	; (8a1c <mutex_unlock+0x28>)
    8a10:	4770      	bx	lr
    8a12:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8a16:	4770      	bx	lr
    8a18:	ffff8fea 	.word	0xffff8fea
    8a1c:	ffff8fe9 	.word	0xffff8fe9

00008a20 <mutex_init>:
    8a20:	b510      	push	{r4, lr}
    8a22:	4604      	mov	r4, r0
    8a24:	b120      	cbz	r0, 8a30 <mutex_init+0x10>
    8a26:	2200      	movs	r2, #0
    8a28:	2311      	movs	r3, #17
    8a2a:	6022      	str	r2, [r4, #0]
    8a2c:	6063      	str	r3, [r4, #4]
    8a2e:	bd10      	pop	{r4, pc}
    8a30:	4801      	ldr	r0, [pc, #4]	; (8a38 <mutex_init+0x18>)
    8a32:	f7ff ffa3 	bl	897c <CC_PalAbort>
    8a36:	e7f6      	b.n	8a26 <mutex_init+0x6>
    8a38:	00009ab8 	.word	0x00009ab8

00008a3c <mutex_lock>:
    8a3c:	b1c0      	cbz	r0, 8a70 <mutex_lock+0x34>
    8a3e:	6843      	ldr	r3, [r0, #4]
    8a40:	b1a3      	cbz	r3, 8a6c <mutex_lock+0x30>
    8a42:	06db      	lsls	r3, r3, #27
    8a44:	d510      	bpl.n	8a68 <mutex_lock+0x2c>
    8a46:	2201      	movs	r2, #1
    8a48:	f3bf 8f5b 	dmb	ish
    8a4c:	e850 3f00 	ldrex	r3, [r0]
    8a50:	e840 2100 	strex	r1, r2, [r0]
    8a54:	2900      	cmp	r1, #0
    8a56:	d1f9      	bne.n	8a4c <mutex_lock+0x10>
    8a58:	f3bf 8f5b 	dmb	ish
    8a5c:	2b01      	cmp	r3, #1
    8a5e:	d0f3      	beq.n	8a48 <mutex_lock+0xc>
    8a60:	f3bf 8f5f 	dmb	sy
    8a64:	2000      	movs	r0, #0
    8a66:	4770      	bx	lr
    8a68:	4803      	ldr	r0, [pc, #12]	; (8a78 <mutex_lock+0x3c>)
    8a6a:	4770      	bx	lr
    8a6c:	4803      	ldr	r0, [pc, #12]	; (8a7c <mutex_lock+0x40>)
    8a6e:	4770      	bx	lr
    8a70:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8a74:	4770      	bx	lr
    8a76:	bf00      	nop
    8a78:	ffff8fe9 	.word	0xffff8fe9
    8a7c:	ffff8fea 	.word	0xffff8fea

00008a80 <nrf_cc3xx_platform_set_mutexes>:
    8a80:	b570      	push	{r4, r5, r6, lr}
    8a82:	e9d0 2300 	ldrd	r2, r3, [r0]
    8a86:	4c13      	ldr	r4, [pc, #76]	; (8ad4 <nrf_cc3xx_platform_set_mutexes+0x54>)
    8a88:	4d13      	ldr	r5, [pc, #76]	; (8ad8 <nrf_cc3xx_platform_set_mutexes+0x58>)
    8a8a:	e9c4 2300 	strd	r2, r3, [r4]
    8a8e:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    8a92:	e9c4 6302 	strd	r6, r3, [r4, #8]
    8a96:	4b11      	ldr	r3, [pc, #68]	; (8adc <nrf_cc3xx_platform_set_mutexes+0x5c>)
    8a98:	6808      	ldr	r0, [r1, #0]
    8a9a:	6018      	str	r0, [r3, #0]
    8a9c:	6848      	ldr	r0, [r1, #4]
    8a9e:	6058      	str	r0, [r3, #4]
    8aa0:	6888      	ldr	r0, [r1, #8]
    8aa2:	6098      	str	r0, [r3, #8]
    8aa4:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    8aa8:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    8aac:	60de      	str	r6, [r3, #12]
    8aae:	6118      	str	r0, [r3, #16]
    8ab0:	06cb      	lsls	r3, r1, #27
    8ab2:	d50d      	bpl.n	8ad0 <nrf_cc3xx_platform_set_mutexes+0x50>
    8ab4:	2300      	movs	r3, #0
    8ab6:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    8aba:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    8abe:	f505 7088 	add.w	r0, r5, #272	; 0x110
    8ac2:	4790      	blx	r2
    8ac4:	6823      	ldr	r3, [r4, #0]
    8ac6:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    8aca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8ace:	4718      	bx	r3
    8ad0:	bd70      	pop	{r4, r5, r6, pc}
    8ad2:	bf00      	nop
    8ad4:	2000019c 	.word	0x2000019c
    8ad8:	20000c90 	.word	0x20000c90
    8adc:	200001ac 	.word	0x200001ac

00008ae0 <CC_LibInitNoRng>:
    8ae0:	b510      	push	{r4, lr}
    8ae2:	f000 f833 	bl	8b4c <CC_HalInit>
    8ae6:	b120      	cbz	r0, 8af2 <CC_LibInitNoRng+0x12>
    8ae8:	2403      	movs	r4, #3
    8aea:	f000 f867 	bl	8bbc <CC_PalTerminate>
    8aee:	4620      	mov	r0, r4
    8af0:	bd10      	pop	{r4, pc}
    8af2:	f000 f835 	bl	8b60 <CC_PalInit>
    8af6:	b990      	cbnz	r0, 8b1e <CC_LibInitNoRng+0x3e>
    8af8:	f000 f8b0 	bl	8c5c <CC_PalPowerSaveModeSelect>
    8afc:	b990      	cbnz	r0, 8b24 <CC_LibInitNoRng+0x44>
    8afe:	4b0f      	ldr	r3, [pc, #60]	; (8b3c <CC_LibInitNoRng+0x5c>)
    8b00:	681b      	ldr	r3, [r3, #0]
    8b02:	0e1b      	lsrs	r3, r3, #24
    8b04:	2bf0      	cmp	r3, #240	; 0xf0
    8b06:	d108      	bne.n	8b1a <CC_LibInitNoRng+0x3a>
    8b08:	4a0d      	ldr	r2, [pc, #52]	; (8b40 <CC_LibInitNoRng+0x60>)
    8b0a:	4b0e      	ldr	r3, [pc, #56]	; (8b44 <CC_LibInitNoRng+0x64>)
    8b0c:	6812      	ldr	r2, [r2, #0]
    8b0e:	429a      	cmp	r2, r3
    8b10:	d00a      	beq.n	8b28 <CC_LibInitNoRng+0x48>
    8b12:	2407      	movs	r4, #7
    8b14:	f000 f81c 	bl	8b50 <CC_HalTerminate>
    8b18:	e7e7      	b.n	8aea <CC_LibInitNoRng+0xa>
    8b1a:	2406      	movs	r4, #6
    8b1c:	e7fa      	b.n	8b14 <CC_LibInitNoRng+0x34>
    8b1e:	2404      	movs	r4, #4
    8b20:	4620      	mov	r0, r4
    8b22:	bd10      	pop	{r4, pc}
    8b24:	2400      	movs	r4, #0
    8b26:	e7f5      	b.n	8b14 <CC_LibInitNoRng+0x34>
    8b28:	2001      	movs	r0, #1
    8b2a:	f000 f897 	bl	8c5c <CC_PalPowerSaveModeSelect>
    8b2e:	4604      	mov	r4, r0
    8b30:	2800      	cmp	r0, #0
    8b32:	d1f7      	bne.n	8b24 <CC_LibInitNoRng+0x44>
    8b34:	4b04      	ldr	r3, [pc, #16]	; (8b48 <CC_LibInitNoRng+0x68>)
    8b36:	6018      	str	r0, [r3, #0]
    8b38:	e7d9      	b.n	8aee <CC_LibInitNoRng+0xe>
    8b3a:	bf00      	nop
    8b3c:	5002b928 	.word	0x5002b928
    8b40:	5002ba24 	.word	0x5002ba24
    8b44:	20e00000 	.word	0x20e00000
    8b48:	5002ba0c 	.word	0x5002ba0c

00008b4c <CC_HalInit>:
    8b4c:	2000      	movs	r0, #0
    8b4e:	4770      	bx	lr

00008b50 <CC_HalTerminate>:
    8b50:	2000      	movs	r0, #0
    8b52:	4770      	bx	lr

00008b54 <CC_HalMaskInterrupt>:
    8b54:	4b01      	ldr	r3, [pc, #4]	; (8b5c <CC_HalMaskInterrupt+0x8>)
    8b56:	6018      	str	r0, [r3, #0]
    8b58:	4770      	bx	lr
    8b5a:	bf00      	nop
    8b5c:	5002ba04 	.word	0x5002ba04

00008b60 <CC_PalInit>:
    8b60:	b510      	push	{r4, lr}
    8b62:	4811      	ldr	r0, [pc, #68]	; (8ba8 <CC_PalInit+0x48>)
    8b64:	f000 f848 	bl	8bf8 <CC_PalMutexCreate>
    8b68:	b100      	cbz	r0, 8b6c <CC_PalInit+0xc>
    8b6a:	bd10      	pop	{r4, pc}
    8b6c:	480f      	ldr	r0, [pc, #60]	; (8bac <CC_PalInit+0x4c>)
    8b6e:	f000 f843 	bl	8bf8 <CC_PalMutexCreate>
    8b72:	2800      	cmp	r0, #0
    8b74:	d1f9      	bne.n	8b6a <CC_PalInit+0xa>
    8b76:	4c0e      	ldr	r4, [pc, #56]	; (8bb0 <CC_PalInit+0x50>)
    8b78:	4620      	mov	r0, r4
    8b7a:	f000 f83d 	bl	8bf8 <CC_PalMutexCreate>
    8b7e:	2800      	cmp	r0, #0
    8b80:	d1f3      	bne.n	8b6a <CC_PalInit+0xa>
    8b82:	4b0c      	ldr	r3, [pc, #48]	; (8bb4 <CC_PalInit+0x54>)
    8b84:	480c      	ldr	r0, [pc, #48]	; (8bb8 <CC_PalInit+0x58>)
    8b86:	601c      	str	r4, [r3, #0]
    8b88:	f000 f836 	bl	8bf8 <CC_PalMutexCreate>
    8b8c:	4601      	mov	r1, r0
    8b8e:	2800      	cmp	r0, #0
    8b90:	d1eb      	bne.n	8b6a <CC_PalInit+0xa>
    8b92:	f000 f82d 	bl	8bf0 <CC_PalDmaInit>
    8b96:	4604      	mov	r4, r0
    8b98:	b108      	cbz	r0, 8b9e <CC_PalInit+0x3e>
    8b9a:	4620      	mov	r0, r4
    8b9c:	bd10      	pop	{r4, pc}
    8b9e:	f000 f83f 	bl	8c20 <CC_PalPowerSaveModeInit>
    8ba2:	4620      	mov	r0, r4
    8ba4:	e7fa      	b.n	8b9c <CC_PalInit+0x3c>
    8ba6:	bf00      	nop
    8ba8:	200001e4 	.word	0x200001e4
    8bac:	200001d8 	.word	0x200001d8
    8bb0:	200001e0 	.word	0x200001e0
    8bb4:	200001e8 	.word	0x200001e8
    8bb8:	200001dc 	.word	0x200001dc

00008bbc <CC_PalTerminate>:
    8bbc:	b508      	push	{r3, lr}
    8bbe:	4808      	ldr	r0, [pc, #32]	; (8be0 <CC_PalTerminate+0x24>)
    8bc0:	f000 f824 	bl	8c0c <CC_PalMutexDestroy>
    8bc4:	4807      	ldr	r0, [pc, #28]	; (8be4 <CC_PalTerminate+0x28>)
    8bc6:	f000 f821 	bl	8c0c <CC_PalMutexDestroy>
    8bca:	4807      	ldr	r0, [pc, #28]	; (8be8 <CC_PalTerminate+0x2c>)
    8bcc:	f000 f81e 	bl	8c0c <CC_PalMutexDestroy>
    8bd0:	4806      	ldr	r0, [pc, #24]	; (8bec <CC_PalTerminate+0x30>)
    8bd2:	f000 f81b 	bl	8c0c <CC_PalMutexDestroy>
    8bd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8bda:	f000 b80b 	b.w	8bf4 <CC_PalDmaTerminate>
    8bde:	bf00      	nop
    8be0:	200001e4 	.word	0x200001e4
    8be4:	200001d8 	.word	0x200001d8
    8be8:	200001e0 	.word	0x200001e0
    8bec:	200001dc 	.word	0x200001dc

00008bf0 <CC_PalDmaInit>:
    8bf0:	2000      	movs	r0, #0
    8bf2:	4770      	bx	lr

00008bf4 <CC_PalDmaTerminate>:
    8bf4:	4770      	bx	lr
    8bf6:	bf00      	nop

00008bf8 <CC_PalMutexCreate>:
    8bf8:	b508      	push	{r3, lr}
    8bfa:	4b03      	ldr	r3, [pc, #12]	; (8c08 <CC_PalMutexCreate+0x10>)
    8bfc:	6802      	ldr	r2, [r0, #0]
    8bfe:	681b      	ldr	r3, [r3, #0]
    8c00:	6810      	ldr	r0, [r2, #0]
    8c02:	4798      	blx	r3
    8c04:	2000      	movs	r0, #0
    8c06:	bd08      	pop	{r3, pc}
    8c08:	2000019c 	.word	0x2000019c

00008c0c <CC_PalMutexDestroy>:
    8c0c:	b508      	push	{r3, lr}
    8c0e:	4b03      	ldr	r3, [pc, #12]	; (8c1c <CC_PalMutexDestroy+0x10>)
    8c10:	6802      	ldr	r2, [r0, #0]
    8c12:	685b      	ldr	r3, [r3, #4]
    8c14:	6810      	ldr	r0, [r2, #0]
    8c16:	4798      	blx	r3
    8c18:	2000      	movs	r0, #0
    8c1a:	bd08      	pop	{r3, pc}
    8c1c:	2000019c 	.word	0x2000019c

00008c20 <CC_PalPowerSaveModeInit>:
    8c20:	b570      	push	{r4, r5, r6, lr}
    8c22:	4c09      	ldr	r4, [pc, #36]	; (8c48 <CC_PalPowerSaveModeInit+0x28>)
    8c24:	4d09      	ldr	r5, [pc, #36]	; (8c4c <CC_PalPowerSaveModeInit+0x2c>)
    8c26:	6920      	ldr	r0, [r4, #16]
    8c28:	68ab      	ldr	r3, [r5, #8]
    8c2a:	4798      	blx	r3
    8c2c:	b118      	cbz	r0, 8c36 <CC_PalPowerSaveModeInit+0x16>
    8c2e:	4b08      	ldr	r3, [pc, #32]	; (8c50 <CC_PalPowerSaveModeInit+0x30>)
    8c30:	4808      	ldr	r0, [pc, #32]	; (8c54 <CC_PalPowerSaveModeInit+0x34>)
    8c32:	685b      	ldr	r3, [r3, #4]
    8c34:	4798      	blx	r3
    8c36:	4a08      	ldr	r2, [pc, #32]	; (8c58 <CC_PalPowerSaveModeInit+0x38>)
    8c38:	68eb      	ldr	r3, [r5, #12]
    8c3a:	6920      	ldr	r0, [r4, #16]
    8c3c:	2100      	movs	r1, #0
    8c3e:	6011      	str	r1, [r2, #0]
    8c40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8c44:	4718      	bx	r3
    8c46:	bf00      	nop
    8c48:	200001ac 	.word	0x200001ac
    8c4c:	2000019c 	.word	0x2000019c
    8c50:	2000018c 	.word	0x2000018c
    8c54:	00009adc 	.word	0x00009adc
    8c58:	20000c58 	.word	0x20000c58

00008c5c <CC_PalPowerSaveModeSelect>:
    8c5c:	b570      	push	{r4, r5, r6, lr}
    8c5e:	4d1a      	ldr	r5, [pc, #104]	; (8cc8 <CC_PalPowerSaveModeSelect+0x6c>)
    8c60:	4e1a      	ldr	r6, [pc, #104]	; (8ccc <CC_PalPowerSaveModeSelect+0x70>)
    8c62:	4604      	mov	r4, r0
    8c64:	68b2      	ldr	r2, [r6, #8]
    8c66:	6928      	ldr	r0, [r5, #16]
    8c68:	4790      	blx	r2
    8c6a:	b9f0      	cbnz	r0, 8caa <CC_PalPowerSaveModeSelect+0x4e>
    8c6c:	b15c      	cbz	r4, 8c86 <CC_PalPowerSaveModeSelect+0x2a>
    8c6e:	4c18      	ldr	r4, [pc, #96]	; (8cd0 <CC_PalPowerSaveModeSelect+0x74>)
    8c70:	6823      	ldr	r3, [r4, #0]
    8c72:	b1ab      	cbz	r3, 8ca0 <CC_PalPowerSaveModeSelect+0x44>
    8c74:	2b01      	cmp	r3, #1
    8c76:	d01a      	beq.n	8cae <CC_PalPowerSaveModeSelect+0x52>
    8c78:	3b01      	subs	r3, #1
    8c7a:	6023      	str	r3, [r4, #0]
    8c7c:	6928      	ldr	r0, [r5, #16]
    8c7e:	68f3      	ldr	r3, [r6, #12]
    8c80:	4798      	blx	r3
    8c82:	2000      	movs	r0, #0
    8c84:	bd70      	pop	{r4, r5, r6, pc}
    8c86:	4c12      	ldr	r4, [pc, #72]	; (8cd0 <CC_PalPowerSaveModeSelect+0x74>)
    8c88:	6821      	ldr	r1, [r4, #0]
    8c8a:	b939      	cbnz	r1, 8c9c <CC_PalPowerSaveModeSelect+0x40>
    8c8c:	4b11      	ldr	r3, [pc, #68]	; (8cd4 <CC_PalPowerSaveModeSelect+0x78>)
    8c8e:	4a12      	ldr	r2, [pc, #72]	; (8cd8 <CC_PalPowerSaveModeSelect+0x7c>)
    8c90:	2001      	movs	r0, #1
    8c92:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    8c96:	6813      	ldr	r3, [r2, #0]
    8c98:	2b00      	cmp	r3, #0
    8c9a:	d1fc      	bne.n	8c96 <CC_PalPowerSaveModeSelect+0x3a>
    8c9c:	3101      	adds	r1, #1
    8c9e:	6021      	str	r1, [r4, #0]
    8ca0:	68f3      	ldr	r3, [r6, #12]
    8ca2:	6928      	ldr	r0, [r5, #16]
    8ca4:	4798      	blx	r3
    8ca6:	2000      	movs	r0, #0
    8ca8:	bd70      	pop	{r4, r5, r6, pc}
    8caa:	480c      	ldr	r0, [pc, #48]	; (8cdc <CC_PalPowerSaveModeSelect+0x80>)
    8cac:	bd70      	pop	{r4, r5, r6, pc}
    8cae:	4a0a      	ldr	r2, [pc, #40]	; (8cd8 <CC_PalPowerSaveModeSelect+0x7c>)
    8cb0:	6813      	ldr	r3, [r2, #0]
    8cb2:	2b00      	cmp	r3, #0
    8cb4:	d1fc      	bne.n	8cb0 <CC_PalPowerSaveModeSelect+0x54>
    8cb6:	4a07      	ldr	r2, [pc, #28]	; (8cd4 <CC_PalPowerSaveModeSelect+0x78>)
    8cb8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    8cbc:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    8cc0:	f7ff ff48 	bl	8b54 <CC_HalMaskInterrupt>
    8cc4:	6823      	ldr	r3, [r4, #0]
    8cc6:	e7d7      	b.n	8c78 <CC_PalPowerSaveModeSelect+0x1c>
    8cc8:	200001ac 	.word	0x200001ac
    8ccc:	2000019c 	.word	0x2000019c
    8cd0:	20000c58 	.word	0x20000c58
    8cd4:	5002a000 	.word	0x5002a000
    8cd8:	5002b910 	.word	0x5002b910
    8cdc:	ffff8fe9 	.word	0xffff8fe9

00008ce0 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    8ce0:	4040      	eors	r0, r0
    8ce2:	f380 8811 	msr	BASEPRI, r0
    8ce6:	f04f 0004 	mov.w	r0, #4
    8cea:	df02      	svc	2
}
    8cec:	4770      	bx	lr

00008cee <encode_uint>:
{
    8cee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cf2:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    8cf4:	78d3      	ldrb	r3, [r2, #3]
{
    8cf6:	4614      	mov	r4, r2
	switch (specifier) {
    8cf8:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    8cfa:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    8cfe:	4606      	mov	r6, r0
    8d00:	460f      	mov	r7, r1
    8d02:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    8d04:	d02d      	beq.n	8d62 <encode_uint+0x74>
    8d06:	d828      	bhi.n	8d5a <encode_uint+0x6c>
		return 16;
    8d08:	2b58      	cmp	r3, #88	; 0x58
    8d0a:	bf14      	ite	ne
    8d0c:	250a      	movne	r5, #10
    8d0e:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    8d10:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    8d14:	46aa      	mov	sl, r5
    8d16:	f04f 0b00 	mov.w	fp, #0
    8d1a:	4652      	mov	r2, sl
    8d1c:	465b      	mov	r3, fp
    8d1e:	4630      	mov	r0, r6
    8d20:	4639      	mov	r1, r7
    8d22:	f7f7 ffbd 	bl	ca0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8d26:	2a09      	cmp	r2, #9
    8d28:	b2d3      	uxtb	r3, r2
    8d2a:	d81f      	bhi.n	8d6c <encode_uint+0x7e>
    8d2c:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    8d2e:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8d30:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    8d32:	bf08      	it	eq
    8d34:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8d36:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    8d3a:	d301      	bcc.n	8d40 <encode_uint+0x52>
    8d3c:	45c8      	cmp	r8, r9
    8d3e:	d812      	bhi.n	8d66 <encode_uint+0x78>
	if (conv->flag_hash) {
    8d40:	7823      	ldrb	r3, [r4, #0]
    8d42:	069b      	lsls	r3, r3, #26
    8d44:	d505      	bpl.n	8d52 <encode_uint+0x64>
		if (radix == 8) {
    8d46:	2d08      	cmp	r5, #8
    8d48:	d116      	bne.n	8d78 <encode_uint+0x8a>
			conv->altform_0 = true;
    8d4a:	78a3      	ldrb	r3, [r4, #2]
    8d4c:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    8d50:	70a3      	strb	r3, [r4, #2]
}
    8d52:	4640      	mov	r0, r8
    8d54:	b003      	add	sp, #12
    8d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    8d5a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    8d5e:	2b70      	cmp	r3, #112	; 0x70
    8d60:	e7d3      	b.n	8d0a <encode_uint+0x1c>
	switch (specifier) {
    8d62:	2508      	movs	r5, #8
    8d64:	e7d4      	b.n	8d10 <encode_uint+0x22>
		value /= radix;
    8d66:	4606      	mov	r6, r0
    8d68:	460f      	mov	r7, r1
    8d6a:	e7d6      	b.n	8d1a <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8d6c:	9a01      	ldr	r2, [sp, #4]
    8d6e:	2a19      	cmp	r2, #25
    8d70:	bf94      	ite	ls
    8d72:	3337      	addls	r3, #55	; 0x37
    8d74:	3357      	addhi	r3, #87	; 0x57
    8d76:	e7da      	b.n	8d2e <encode_uint+0x40>
		} else if (radix == 16) {
    8d78:	2d10      	cmp	r5, #16
    8d7a:	d1ea      	bne.n	8d52 <encode_uint+0x64>
			conv->altform_0c = true;
    8d7c:	78a3      	ldrb	r3, [r4, #2]
    8d7e:	f043 0310 	orr.w	r3, r3, #16
    8d82:	e7e5      	b.n	8d50 <encode_uint+0x62>

00008d84 <outs>:
{
    8d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8d88:	4607      	mov	r7, r0
    8d8a:	4688      	mov	r8, r1
    8d8c:	4615      	mov	r5, r2
    8d8e:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    8d90:	4614      	mov	r4, r2
    8d92:	42b4      	cmp	r4, r6
    8d94:	eba4 0005 	sub.w	r0, r4, r5
    8d98:	d302      	bcc.n	8da0 <outs+0x1c>
    8d9a:	b93e      	cbnz	r6, 8dac <outs+0x28>
    8d9c:	7823      	ldrb	r3, [r4, #0]
    8d9e:	b12b      	cbz	r3, 8dac <outs+0x28>
		int rc = out((int)*sp++, ctx);
    8da0:	f814 0b01 	ldrb.w	r0, [r4], #1
    8da4:	4641      	mov	r1, r8
    8da6:	47b8      	blx	r7
		if (rc < 0) {
    8da8:	2800      	cmp	r0, #0
    8daa:	daf2      	bge.n	8d92 <outs+0xe>
}
    8dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008db0 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    8db0:	4770      	bx	lr

00008db2 <sys_notify_validate>:
	if (notify == NULL) {
    8db2:	4603      	mov	r3, r0
    8db4:	b140      	cbz	r0, 8dc8 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8db6:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8db8:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8dbc:	2a02      	cmp	r2, #2
    8dbe:	d006      	beq.n	8dce <sys_notify_validate+0x1c>
    8dc0:	2a03      	cmp	r2, #3
    8dc2:	d004      	beq.n	8dce <sys_notify_validate+0x1c>
    8dc4:	2a01      	cmp	r2, #1
    8dc6:	d005      	beq.n	8dd4 <sys_notify_validate+0x22>
		return -EINVAL;
    8dc8:	f06f 0015 	mvn.w	r0, #21
}
    8dcc:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    8dce:	681a      	ldr	r2, [r3, #0]
    8dd0:	2a00      	cmp	r2, #0
    8dd2:	d0f9      	beq.n	8dc8 <sys_notify_validate+0x16>
		notify->result = 0;
    8dd4:	2000      	movs	r0, #0
    8dd6:	6098      	str	r0, [r3, #8]
    8dd8:	4770      	bx	lr

00008dda <abort_function>:
{
    8dda:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    8ddc:	2000      	movs	r0, #0
    8dde:	f7f9 fc4b 	bl	2678 <sys_reboot>

00008de2 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8de2:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    8de4:	f013 0307 	ands.w	r3, r3, #7
    8de8:	d105      	bne.n	8df6 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8dea:	6803      	ldr	r3, [r0, #0]
    8dec:	2b00      	cmp	r3, #0
		evt = EVT_START;
    8dee:	bf0c      	ite	eq
    8df0:	2000      	moveq	r0, #0
    8df2:	2003      	movne	r0, #3
    8df4:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8df6:	2b02      	cmp	r3, #2
    8df8:	d105      	bne.n	8e06 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8dfa:	8bc3      	ldrh	r3, [r0, #30]
    8dfc:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    8dfe:	bf14      	ite	ne
    8e00:	2000      	movne	r0, #0
    8e02:	2004      	moveq	r0, #4
    8e04:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8e06:	2b01      	cmp	r3, #1
    8e08:	d105      	bne.n	8e16 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8e0a:	6803      	ldr	r3, [r0, #0]
    8e0c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    8e0e:	bf0c      	ite	eq
    8e10:	2000      	moveq	r0, #0
    8e12:	2005      	movne	r0, #5
    8e14:	4770      	bx	lr
	int evt = EVT_NOP;
    8e16:	2000      	movs	r0, #0
}
    8e18:	4770      	bx	lr

00008e1a <notify_one>:
{
    8e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8e1e:	460d      	mov	r5, r1
    8e20:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8e22:	4619      	mov	r1, r3
    8e24:	1d28      	adds	r0, r5, #4
{
    8e26:	4690      	mov	r8, r2
    8e28:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8e2a:	f7f8 ff05 	bl	1c38 <sys_notify_finalize>
	if (cb) {
    8e2e:	4604      	mov	r4, r0
    8e30:	b138      	cbz	r0, 8e42 <notify_one+0x28>
		cb(mgr, cli, state, res);
    8e32:	4633      	mov	r3, r6
    8e34:	4642      	mov	r2, r8
    8e36:	4629      	mov	r1, r5
    8e38:	4638      	mov	r0, r7
    8e3a:	46a4      	mov	ip, r4
}
    8e3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8e40:	4760      	bx	ip
}
    8e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008e46 <validate_args>:
{
    8e46:	b510      	push	{r4, lr}
    8e48:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8e4a:	b140      	cbz	r0, 8e5e <validate_args+0x18>
    8e4c:	b139      	cbz	r1, 8e5e <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8e4e:	1d08      	adds	r0, r1, #4
    8e50:	f7ff ffaf 	bl	8db2 <sys_notify_validate>
	if ((rv == 0)
    8e54:	b928      	cbnz	r0, 8e62 <validate_args+0x1c>
	    && ((cli->notify.flags
    8e56:	68a3      	ldr	r3, [r4, #8]
    8e58:	f033 0303 	bics.w	r3, r3, #3
    8e5c:	d001      	beq.n	8e62 <validate_args+0x1c>
		rv = -EINVAL;
    8e5e:	f06f 0015 	mvn.w	r0, #21
}
    8e62:	bd10      	pop	{r4, pc}

00008e64 <onoff_manager_init>:
{
    8e64:	b538      	push	{r3, r4, r5, lr}
    8e66:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8e68:	4605      	mov	r5, r0
    8e6a:	b158      	cbz	r0, 8e84 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8e6c:	b151      	cbz	r1, 8e84 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8e6e:	680b      	ldr	r3, [r1, #0]
    8e70:	b143      	cbz	r3, 8e84 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8e72:	684b      	ldr	r3, [r1, #4]
    8e74:	b133      	cbz	r3, 8e84 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8e76:	2220      	movs	r2, #32
    8e78:	2100      	movs	r1, #0
    8e7a:	f000 f85f 	bl	8f3c <memset>
    8e7e:	612c      	str	r4, [r5, #16]
	return 0;
    8e80:	2000      	movs	r0, #0
}
    8e82:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8e84:	f06f 0015 	mvn.w	r0, #21
    8e88:	e7fb      	b.n	8e82 <onoff_manager_init+0x1e>

00008e8a <arch_printk_char_out>:
}
    8e8a:	2000      	movs	r0, #0
    8e8c:	4770      	bx	lr

00008e8e <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    8e8e:	b40f      	push	{r0, r1, r2, r3}
    8e90:	b507      	push	{r0, r1, r2, lr}
    8e92:	a904      	add	r1, sp, #16
    8e94:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8e98:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    8e9a:	f7f9 fbdf 	bl	265c <vprintk>
	}
	va_end(ap);
}
    8e9e:	b003      	add	sp, #12
    8ea0:	f85d eb04 	ldr.w	lr, [sp], #4
    8ea4:	b004      	add	sp, #16
    8ea6:	4770      	bx	lr

00008ea8 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    8ea8:	2200      	movs	r2, #0
    8eaa:	e9c0 2200 	strd	r2, r2, [r0]
    8eae:	6082      	str	r2, [r0, #8]
}
    8eb0:	4770      	bx	lr

00008eb2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8eb2:	4604      	mov	r4, r0
    8eb4:	b508      	push	{r3, lr}
    8eb6:	4608      	mov	r0, r1
    8eb8:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8eba:	461a      	mov	r2, r3
    8ebc:	47a0      	blx	r4
	return z_impl_z_current_get();
    8ebe:	f7fe fafd 	bl	74bc <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8ec2:	f7f9 ff15 	bl	2cf0 <z_impl_k_thread_abort>

00008ec6 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    8ec6:	f7fc bd39 	b.w	593c <z_fatal_error>

00008eca <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    8eca:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    8ecc:	6800      	ldr	r0, [r0, #0]
    8ece:	f7fc bd35 	b.w	593c <z_fatal_error>

00008ed2 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8ed2:	2100      	movs	r1, #0
    8ed4:	2001      	movs	r0, #1
    8ed6:	f7ff bff6 	b.w	8ec6 <z_arm_fatal_error>

00008eda <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    8eda:	b508      	push	{r3, lr}
	handler();
    8edc:	f7f9 fc1e 	bl	271c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    8ee0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    8ee4:	f7f9 bd2c 	b.w	2940 <z_arm_exc_exit>

00008ee8 <_stdout_hook_default>:
}
    8ee8:	f04f 30ff 	mov.w	r0, #4294967295
    8eec:	4770      	bx	lr

00008eee <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    8eee:	4603      	mov	r3, r0
	size_t n = 0;
    8ef0:	2000      	movs	r0, #0

	while (*s != '\0') {
    8ef2:	5c1a      	ldrb	r2, [r3, r0]
    8ef4:	b902      	cbnz	r2, 8ef8 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    8ef6:	4770      	bx	lr
		n++;
    8ef8:	3001      	adds	r0, #1
    8efa:	e7fa      	b.n	8ef2 <strlen+0x4>

00008efc <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    8efc:	4603      	mov	r3, r0
	size_t n = 0;
    8efe:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    8f00:	5c1a      	ldrb	r2, [r3, r0]
    8f02:	b10a      	cbz	r2, 8f08 <strnlen+0xc>
    8f04:	4288      	cmp	r0, r1
    8f06:	d100      	bne.n	8f0a <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    8f08:	4770      	bx	lr
		n++;
    8f0a:	3001      	adds	r0, #1
    8f0c:	e7f8      	b.n	8f00 <strnlen+0x4>

00008f0e <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    8f0e:	1e43      	subs	r3, r0, #1
    8f10:	3901      	subs	r1, #1
    8f12:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    8f16:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    8f1a:	4282      	cmp	r2, r0
    8f1c:	d101      	bne.n	8f22 <strcmp+0x14>
    8f1e:	2a00      	cmp	r2, #0
    8f20:	d1f7      	bne.n	8f12 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    8f22:	1a10      	subs	r0, r2, r0
    8f24:	4770      	bx	lr

00008f26 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    8f26:	b510      	push	{r4, lr}
    8f28:	1e43      	subs	r3, r0, #1
    8f2a:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    8f2c:	4291      	cmp	r1, r2
    8f2e:	d100      	bne.n	8f32 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    8f30:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    8f32:	f811 4b01 	ldrb.w	r4, [r1], #1
    8f36:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    8f3a:	e7f7      	b.n	8f2c <memcpy+0x6>

00008f3c <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    8f3c:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    8f3e:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    8f40:	4603      	mov	r3, r0
	while (n > 0) {
    8f42:	4293      	cmp	r3, r2
    8f44:	d100      	bne.n	8f48 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    8f46:	4770      	bx	lr
		*(d_byte++) = c_byte;
    8f48:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8f4c:	e7f9      	b.n	8f42 <memset+0x6>

00008f4e <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    8f4e:	b084      	sub	sp, #16
    8f50:	ab04      	add	r3, sp, #16
    8f52:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    8f56:	f89d 3004 	ldrb.w	r3, [sp, #4]
    8f5a:	2b06      	cmp	r3, #6
    8f5c:	d108      	bne.n	8f70 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    8f5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8f62:	2201      	movs	r2, #1
    8f64:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    8f68:	f3bf 8f4f 	dsb	sy
        __WFE();
    8f6c:	bf20      	wfe
    while (true)
    8f6e:	e7fd      	b.n	8f6c <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    8f70:	b004      	add	sp, #16
    8f72:	4770      	bx	lr

00008f74 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    8f74:	b084      	sub	sp, #16
    8f76:	ab04      	add	r3, sp, #16
    8f78:	e903 0007 	stmdb	r3, {r0, r1, r2}
    8f7c:	2300      	movs	r3, #0
    8f7e:	f383 8811 	msr	BASEPRI, r3
    8f82:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    8f86:	b004      	add	sp, #16
    8f88:	4770      	bx	lr

00008f8a <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    8f8a:	f1a0 0308 	sub.w	r3, r0, #8
    8f8e:	f3bf 8f5b 	dmb	ish
    8f92:	e853 2f00 	ldrex	r2, [r3]
    8f96:	1c51      	adds	r1, r2, #1
    8f98:	e843 1c00 	strex	ip, r1, [r3]
    8f9c:	f1bc 0f00 	cmp.w	ip, #0
    8fa0:	d1f7      	bne.n	8f92 <adc_context_on_timer_expired+0x8>
    8fa2:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    8fa6:	b91a      	cbnz	r2, 8fb0 <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    8fa8:	f890 0086 	ldrb.w	r0, [r0, #134]	; 0x86
    8fac:	f7fa b830 	b.w	3010 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    8fb0:	f06f 030f 	mvn.w	r3, #15
    8fb4:	6683      	str	r3, [r0, #104]	; 0x68
}
    8fb6:	4770      	bx	lr

00008fb8 <set_starting_state>:
{
    8fb8:	b510      	push	{r4, lr}
	__asm__ volatile(
    8fba:	f04f 0320 	mov.w	r3, #32
    8fbe:	f3ef 8211 	mrs	r2, BASEPRI
    8fc2:	f383 8812 	msr	BASEPRI_MAX, r3
    8fc6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    8fca:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    8fcc:	f003 0407 	and.w	r4, r3, #7
    8fd0:	2c01      	cmp	r4, #1
    8fd2:	d106      	bne.n	8fe2 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    8fd4:	6001      	str	r1, [r0, #0]
	int err = 0;
    8fd6:	2000      	movs	r0, #0
	__asm__ volatile(
    8fd8:	f382 8811 	msr	BASEPRI, r2
    8fdc:	f3bf 8f6f 	isb	sy
}
    8fe0:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    8fe2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    8fe6:	428b      	cmp	r3, r1
		err = -EALREADY;
    8fe8:	bf14      	ite	ne
    8fea:	f04f 30ff 	movne.w	r0, #4294967295
    8fee:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    8ff2:	e7f1      	b.n	8fd8 <set_starting_state+0x20>

00008ff4 <set_on_state>:
	__asm__ volatile(
    8ff4:	f04f 0320 	mov.w	r3, #32
    8ff8:	f3ef 8211 	mrs	r2, BASEPRI
    8ffc:	f383 8812 	msr	BASEPRI_MAX, r3
    9000:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    9004:	6803      	ldr	r3, [r0, #0]
    9006:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    900a:	f043 0302 	orr.w	r3, r3, #2
    900e:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    9010:	f382 8811 	msr	BASEPRI, r2
    9014:	f3bf 8f6f 	isb	sy
}
    9018:	4770      	bx	lr

0000901a <onoff_started_callback>:
	return &data->mgr[type];
    901a:	6900      	ldr	r0, [r0, #16]
    901c:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    901e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    9022:	2100      	movs	r1, #0
    9024:	4710      	bx	r2

00009026 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    9026:	2000      	movs	r0, #0
    9028:	f7fb bbbe 	b.w	47a8 <nrfx_clock_start>

0000902c <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    902c:	2000      	movs	r0, #0
    902e:	f7fb bc0f 	b.w	4850 <nrfx_clock_stop>

00009032 <api_stop>:
	return stop(dev, subsys, CTX_API);
    9032:	2280      	movs	r2, #128	; 0x80
    9034:	f7fa ba52 	b.w	34dc <stop>

00009038 <blocking_start_callback>:
{
    9038:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    903a:	f7fe bb73 	b.w	7724 <z_impl_k_sem_give>

0000903e <api_start>:
{
    903e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9042:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    9044:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    9046:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    9048:	436f      	muls	r7, r5
{
    904a:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    904c:	f107 0048 	add.w	r0, r7, #72	; 0x48
    9050:	2180      	movs	r1, #128	; 0x80
    9052:	4420      	add	r0, r4
{
    9054:	4690      	mov	r8, r2
    9056:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    9058:	f7ff ffae 	bl	8fb8 <set_starting_state>
	if (err < 0) {
    905c:	2800      	cmp	r0, #0
    905e:	db07      	blt.n	9070 <api_start+0x32>
	subdata->cb = cb;
    9060:	443c      	add	r4, r7
	subdata->user_data = user_data;
    9062:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    9066:	6873      	ldr	r3, [r6, #4]
    9068:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    906c:	4798      	blx	r3
	return 0;
    906e:	2000      	movs	r0, #0
}
    9070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00009074 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9074:	6843      	ldr	r3, [r0, #4]
    9076:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    9078:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    907c:	600b      	str	r3, [r1, #0]
}
    907e:	2000      	movs	r0, #0
    9080:	4770      	bx	lr

00009082 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9082:	6843      	ldr	r3, [r0, #4]
    9084:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    9086:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    908a:	4042      	eors	r2, r0
    908c:	400a      	ands	r2, r1
    908e:	4042      	eors	r2, r0
    p_reg->OUT = value;
    9090:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    9094:	2000      	movs	r0, #0
    9096:	4770      	bx	lr

00009098 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9098:	6843      	ldr	r3, [r0, #4]
    909a:	685b      	ldr	r3, [r3, #4]
}
    909c:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    909e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    90a2:	4770      	bx	lr

000090a4 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    90a4:	6843      	ldr	r3, [r0, #4]
    90a6:	685b      	ldr	r3, [r3, #4]
}
    90a8:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    90aa:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    90ae:	4770      	bx	lr

000090b0 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    90b0:	6843      	ldr	r3, [r0, #4]
    90b2:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    90b4:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    90b8:	404b      	eors	r3, r1
    p_reg->OUT = value;
    90ba:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    90be:	2000      	movs	r0, #0
    90c0:	4770      	bx	lr

000090c2 <any_other_channel_is_active>:
{
    90c2:	b530      	push	{r4, r5, lr}
    90c4:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    90c6:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    90c8:	b2da      	uxtb	r2, r3
    90ca:	4282      	cmp	r2, r0
    90cc:	d007      	beq.n	90de <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    90ce:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    90d2:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    90d6:	b112      	cbz	r2, 90de <any_other_channel_is_active+0x1c>
    90d8:	898d      	ldrh	r5, [r1, #12]
    90da:	4295      	cmp	r5, r2
    90dc:	d804      	bhi.n	90e8 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    90de:	3301      	adds	r3, #1
    90e0:	2b04      	cmp	r3, #4
    90e2:	d1f1      	bne.n	90c8 <any_other_channel_is_active+0x6>
	return false;
    90e4:	2000      	movs	r0, #0
}
    90e6:	bd30      	pop	{r4, r5, pc}
			return true;
    90e8:	2001      	movs	r0, #1
    90ea:	e7fc      	b.n	90e6 <any_other_channel_is_active+0x24>

000090ec <pwm_nrfx_pin_set>:
{
    90ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    90f0:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    90f4:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    90f6:	6904      	ldr	r4, [r0, #16]
{
    90f8:	4688      	mov	r8, r1
    90fa:	4616      	mov	r6, r2
    90fc:	4699      	mov	r9, r3
	if (flags) {
    90fe:	2d00      	cmp	r5, #0
    9100:	d140      	bne.n	9184 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    9102:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    9104:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    9108:	2bff      	cmp	r3, #255	; 0xff
    910a:	d003      	beq.n	9114 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    910c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    9110:	4598      	cmp	r8, r3
    9112:	d03a      	beq.n	918a <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    9114:	3501      	adds	r5, #1
    9116:	b2ed      	uxtb	r5, r5
    9118:	2d04      	cmp	r5, #4
    911a:	d1f3      	bne.n	9104 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    911c:	f06f 0015 	mvn.w	r0, #21
    9120:	e009      	b.n	9136 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    9122:	2000      	movs	r0, #0
    9124:	e042      	b.n	91ac <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    9126:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    9128:	2b08      	cmp	r3, #8
		countertop >>= 1;
    912a:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    912e:	d158      	bne.n	91e2 <pwm_nrfx_pin_set+0xf6>
    9130:	e7f4      	b.n	911c <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    9132:	b9d0      	cbnz	r0, 916a <pwm_nrfx_pin_set+0x7e>
	return 0;
    9134:	2000      	movs	r0, #0
}
    9136:	b003      	add	sp, #12
    9138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    913c:	454e      	cmp	r6, r9
    913e:	d87f      	bhi.n	9240 <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9140:	a801      	add	r0, sp, #4
    9142:	f8cd 8004 	str.w	r8, [sp, #4]
    9146:	f7fa fe01 	bl	3d4c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    914a:	9a01      	ldr	r2, [sp, #4]
    914c:	2301      	movs	r3, #1
    914e:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    9150:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    9154:	4621      	mov	r1, r4
    9156:	4628      	mov	r0, r5
    9158:	f7ff ffb3 	bl	90c2 <any_other_channel_is_active>
    915c:	2800      	cmp	r0, #0
    915e:	d1e9      	bne.n	9134 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    9160:	4601      	mov	r1, r0
    9162:	4638      	mov	r0, r7
    9164:	f7fc fa5e 	bl	5624 <nrfx_pwm_stop>
    9168:	e7e4      	b.n	9134 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    916a:	4638      	mov	r0, r7
    916c:	f7fc fa2c 	bl	55c8 <nrfx_pwm_is_stopped>
    9170:	2800      	cmp	r0, #0
    9172:	d0fa      	beq.n	916a <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    9174:	2302      	movs	r3, #2
    9176:	2201      	movs	r2, #1
    9178:	f107 0118 	add.w	r1, r7, #24
    917c:	4638      	mov	r0, r7
    917e:	f7fc f9af 	bl	54e0 <nrfx_pwm_simple_playback>
    9182:	e7d7      	b.n	9134 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    9184:	f06f 0085 	mvn.w	r0, #133	; 0x85
    9188:	e7d5      	b.n	9136 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    918a:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    918e:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    9192:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9196:	b113      	cbz	r3, 919e <pwm_nrfx_pin_set+0xb2>
    9198:	89a2      	ldrh	r2, [r4, #12]
    919a:	429a      	cmp	r2, r3
    919c:	d8c1      	bhi.n	9122 <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    919e:	4621      	mov	r1, r4
    91a0:	4628      	mov	r0, r5
    91a2:	f7ff ff8e 	bl	90c2 <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    91a6:	f080 0001 	eor.w	r0, r0, #1
    91aa:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    91ac:	7bb9      	ldrb	r1, [r7, #14]
    91ae:	2901      	cmp	r1, #1
		period_cycles /= 2;
    91b0:	bf04      	itt	eq
    91b2:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    91b4:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    91b8:	b326      	cbz	r6, 9204 <pwm_nrfx_pin_set+0x118>
    91ba:	6823      	ldr	r3, [r4, #0]
    91bc:	42b3      	cmp	r3, r6
    91be:	d021      	beq.n	9204 <pwm_nrfx_pin_set+0x118>
    91c0:	2300      	movs	r3, #0
				data->current[i]
    91c2:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    91c6:	b2da      	uxtb	r2, r3
    91c8:	42aa      	cmp	r2, r5
    91ca:	d005      	beq.n	91d8 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    91cc:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    91d0:	f3c2 020e 	ubfx	r2, r2, #0, #15
    91d4:	2a00      	cmp	r2, #0
    91d6:	d1a1      	bne.n	911c <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    91d8:	3301      	adds	r3, #1
    91da:	2b04      	cmp	r3, #4
    91dc:	d1f3      	bne.n	91c6 <pwm_nrfx_pin_set+0xda>
    91de:	4632      	mov	r2, r6
    91e0:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    91e2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    91e6:	fa5f fc83 	uxtb.w	ip, r3
    91ea:	d29c      	bcs.n	9126 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    91ec:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    91f0:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    91f4:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    91f6:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    91f8:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    91fc:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    9200:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    9204:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    9206:	454e      	cmp	r6, r9
    9208:	4633      	mov	r3, r6
    920a:	bf28      	it	cs
    920c:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    920e:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    9212:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    9216:	ea42 020b 	orr.w	r2, r2, fp
    921a:	b292      	uxth	r2, r2
	data->current[channel] = (
    921c:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    9220:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9224:	b112      	cbz	r2, 922c <pwm_nrfx_pin_set+0x140>
    9226:	89a1      	ldrh	r1, [r4, #12]
    9228:	4291      	cmp	r1, r2
    922a:	d882      	bhi.n	9132 <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    922c:	197a      	adds	r2, r7, r5
    922e:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    9232:	2b00      	cmp	r3, #0
    9234:	d082      	beq.n	913c <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    9236:	454e      	cmp	r6, r9
    9238:	d805      	bhi.n	9246 <pwm_nrfx_pin_set+0x15a>
    923a:	2a00      	cmp	r2, #0
    923c:	db80      	blt.n	9140 <pwm_nrfx_pin_set+0x54>
    923e:	e002      	b.n	9246 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    9240:	2a00      	cmp	r2, #0
    9242:	f6bf af7d 	bge.w	9140 <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9246:	a801      	add	r0, sp, #4
    9248:	f8cd 8004 	str.w	r8, [sp, #4]
    924c:	f7fa fd7e 	bl	3d4c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    9250:	9a01      	ldr	r2, [sp, #4]
    9252:	2301      	movs	r3, #1
    9254:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    9256:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    925a:	e77b      	b.n	9154 <pwm_nrfx_pin_set+0x68>

0000925c <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    925c:	6843      	ldr	r3, [r0, #4]
    925e:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    9260:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9264:	05d1      	lsls	r1, r2, #23
    9266:	d518      	bpl.n	929a <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9268:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    926c:	b1aa      	cbz	r2, 929a <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    926e:	f04f 0120 	mov.w	r1, #32
    9272:	f3ef 8211 	mrs	r2, BASEPRI
    9276:	f381 8812 	msr	BASEPRI_MAX, r1
    927a:	f3bf 8f6f 	isb	sy
    927e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    9282:	b131      	cbz	r1, 9292 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9284:	2100      	movs	r1, #0
    9286:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    928a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    928e:	2101      	movs	r1, #1
    9290:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    9292:	f382 8811 	msr	BASEPRI, r2
    9296:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    929a:	6842      	ldr	r2, [r0, #4]
    929c:	6852      	ldr	r2, [r2, #4]
    929e:	06d2      	lsls	r2, r2, #27
    92a0:	d515      	bpl.n	92ce <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    92a2:	f04f 0120 	mov.w	r1, #32
    92a6:	f3ef 8211 	mrs	r2, BASEPRI
    92aa:	f381 8812 	msr	BASEPRI_MAX, r1
    92ae:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    92b2:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    92b6:	b111      	cbz	r1, 92be <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    92b8:	2100      	movs	r1, #0
    92ba:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    92be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    92c2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    92c6:	f382 8811 	msr	BASEPRI, r2
    92ca:	f3bf 8f6f 	isb	sy
}
    92ce:	4770      	bx	lr

000092d0 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    92d0:	6902      	ldr	r2, [r0, #16]
{
    92d2:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    92d4:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    92d8:	e883 0003 	stmia.w	r3, {r0, r1}
}
    92dc:	2000      	movs	r0, #0
    92de:	4770      	bx	lr

000092e0 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    92e0:	6843      	ldr	r3, [r0, #4]
    92e2:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    92e4:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    92e8:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    92ec:	4770      	bx	lr

000092ee <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    92ee:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    92f0:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    92f2:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    92f6:	b940      	cbnz	r0, 930a <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    92f8:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    92fa:	0792      	lsls	r2, r2, #30
    92fc:	d406      	bmi.n	930c <is_tx_ready+0x1e>
    92fe:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    9302:	3800      	subs	r0, #0
    9304:	bf18      	it	ne
    9306:	2001      	movne	r0, #1
    9308:	4770      	bx	lr
    930a:	2001      	movs	r0, #1
}
    930c:	4770      	bx	lr

0000930e <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    930e:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    9310:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    9312:	681b      	ldr	r3, [r3, #0]
    9314:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9318:	b148      	cbz	r0, 932e <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    931a:	7c52      	ldrb	r2, [r2, #17]
    931c:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    931e:	2000      	movs	r0, #0
    9320:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    9324:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9328:	2201      	movs	r2, #1
    932a:	601a      	str	r2, [r3, #0]
	return 0;
    932c:	4770      	bx	lr
		return -1;
    932e:	f04f 30ff 	mov.w	r0, #4294967295
}
    9332:	4770      	bx	lr

00009334 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    9334:	b510      	push	{r4, lr}
    9336:	2200      	movs	r2, #0
    9338:	4604      	mov	r4, r0
    933a:	2101      	movs	r1, #1
    933c:	2002      	movs	r0, #2
    933e:	f7f9 fa49 	bl	27d4 <z_arm_irq_priority_set>
    9342:	2002      	movs	r0, #2
    9344:	f7f9 fa28 	bl	2798 <arch_irq_enable>
    9348:	4620      	mov	r0, r4
    934a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    934e:	f7fa be95 	b.w	407c <uarte_instance_init.isra.0>

00009352 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    9352:	b510      	push	{r4, lr}
    9354:	2200      	movs	r2, #0
    9356:	4604      	mov	r4, r0
    9358:	2101      	movs	r1, #1
    935a:	2028      	movs	r0, #40	; 0x28
    935c:	f7f9 fa3a 	bl	27d4 <z_arm_irq_priority_set>
    9360:	2028      	movs	r0, #40	; 0x28
    9362:	f7f9 fa19 	bl	2798 <arch_irq_enable>
    9366:	4620      	mov	r0, r4
    9368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    936c:	f7fa be86 	b.w	407c <uarte_instance_init.isra.0>

00009370 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    9370:	4770      	bx	lr

00009372 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    9372:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9374:	2000      	movs	r0, #0
    9376:	f7f9 fe2b 	bl	2fd0 <sys_arch_reboot>

0000937a <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    937a:	f7ff bad1 	b.w	8920 <nrf_cc3xx_platform_init_no_rng>

0000937e <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    937e:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    9380:	f7f8 fc8a 	bl	1c98 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    9384:	f7f8 fd3c 	bl	1e00 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    9388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    938c:	f7ff bac8 	b.w	8920 <nrf_cc3xx_platform_init_no_rng>

00009390 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    9390:	4700      	bx	r0

00009392 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    9392:	f000 b916 	b.w	95c2 <z_impl_k_busy_wait>

00009396 <nrf_gpio_pin_present_check>:
    switch (port)
    9396:	0943      	lsrs	r3, r0, #5
    9398:	d00b      	beq.n	93b2 <nrf_gpio_pin_present_check+0x1c>
    939a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    939c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    93a0:	bf18      	it	ne
    93a2:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    93a4:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    93a8:	fa23 f000 	lsr.w	r0, r3, r0
}
    93ac:	f000 0001 	and.w	r0, r0, #1
    93b0:	4770      	bx	lr
    switch (port)
    93b2:	f04f 33ff 	mov.w	r3, #4294967295
    93b6:	e7f5      	b.n	93a4 <nrf_gpio_pin_present_check+0xe>

000093b8 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    93b8:	0080      	lsls	r0, r0, #2
}
    93ba:	f500 7080 	add.w	r0, r0, #256	; 0x100
    93be:	4770      	bx	lr

000093c0 <nrf_gpio_reconfigure>:
{
    93c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    93c4:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    93c6:	a801      	add	r0, sp, #4
{
    93c8:	460e      	mov	r6, r1
    93ca:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    93ce:	4690      	mov	r8, r2
    93d0:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    93d2:	f7fb fbab 	bl	4b2c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    93d6:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    93d8:	f1b8 0f00 	cmp.w	r8, #0
    93dc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    93e0:	bf14      	ite	ne
    93e2:	2302      	movne	r3, #2
    93e4:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    93e6:	2e00      	cmp	r6, #0
    93e8:	bf18      	it	ne
    93ea:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    93ee:	2d00      	cmp	r5, #0
    93f0:	bf14      	ite	ne
    93f2:	210c      	movne	r1, #12
    93f4:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    93f6:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    93f8:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    93fc:	bf14      	ite	ne
    93fe:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    9402:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9404:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9406:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    940a:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    940e:	bf14      	ite	ne
    9410:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9414:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9416:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    9418:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    941c:	b106      	cbz	r6, 9420 <nrf_gpio_reconfigure+0x60>
    941e:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9420:	f1b8 0f00 	cmp.w	r8, #0
    9424:	d003      	beq.n	942e <nrf_gpio_reconfigure+0x6e>
    9426:	f898 8000 	ldrb.w	r8, [r8]
    942a:	ea4f 0848 	mov.w	r8, r8, lsl #1
    942e:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9430:	b10d      	cbz	r5, 9436 <nrf_gpio_reconfigure+0x76>
    9432:	782d      	ldrb	r5, [r5, #0]
    9434:	00ad      	lsls	r5, r5, #2
    9436:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    943a:	b10c      	cbz	r4, 9440 <nrf_gpio_reconfigure+0x80>
    943c:	7822      	ldrb	r2, [r4, #0]
    943e:	0214      	lsls	r4, r2, #8
    9440:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9442:	b10f      	cbz	r7, 9448 <nrf_gpio_reconfigure+0x88>
    9444:	783f      	ldrb	r7, [r7, #0]
    9446:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9448:	432c      	orrs	r4, r5
    944a:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    944c:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    9450:	b002      	add	sp, #8
    9452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009456 <nrf_gpio_cfg_sense_set>:
{
    9456:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9458:	f10d 030f 	add.w	r3, sp, #15
    945c:	9301      	str	r3, [sp, #4]
    945e:	2300      	movs	r3, #0
{
    9460:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9464:	9300      	str	r3, [sp, #0]
    9466:	461a      	mov	r2, r3
    9468:	4619      	mov	r1, r3
    946a:	f7ff ffa9 	bl	93c0 <nrf_gpio_reconfigure>
}
    946e:	b005      	add	sp, #20
    9470:	f85d fb04 	ldr.w	pc, [sp], #4

00009474 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    9474:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    9476:	2402      	movs	r4, #2
    9478:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    947a:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    947c:	6809      	ldr	r1, [r1, #0]
    947e:	b171      	cbz	r1, 949e <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    9480:	f012 0f04 	tst.w	r2, #4
    9484:	bf0c      	ite	eq
    9486:	2182      	moveq	r1, #130	; 0x82
    9488:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    948a:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    948c:	bf48      	it	mi
    948e:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    9492:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    9494:	bf48      	it	mi
    9496:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    949a:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    949e:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    94a0:	f04f 0100 	mov.w	r1, #0
    94a4:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    94a8:	bf58      	it	pl
    94aa:	2201      	movpl	r2, #1
    94ac:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    94b0:	bf56      	itet	pl
    94b2:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    94b4:	18c0      	addmi	r0, r0, r3
    return 0;
    94b6:	4608      	movpl	r0, r1
}
    94b8:	bd10      	pop	{r4, pc}

000094ba <z_device_state_init>:
}
    94ba:	4770      	bx	lr

000094bc <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    94bc:	b138      	cbz	r0, 94ce <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    94be:	68c3      	ldr	r3, [r0, #12]
    94c0:	8818      	ldrh	r0, [r3, #0]
    94c2:	f3c0 0008 	ubfx	r0, r0, #0, #9
    94c6:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    94ca:	4258      	negs	r0, r3
    94cc:	4158      	adcs	r0, r3
}
    94ce:	4770      	bx	lr

000094d0 <z_pm_save_idle_exit>:
{
    94d0:	b508      	push	{r3, lr}
	pm_system_resume();
    94d2:	f7f8 fff1 	bl	24b8 <pm_system_resume>
}
    94d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    94da:	f7ff bf49 	b.w	9370 <sys_clock_idle_exit>

000094de <k_mem_slab_init>:
{
    94de:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    94e0:	2400      	movs	r4, #0
    94e2:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    94e4:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    94e6:	ea41 0402 	orr.w	r4, r1, r2
    94ea:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    94ee:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    94f2:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    94f4:	d10c      	bne.n	9510 <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    94f6:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    94f8:	42a3      	cmp	r3, r4
    94fa:	d103      	bne.n	9504 <k_mem_slab_init+0x26>
    94fc:	e9c0 0000 	strd	r0, r0, [r0]
}
    9500:	2000      	movs	r0, #0
}
    9502:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9504:	6985      	ldr	r5, [r0, #24]
    9506:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9508:	3401      	adds	r4, #1
		slab->free_list = p;
    950a:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    950c:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    950e:	e7f3      	b.n	94f8 <k_mem_slab_init+0x1a>
		return -EINVAL;
    9510:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9514:	e7f5      	b.n	9502 <k_mem_slab_init+0x24>

00009516 <z_impl_k_mutex_init>:
{
    9516:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9518:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    951a:	e9c3 0002 	strd	r0, r0, [r3, #8]
    951e:	e9c3 3300 	strd	r3, r3, [r3]
}
    9522:	4770      	bx	lr

00009524 <z_handle_obj_poll_events>:
{
    9524:	4603      	mov	r3, r0
	return list->head == list;
    9526:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    9528:	4283      	cmp	r3, r0
    952a:	d008      	beq.n	953e <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    952c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    9530:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    9532:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    9534:	2300      	movs	r3, #0
	node->prev = NULL;
    9536:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    953a:	f7fc bdf3 	b.w	6124 <signal_poll_event>
}
    953e:	4770      	bx	lr

00009540 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9540:	4603      	mov	r3, r0
    9542:	b920      	cbnz	r0, 954e <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9544:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    9548:	b90a      	cbnz	r2, 954e <z_reschedule_irqlock+0xe>
    954a:	f7f9 b993 	b.w	2874 <arch_swap>
    954e:	f383 8811 	msr	BASEPRI, r3
    9552:	f3bf 8f6f 	isb	sy
}
    9556:	4770      	bx	lr

00009558 <z_reschedule_unlocked>:
	__asm__ volatile(
    9558:	f04f 0320 	mov.w	r3, #32
    955c:	f3ef 8011 	mrs	r0, BASEPRI
    9560:	f383 8812 	msr	BASEPRI_MAX, r3
    9564:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    9568:	f7ff bfea 	b.w	9540 <z_reschedule_irqlock>

0000956c <z_priq_dumb_best>:
{
    956c:	4603      	mov	r3, r0
	return list->head == list;
    956e:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9570:	4283      	cmp	r3, r0
    9572:	d003      	beq.n	957c <z_priq_dumb_best+0x10>
	if (n != NULL) {
    9574:	2800      	cmp	r0, #0
    9576:	bf38      	it	cc
    9578:	2000      	movcc	r0, #0
    957a:	4770      	bx	lr
	struct k_thread *thread = NULL;
    957c:	2000      	movs	r0, #0
}
    957e:	4770      	bx	lr

00009580 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    9580:	b15a      	cbz	r2, 959a <z_impl_k_sem_init+0x1a>
    9582:	428a      	cmp	r2, r1
    9584:	d309      	bcc.n	959a <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
    9586:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
    958a:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    958e:	e9c0 0000 	strd	r0, r0, [r0]
    9592:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
    9596:	2000      	movs	r0, #0
    9598:	4770      	bx	lr
		return -EINVAL;
    959a:	f06f 0015 	mvn.w	r0, #21
}
    959e:	4770      	bx	lr

000095a0 <k_is_in_isr>:
    95a0:	f3ef 8005 	mrs	r0, IPSR
}
    95a4:	3800      	subs	r0, #0
    95a6:	bf18      	it	ne
    95a8:	2001      	movne	r0, #1
    95aa:	4770      	bx	lr

000095ac <z_impl_k_thread_name_set>:
}
    95ac:	f06f 0057 	mvn.w	r0, #87	; 0x57
    95b0:	4770      	bx	lr

000095b2 <z_impl_k_thread_start>:
	z_sched_start(thread);
    95b2:	f7fd ba35 	b.w	6a20 <z_sched_start>

000095b6 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    95b6:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    95b8:	f7fe fdda 	bl	8170 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    95bc:	bd08      	pop	{r3, pc}

000095be <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    95be:	f7fe bdd7 	b.w	8170 <sys_clock_tick_get>

000095c2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    95c2:	b108      	cbz	r0, 95c8 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    95c4:	f7f9 bd1a 	b.w	2ffc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    95c8:	4770      	bx	lr

000095ca <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    95ca:	b510      	push	{r4, lr}
    95cc:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    95ce:	f7fe fc1d 	bl	7e0c <z_abort_timeout>

	if (inactive) {
    95d2:	b9b0      	cbnz	r0, 9602 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    95d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    95d6:	b10b      	cbz	r3, 95dc <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    95d8:	4620      	mov	r0, r4
    95da:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    95dc:	f104 0018 	add.w	r0, r4, #24
    95e0:	f7fd fd3a 	bl	7058 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    95e4:	b168      	cbz	r0, 9602 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    95e6:	f7fd f9d3 	bl	6990 <z_ready_thread>
    95ea:	f04f 0320 	mov.w	r3, #32
    95ee:	f3ef 8011 	mrs	r0, BASEPRI
    95f2:	f383 8812 	msr	BASEPRI_MAX, r3
    95f6:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    95fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    95fe:	f7ff bf9f 	b.w	9540 <z_reschedule_irqlock>
    9602:	bd10      	pop	{r4, pc}

00009604 <notify_queue_locked>:
	if (queue != NULL) {
    9604:	b120      	cbz	r0, 9610 <notify_queue_locked+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    9606:	2200      	movs	r2, #0
    9608:	4611      	mov	r1, r2
    960a:	3088      	adds	r0, #136	; 0x88
    960c:	f7fe b820 	b.w	7650 <z_sched_wake>
}
    9610:	4770      	bx	lr

00009612 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    9612:	4770      	bx	lr

00009614 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    9614:	f7fc b85e 	b.w	56d4 <SystemInit>
