The ATmega644P exhibits a SWIO baud rate quantisation error of +0.00% for this F_CPU and baud rate combination.

|Size|Usage|Version|Features|Hex file|
|:-:|:-:|:-:|:-:|:--|
|248|256|u7.7|`w-u-jpr--`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_led+b0.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_led+b0.hex)|
|248|256|u7.7|`w-u-jpr--`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_led+b7.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_led+b7.hex)|
|248|256|u7.7|`w-u-jpr--`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_led+b0.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_led+b0.hex)|
|248|256|u7.7|`w-u-jpr--`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_led+b7.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_led+b7.hex)|
|366|512|u7.7|`weu-jPr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce.hex)|
|366|512|u7.7|`weu-jPr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce.hex)|
|366|512|u7.7|`weu-jPr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce.hex)|
|366|512|u7.7|`weu-jPr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce.hex)|
|352|1024|u7.7|`weu-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce_hw.hex)|
|352|1024|u7.7|`weu-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce_hw.hex)|
|352|1024|u7.7|`weu-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce_hw.hex)|
|352|1024|u7.7|`weu-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce_hw.hex)|
|456|1024|u7.7|`wes-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce_stk500_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b0_fr_ce_stk500_hw.hex)|
|456|1024|u7.7|`wes-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce_stk500_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd0_txd1_ee_led+b7_fr_ce_stk500_hw.hex)|
|456|1024|u7.7|`wes-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce_stk500_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b0_fr_ce_stk500_hw.hex)|
|456|1024|u7.7|`wes-hpr-c`|[urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce_stk500_hw.hex](https://raw.githubusercontent.com/stefanrueger/urboot.hex/main/cores/mightycore/atmega644p/internal_oscillator/fcpu_+0m128k+2/br_+++0k3/urboot_atmega644p_+0m128k+2_+++0k3_swio_rxd2_txd3_ee_led+b7_fr_ce_stk500_hw.hex)|

- **Size:** Bootloader code size including small table at top end
- **Usage:** How many bytes of flash are needed, ie, HW boot section or a multiple of the page size
- **Version:** For example, u7.6 is an urboot version, o5.2 is an optiboot version
- **Features:**
  + `w` bootloader provides `pgm_write_page(sram, flash)` for the application at `FLASHEND-4+1`
  + `e` EEPROM read/write support
  + `u` uses urprotocol requiring `avrdude -c urclock` for programming
  + `s` uses skeleton of STK500v1 protocol (deprecated); `-c urclock` and `-c arduino` both work
  + `h` hardware boot section: make sure fuses are set for reset to jump to boot section
  + `j` vector bootloader: applications *need to be patched externally*, eg, using `avrdude -c urclock`
  + `p` bootloader protects itself from being overwritten
  + `P` vector bootloader only: protects itself and reset vector from being overwritten
  + `r` preserves reset flags for the application in the register R2
  + `c` bootloader provides chip erase functionality (recommended for large MCUs)
  + `-` corresponding feature not present
- **Hex file:** typically MCU name followed by, eg, F<sub>CPU</sub>, baud rate, I/O channels etc configuration
  + `8m0j+1` is F<sub>CPU</sub> of an internal oscillator varied by some percent, here 8 MHz + 1%
  + `115k2` shows the fixed baud rate of the bootloader: `115k2` means 115200 baud
  + `swio` software I/O (not UART)
  + `rxd0 txd1` I/O using, in this example, lines RX `D0` and TX `D1`
  + `ee` bootloader supports EEPROM read/write
  + `led-b1` toggles an active-low LED on pin `B1`, `+` designates an active-high LED
  + `fr` bootloader provides non-essential code ("frills") for smoother error handling
  + `ce` bootloader provides a chip erase command
  + `stk500` uses deprecated STK500v1 protocol to communicate with bootloader
  + `hw` hardware supported bootloader: set fuses to jump to the HW boot section, not to reset vector
