
Lucky-Duck_GreenHouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005110  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000820  080052b0  080052b0  000062b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ad0  08005ad0  00007098  2**0
                  CONTENTS
  4 .ARM          00000008  08005ad0  08005ad0  00006ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ad8  08005ad8  00007098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad8  08005ad8  00006ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005adc  08005adc  00006adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08005ae0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  20000098  08005b78  00007098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000544  08005b78  00007544  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b3c  00000000  00000000  000070c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b5a  00000000  00000000  00018c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  0001b760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c7f  00000000  00000000  0001c788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199df  00000000  00000000  0001d407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151fd  00000000  00000000  00036de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0305  00000000  00000000  0004bfe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec2e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004858  00000000  00000000  000ec32c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000f0b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000098 	.word	0x20000098
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005298 	.word	0x08005298

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	08005298 	.word	0x08005298

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f001 fb3d 	bl	8001bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f897 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 fa29 	bl	80009d4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000582:	f000 f8ff 	bl	8000784 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000586:	f000 f951 	bl	800082c <MX_I2C1_Init>
  MX_TIM2_Init();
 800058a:	f000 f9d7 	bl	800093c <MX_TIM2_Init>
  MX_RTC_Init();
 800058e:	f000 f97b 	bl	8000888 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start(&hadc1);
 8000592:	483c      	ldr	r0, [pc, #240]	@ (8000684 <main+0x114>)
 8000594:	f001 fc08 	bl	8001da8 <HAL_ADC_Start>
	ssd1306_Init();
 8000598:	f001 f92e 	bl	80017f8 <ssd1306_Init>
	init_dht11(&dht, &htim2, DHT11_GPIO_Port, DHT11_Pin);
 800059c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a0:	4a39      	ldr	r2, [pc, #228]	@ (8000688 <main+0x118>)
 80005a2:	493a      	ldr	r1, [pc, #232]	@ (800068c <main+0x11c>)
 80005a4:	483a      	ldr	r0, [pc, #232]	@ (8000690 <main+0x120>)
 80005a6:	f000 ff24 	bl	80013f2 <init_dht11>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		switch (state) {
 80005aa:	4b3a      	ldr	r3, [pc, #232]	@ (8000694 <main+0x124>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d002      	beq.n	80005b8 <main+0x48>
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d05c      	beq.n	8000670 <main+0x100>
 80005b6:	e062      	b.n	800067e <main+0x10e>
		case work_state:
			menu[0] = '\0';
 80005b8:	4b37      	ldr	r3, [pc, #220]	@ (8000698 <main+0x128>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
			ssd1306_SetCursor(0, 22);
 80005be:	2116      	movs	r1, #22
 80005c0:	2000      	movs	r0, #0
 80005c2:	f001 facd 	bl	8001b60 <ssd1306_SetCursor>
			RTC_TimeTypeDef sTime = {0} ;
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
			sTime = get_time();
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 feb8 	bl	800134c <get_time>
			sprintf(menu, "%2d:%2d:%2d", sTime.Hours,sTime.Minutes,sTime.Seconds);
 80005dc:	793b      	ldrb	r3, [r7, #4]
 80005de:	461a      	mov	r2, r3
 80005e0:	797b      	ldrb	r3, [r7, #5]
 80005e2:	4619      	mov	r1, r3
 80005e4:	79bb      	ldrb	r3, [r7, #6]
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	460b      	mov	r3, r1
 80005ea:	492c      	ldr	r1, [pc, #176]	@ (800069c <main+0x12c>)
 80005ec:	482a      	ldr	r0, [pc, #168]	@ (8000698 <main+0x128>)
 80005ee:	f004 f9b3 	bl	8004958 <siprintf>
			ssd1306_WriteString(menu, Font_7x10, White);
 80005f2:	4b2b      	ldr	r3, [pc, #172]	@ (80006a0 <main+0x130>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	9200      	str	r2, [sp, #0]
 80005f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80005fa:	4827      	ldr	r0, [pc, #156]	@ (8000698 <main+0x128>)
 80005fc:	f001 fa8a 	bl	8001b14 <ssd1306_WriteString>
			if (state == work_state && flag_t != 20) {
 8000600:	4b24      	ldr	r3, [pc, #144]	@ (8000694 <main+0x124>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d10d      	bne.n	8000624 <main+0xb4>
 8000608:	4b26      	ldr	r3, [pc, #152]	@ (80006a4 <main+0x134>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b14      	cmp	r3, #20
 800060e:	d009      	beq.n	8000624 <main+0xb4>
				HAL_Delay(250);
 8000610:	20fa      	movs	r0, #250	@ 0xfa
 8000612:	f001 fb61 	bl	8001cd8 <HAL_Delay>
				flag_t++;
 8000616:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <main+0x134>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4b21      	ldr	r3, [pc, #132]	@ (80006a4 <main+0x134>)
 8000620:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(fan_GPIO_Port, fan_Pin, 1);
				} else if (dht.temperature < temp.set_val_min || dht.temperature == temp.set_val_min) {
					HAL_GPIO_WritePin(fan_GPIO_Port, fan_Pin, 0);
				}
			}
			break;
 8000622:	e02b      	b.n	800067c <main+0x10c>
				flag_t = 0;
 8000624:	4b1f      	ldr	r3, [pc, #124]	@ (80006a4 <main+0x134>)
 8000626:	2200      	movs	r2, #0
 8000628:	701a      	strb	r2, [r3, #0]
				main_show();
 800062a:	f000 fab1 	bl	8000b90 <main_show>
				if (dht.temperature > temp.set_val_max) {
 800062e:	4b18      	ldr	r3, [pc, #96]	@ (8000690 <main+0x120>)
 8000630:	7b1b      	ldrb	r3, [r3, #12]
 8000632:	461a      	mov	r2, r3
 8000634:	4b1c      	ldr	r3, [pc, #112]	@ (80006a8 <main+0x138>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	429a      	cmp	r2, r3
 800063a:	dd05      	ble.n	8000648 <main+0xd8>
					HAL_GPIO_WritePin(fan_GPIO_Port, fan_Pin, 1);
 800063c:	2201      	movs	r2, #1
 800063e:	2120      	movs	r1, #32
 8000640:	4811      	ldr	r0, [pc, #68]	@ (8000688 <main+0x118>)
 8000642:	f002 f93f 	bl	80028c4 <HAL_GPIO_WritePin>
			break;
 8000646:	e019      	b.n	800067c <main+0x10c>
				} else if (dht.temperature < temp.set_val_min || dht.temperature == temp.set_val_min) {
 8000648:	4b11      	ldr	r3, [pc, #68]	@ (8000690 <main+0x120>)
 800064a:	7b1b      	ldrb	r3, [r3, #12]
 800064c:	461a      	mov	r2, r3
 800064e:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <main+0x138>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	429a      	cmp	r2, r3
 8000654:	db06      	blt.n	8000664 <main+0xf4>
 8000656:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <main+0x120>)
 8000658:	7b1b      	ldrb	r3, [r3, #12]
 800065a:	461a      	mov	r2, r3
 800065c:	4b12      	ldr	r3, [pc, #72]	@ (80006a8 <main+0x138>)
 800065e:	695b      	ldr	r3, [r3, #20]
 8000660:	429a      	cmp	r2, r3
 8000662:	d10b      	bne.n	800067c <main+0x10c>
					HAL_GPIO_WritePin(fan_GPIO_Port, fan_Pin, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	2120      	movs	r1, #32
 8000668:	4807      	ldr	r0, [pc, #28]	@ (8000688 <main+0x118>)
 800066a:	f002 f92b 	bl	80028c4 <HAL_GPIO_WritePin>
			break;
 800066e:	e005      	b.n	800067c <main+0x10c>
		case menu_state:
			menu_show();
 8000670:	f000 fafe 	bl	8000c70 <menu_show>
			HAL_Delay(10);
 8000674:	200a      	movs	r0, #10
 8000676:	f001 fb2f 	bl	8001cd8 <HAL_Delay>
			break;
 800067a:	e000      	b.n	800067e <main+0x10e>
			break;
 800067c:	bf00      	nop
		}
		ssd1306_UpdateScreen();
 800067e:	f001 f93d 	bl	80018fc <ssd1306_UpdateScreen>
		switch (state) {
 8000682:	e792      	b.n	80005aa <main+0x3a>
 8000684:	200000b4 	.word	0x200000b4
 8000688:	40020000 	.word	0x40020000
 800068c:	20000170 	.word	0x20000170
 8000690:	200001d8 	.word	0x200001d8
 8000694:	200001e8 	.word	0x200001e8
 8000698:	200001b8 	.word	0x200001b8
 800069c:	080052b0 	.word	0x080052b0
 80006a0:	08005a90 	.word	0x08005a90
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000004 	.word	0x20000004

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	@ 0x50
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0320 	add.w	r3, r7, #32
 80006b6:	2230      	movs	r2, #48	@ 0x30
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f004 f986 	bl	80049cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	4b29      	ldr	r3, [pc, #164]	@ (800077c <SystemClock_Config+0xd0>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d8:	4a28      	ldr	r2, [pc, #160]	@ (800077c <SystemClock_Config+0xd0>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	@ 0x40
 80006e0:	4b26      	ldr	r3, [pc, #152]	@ (800077c <SystemClock_Config+0xd0>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <SystemClock_Config+0xd4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f8:	4a21      	ldr	r2, [pc, #132]	@ (8000780 <SystemClock_Config+0xd4>)
 80006fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <SystemClock_Config+0xd4>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800070c:	2309      	movs	r3, #9
 800070e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000710:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000714:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000716:	2301      	movs	r3, #1
 8000718:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071a:	2302      	movs	r3, #2
 800071c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800071e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000724:	2319      	movs	r3, #25
 8000726:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000728:	23a8      	movs	r3, #168	@ 0xa8
 800072a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000730:	2304      	movs	r3, #4
 8000732:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4618      	mov	r0, r3
 800073a:	f002 fda3 	bl	8003284 <HAL_RCC_OscConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000744:	f000 fa1e 	bl	8000b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000748:	230f      	movs	r3, #15
 800074a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074c:	2302      	movs	r3, #2
 800074e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000754:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000758:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800075e:	f107 030c 	add.w	r3, r7, #12
 8000762:	2102      	movs	r1, #2
 8000764:	4618      	mov	r0, r3
 8000766:	f003 f805 	bl	8003774 <HAL_RCC_ClockConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000770:	f000 fa08 	bl	8000b84 <Error_Handler>
  }
}
 8000774:	bf00      	nop
 8000776:	3750      	adds	r7, #80	@ 0x50
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40007000 	.word	0x40007000

08000784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800078a:	463b      	mov	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000796:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <MX_ADC1_Init+0x9c>)
 8000798:	4a22      	ldr	r2, [pc, #136]	@ (8000824 <MX_ADC1_Init+0xa0>)
 800079a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800079c:	4b20      	ldr	r3, [pc, #128]	@ (8000820 <MX_ADC1_Init+0x9c>)
 800079e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80007a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80007aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007b8:	4b19      	ldr	r3, [pc, #100]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007c0:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007c6:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007c8:	4a17      	ldr	r2, [pc, #92]	@ (8000828 <MX_ADC1_Init+0xa4>)
 80007ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007cc:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007d2:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007e6:	480e      	ldr	r0, [pc, #56]	@ (8000820 <MX_ADC1_Init+0x9c>)
 80007e8:	f001 fa9a 	bl	8001d20 <HAL_ADC_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80007f2:	f000 f9c7 	bl	8000b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80007fe:	2303      	movs	r3, #3
 8000800:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000802:	463b      	mov	r3, r7
 8000804:	4619      	mov	r1, r3
 8000806:	4806      	ldr	r0, [pc, #24]	@ (8000820 <MX_ADC1_Init+0x9c>)
 8000808:	f001 fb90 	bl	8001f2c <HAL_ADC_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000812:	f000 f9b7 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000b4 	.word	0x200000b4
 8000824:	40012000 	.word	0x40012000
 8000828:	0f000001 	.word	0x0f000001

0800082c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <MX_I2C1_Init+0x50>)
 8000832:	4a13      	ldr	r2, [pc, #76]	@ (8000880 <MX_I2C1_Init+0x54>)
 8000834:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000836:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_I2C1_Init+0x50>)
 8000838:	4a12      	ldr	r2, [pc, #72]	@ (8000884 <MX_I2C1_Init+0x58>)
 800083a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <MX_I2C1_Init+0x50>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_I2C1_Init+0x50>)
 8000844:	2200      	movs	r2, #0
 8000846:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_I2C1_Init+0x50>)
 800084a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800084e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000850:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <MX_I2C1_Init+0x50>)
 8000852:	2200      	movs	r2, #0
 8000854:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_I2C1_Init+0x50>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	@ (800087c <MX_I2C1_Init+0x50>)
 800086a:	f002 f85d 	bl	8002928 <HAL_I2C_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000874:	f000 f986 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	200000fc 	.word	0x200000fc
 8000880:	40005400 	.word	0x40005400
 8000884:	000186a0 	.word	0x000186a0

08000888 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800089c:	2300      	movs	r3, #0
 800089e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008a0:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <MX_RTC_Init+0xac>)
 80008a2:	4a25      	ldr	r2, [pc, #148]	@ (8000938 <MX_RTC_Init+0xb0>)
 80008a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008a6:	4b23      	ldr	r3, [pc, #140]	@ (8000934 <MX_RTC_Init+0xac>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008ac:	4b21      	ldr	r3, [pc, #132]	@ (8000934 <MX_RTC_Init+0xac>)
 80008ae:	227f      	movs	r2, #127	@ 0x7f
 80008b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008b2:	4b20      	ldr	r3, [pc, #128]	@ (8000934 <MX_RTC_Init+0xac>)
 80008b4:	22ff      	movs	r2, #255	@ 0xff
 80008b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000934 <MX_RTC_Init+0xac>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008be:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <MX_RTC_Init+0xac>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000934 <MX_RTC_Init+0xac>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008ca:	481a      	ldr	r0, [pc, #104]	@ (8000934 <MX_RTC_Init+0xac>)
 80008cc:	f003 fa0c 	bl	8003ce8 <HAL_RTC_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80008d6:	f000 f955 	bl	8000b84 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 80008da:	230c      	movs	r3, #12
 80008dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2200      	movs	r2, #0
 80008f2:	4619      	mov	r1, r3
 80008f4:	480f      	ldr	r0, [pc, #60]	@ (8000934 <MX_RTC_Init+0xac>)
 80008f6:	f003 fa7a 	bl	8003dee <HAL_RTC_SetTime>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000900:	f000 f940 	bl	8000b84 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000904:	2301      	movs	r3, #1
 8000906:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000908:	2301      	movs	r3, #1
 800090a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800090c:	2301      	movs	r3, #1
 800090e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000914:	463b      	mov	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	4619      	mov	r1, r3
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <MX_RTC_Init+0xac>)
 800091c:	f003 fb5f 	bl	8003fde <HAL_RTC_SetDate>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000926:	f000 f92d 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000150 	.word	0x20000150
 8000938:	40002800 	.word	0x40002800

0800093c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000942:	f107 0308 	add.w	r3, r7, #8
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000950:	463b      	mov	r3, r7
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000958:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <MX_TIM2_Init+0x94>)
 800095a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800095e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8000960:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <MX_TIM2_Init+0x94>)
 8000962:	2253      	movs	r2, #83	@ 0x53
 8000964:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_TIM2_Init+0x94>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff -1;
 800096c:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <MX_TIM2_Init+0x94>)
 800096e:	f06f 0201 	mvn.w	r2, #1
 8000972:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000974:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <MX_TIM2_Init+0x94>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097a:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <MX_TIM2_Init+0x94>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000980:	4813      	ldr	r0, [pc, #76]	@ (80009d0 <MX_TIM2_Init+0x94>)
 8000982:	f003 fcbd 	bl	8004300 <HAL_TIM_Base_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800098c:	f000 f8fa 	bl	8000b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000994:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	4619      	mov	r1, r3
 800099c:	480c      	ldr	r0, [pc, #48]	@ (80009d0 <MX_TIM2_Init+0x94>)
 800099e:	f003 fd80 	bl	80044a2 <HAL_TIM_ConfigClockSource>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80009a8:	f000 f8ec 	bl	8000b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ac:	2300      	movs	r3, #0
 80009ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009b4:	463b      	mov	r3, r7
 80009b6:	4619      	mov	r1, r3
 80009b8:	4805      	ldr	r0, [pc, #20]	@ (80009d0 <MX_TIM2_Init+0x94>)
 80009ba:	f003 ff5f 	bl	800487c <HAL_TIMEx_MasterConfigSynchronization>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009c4:	f000 f8de 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	3718      	adds	r7, #24
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000170 	.word	0x20000170

080009d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	@ 0x28
 80009d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
 80009e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	4b44      	ldr	r3, [pc, #272]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a43      	ldr	r2, [pc, #268]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 80009f4:	f043 0304 	orr.w	r3, r3, #4
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b41      	ldr	r3, [pc, #260]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0304 	and.w	r3, r3, #4
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a3c      	ldr	r2, [pc, #240]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b3a      	ldr	r3, [pc, #232]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	4b36      	ldr	r3, [pc, #216]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a35      	ldr	r2, [pc, #212]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b33      	ldr	r3, [pc, #204]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	4b2f      	ldr	r3, [pc, #188]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	4a2e      	ldr	r2, [pc, #184]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b00 <MX_GPIO_Init+0x12c>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(fan_GPIO_Port, fan_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2120      	movs	r1, #32
 8000a5e:	4829      	ldr	r0, [pc, #164]	@ (8000b04 <MX_GPIO_Init+0x130>)
 8000a60:	f001 ff30 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : fan_Pin */
  GPIO_InitStruct.Pin = fan_Pin;
 8000a64:	2320      	movs	r3, #32
 8000a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a70:	2301      	movs	r3, #1
 8000a72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(fan_GPIO_Port, &GPIO_InitStruct);
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4822      	ldr	r0, [pc, #136]	@ (8000b04 <MX_GPIO_Init+0x130>)
 8000a7c:	f001 fd86 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : btn1_Pin btn6_Pin */
  GPIO_InitStruct.Pin = btn1_Pin|btn6_Pin;
 8000a80:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	481b      	ldr	r0, [pc, #108]	@ (8000b04 <MX_GPIO_Init+0x130>)
 8000a96:	f001 fd79 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : btn2_Pin */
  GPIO_InitStruct.Pin = btn2_Pin;
 8000a9a:	2380      	movs	r3, #128	@ 0x80
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a9e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn2_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	4815      	ldr	r0, [pc, #84]	@ (8000b04 <MX_GPIO_Init+0x130>)
 8000ab0:	f001 fd6c 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : btn3_Pin btn5_Pin btn4_Pin */
  GPIO_InitStruct.Pin = btn3_Pin|btn5_Pin|btn4_Pin;
 8000ab4:	2331      	movs	r3, #49	@ 0x31
 8000ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4810      	ldr	r0, [pc, #64]	@ (8000b08 <MX_GPIO_Init+0x134>)
 8000ac8:	f001 fd60 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8000acc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4808      	ldr	r0, [pc, #32]	@ (8000b04 <MX_GPIO_Init+0x130>)
 8000ae2:	f001 fd53 	bl	800258c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2101      	movs	r1, #1
 8000aea:	2017      	movs	r0, #23
 8000aec:	f001 fd17 	bl	800251e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000af0:	2017      	movs	r0, #23
 8000af2:	f001 fd30 	bl	8002556 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	@ 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020000 	.word	0x40020000
 8000b08:	40020400 	.word	0x40020400

08000b0c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == btn2_Pin) {
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	2b80      	cmp	r3, #128	@ 0x80
 8000b1a:	d129      	bne.n	8000b70 <HAL_GPIO_EXTI_Callback+0x64>
        state = (state == work_state ? menu_state : work_state);
 8000b1c:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	bf0c      	ite	eq
 8000b24:	2301      	moveq	r3, #1
 8000b26:	2300      	movne	r3, #0
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000b2e:	701a      	strb	r2, [r3, #0]
        ssd1306_Fill(Black);    // Clear the screen
 8000b30:	2000      	movs	r0, #0
 8000b32:	f000 fecb 	bl	80018cc <ssd1306_Fill>
        ssd1306_UpdateScreen();
 8000b36:	f000 fee1 	bl	80018fc <ssd1306_UpdateScreen>
        HAL_Delay(100);
 8000b3a:	2064      	movs	r0, #100	@ 0x64
 8000b3c:	f001 f8cc 	bl	8001cd8 <HAL_Delay>
        if (state == menu_state) {
 8000b40:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d102      	bne.n	8000b4e <HAL_GPIO_EXTI_Callback+0x42>
            menu_show();
 8000b48:	f000 f892 	bl	8000c70 <menu_show>
 8000b4c:	e008      	b.n	8000b60 <HAL_GPIO_EXTI_Callback+0x54>
        } else if (state == work_state) {
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d104      	bne.n	8000b60 <HAL_GPIO_EXTI_Callback+0x54>
            main_show();
 8000b56:	f000 f81b 	bl	8000b90 <main_show>
            flag_t = 10;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0x70>)
 8000b5c:	220a      	movs	r2, #10
 8000b5e:	701a      	strb	r2, [r3, #0]
        }
        HAL_Delay(100);
 8000b60:	2064      	movs	r0, #100	@ 0x64
 8000b62:	f001 f8b9 	bl	8001cd8 <HAL_Delay>
        ssd1306_UpdateScreen();  // Update the screen once after drawing
 8000b66:	f000 fec9 	bl	80018fc <ssd1306_UpdateScreen>
        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b6a:	4a05      	ldr	r2, [pc, #20]	@ (8000b80 <HAL_GPIO_EXTI_Callback+0x74>)
 8000b6c:	88fb      	ldrh	r3, [r7, #6]
 8000b6e:	6153      	str	r3, [r2, #20]
    }
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200001e8 	.word	0x200001e8
 8000b7c:	20000000 	.word	0x20000000
 8000b80:	40013c00 	.word	0x40013c00

08000b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b88:	b672      	cpsid	i
}
 8000b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <Error_Handler+0x8>

08000b90 <main_show>:
extern struct info light;
extern char state;


uint8_t page = 0;
void main_show() {
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	b089      	sub	sp, #36	@ 0x24
 8000b94:	af02      	add	r7, sp, #8
	get_temp_humidity();
 8000b96:	f000 fa47 	bl	8001028 <get_temp_humidity>
	HAL_Delay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f001 f89c 	bl	8001cd8 <HAL_Delay>
	ssd1306_SetCursor(0, 1);
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f000 ffdc 	bl	8001b60 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f000 fe8f 	bl	80018cc <ssd1306_Fill>
	menu[0] = '\0';
 8000bae:	4b2a      	ldr	r3, [pc, #168]	@ (8000c58 <main_show+0xc8>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
	sprintf(menu, "temp:%-3dlight:%-3d", dht.temperature, get_light());
 8000bb4:	4b29      	ldr	r3, [pc, #164]	@ (8000c5c <main_show+0xcc>)
 8000bb6:	7b1b      	ldrb	r3, [r3, #12]
 8000bb8:	461c      	mov	r4, r3
 8000bba:	f000 fa3f 	bl	800103c <get_light>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4622      	mov	r2, r4
 8000bc2:	4927      	ldr	r1, [pc, #156]	@ (8000c60 <main_show+0xd0>)
 8000bc4:	4824      	ldr	r0, [pc, #144]	@ (8000c58 <main_show+0xc8>)
 8000bc6:	f003 fec7 	bl	8004958 <siprintf>
	ssd1306_WriteString(menu, Font_7x10, White);
 8000bca:	4b26      	ldr	r3, [pc, #152]	@ (8000c64 <main_show+0xd4>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	9200      	str	r2, [sp, #0]
 8000bd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bd2:	4821      	ldr	r0, [pc, #132]	@ (8000c58 <main_show+0xc8>)
 8000bd4:	f000 ff9e 	bl	8001b14 <ssd1306_WriteString>
	menu[0] = '\0';
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <main_show+0xc8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
	ssd1306_SetCursor(0, 11);
 8000bde:	210b      	movs	r1, #11
 8000be0:	2000      	movs	r0, #0
 8000be2:	f000 ffbd 	bl	8001b60 <ssd1306_SetCursor>
	sprintf(menu, "humidity:%-3d", dht.humidty);
 8000be6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <main_show+0xcc>)
 8000be8:	7b5b      	ldrb	r3, [r3, #13]
 8000bea:	461a      	mov	r2, r3
 8000bec:	491e      	ldr	r1, [pc, #120]	@ (8000c68 <main_show+0xd8>)
 8000bee:	481a      	ldr	r0, [pc, #104]	@ (8000c58 <main_show+0xc8>)
 8000bf0:	f003 feb2 	bl	8004958 <siprintf>
	ssd1306_WriteString(menu, Font_7x10, White);
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <main_show+0xd4>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	9200      	str	r2, [sp, #0]
 8000bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bfc:	4816      	ldr	r0, [pc, #88]	@ (8000c58 <main_show+0xc8>)
 8000bfe:	f000 ff89 	bl	8001b14 <ssd1306_WriteString>
	menu[0] = '\0';
 8000c02:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <main_show+0xc8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
	ssd1306_SetCursor(0, 22);
 8000c08:	2116      	movs	r1, #22
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f000 ffa8 	bl	8001b60 <ssd1306_SetCursor>
	RTC_TimeTypeDef sTime = {0} ;
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]
	sTime = get_time();
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	4618      	mov	r0, r3
 8000c22:	f000 fb93 	bl	800134c <get_time>
	sprintf(menu, "%2d:%2d:%2d", sTime.Hours,sTime.Minutes,sTime.Seconds);
 8000c26:	793b      	ldrb	r3, [r7, #4]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	797b      	ldrb	r3, [r7, #5]
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	79bb      	ldrb	r3, [r7, #6]
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	460b      	mov	r3, r1
 8000c34:	490d      	ldr	r1, [pc, #52]	@ (8000c6c <main_show+0xdc>)
 8000c36:	4808      	ldr	r0, [pc, #32]	@ (8000c58 <main_show+0xc8>)
 8000c38:	f003 fe8e 	bl	8004958 <siprintf>
	ssd1306_WriteString(menu, Font_7x10, White);
 8000c3c:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <main_show+0xd4>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	9200      	str	r2, [sp, #0]
 8000c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c44:	4804      	ldr	r0, [pc, #16]	@ (8000c58 <main_show+0xc8>)
 8000c46:	f000 ff65 	bl	8001b14 <ssd1306_WriteString>
	HAL_Delay(10);
 8000c4a:	200a      	movs	r0, #10
 8000c4c:	f001 f844 	bl	8001cd8 <HAL_Delay>
}
 8000c50:	bf00      	nop
 8000c52:	371c      	adds	r7, #28
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd90      	pop	{r4, r7, pc}
 8000c58:	200001b8 	.word	0x200001b8
 8000c5c:	200001d8 	.word	0x200001d8
 8000c60:	080052bc 	.word	0x080052bc
 8000c64:	08005a90 	.word	0x08005a90
 8000c68:	080052d0 	.word	0x080052d0
 8000c6c:	080052e0 	.word	0x080052e0

08000c70 <menu_show>:
void menu_show() {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af02      	add	r7, sp, #8
	if (state == menu_state) {
 8000c76:	4b90      	ldr	r3, [pc, #576]	@ (8000eb8 <menu_show+0x248>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	f040 81c1 	bne.w	8001002 <menu_show+0x392>
		// menu
		switch (page) {
 8000c80:	4b8e      	ldr	r3, [pc, #568]	@ (8000ebc <menu_show+0x24c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b03      	cmp	r3, #3
 8000c86:	f200 818d 	bhi.w	8000fa4 <menu_show+0x334>
 8000c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c90 <menu_show+0x20>)
 8000c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c90:	08000ca1 	.word	0x08000ca1
 8000c94:	08000d55 	.word	0x08000d55
 8000c98:	08000e05 	.word	0x08000e05
 8000c9c:	08000ee9 	.word	0x08000ee9
		// temp min
		case 0:
			get_temp_humidity();
 8000ca0:	f000 f9c2 	bl	8001028 <get_temp_humidity>
			ssd1306_Fill(Black);
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f000 fe11 	bl	80018cc <ssd1306_Fill>
			ssd1306_SetCursor(0, 0);
 8000caa:	2100      	movs	r1, #0
 8000cac:	2000      	movs	r0, #0
 8000cae:	f000 ff57 	bl	8001b60 <ssd1306_SetCursor>
			menu[0] = '\0';
 8000cb2:	4b83      	ldr	r3, [pc, #524]	@ (8000ec0 <menu_show+0x250>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "%s min", temp.infoName);
 8000cb8:	4a82      	ldr	r2, [pc, #520]	@ (8000ec4 <menu_show+0x254>)
 8000cba:	4983      	ldr	r1, [pc, #524]	@ (8000ec8 <menu_show+0x258>)
 8000cbc:	4880      	ldr	r0, [pc, #512]	@ (8000ec0 <menu_show+0x250>)
 8000cbe:	f003 fe4b 	bl	8004958 <siprintf>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000cc2:	4b82      	ldr	r3, [pc, #520]	@ (8000ecc <menu_show+0x25c>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	9200      	str	r2, [sp, #0]
 8000cc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cca:	487d      	ldr	r0, [pc, #500]	@ (8000ec0 <menu_show+0x250>)
 8000ccc:	f000 ff22 	bl	8001b14 <ssd1306_WriteString>
			menu[0] = '\0';
 8000cd0:	4b7b      	ldr	r3, [pc, #492]	@ (8000ec0 <menu_show+0x250>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "val:%-3d|v:%-3d", dht.temperature, temp.set_val_min);
 8000cd6:	4b7e      	ldr	r3, [pc, #504]	@ (8000ed0 <menu_show+0x260>)
 8000cd8:	7b1b      	ldrb	r3, [r3, #12]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	4b79      	ldr	r3, [pc, #484]	@ (8000ec4 <menu_show+0x254>)
 8000cde:	695b      	ldr	r3, [r3, #20]
 8000ce0:	497c      	ldr	r1, [pc, #496]	@ (8000ed4 <menu_show+0x264>)
 8000ce2:	4877      	ldr	r0, [pc, #476]	@ (8000ec0 <menu_show+0x250>)
 8000ce4:	f003 fe38 	bl	8004958 <siprintf>
			ssd1306_SetCursor(0, 14);
 8000ce8:	210e      	movs	r1, #14
 8000cea:	2000      	movs	r0, #0
 8000cec:	f000 ff38 	bl	8001b60 <ssd1306_SetCursor>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000cf0:	4b76      	ldr	r3, [pc, #472]	@ (8000ecc <menu_show+0x25c>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	9200      	str	r2, [sp, #0]
 8000cf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cf8:	4871      	ldr	r0, [pc, #452]	@ (8000ec0 <menu_show+0x250>)
 8000cfa:	f000 ff0b 	bl	8001b14 <ssd1306_WriteString>

			if (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false) {
 8000cfe:	2140      	movs	r1, #64	@ 0x40
 8000d00:	4875      	ldr	r0, [pc, #468]	@ (8000ed8 <menu_show+0x268>)
 8000d02:	f001 fdc7 	bl	8002894 <HAL_GPIO_ReadPin>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d10d      	bne.n	8000d28 <menu_show+0xb8>
				temp.set_val_min -= 1;
 8000d0c:	4b6d      	ldr	r3, [pc, #436]	@ (8000ec4 <menu_show+0x254>)
 8000d0e:	695b      	ldr	r3, [r3, #20]
 8000d10:	3b01      	subs	r3, #1
 8000d12:	4a6c      	ldr	r2, [pc, #432]	@ (8000ec4 <menu_show+0x254>)
 8000d14:	6153      	str	r3, [r2, #20]
				while (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false)
 8000d16:	bf00      	nop
 8000d18:	2140      	movs	r1, #64	@ 0x40
 8000d1a:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <menu_show+0x268>)
 8000d1c:	f001 fdba 	bl	8002894 <HAL_GPIO_ReadPin>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d0f8      	beq.n	8000d18 <menu_show+0xa8>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
				temp.set_val_min += 1;
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
					;
			}
			break;
 8000d26:	e136      	b.n	8000f96 <menu_show+0x326>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
 8000d28:	2101      	movs	r1, #1
 8000d2a:	486c      	ldr	r0, [pc, #432]	@ (8000edc <menu_show+0x26c>)
 8000d2c:	f001 fdb2 	bl	8002894 <HAL_GPIO_ReadPin>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f040 812f 	bne.w	8000f96 <menu_show+0x326>
				temp.set_val_min += 1;
 8000d38:	4b62      	ldr	r3, [pc, #392]	@ (8000ec4 <menu_show+0x254>)
 8000d3a:	695b      	ldr	r3, [r3, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	4a61      	ldr	r2, [pc, #388]	@ (8000ec4 <menu_show+0x254>)
 8000d40:	6153      	str	r3, [r2, #20]
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
 8000d42:	bf00      	nop
 8000d44:	2101      	movs	r1, #1
 8000d46:	4865      	ldr	r0, [pc, #404]	@ (8000edc <menu_show+0x26c>)
 8000d48:	f001 fda4 	bl	8002894 <HAL_GPIO_ReadPin>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d0f8      	beq.n	8000d44 <menu_show+0xd4>
			break;
 8000d52:	e120      	b.n	8000f96 <menu_show+0x326>
			// light min
		case 1:
			ssd1306_Fill(Black);
 8000d54:	2000      	movs	r0, #0
 8000d56:	f000 fdb9 	bl	80018cc <ssd1306_Fill>
			ssd1306_SetCursor(0, 0);
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f000 feff 	bl	8001b60 <ssd1306_SetCursor>
			menu[0] = '\0';
 8000d62:	4b57      	ldr	r3, [pc, #348]	@ (8000ec0 <menu_show+0x250>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "%s min", light.infoName);
 8000d68:	4a5d      	ldr	r2, [pc, #372]	@ (8000ee0 <menu_show+0x270>)
 8000d6a:	4957      	ldr	r1, [pc, #348]	@ (8000ec8 <menu_show+0x258>)
 8000d6c:	4854      	ldr	r0, [pc, #336]	@ (8000ec0 <menu_show+0x250>)
 8000d6e:	f003 fdf3 	bl	8004958 <siprintf>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000d72:	4b56      	ldr	r3, [pc, #344]	@ (8000ecc <menu_show+0x25c>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	9200      	str	r2, [sp, #0]
 8000d78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d7a:	4851      	ldr	r0, [pc, #324]	@ (8000ec0 <menu_show+0x250>)
 8000d7c:	f000 feca 	bl	8001b14 <ssd1306_WriteString>
			menu[0] = '\0';
 8000d80:	4b4f      	ldr	r3, [pc, #316]	@ (8000ec0 <menu_show+0x250>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "val:%-3d|v:%-3d", get_light(), light.set_val_min);
 8000d86:	f000 f959 	bl	800103c <get_light>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	4b54      	ldr	r3, [pc, #336]	@ (8000ee0 <menu_show+0x270>)
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	4950      	ldr	r1, [pc, #320]	@ (8000ed4 <menu_show+0x264>)
 8000d92:	484b      	ldr	r0, [pc, #300]	@ (8000ec0 <menu_show+0x250>)
 8000d94:	f003 fde0 	bl	8004958 <siprintf>
			ssd1306_SetCursor(0, 14);
 8000d98:	210e      	movs	r1, #14
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f000 fee0 	bl	8001b60 <ssd1306_SetCursor>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000da0:	4b4a      	ldr	r3, [pc, #296]	@ (8000ecc <menu_show+0x25c>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	9200      	str	r2, [sp, #0]
 8000da6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000da8:	4845      	ldr	r0, [pc, #276]	@ (8000ec0 <menu_show+0x250>)
 8000daa:	f000 feb3 	bl	8001b14 <ssd1306_WriteString>

			if (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false) {
 8000dae:	2140      	movs	r1, #64	@ 0x40
 8000db0:	4849      	ldr	r0, [pc, #292]	@ (8000ed8 <menu_show+0x268>)
 8000db2:	f001 fd6f 	bl	8002894 <HAL_GPIO_ReadPin>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d10d      	bne.n	8000dd8 <menu_show+0x168>
				light.set_val_min -= 1;
 8000dbc:	4b48      	ldr	r3, [pc, #288]	@ (8000ee0 <menu_show+0x270>)
 8000dbe:	695b      	ldr	r3, [r3, #20]
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	4a47      	ldr	r2, [pc, #284]	@ (8000ee0 <menu_show+0x270>)
 8000dc4:	6153      	str	r3, [r2, #20]
				while (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false)
 8000dc6:	bf00      	nop
 8000dc8:	2140      	movs	r1, #64	@ 0x40
 8000dca:	4843      	ldr	r0, [pc, #268]	@ (8000ed8 <menu_show+0x268>)
 8000dcc:	f001 fd62 	bl	8002894 <HAL_GPIO_ReadPin>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f8      	beq.n	8000dc8 <menu_show+0x158>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
				light.set_val_min += 1;
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
					;
			}
			break;
 8000dd6:	e0e0      	b.n	8000f9a <menu_show+0x32a>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
 8000dd8:	2101      	movs	r1, #1
 8000dda:	4840      	ldr	r0, [pc, #256]	@ (8000edc <menu_show+0x26c>)
 8000ddc:	f001 fd5a 	bl	8002894 <HAL_GPIO_ReadPin>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 80d9 	bne.w	8000f9a <menu_show+0x32a>
				light.set_val_min += 1;
 8000de8:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee0 <menu_show+0x270>)
 8000dea:	695b      	ldr	r3, [r3, #20]
 8000dec:	3301      	adds	r3, #1
 8000dee:	4a3c      	ldr	r2, [pc, #240]	@ (8000ee0 <menu_show+0x270>)
 8000df0:	6153      	str	r3, [r2, #20]
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
 8000df2:	bf00      	nop
 8000df4:	2101      	movs	r1, #1
 8000df6:	4839      	ldr	r0, [pc, #228]	@ (8000edc <menu_show+0x26c>)
 8000df8:	f001 fd4c 	bl	8002894 <HAL_GPIO_ReadPin>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0f8      	beq.n	8000df4 <menu_show+0x184>
			break;
 8000e02:	e0ca      	b.n	8000f9a <menu_show+0x32a>
			// temp max
		case 2:
			get_temp_humidity();
 8000e04:	f000 f910 	bl	8001028 <get_temp_humidity>
			ssd1306_Fill(Black);
 8000e08:	2000      	movs	r0, #0
 8000e0a:	f000 fd5f 	bl	80018cc <ssd1306_Fill>
			ssd1306_SetCursor(0, 0);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2000      	movs	r0, #0
 8000e12:	f000 fea5 	bl	8001b60 <ssd1306_SetCursor>
			menu[0] = '\0';
 8000e16:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec0 <menu_show+0x250>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "%s max", temp.infoName);
 8000e1c:	4a29      	ldr	r2, [pc, #164]	@ (8000ec4 <menu_show+0x254>)
 8000e1e:	4931      	ldr	r1, [pc, #196]	@ (8000ee4 <menu_show+0x274>)
 8000e20:	4827      	ldr	r0, [pc, #156]	@ (8000ec0 <menu_show+0x250>)
 8000e22:	f003 fd99 	bl	8004958 <siprintf>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000e26:	4b29      	ldr	r3, [pc, #164]	@ (8000ecc <menu_show+0x25c>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	9200      	str	r2, [sp, #0]
 8000e2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e2e:	4824      	ldr	r0, [pc, #144]	@ (8000ec0 <menu_show+0x250>)
 8000e30:	f000 fe70 	bl	8001b14 <ssd1306_WriteString>
			menu[0] = '\0';
 8000e34:	4b22      	ldr	r3, [pc, #136]	@ (8000ec0 <menu_show+0x250>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "val:%-3d|v:%-3d", dht.temperature, temp.set_val_max);
 8000e3a:	4b25      	ldr	r3, [pc, #148]	@ (8000ed0 <menu_show+0x260>)
 8000e3c:	7b1b      	ldrb	r3, [r3, #12]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b20      	ldr	r3, [pc, #128]	@ (8000ec4 <menu_show+0x254>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4923      	ldr	r1, [pc, #140]	@ (8000ed4 <menu_show+0x264>)
 8000e46:	481e      	ldr	r0, [pc, #120]	@ (8000ec0 <menu_show+0x250>)
 8000e48:	f003 fd86 	bl	8004958 <siprintf>
			ssd1306_SetCursor(0, 14);
 8000e4c:	210e      	movs	r1, #14
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f000 fe86 	bl	8001b60 <ssd1306_SetCursor>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000e54:	4b1d      	ldr	r3, [pc, #116]	@ (8000ecc <menu_show+0x25c>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	9200      	str	r2, [sp, #0]
 8000e5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e5c:	4818      	ldr	r0, [pc, #96]	@ (8000ec0 <menu_show+0x250>)
 8000e5e:	f000 fe59 	bl	8001b14 <ssd1306_WriteString>

			if (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false) {
 8000e62:	2140      	movs	r1, #64	@ 0x40
 8000e64:	481c      	ldr	r0, [pc, #112]	@ (8000ed8 <menu_show+0x268>)
 8000e66:	f001 fd15 	bl	8002894 <HAL_GPIO_ReadPin>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d10d      	bne.n	8000e8c <menu_show+0x21c>
				temp.set_val_max -= 1;
 8000e70:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <menu_show+0x254>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	4a13      	ldr	r2, [pc, #76]	@ (8000ec4 <menu_show+0x254>)
 8000e78:	6193      	str	r3, [r2, #24]
				while (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false)
 8000e7a:	bf00      	nop
 8000e7c:	2140      	movs	r1, #64	@ 0x40
 8000e7e:	4816      	ldr	r0, [pc, #88]	@ (8000ed8 <menu_show+0x268>)
 8000e80:	f001 fd08 	bl	8002894 <HAL_GPIO_ReadPin>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d0f8      	beq.n	8000e7c <menu_show+0x20c>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
				temp.set_val_max += 1;
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
					;
			}
			break;
 8000e8a:	e088      	b.n	8000f9e <menu_show+0x32e>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	4813      	ldr	r0, [pc, #76]	@ (8000edc <menu_show+0x26c>)
 8000e90:	f001 fd00 	bl	8002894 <HAL_GPIO_ReadPin>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f040 8081 	bne.w	8000f9e <menu_show+0x32e>
				temp.set_val_max += 1;
 8000e9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <menu_show+0x254>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	4a08      	ldr	r2, [pc, #32]	@ (8000ec4 <menu_show+0x254>)
 8000ea4:	6193      	str	r3, [r2, #24]
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
 8000ea6:	bf00      	nop
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	480c      	ldr	r0, [pc, #48]	@ (8000edc <menu_show+0x26c>)
 8000eac:	f001 fcf2 	bl	8002894 <HAL_GPIO_ReadPin>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f8      	beq.n	8000ea8 <menu_show+0x238>
			break;
 8000eb6:	e072      	b.n	8000f9e <menu_show+0x32e>
 8000eb8:	200001e8 	.word	0x200001e8
 8000ebc:	200001e9 	.word	0x200001e9
 8000ec0:	200001b8 	.word	0x200001b8
 8000ec4:	20000004 	.word	0x20000004
 8000ec8:	080052ec 	.word	0x080052ec
 8000ecc:	08005a90 	.word	0x08005a90
 8000ed0:	200001d8 	.word	0x200001d8
 8000ed4:	080052f4 	.word	0x080052f4
 8000ed8:	40020000 	.word	0x40020000
 8000edc:	40020400 	.word	0x40020400
 8000ee0:	20000020 	.word	0x20000020
 8000ee4:	08005304 	.word	0x08005304
			// light max
		case 3:
			ssd1306_Fill(Black);
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f000 fcef 	bl	80018cc <ssd1306_Fill>
			ssd1306_SetCursor(0, 0);
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f000 fe35 	bl	8001b60 <ssd1306_SetCursor>
			menu[0] = '\0';
 8000ef6:	4b44      	ldr	r3, [pc, #272]	@ (8001008 <menu_show+0x398>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "%s max", light.infoName);
 8000efc:	4a43      	ldr	r2, [pc, #268]	@ (800100c <menu_show+0x39c>)
 8000efe:	4944      	ldr	r1, [pc, #272]	@ (8001010 <menu_show+0x3a0>)
 8000f00:	4841      	ldr	r0, [pc, #260]	@ (8001008 <menu_show+0x398>)
 8000f02:	f003 fd29 	bl	8004958 <siprintf>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000f06:	4b43      	ldr	r3, [pc, #268]	@ (8001014 <menu_show+0x3a4>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	9200      	str	r2, [sp, #0]
 8000f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f0e:	483e      	ldr	r0, [pc, #248]	@ (8001008 <menu_show+0x398>)
 8000f10:	f000 fe00 	bl	8001b14 <ssd1306_WriteString>
			menu[0] = '\0';
 8000f14:	4b3c      	ldr	r3, [pc, #240]	@ (8001008 <menu_show+0x398>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]
			sprintf(menu, "val:%-3d|v:%-3d", get_light(), light.set_val_max);
 8000f1a:	f000 f88f 	bl	800103c <get_light>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	4b3a      	ldr	r3, [pc, #232]	@ (800100c <menu_show+0x39c>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	493c      	ldr	r1, [pc, #240]	@ (8001018 <menu_show+0x3a8>)
 8000f26:	4838      	ldr	r0, [pc, #224]	@ (8001008 <menu_show+0x398>)
 8000f28:	f003 fd16 	bl	8004958 <siprintf>
			ssd1306_SetCursor(0, 14);
 8000f2c:	210e      	movs	r1, #14
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f000 fe16 	bl	8001b60 <ssd1306_SetCursor>
			ssd1306_WriteString(menu, Font_7x10, White);
 8000f34:	4b37      	ldr	r3, [pc, #220]	@ (8001014 <menu_show+0x3a4>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	9200      	str	r2, [sp, #0]
 8000f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f3c:	4832      	ldr	r0, [pc, #200]	@ (8001008 <menu_show+0x398>)
 8000f3e:	f000 fde9 	bl	8001b14 <ssd1306_WriteString>

			if (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false) {
 8000f42:	2140      	movs	r1, #64	@ 0x40
 8000f44:	4835      	ldr	r0, [pc, #212]	@ (800101c <menu_show+0x3ac>)
 8000f46:	f001 fca5 	bl	8002894 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10d      	bne.n	8000f6c <menu_show+0x2fc>
				light.set_val_max -= 1;
 8000f50:	4b2e      	ldr	r3, [pc, #184]	@ (800100c <menu_show+0x39c>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	3b01      	subs	r3, #1
 8000f56:	4a2d      	ldr	r2, [pc, #180]	@ (800100c <menu_show+0x39c>)
 8000f58:	6193      	str	r3, [r2, #24]
				while (HAL_GPIO_ReadPin(btn1_GPIO_Port, btn1_Pin) == false)
 8000f5a:	bf00      	nop
 8000f5c:	2140      	movs	r1, #64	@ 0x40
 8000f5e:	482f      	ldr	r0, [pc, #188]	@ (800101c <menu_show+0x3ac>)
 8000f60:	f001 fc98 	bl	8002894 <HAL_GPIO_ReadPin>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f8      	beq.n	8000f5c <menu_show+0x2ec>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
				light.set_val_max += 1;
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
					;
			}
			break;
 8000f6a:	e01a      	b.n	8000fa2 <menu_show+0x332>
			} else if (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false) {
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	482c      	ldr	r0, [pc, #176]	@ (8001020 <menu_show+0x3b0>)
 8000f70:	f001 fc90 	bl	8002894 <HAL_GPIO_ReadPin>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d113      	bne.n	8000fa2 <menu_show+0x332>
				light.set_val_max += 1;
 8000f7a:	4b24      	ldr	r3, [pc, #144]	@ (800100c <menu_show+0x39c>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	4a22      	ldr	r2, [pc, #136]	@ (800100c <menu_show+0x39c>)
 8000f82:	6193      	str	r3, [r2, #24]
				while (HAL_GPIO_ReadPin(btn3_GPIO_Port, btn3_Pin) == false)
 8000f84:	bf00      	nop
 8000f86:	2101      	movs	r1, #1
 8000f88:	4825      	ldr	r0, [pc, #148]	@ (8001020 <menu_show+0x3b0>)
 8000f8a:	f001 fc83 	bl	8002894 <HAL_GPIO_ReadPin>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d0f8      	beq.n	8000f86 <menu_show+0x316>
			break;
 8000f94:	e005      	b.n	8000fa2 <menu_show+0x332>
			break;
 8000f96:	bf00      	nop
 8000f98:	e004      	b.n	8000fa4 <menu_show+0x334>
			break;
 8000f9a:	bf00      	nop
 8000f9c:	e002      	b.n	8000fa4 <menu_show+0x334>
			break;
 8000f9e:	bf00      	nop
 8000fa0:	e000      	b.n	8000fa4 <menu_show+0x334>
			break;
 8000fa2:	bf00      	nop
		}

		// menu control
		if (HAL_GPIO_ReadPin(btn6_GPIO_Port, btn6_Pin) == false) {
 8000fa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fa8:	481c      	ldr	r0, [pc, #112]	@ (800101c <menu_show+0x3ac>)
 8000faa:	f001 fc73 	bl	8002894 <HAL_GPIO_ReadPin>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d10e      	bne.n	8000fd2 <menu_show+0x362>
			if (page != 3)
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <menu_show+0x3b4>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d006      	beq.n	8000fca <menu_show+0x35a>
				page++;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <menu_show+0x3b4>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <menu_show+0x3b4>)
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e018      	b.n	8000ffc <menu_show+0x38c>
			else
				page = 0;
 8000fca:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <menu_show+0x3b4>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
 8000fd0:	e014      	b.n	8000ffc <menu_show+0x38c>
		} else if (HAL_GPIO_ReadPin(btn4_GPIO_Port, btn4_Pin) == false) {
 8000fd2:	2120      	movs	r1, #32
 8000fd4:	4812      	ldr	r0, [pc, #72]	@ (8001020 <menu_show+0x3b0>)
 8000fd6:	f001 fc5d 	bl	8002894 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10d      	bne.n	8000ffc <menu_show+0x38c>
			if (page != 0)
 8000fe0:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <menu_show+0x3b4>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d006      	beq.n	8000ff6 <menu_show+0x386>
				page--;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <menu_show+0x3b4>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <menu_show+0x3b4>)
 8000ff2:	701a      	strb	r2, [r3, #0]
 8000ff4:	e002      	b.n	8000ffc <menu_show+0x38c>
			else
				page = 3;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <menu_show+0x3b4>)
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	701a      	strb	r2, [r3, #0]
		}
		HAL_Delay(10);
 8000ffc:	200a      	movs	r0, #10
 8000ffe:	f000 fe6b 	bl	8001cd8 <HAL_Delay>
	}

}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200001b8 	.word	0x200001b8
 800100c:	20000020 	.word	0x20000020
 8001010:	08005304 	.word	0x08005304
 8001014:	08005a90 	.word	0x08005a90
 8001018:	080052f4 	.word	0x080052f4
 800101c:	40020000 	.word	0x40020000
 8001020:	40020400 	.word	0x40020400
 8001024:	200001e9 	.word	0x200001e9

08001028 <get_temp_humidity>:
#include "sensors.h"



void get_temp_humidity() {
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	readDHT11(&dht);
 800102c:	4802      	ldr	r0, [pc, #8]	@ (8001038 <get_temp_humidity+0x10>)
 800102e:	f000 fa31 	bl	8001494 <readDHT11>
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	200001d8 	.word	0x200001d8

0800103c <get_light>:

int get_light() {
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(&hadc1);
 8001040:	4802      	ldr	r0, [pc, #8]	@ (800104c <get_light+0x10>)
 8001042:	f000 ff65 	bl	8001f10 <HAL_ADC_GetValue>
 8001046:	4603      	mov	r3, r0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200000b4 	.word	0x200000b4

08001050 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <HAL_MspInit+0x4c>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	4a0f      	ldr	r2, [pc, #60]	@ (800109c <HAL_MspInit+0x4c>)
 8001060:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001064:	6453      	str	r3, [r2, #68]	@ 0x44
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <HAL_MspInit+0x4c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4b09      	ldr	r3, [pc, #36]	@ (800109c <HAL_MspInit+0x4c>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107a:	4a08      	ldr	r2, [pc, #32]	@ (800109c <HAL_MspInit+0x4c>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001080:	6413      	str	r3, [r2, #64]	@ 0x40
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_MspInit+0x4c>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800

080010a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	@ 0x28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
 80010b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a17      	ldr	r2, [pc, #92]	@ (800111c <HAL_ADC_MspInit+0x7c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d127      	bne.n	8001112 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ca:	4a15      	ldr	r2, [pc, #84]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <HAL_ADC_MspInit+0x80>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010fa:	2302      	movs	r3, #2
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	@ (8001124 <HAL_ADC_MspInit+0x84>)
 800110e:	f001 fa3d 	bl	800258c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001112:	bf00      	nop
 8001114:	3728      	adds	r7, #40	@ 0x28
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40012000 	.word	0x40012000
 8001120:	40023800 	.word	0x40023800
 8001124:	40020000 	.word	0x40020000

08001128 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a19      	ldr	r2, [pc, #100]	@ (80011ac <HAL_I2C_MspInit+0x84>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d12b      	bne.n	80011a2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a17      	ldr	r2, [pc, #92]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 8001154:	f043 0302 	orr.w	r3, r3, #2
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001166:	23c0      	movs	r3, #192	@ 0xc0
 8001168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800116a:	2312      	movs	r3, #18
 800116c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001176:	2304      	movs	r3, #4
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <HAL_I2C_MspInit+0x8c>)
 8001182:	f001 fa03 	bl	800258c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118e:	4a08      	ldr	r2, [pc, #32]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 8001190:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001194:	6413      	str	r3, [r2, #64]	@ 0x40
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <HAL_I2C_MspInit+0x88>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	@ 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40005400 	.word	0x40005400
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020400 	.word	0x40020400

080011b8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001208 <HAL_RTC_MspInit+0x50>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d111      	bne.n	80011fe <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80011da:	2302      	movs	r3, #2
 80011dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80011de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011e2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fc8f 	bl	8003b0c <HAL_RCCEx_PeriphCLKConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80011f4:	f7ff fcc6 	bl	8000b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80011f8:	4b04      	ldr	r3, [pc, #16]	@ (800120c <HAL_RTC_MspInit+0x54>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80011fe:	bf00      	nop
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40002800 	.word	0x40002800
 800120c:	42470e3c 	.word	0x42470e3c

08001210 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001220:	d10d      	bne.n	800123e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <HAL_TIM_Base_MspInit+0x3c>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	4a08      	ldr	r2, [pc, #32]	@ (800124c <HAL_TIM_Base_MspInit+0x3c>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6413      	str	r3, [r2, #64]	@ 0x40
 8001232:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_TIM_Base_MspInit+0x3c>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800

08001250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <NMI_Handler+0x4>

08001258 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <HardFault_Handler+0x4>

08001260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <MemManage_Handler+0x4>

08001268 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <BusFault_Handler+0x4>

08001270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <UsageFault_Handler+0x4>

08001278 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a6:	f000 fcf7 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}

080012ae <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn2_Pin);
 80012b2:	2080      	movs	r0, #128	@ 0x80
 80012b4:	f001 fb20 	bl	80028f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c4:	4a14      	ldr	r2, [pc, #80]	@ (8001318 <_sbrk+0x5c>)
 80012c6:	4b15      	ldr	r3, [pc, #84]	@ (800131c <_sbrk+0x60>)
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d0:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <_sbrk+0x64>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <_sbrk+0x64>)
 80012da:	4a12      	ldr	r2, [pc, #72]	@ (8001324 <_sbrk+0x68>)
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012de:	4b10      	ldr	r3, [pc, #64]	@ (8001320 <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d207      	bcs.n	80012fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012ec:	f003 fb76 	bl	80049dc <__errno>
 80012f0:	4603      	mov	r3, r0
 80012f2:	220c      	movs	r2, #12
 80012f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012fa:	e009      	b.n	8001310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012fc:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001302:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <_sbrk+0x64>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	4a05      	ldr	r2, [pc, #20]	@ (8001320 <_sbrk+0x64>)
 800130c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20010000 	.word	0x20010000
 800131c:	00000400 	.word	0x00000400
 8001320:	200001ec 	.word	0x200001ec
 8001324:	20000548 	.word	0x20000548

08001328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <SystemInit+0x20>)
 800132e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001332:	4a05      	ldr	r2, [pc, #20]	@ (8001348 <SystemInit+0x20>)
 8001334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <get_time>:
#include "time.h"

RTC_TimeTypeDef get_time() {
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef gTime = {0};
 8001354:	f107 030c 	add.w	r3, r7, #12
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef gDate = {0};
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]

	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	480a      	ldr	r0, [pc, #40]	@ (800139c <get_time+0x50>)
 8001372:	f002 fdd6 	bl	8003f22 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	2200      	movs	r2, #0
 800137c:	4619      	mov	r1, r3
 800137e:	4807      	ldr	r0, [pc, #28]	@ (800139c <get_time+0x50>)
 8001380:	f002 feb1 	bl	80040e6 <HAL_RTC_GetDate>
	return gTime;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	461d      	mov	r5, r3
 8001388:	f107 040c 	add.w	r4, r7, #12
 800138c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800138e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001390:	6823      	ldr	r3, [r4, #0]
 8001392:	602b      	str	r3, [r5, #0]
}
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	3720      	adds	r7, #32
 8001398:	46bd      	mov	sp, r7
 800139a:	bdb0      	pop	{r4, r5, r7, pc}
 800139c:	20000150 	.word	0x20000150

080013a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013a4:	f7ff ffc0 	bl	8001328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013aa:	490d      	ldr	r1, [pc, #52]	@ (80013e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013ac:	4a0d      	ldr	r2, [pc, #52]	@ (80013e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b0:	e002      	b.n	80013b8 <LoopCopyDataInit>

080013b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013b6:	3304      	adds	r3, #4

080013b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013bc:	d3f9      	bcc.n	80013b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013c0:	4c0a      	ldr	r4, [pc, #40]	@ (80013ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80013c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c4:	e001      	b.n	80013ca <LoopFillZerobss>

080013c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c8:	3204      	adds	r2, #4

080013ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013cc:	d3fb      	bcc.n	80013c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ce:	f003 fb0b 	bl	80049e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013d2:	f7ff f8cd 	bl	8000570 <main>
  bx  lr    
 80013d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80013dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e0:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80013e4:	08005ae0 	.word	0x08005ae0
  ldr r2, =_sbss
 80013e8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80013ec:	20000544 	.word	0x20000544

080013f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f0:	e7fe      	b.n	80013f0 <ADC_IRQHandler>

080013f2 <init_dht11>:
 * @param htim TIMER for calculate delays ex:&htim2
 * @param port GPIO port ex:GPIOA
 * @param pin GPIO pin ex:GPIO_PIN_2
 * @param dht struct to configure ex:&dht
 */
void init_dht11(dht11_t *dht, TIM_HandleTypeDef *htim, GPIO_TypeDef* port, uint16_t pin){
 80013f2:	b480      	push	{r7}
 80013f4:	b085      	sub	sp, #20
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	60f8      	str	r0, [r7, #12]
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	807b      	strh	r3, [r7, #2]
	dht->htim = htim;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	68ba      	ldr	r2, [r7, #8]
 8001404:	609a      	str	r2, [r3, #8]
	dht->port = port;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	601a      	str	r2, [r3, #0]
	dht->pin = pin;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	887a      	ldrh	r2, [r7, #2]
 8001410:	809a      	strh	r2, [r3, #4]
}
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <set_dht11_gpio_mode>:
 * @brief set DHT pin direction with given parameter
 * @param dht struct for dht
 * @param pMode GPIO Mode ex:INPUT or OUTPUT
 */
void set_dht11_gpio_mode(dht11_t *dht, uint8_t pMode)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b088      	sub	sp, #32
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	460b      	mov	r3, r1
 8001428:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]

	if(pMode == OUTPUT)
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d111      	bne.n	8001464 <set_dht11_gpio_mode+0x46>
	{
	  GPIO_InitStruct.Pin = dht->pin;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	889b      	ldrh	r3, [r3, #4]
 8001444:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f107 020c 	add.w	r2, r7, #12
 800145a:	4611      	mov	r1, r2
 800145c:	4618      	mov	r0, r3
 800145e:	f001 f895 	bl	800258c <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 8001462:	e013      	b.n	800148c <set_dht11_gpio_mode+0x6e>
	}else if(pMode == INPUT)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d110      	bne.n	800148c <set_dht11_gpio_mode+0x6e>
	  GPIO_InitStruct.Pin = dht->pin;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	889b      	ldrh	r3, [r3, #4]
 800146e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001478:	2303      	movs	r3, #3
 800147a:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f107 020c 	add.w	r2, r7, #12
 8001484:	4611      	mov	r1, r2
 8001486:	4618      	mov	r0, r3
 8001488:	f001 f880 	bl	800258c <HAL_GPIO_Init>
}
 800148c:	bf00      	nop
 800148e:	3720      	adds	r7, #32
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <readDHT11>:
 * @brief reads dht11 value
 * @param dht struct for dht11
 * @return 1 if read ok 0 if something wrong in read
 */
uint8_t readDHT11(dht11_t *dht)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	uint16_t mTime1 = 0, mTime2 = 0, mBit = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80014a0:	2300      	movs	r3, #0
 80014a2:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80014a4:	2300      	movs	r3, #0
 80014a6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint8_t humVal = 0, tempVal = 0, parityVal = 0, genParity = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80014b0:	2300      	movs	r3, #0
 80014b2:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 80014b6:	2300      	movs	r3, #0
 80014b8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80014bc:	2300      	movs	r3, #0
 80014be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t mData[40];

	//start comm
	set_dht11_gpio_mode(dht, OUTPUT);			//set pin direction as input
 80014c2:	2101      	movs	r1, #1
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ffaa 	bl	800141e <set_dht11_gpio_mode>
	HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	889b      	ldrh	r3, [r3, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	4619      	mov	r1, r3
 80014d6:	f001 f9f5 	bl	80028c4 <HAL_GPIO_WritePin>
	HAL_Delay(18);					//wait 18 ms in Low state
 80014da:	2012      	movs	r0, #18
 80014dc:	f000 fbfc 	bl	8001cd8 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
	__disable_irq();	//disable all interupts to do only read dht otherwise miss timer
	HAL_TIM_Base_Start(dht->htim); //start timer
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f002 ff59 	bl	80043a0 <HAL_TIM_Base_Start>
	set_dht11_gpio_mode(dht, INPUT);
 80014ee:	2100      	movs	r1, #0
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ff94 	bl	800141e <set_dht11_gpio_mode>
	//check dht answer
	__HAL_TIM_SET_COUNTER(dht->htim, 0);				//set timer counter to zero
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2200      	movs	r2, #0
 80014fe:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8001500:	e00b      	b.n	800151a <readDHT11+0x86>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150a:	b29b      	uxth	r3, r3
 800150c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001510:	d903      	bls.n	800151a <readDHT11+0x86>
  __ASM volatile ("cpsie i" : : : "memory");
 8001512:	b662      	cpsie	i
}
 8001514:	bf00      	nop
			__enable_irq();
			return 0;
 8001516:	2300      	movs	r3, #0
 8001518:	e130      	b.n	800177c <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	889b      	ldrh	r3, [r3, #4]
 8001522:	4619      	mov	r1, r3
 8001524:	4610      	mov	r0, r2
 8001526:	f001 f9b5 	bl	8002894 <HAL_GPIO_ReadPin>
 800152a:	4603      	mov	r3, r0
 800152c:	2b01      	cmp	r3, #1
 800152e:	d0e8      	beq.n	8001502 <readDHT11+0x6e>
		}
	}
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2200      	movs	r2, #0
 8001538:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800153a:	e00b      	b.n	8001554 <readDHT11+0xc0>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001544:	b29b      	uxth	r3, r3
 8001546:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800154a:	d903      	bls.n	8001554 <readDHT11+0xc0>
  __ASM volatile ("cpsie i" : : : "memory");
 800154c:	b662      	cpsie	i
}
 800154e:	bf00      	nop
			__enable_irq();
			return 0;
 8001550:	2300      	movs	r3, #0
 8001552:	e113      	b.n	800177c <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	889b      	ldrh	r3, [r3, #4]
 800155c:	4619      	mov	r1, r3
 800155e:	4610      	mov	r0, r2
 8001560:	f001 f998 	bl	8002894 <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0e8      	beq.n	800153c <readDHT11+0xa8>
		}
	}
	mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001572:	86fb      	strh	r3, [r7, #54]	@ 0x36
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2200      	movs	r2, #0
 800157c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800157e:	e00b      	b.n	8001598 <readDHT11+0x104>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001588:	b29b      	uxth	r3, r3
 800158a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800158e:	d903      	bls.n	8001598 <readDHT11+0x104>
  __ASM volatile ("cpsie i" : : : "memory");
 8001590:	b662      	cpsie	i
}
 8001592:	bf00      	nop
			__enable_irq();
			return 0;
 8001594:	2300      	movs	r3, #0
 8001596:	e0f1      	b.n	800177c <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	889b      	ldrh	r3, [r3, #4]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4610      	mov	r0, r2
 80015a4:	f001 f976 	bl	8002894 <HAL_GPIO_ReadPin>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d0e8      	beq.n	8001580 <readDHT11+0xec>
		}
	}
	mTime2 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b6:	86bb      	strh	r3, [r7, #52]	@ 0x34

	//if answer is wrong return
	if(mTime1 < 75 && mTime1 > 85 && mTime2 < 75 && mTime2 > 85)
 80015b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80015ba:	2b4a      	cmp	r3, #74	@ 0x4a
 80015bc:	d80c      	bhi.n	80015d8 <readDHT11+0x144>
 80015be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80015c0:	2b55      	cmp	r3, #85	@ 0x55
 80015c2:	d909      	bls.n	80015d8 <readDHT11+0x144>
 80015c4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80015c6:	2b4a      	cmp	r3, #74	@ 0x4a
 80015c8:	d806      	bhi.n	80015d8 <readDHT11+0x144>
 80015ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80015cc:	2b55      	cmp	r3, #85	@ 0x55
 80015ce:	d903      	bls.n	80015d8 <readDHT11+0x144>
  __ASM volatile ("cpsie i" : : : "memory");
 80015d0:	b662      	cpsie	i
}
 80015d2:	bf00      	nop
	{
		__enable_irq();
		return 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e0d1      	b.n	800177c <readDHT11+0x2e8>
	}

//	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	for(int j = 0; j < 40; j++)
 80015d8:	2300      	movs	r3, #0
 80015da:	647b      	str	r3, [r7, #68]	@ 0x44
 80015dc:	e05d      	b.n	800169a <readDHT11+0x206>
	{
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2200      	movs	r2, #0
 80015e6:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 80015e8:	e00b      	b.n	8001602 <readDHT11+0x16e>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80015f8:	d903      	bls.n	8001602 <readDHT11+0x16e>
  __ASM volatile ("cpsie i" : : : "memory");
 80015fa:	b662      	cpsie	i
}
 80015fc:	bf00      	nop
				__enable_irq();
				return 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	e0bc      	b.n	800177c <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	889b      	ldrh	r3, [r3, #4]
 800160a:	4619      	mov	r1, r3
 800160c:	4610      	mov	r0, r2
 800160e:	f001 f941 	bl	8002894 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0e8      	beq.n	80015ea <readDHT11+0x156>
			}

		}
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2200      	movs	r2, #0
 8001620:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8001622:	e00b      	b.n	800163c <readDHT11+0x1a8>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162c:	b29b      	uxth	r3, r3
 800162e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001632:	d903      	bls.n	800163c <readDHT11+0x1a8>
  __ASM volatile ("cpsie i" : : : "memory");
 8001634:	b662      	cpsie	i
}
 8001636:	bf00      	nop
				__enable_irq();
				return 0;
 8001638:	2300      	movs	r3, #0
 800163a:	e09f      	b.n	800177c <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	889b      	ldrh	r3, [r3, #4]
 8001644:	4619      	mov	r1, r3
 8001646:	4610      	mov	r0, r2
 8001648:	f001 f924 	bl	8002894 <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b01      	cmp	r3, #1
 8001650:	d0e8      	beq.n	8001624 <readDHT11+0x190>
			}

		}
		mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165a:	86fb      	strh	r3, [r7, #54]	@ 0x36

		//check pass time in high state
		//if pass time 25uS set as LOW
		if(mTime1 > 20 && mTime1 < 30)
 800165c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800165e:	2b14      	cmp	r3, #20
 8001660:	d906      	bls.n	8001670 <readDHT11+0x1dc>
 8001662:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001664:	2b1d      	cmp	r3, #29
 8001666:	d803      	bhi.n	8001670 <readDHT11+0x1dc>
		{
			mBit = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800166e:	e008      	b.n	8001682 <readDHT11+0x1ee>
		}
		else if(mTime1 > 60 && mTime1 < 80) //if pass time 70 uS set as HIGH
 8001670:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001672:	2b3c      	cmp	r3, #60	@ 0x3c
 8001674:	d905      	bls.n	8001682 <readDHT11+0x1ee>
 8001676:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001678:	2b4f      	cmp	r3, #79	@ 0x4f
 800167a:	d802      	bhi.n	8001682 <readDHT11+0x1ee>
		{
			 mBit = 1;
 800167c:	2301      	movs	r3, #1
 800167e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		}

		//set i th data in data buffer
		mData[j] = mBit;
 8001682:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001686:	b2d9      	uxtb	r1, r3
 8001688:	f107 0208 	add.w	r2, r7, #8
 800168c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800168e:	4413      	add	r3, r2
 8001690:	460a      	mov	r2, r1
 8001692:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 40; j++)
 8001694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001696:	3301      	adds	r3, #1
 8001698:	647b      	str	r3, [r7, #68]	@ 0x44
 800169a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800169c:	2b27      	cmp	r3, #39	@ 0x27
 800169e:	dd9e      	ble.n	80015de <readDHT11+0x14a>

	}

	HAL_TIM_Base_Stop(dht->htim); //stop timer
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 fed5 	bl	8004454 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 80016aa:	b662      	cpsie	i
}
 80016ac:	bf00      	nop
	__enable_irq(); //enable all interrupts

	//get hum value from data buffer
	for(int i = 0; i < 8; i++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80016b2:	e011      	b.n	80016d8 <readDHT11+0x244>
	{
		humVal += mData[i];
 80016b4:	f107 0208 	add.w	r2, r7, #8
 80016b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016ba:	4413      	add	r3, r2
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80016c2:	4413      	add	r3, r2
 80016c4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
		humVal = humVal << 1;
 80016c8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for(int i = 0; i < 8; i++)
 80016d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016d4:	3301      	adds	r3, #1
 80016d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80016d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016da:	2b07      	cmp	r3, #7
 80016dc:	ddea      	ble.n	80016b4 <readDHT11+0x220>
	}

	//get temp value from data buffer
	for(int i = 16; i < 24; i++)
 80016de:	2310      	movs	r3, #16
 80016e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016e2:	e011      	b.n	8001708 <readDHT11+0x274>
	{
		tempVal += mData[i];
 80016e4:	f107 0208 	add.w	r2, r7, #8
 80016e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016ea:	4413      	add	r3, r2
 80016ec:	781a      	ldrb	r2, [r3, #0]
 80016ee:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80016f2:	4413      	add	r3, r2
 80016f4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
		tempVal = tempVal << 1;
 80016f8:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
	for(int i = 16; i < 24; i++)
 8001702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001704:	3301      	adds	r3, #1
 8001706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800170a:	2b17      	cmp	r3, #23
 800170c:	ddea      	ble.n	80016e4 <readDHT11+0x250>
	}

	//get parity value from data buffer
	for(int i = 32; i < 40; i++)
 800170e:	2320      	movs	r3, #32
 8001710:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001712:	e011      	b.n	8001738 <readDHT11+0x2a4>
	{
		parityVal += mData[i];
 8001714:	f107 0208 	add.w	r2, r7, #8
 8001718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800171a:	4413      	add	r3, r2
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001722:	4413      	add	r3, r2
 8001724:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
		parityVal = parityVal << 1;
 8001728:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	for(int i = 32; i < 40; i++)
 8001732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001734:	3301      	adds	r3, #1
 8001736:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800173a:	2b27      	cmp	r3, #39	@ 0x27
 800173c:	ddea      	ble.n	8001714 <readDHT11+0x280>
	}

	parityVal = parityVal >> 1;
 800173e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001742:	085b      	lsrs	r3, r3, #1
 8001744:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	humVal = humVal >> 1;
 8001748:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800174c:	085b      	lsrs	r3, r3, #1
 800174e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	tempVal = tempVal >> 1;
 8001752:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001756:	085b      	lsrs	r3, r3, #1
 8001758:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	genParity = humVal + tempVal;
 800175c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001760:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001764:	4413      	add	r3, r2
 8001766:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

//	if(genParity == parityVal)

	dht->temperature = tempVal;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8001770:	731a      	strb	r2, [r3, #12]
	dht->humidty = humVal;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001778:	735a      	strb	r2, [r3, #13]


	return 1;
 800177a:	2301      	movs	r3, #1
}
 800177c:	4618      	mov	r0, r3
 800177e:	3750      	adds	r7, #80	@ 0x50
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af04      	add	r7, sp, #16
 800179a:	4603      	mov	r3, r0
 800179c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800179e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	2301      	movs	r3, #1
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	1dfb      	adds	r3, r7, #7
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	2301      	movs	r3, #1
 80017ae:	2200      	movs	r2, #0
 80017b0:	2178      	movs	r1, #120	@ 0x78
 80017b2:	4803      	ldr	r0, [pc, #12]	@ (80017c0 <ssd1306_WriteCommand+0x2c>)
 80017b4:	f001 f9fc 	bl	8002bb0 <HAL_I2C_Mem_Write>
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	200000fc 	.word	0x200000fc

080017c4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af04      	add	r7, sp, #16
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017d6:	9202      	str	r2, [sp, #8]
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2301      	movs	r3, #1
 80017e0:	2240      	movs	r2, #64	@ 0x40
 80017e2:	2178      	movs	r1, #120	@ 0x78
 80017e4:	4803      	ldr	r0, [pc, #12]	@ (80017f4 <ssd1306_WriteData+0x30>)
 80017e6:	f001 f9e3 	bl	8002bb0 <HAL_I2C_Mem_Write>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200000fc 	.word	0x200000fc

080017f8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80017fc:	f7ff ffc2 	bl	8001784 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001800:	2064      	movs	r0, #100	@ 0x64
 8001802:	f000 fa69 	bl	8001cd8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001806:	2000      	movs	r0, #0
 8001808:	f000 f9d6 	bl	8001bb8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800180c:	2020      	movs	r0, #32
 800180e:	f7ff ffc1 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001812:	2000      	movs	r0, #0
 8001814:	f7ff ffbe 	bl	8001794 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001818:	20b0      	movs	r0, #176	@ 0xb0
 800181a:	f7ff ffbb 	bl	8001794 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800181e:	20c8      	movs	r0, #200	@ 0xc8
 8001820:	f7ff ffb8 	bl	8001794 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001824:	2000      	movs	r0, #0
 8001826:	f7ff ffb5 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800182a:	2010      	movs	r0, #16
 800182c:	f7ff ffb2 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001830:	2040      	movs	r0, #64	@ 0x40
 8001832:	f7ff ffaf 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001836:	20ff      	movs	r0, #255	@ 0xff
 8001838:	f000 f9aa 	bl	8001b90 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800183c:	20a1      	movs	r0, #161	@ 0xa1
 800183e:	f7ff ffa9 	bl	8001794 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001842:	20a6      	movs	r0, #166	@ 0xa6
 8001844:	f7ff ffa6 	bl	8001794 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001848:	20a8      	movs	r0, #168	@ 0xa8
 800184a:	f7ff ffa3 	bl	8001794 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 800184e:	201f      	movs	r0, #31
 8001850:	f7ff ffa0 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001854:	20a4      	movs	r0, #164	@ 0xa4
 8001856:	f7ff ff9d 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800185a:	20d3      	movs	r0, #211	@ 0xd3
 800185c:	f7ff ff9a 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001860:	2000      	movs	r0, #0
 8001862:	f7ff ff97 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001866:	20d5      	movs	r0, #213	@ 0xd5
 8001868:	f7ff ff94 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800186c:	20f0      	movs	r0, #240	@ 0xf0
 800186e:	f7ff ff91 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001872:	20d9      	movs	r0, #217	@ 0xd9
 8001874:	f7ff ff8e 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001878:	2022      	movs	r0, #34	@ 0x22
 800187a:	f7ff ff8b 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800187e:	20da      	movs	r0, #218	@ 0xda
 8001880:	f7ff ff88 	bl	8001794 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8001884:	2002      	movs	r0, #2
 8001886:	f7ff ff85 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800188a:	20db      	movs	r0, #219	@ 0xdb
 800188c:	f7ff ff82 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001890:	2020      	movs	r0, #32
 8001892:	f7ff ff7f 	bl	8001794 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001896:	208d      	movs	r0, #141	@ 0x8d
 8001898:	f7ff ff7c 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800189c:	2014      	movs	r0, #20
 800189e:	f7ff ff79 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 f988 	bl	8001bb8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f000 f80f 	bl	80018cc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80018ae:	f000 f825 	bl	80018fc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018b2:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <ssd1306_Init+0xd0>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018b8:	4b03      	ldr	r3, [pc, #12]	@ (80018c8 <ssd1306_Init+0xd0>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80018be:	4b02      	ldr	r3, [pc, #8]	@ (80018c8 <ssd1306_Init+0xd0>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	711a      	strb	r2, [r3, #4]
}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200003f0 	.word	0x200003f0

080018cc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <ssd1306_Fill+0x14>
 80018dc:	2300      	movs	r3, #0
 80018de:	e000      	b.n	80018e2 <ssd1306_Fill+0x16>
 80018e0:	23ff      	movs	r3, #255	@ 0xff
 80018e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018e6:	4619      	mov	r1, r3
 80018e8:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <ssd1306_Fill+0x2c>)
 80018ea:	f003 f86f 	bl	80049cc <memset>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200001f0 	.word	0x200001f0

080018fc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001902:	2300      	movs	r3, #0
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	e016      	b.n	8001936 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	3b50      	subs	r3, #80	@ 0x50
 800190c:	b2db      	uxtb	r3, r3
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff ff40 	bl	8001794 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff ff3d 	bl	8001794 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800191a:	2010      	movs	r0, #16
 800191c:	f7ff ff3a 	bl	8001794 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	01db      	lsls	r3, r3, #7
 8001924:	4a08      	ldr	r2, [pc, #32]	@ (8001948 <ssd1306_UpdateScreen+0x4c>)
 8001926:	4413      	add	r3, r2
 8001928:	2180      	movs	r1, #128	@ 0x80
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff ff4a 	bl	80017c4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	3301      	adds	r3, #1
 8001934:	71fb      	strb	r3, [r7, #7]
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b03      	cmp	r3, #3
 800193a:	d9e5      	bls.n	8001908 <ssd1306_UpdateScreen+0xc>
    }
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	200001f0 	.word	0x200001f0

0800194c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
 8001956:	460b      	mov	r3, r1
 8001958:	71bb      	strb	r3, [r7, #6]
 800195a:	4613      	mov	r3, r2
 800195c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	db3d      	blt.n	80019e2 <ssd1306_DrawPixel+0x96>
 8001966:	79bb      	ldrb	r3, [r7, #6]
 8001968:	2b1f      	cmp	r3, #31
 800196a:	d83a      	bhi.n	80019e2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800196c:	797b      	ldrb	r3, [r7, #5]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d11a      	bne.n	80019a8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001972:	79fa      	ldrb	r2, [r7, #7]
 8001974:	79bb      	ldrb	r3, [r7, #6]
 8001976:	08db      	lsrs	r3, r3, #3
 8001978:	b2d8      	uxtb	r0, r3
 800197a:	4603      	mov	r3, r0
 800197c:	01db      	lsls	r3, r3, #7
 800197e:	4413      	add	r3, r2
 8001980:	4a1b      	ldr	r2, [pc, #108]	@ (80019f0 <ssd1306_DrawPixel+0xa4>)
 8001982:	5cd3      	ldrb	r3, [r2, r3]
 8001984:	b25a      	sxtb	r2, r3
 8001986:	79bb      	ldrb	r3, [r7, #6]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f303 	lsl.w	r3, r1, r3
 8001992:	b25b      	sxtb	r3, r3
 8001994:	4313      	orrs	r3, r2
 8001996:	b259      	sxtb	r1, r3
 8001998:	79fa      	ldrb	r2, [r7, #7]
 800199a:	4603      	mov	r3, r0
 800199c:	01db      	lsls	r3, r3, #7
 800199e:	4413      	add	r3, r2
 80019a0:	b2c9      	uxtb	r1, r1
 80019a2:	4a13      	ldr	r2, [pc, #76]	@ (80019f0 <ssd1306_DrawPixel+0xa4>)
 80019a4:	54d1      	strb	r1, [r2, r3]
 80019a6:	e01d      	b.n	80019e4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019a8:	79fa      	ldrb	r2, [r7, #7]
 80019aa:	79bb      	ldrb	r3, [r7, #6]
 80019ac:	08db      	lsrs	r3, r3, #3
 80019ae:	b2d8      	uxtb	r0, r3
 80019b0:	4603      	mov	r3, r0
 80019b2:	01db      	lsls	r3, r3, #7
 80019b4:	4413      	add	r3, r2
 80019b6:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <ssd1306_DrawPixel+0xa4>)
 80019b8:	5cd3      	ldrb	r3, [r2, r3]
 80019ba:	b25a      	sxtb	r2, r3
 80019bc:	79bb      	ldrb	r3, [r7, #6]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	2101      	movs	r1, #1
 80019c4:	fa01 f303 	lsl.w	r3, r1, r3
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	4013      	ands	r3, r2
 80019d0:	b259      	sxtb	r1, r3
 80019d2:	79fa      	ldrb	r2, [r7, #7]
 80019d4:	4603      	mov	r3, r0
 80019d6:	01db      	lsls	r3, r3, #7
 80019d8:	4413      	add	r3, r2
 80019da:	b2c9      	uxtb	r1, r1
 80019dc:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <ssd1306_DrawPixel+0xa4>)
 80019de:	54d1      	strb	r1, [r2, r3]
 80019e0:	e000      	b.n	80019e4 <ssd1306_DrawPixel+0x98>
        return;
 80019e2:	bf00      	nop
    }
}
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	200001f0 	.word	0x200001f0

080019f4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b089      	sub	sp, #36	@ 0x24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4604      	mov	r4, r0
 80019fc:	4638      	mov	r0, r7
 80019fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001a02:	4623      	mov	r3, r4
 8001a04:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	2b1f      	cmp	r3, #31
 8001a0a:	d902      	bls.n	8001a12 <ssd1306_WriteChar+0x1e>
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a10:	d901      	bls.n	8001a16 <ssd1306_WriteChar+0x22>
        return 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e077      	b.n	8001b06 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a16:	4b3e      	ldr	r3, [pc, #248]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	783b      	ldrb	r3, [r7, #0]
 8001a1e:	4413      	add	r3, r2
 8001a20:	2b80      	cmp	r3, #128	@ 0x80
 8001a22:	dc06      	bgt.n	8001a32 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a24:	4b3a      	ldr	r3, [pc, #232]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001a26:	885b      	ldrh	r3, [r3, #2]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	787b      	ldrb	r3, [r7, #1]
 8001a2c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a2e:	2b20      	cmp	r3, #32
 8001a30:	dd01      	ble.n	8001a36 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e067      	b.n	8001b06 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
 8001a3a:	e04e      	b.n	8001ada <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	3b20      	subs	r3, #32
 8001a42:	7879      	ldrb	r1, [r7, #1]
 8001a44:	fb01 f303 	mul.w	r3, r1, r3
 8001a48:	4619      	mov	r1, r3
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	440b      	add	r3, r1
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	4413      	add	r3, r2
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	e036      	b.n	8001aca <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d013      	beq.n	8001a94 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a6c:	4b28      	ldr	r3, [pc, #160]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	4413      	add	r3, r2
 8001a78:	b2d8      	uxtb	r0, r3
 8001a7a:	4b25      	ldr	r3, [pc, #148]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001a7c:	885b      	ldrh	r3, [r3, #2]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f7ff ff5d 	bl	800194c <ssd1306_DrawPixel>
 8001a92:	e017      	b.n	8001ac4 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a94:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	b2d8      	uxtb	r0, r3
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001aa4:	885b      	ldrh	r3, [r3, #2]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	b2d9      	uxtb	r1, r3
 8001ab0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	bf0c      	ite	eq
 8001ab8:	2301      	moveq	r3, #1
 8001aba:	2300      	movne	r3, #0
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f7ff ff44 	bl	800194c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	61bb      	str	r3, [r7, #24]
 8001aca:	783b      	ldrb	r3, [r7, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d3c3      	bcc.n	8001a5c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	787b      	ldrb	r3, [r7, #1]
 8001adc:	461a      	mov	r2, r3
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d3ab      	bcc.n	8001a3c <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	2a00      	cmp	r2, #0
 8001aec:	d005      	beq.n	8001afa <ssd1306_WriteChar+0x106>
 8001aee:	68b9      	ldr	r1, [r7, #8]
 8001af0:	7bfa      	ldrb	r2, [r7, #15]
 8001af2:	3a20      	subs	r2, #32
 8001af4:	440a      	add	r2, r1
 8001af6:	7812      	ldrb	r2, [r2, #0]
 8001af8:	e000      	b.n	8001afc <ssd1306_WriteChar+0x108>
 8001afa:	783a      	ldrb	r2, [r7, #0]
 8001afc:	4413      	add	r3, r2
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	4b03      	ldr	r3, [pc, #12]	@ (8001b10 <ssd1306_WriteChar+0x11c>)
 8001b02:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3724      	adds	r7, #36	@ 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200003f0 	.word	0x200003f0

08001b14 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af02      	add	r7, sp, #8
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	4638      	mov	r0, r7
 8001b1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b22:	e013      	b.n	8001b4c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	7818      	ldrb	r0, [r3, #0]
 8001b28:	7e3b      	ldrb	r3, [r7, #24]
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b30:	f7ff ff60 	bl	80019f4 <ssd1306_WriteChar>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d002      	beq.n	8001b46 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	e008      	b.n	8001b58 <ssd1306_WriteString+0x44>
        }
        str++;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1e7      	bne.n	8001b24 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	781b      	ldrb	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	460a      	mov	r2, r1
 8001b6a:	71fb      	strb	r3, [r7, #7]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	4b05      	ldr	r3, [pc, #20]	@ (8001b8c <ssd1306_SetCursor+0x2c>)
 8001b76:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b78:	79bb      	ldrb	r3, [r7, #6]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <ssd1306_SetCursor+0x2c>)
 8001b7e:	805a      	strh	r2, [r3, #2]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	200003f0 	.word	0x200003f0

08001b90 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001b9a:	2381      	movs	r3, #129	@ 0x81
 8001b9c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fdf7 	bl	8001794 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fdf3 	bl	8001794 <ssd1306_WriteCommand>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001bc8:	23af      	movs	r3, #175	@ 0xaf
 8001bca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001bcc:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <ssd1306_SetDisplayOn+0x38>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	715a      	strb	r2, [r3, #5]
 8001bd2:	e004      	b.n	8001bde <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001bd4:	23ae      	movs	r3, #174	@ 0xae
 8001bd6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <ssd1306_SetDisplayOn+0x38>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fdd7 	bl	8001794 <ssd1306_WriteCommand>
}
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200003f0 	.word	0x200003f0

08001bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <HAL_Init+0x40>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <HAL_Init+0x40>)
 8001bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c04:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <HAL_Init+0x40>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0a      	ldr	r2, [pc, #40]	@ (8001c34 <HAL_Init+0x40>)
 8001c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c10:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <HAL_Init+0x40>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a07      	ldr	r2, [pc, #28]	@ (8001c34 <HAL_Init+0x40>)
 8001c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 fc73 	bl	8002508 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f000 f808 	bl	8001c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c28:	f7ff fa12 	bl	8001050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023c00 	.word	0x40023c00

08001c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c40:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <HAL_InitTick+0x54>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b12      	ldr	r3, [pc, #72]	@ (8001c90 <HAL_InitTick+0x58>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fc8b 	bl	8002572 <HAL_SYSTICK_Config>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00e      	b.n	8001c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d80a      	bhi.n	8001c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c74:	f000 fc53 	bl	800251e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c78:	4a06      	ldr	r2, [pc, #24]	@ (8001c94 <HAL_InitTick+0x5c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e000      	b.n	8001c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	2000003c 	.word	0x2000003c
 8001c90:	20000044 	.word	0x20000044
 8001c94:	20000040 	.word	0x20000040

08001c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_IncTick+0x20>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_IncTick+0x24>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a04      	ldr	r2, [pc, #16]	@ (8001cbc <HAL_IncTick+0x24>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	20000044 	.word	0x20000044
 8001cbc:	200003f8 	.word	0x200003f8

08001cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc4:	4b03      	ldr	r3, [pc, #12]	@ (8001cd4 <HAL_GetTick+0x14>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	200003f8 	.word	0x200003f8

08001cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce0:	f7ff ffee 	bl	8001cc0 <HAL_GetTick>
 8001ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cf0:	d005      	beq.n	8001cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d1c <HAL_Delay+0x44>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cfe:	bf00      	nop
 8001d00:	f7ff ffde 	bl	8001cc0 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d8f7      	bhi.n	8001d00 <HAL_Delay+0x28>
  {
  }
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000044 	.word	0x20000044

08001d20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e033      	b.n	8001d9e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d109      	bne.n	8001d52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff f9ae 	bl	80010a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d118      	bne.n	8001d90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d66:	f023 0302 	bic.w	r3, r3, #2
 8001d6a:	f043 0202 	orr.w	r2, r3, #2
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 f9fc 	bl	8002170 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f023 0303 	bic.w	r3, r3, #3
 8001d86:	f043 0201 	orr.w	r2, r3, #1
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d8e:	e001      	b.n	8001d94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_ADC_Start+0x1a>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e097      	b.n	8001ef2 <HAL_ADC_Start+0x14a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d018      	beq.n	8001e0a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001de8:	4b45      	ldr	r3, [pc, #276]	@ (8001f00 <HAL_ADC_Start+0x158>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a45      	ldr	r2, [pc, #276]	@ (8001f04 <HAL_ADC_Start+0x15c>)
 8001dee:	fba2 2303 	umull	r2, r3, r2, r3
 8001df2:	0c9a      	lsrs	r2, r3, #18
 8001df4:	4613      	mov	r3, r2
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4413      	add	r3, r2
 8001dfa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f9      	bne.n	8001dfe <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d15f      	bne.n	8001ed8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e42:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e56:	d106      	bne.n	8001e66 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5c:	f023 0206 	bic.w	r2, r3, #6
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e74:	4b24      	ldr	r3, [pc, #144]	@ (8001f08 <HAL_ADC_Start+0x160>)
 8001e76:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e80:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10f      	bne.n	8001eae <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d129      	bne.n	8001ef0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	e020      	b.n	8001ef0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a16      	ldr	r2, [pc, #88]	@ (8001f0c <HAL_ADC_Start+0x164>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d11b      	bne.n	8001ef0 <HAL_ADC_Start+0x148>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d114      	bne.n	8001ef0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	e00b      	b.n	8001ef0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001edc:	f043 0210 	orr.w	r2, r3, #16
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee8:	f043 0201 	orr.w	r2, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	2000003c 	.word	0x2000003c
 8001f04:	431bde83 	.word	0x431bde83
 8001f08:	40012300 	.word	0x40012300
 8001f0c:	40012000 	.word	0x40012000

08001f10 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d101      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x1c>
 8001f44:	2302      	movs	r3, #2
 8001f46:	e105      	b.n	8002154 <HAL_ADC_ConfigChannel+0x228>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b09      	cmp	r3, #9
 8001f56:	d925      	bls.n	8001fa4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68d9      	ldr	r1, [r3, #12]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	461a      	mov	r2, r3
 8001f66:	4613      	mov	r3, r2
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	4413      	add	r3, r2
 8001f6c:	3b1e      	subs	r3, #30
 8001f6e:	2207      	movs	r2, #7
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	43da      	mvns	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	400a      	ands	r2, r1
 8001f7c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68d9      	ldr	r1, [r3, #12]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	4618      	mov	r0, r3
 8001f90:	4603      	mov	r3, r0
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4403      	add	r3, r0
 8001f96:	3b1e      	subs	r3, #30
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	e022      	b.n	8001fea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6919      	ldr	r1, [r3, #16]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	4413      	add	r3, r2
 8001fb8:	2207      	movs	r2, #7
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	400a      	ands	r2, r1
 8001fc6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6919      	ldr	r1, [r3, #16]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	4603      	mov	r3, r0
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	4403      	add	r3, r0
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b06      	cmp	r3, #6
 8001ff0:	d824      	bhi.n	800203c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	3b05      	subs	r3, #5
 8002004:	221f      	movs	r2, #31
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	43da      	mvns	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	400a      	ands	r2, r1
 8002012:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	b29b      	uxth	r3, r3
 8002020:	4618      	mov	r0, r3
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	3b05      	subs	r3, #5
 800202e:	fa00 f203 	lsl.w	r2, r0, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	635a      	str	r2, [r3, #52]	@ 0x34
 800203a:	e04c      	b.n	80020d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b0c      	cmp	r3, #12
 8002042:	d824      	bhi.n	800208e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4413      	add	r3, r2
 8002054:	3b23      	subs	r3, #35	@ 0x23
 8002056:	221f      	movs	r2, #31
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43da      	mvns	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	400a      	ands	r2, r1
 8002064:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	b29b      	uxth	r3, r3
 8002072:	4618      	mov	r0, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	3b23      	subs	r3, #35	@ 0x23
 8002080:	fa00 f203 	lsl.w	r2, r0, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	631a      	str	r2, [r3, #48]	@ 0x30
 800208c:	e023      	b.n	80020d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	3b41      	subs	r3, #65	@ 0x41
 80020a0:	221f      	movs	r2, #31
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	400a      	ands	r2, r1
 80020ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	4618      	mov	r0, r3
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	3b41      	subs	r3, #65	@ 0x41
 80020ca:	fa00 f203 	lsl.w	r2, r0, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020d6:	4b22      	ldr	r3, [pc, #136]	@ (8002160 <HAL_ADC_ConfigChannel+0x234>)
 80020d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a21      	ldr	r2, [pc, #132]	@ (8002164 <HAL_ADC_ConfigChannel+0x238>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d109      	bne.n	80020f8 <HAL_ADC_ConfigChannel+0x1cc>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b12      	cmp	r3, #18
 80020ea:	d105      	bne.n	80020f8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a19      	ldr	r2, [pc, #100]	@ (8002164 <HAL_ADC_ConfigChannel+0x238>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d123      	bne.n	800214a <HAL_ADC_ConfigChannel+0x21e>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2b10      	cmp	r3, #16
 8002108:	d003      	beq.n	8002112 <HAL_ADC_ConfigChannel+0x1e6>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b11      	cmp	r3, #17
 8002110:	d11b      	bne.n	800214a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b10      	cmp	r3, #16
 8002124:	d111      	bne.n	800214a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <HAL_ADC_ConfigChannel+0x23c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a10      	ldr	r2, [pc, #64]	@ (800216c <HAL_ADC_ConfigChannel+0x240>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	0c9a      	lsrs	r2, r3, #18
 8002132:	4613      	mov	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4413      	add	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800213c:	e002      	b.n	8002144 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	3b01      	subs	r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f9      	bne.n	800213e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	40012300 	.word	0x40012300
 8002164:	40012000 	.word	0x40012000
 8002168:	2000003c 	.word	0x2000003c
 800216c:	431bde83 	.word	0x431bde83

08002170 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002178:	4b79      	ldr	r3, [pc, #484]	@ (8002360 <ADC_Init+0x1f0>)
 800217a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	431a      	orrs	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6859      	ldr	r1, [r3, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	021a      	lsls	r2, r3, #8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80021c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6859      	ldr	r1, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6899      	ldr	r1, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002202:	4a58      	ldr	r2, [pc, #352]	@ (8002364 <ADC_Init+0x1f4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d022      	beq.n	800224e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002216:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6899      	ldr	r1, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002238:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6899      	ldr	r1, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	e00f      	b.n	800226e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800225c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800226c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0202 	bic.w	r2, r2, #2
 800227c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6899      	ldr	r1, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7e1b      	ldrb	r3, [r3, #24]
 8002288:	005a      	lsls	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d01b      	beq.n	80022d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80022ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c6:	3b01      	subs	r3, #1
 80022c8:	035a      	lsls	r2, r3, #13
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	e007      	b.n	80022e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	3b01      	subs	r3, #1
 8002300:	051a      	lsls	r2, r3, #20
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002318:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6899      	ldr	r1, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002326:	025a      	lsls	r2, r3, #9
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800233e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6899      	ldr	r1, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	029a      	lsls	r2, r3, #10
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	609a      	str	r2, [r3, #8]
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	40012300 	.word	0x40012300
 8002364:	0f000001 	.word	0x0f000001

08002368 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002378:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <__NVIC_SetPriorityGrouping+0x44>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002384:	4013      	ands	r3, r2
 8002386:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002390:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002394:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800239a:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <__NVIC_SetPriorityGrouping+0x44>)
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	60d3      	str	r3, [r2, #12]
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000ed00 	.word	0xe000ed00

080023b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023b4:	4b04      	ldr	r3, [pc, #16]	@ (80023c8 <__NVIC_GetPriorityGrouping+0x18>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	0a1b      	lsrs	r3, r3, #8
 80023ba:	f003 0307 	and.w	r3, r3, #7
}
 80023be:	4618      	mov	r0, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	db0b      	blt.n	80023f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	f003 021f 	and.w	r2, r3, #31
 80023e4:	4907      	ldr	r1, [pc, #28]	@ (8002404 <__NVIC_EnableIRQ+0x38>)
 80023e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ea:	095b      	lsrs	r3, r3, #5
 80023ec:	2001      	movs	r0, #1
 80023ee:	fa00 f202 	lsl.w	r2, r0, r2
 80023f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000e100 	.word	0xe000e100

08002408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	6039      	str	r1, [r7, #0]
 8002412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	2b00      	cmp	r3, #0
 800241a:	db0a      	blt.n	8002432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	b2da      	uxtb	r2, r3
 8002420:	490c      	ldr	r1, [pc, #48]	@ (8002454 <__NVIC_SetPriority+0x4c>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	0112      	lsls	r2, r2, #4
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	440b      	add	r3, r1
 800242c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002430:	e00a      	b.n	8002448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4908      	ldr	r1, [pc, #32]	@ (8002458 <__NVIC_SetPriority+0x50>)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	3b04      	subs	r3, #4
 8002440:	0112      	lsls	r2, r2, #4
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	440b      	add	r3, r1
 8002446:	761a      	strb	r2, [r3, #24]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000e100 	.word	0xe000e100
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800245c:	b480      	push	{r7}
 800245e:	b089      	sub	sp, #36	@ 0x24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f1c3 0307 	rsb	r3, r3, #7
 8002476:	2b04      	cmp	r3, #4
 8002478:	bf28      	it	cs
 800247a:	2304      	movcs	r3, #4
 800247c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3304      	adds	r3, #4
 8002482:	2b06      	cmp	r3, #6
 8002484:	d902      	bls.n	800248c <NVIC_EncodePriority+0x30>
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	3b03      	subs	r3, #3
 800248a:	e000      	b.n	800248e <NVIC_EncodePriority+0x32>
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43da      	mvns	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	401a      	ands	r2, r3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	43d9      	mvns	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b4:	4313      	orrs	r3, r2
         );
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	@ 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024d4:	d301      	bcc.n	80024da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00f      	b.n	80024fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024da:	4a0a      	ldr	r2, [pc, #40]	@ (8002504 <SysTick_Config+0x40>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3b01      	subs	r3, #1
 80024e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e2:	210f      	movs	r1, #15
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024e8:	f7ff ff8e 	bl	8002408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <SysTick_Config+0x40>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f2:	4b04      	ldr	r3, [pc, #16]	@ (8002504 <SysTick_Config+0x40>)
 80024f4:	2207      	movs	r2, #7
 80024f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	e000e010 	.word	0xe000e010

08002508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7ff ff29 	bl	8002368 <__NVIC_SetPriorityGrouping>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002530:	f7ff ff3e 	bl	80023b0 <__NVIC_GetPriorityGrouping>
 8002534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	6978      	ldr	r0, [r7, #20]
 800253c:	f7ff ff8e 	bl	800245c <NVIC_EncodePriority>
 8002540:	4602      	mov	r2, r0
 8002542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002546:	4611      	mov	r1, r2
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff ff5d 	bl	8002408 <__NVIC_SetPriority>
}
 800254e:	bf00      	nop
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b082      	sub	sp, #8
 800255a:	af00      	add	r7, sp, #0
 800255c:	4603      	mov	r3, r0
 800255e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff31 	bl	80023cc <__NVIC_EnableIRQ>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff ffa2 	bl	80024c4 <SysTick_Config>
 8002580:	4603      	mov	r3, r0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	e159      	b.n	800285c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025a8:	2201      	movs	r2, #1
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4013      	ands	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	f040 8148 	bne.w	8002856 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d005      	beq.n	80025de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d130      	bne.n	8002640 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	2203      	movs	r2, #3
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	68da      	ldr	r2, [r3, #12]
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002614:	2201      	movs	r2, #1
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f003 0201 	and.w	r2, r3, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b03      	cmp	r3, #3
 800264a:	d017      	beq.n	800267c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	2203      	movs	r2, #3
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43db      	mvns	r3, r3
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	4013      	ands	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d123      	bne.n	80026d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	08da      	lsrs	r2, r3, #3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3208      	adds	r2, #8
 8002690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002694:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	220f      	movs	r2, #15
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4313      	orrs	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	08da      	lsrs	r2, r3, #3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3208      	adds	r2, #8
 80026ca:	69b9      	ldr	r1, [r7, #24]
 80026cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	2203      	movs	r2, #3
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0203 	and.w	r2, r3, #3
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 80a2 	beq.w	8002856 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4b57      	ldr	r3, [pc, #348]	@ (8002874 <HAL_GPIO_Init+0x2e8>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	4a56      	ldr	r2, [pc, #344]	@ (8002874 <HAL_GPIO_Init+0x2e8>)
 800271c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002720:	6453      	str	r3, [r2, #68]	@ 0x44
 8002722:	4b54      	ldr	r3, [pc, #336]	@ (8002874 <HAL_GPIO_Init+0x2e8>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800272e:	4a52      	ldr	r2, [pc, #328]	@ (8002878 <HAL_GPIO_Init+0x2ec>)
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	089b      	lsrs	r3, r3, #2
 8002734:	3302      	adds	r3, #2
 8002736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	220f      	movs	r2, #15
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a49      	ldr	r2, [pc, #292]	@ (800287c <HAL_GPIO_Init+0x2f0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d019      	beq.n	800278e <HAL_GPIO_Init+0x202>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a48      	ldr	r2, [pc, #288]	@ (8002880 <HAL_GPIO_Init+0x2f4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d013      	beq.n	800278a <HAL_GPIO_Init+0x1fe>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a47      	ldr	r2, [pc, #284]	@ (8002884 <HAL_GPIO_Init+0x2f8>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d00d      	beq.n	8002786 <HAL_GPIO_Init+0x1fa>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a46      	ldr	r2, [pc, #280]	@ (8002888 <HAL_GPIO_Init+0x2fc>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d007      	beq.n	8002782 <HAL_GPIO_Init+0x1f6>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a45      	ldr	r2, [pc, #276]	@ (800288c <HAL_GPIO_Init+0x300>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d101      	bne.n	800277e <HAL_GPIO_Init+0x1f2>
 800277a:	2304      	movs	r3, #4
 800277c:	e008      	b.n	8002790 <HAL_GPIO_Init+0x204>
 800277e:	2307      	movs	r3, #7
 8002780:	e006      	b.n	8002790 <HAL_GPIO_Init+0x204>
 8002782:	2303      	movs	r3, #3
 8002784:	e004      	b.n	8002790 <HAL_GPIO_Init+0x204>
 8002786:	2302      	movs	r3, #2
 8002788:	e002      	b.n	8002790 <HAL_GPIO_Init+0x204>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <HAL_GPIO_Init+0x204>
 800278e:	2300      	movs	r3, #0
 8002790:	69fa      	ldr	r2, [r7, #28]
 8002792:	f002 0203 	and.w	r2, r2, #3
 8002796:	0092      	lsls	r2, r2, #2
 8002798:	4093      	lsls	r3, r2
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4313      	orrs	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027a0:	4935      	ldr	r1, [pc, #212]	@ (8002878 <HAL_GPIO_Init+0x2ec>)
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	089b      	lsrs	r3, r3, #2
 80027a6:	3302      	adds	r3, #2
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027ae:	4b38      	ldr	r3, [pc, #224]	@ (8002890 <HAL_GPIO_Init+0x304>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002890 <HAL_GPIO_Init+0x304>)
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002890 <HAL_GPIO_Init+0x304>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027fc:	4a24      	ldr	r2, [pc, #144]	@ (8002890 <HAL_GPIO_Init+0x304>)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002802:	4b23      	ldr	r3, [pc, #140]	@ (8002890 <HAL_GPIO_Init+0x304>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	43db      	mvns	r3, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4013      	ands	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002826:	4a1a      	ldr	r2, [pc, #104]	@ (8002890 <HAL_GPIO_Init+0x304>)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800282c:	4b18      	ldr	r3, [pc, #96]	@ (8002890 <HAL_GPIO_Init+0x304>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002850:	4a0f      	ldr	r2, [pc, #60]	@ (8002890 <HAL_GPIO_Init+0x304>)
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	3301      	adds	r3, #1
 800285a:	61fb      	str	r3, [r7, #28]
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	2b0f      	cmp	r3, #15
 8002860:	f67f aea2 	bls.w	80025a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3724      	adds	r7, #36	@ 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800
 8002878:	40013800 	.word	0x40013800
 800287c:	40020000 	.word	0x40020000
 8002880:	40020400 	.word	0x40020400
 8002884:	40020800 	.word	0x40020800
 8002888:	40020c00 	.word	0x40020c00
 800288c:	40021000 	.word	0x40021000
 8002890:	40013c00 	.word	0x40013c00

08002894 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	691a      	ldr	r2, [r3, #16]
 80028a4:	887b      	ldrh	r3, [r7, #2]
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028ac:	2301      	movs	r3, #1
 80028ae:	73fb      	strb	r3, [r7, #15]
 80028b0:	e001      	b.n	80028b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	807b      	strh	r3, [r7, #2]
 80028d0:	4613      	mov	r3, r2
 80028d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028d4:	787b      	ldrb	r3, [r7, #1]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028da:	887a      	ldrh	r2, [r7, #2]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e0:	e003      	b.n	80028ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028e2:	887b      	ldrh	r3, [r7, #2]
 80028e4:	041a      	lsls	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	619a      	str	r2, [r3, #24]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002902:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002904:	695a      	ldr	r2, [r3, #20]
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	4013      	ands	r3, r2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d006      	beq.n	800291c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800290e:	4a05      	ldr	r2, [pc, #20]	@ (8002924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002910:	88fb      	ldrh	r3, [r7, #6]
 8002912:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe f8f8 	bl	8000b0c <HAL_GPIO_EXTI_Callback>
  }
}
 800291c:	bf00      	nop
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40013c00 	.word	0x40013c00

08002928 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e12b      	b.n	8002b92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d106      	bne.n	8002954 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fbea 	bl	8001128 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2224      	movs	r2, #36	@ 0x24
 8002958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0201 	bic.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800297a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800298a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800298c:	f001 f8aa 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8002990:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	4a81      	ldr	r2, [pc, #516]	@ (8002b9c <HAL_I2C_Init+0x274>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d807      	bhi.n	80029ac <HAL_I2C_Init+0x84>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4a80      	ldr	r2, [pc, #512]	@ (8002ba0 <HAL_I2C_Init+0x278>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	bf94      	ite	ls
 80029a4:	2301      	movls	r3, #1
 80029a6:	2300      	movhi	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e006      	b.n	80029ba <HAL_I2C_Init+0x92>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4a7d      	ldr	r2, [pc, #500]	@ (8002ba4 <HAL_I2C_Init+0x27c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	bf94      	ite	ls
 80029b4:	2301      	movls	r3, #1
 80029b6:	2300      	movhi	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0e7      	b.n	8002b92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	4a78      	ldr	r2, [pc, #480]	@ (8002ba8 <HAL_I2C_Init+0x280>)
 80029c6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ca:	0c9b      	lsrs	r3, r3, #18
 80029cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	4a6a      	ldr	r2, [pc, #424]	@ (8002b9c <HAL_I2C_Init+0x274>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d802      	bhi.n	80029fc <HAL_I2C_Init+0xd4>
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	3301      	adds	r3, #1
 80029fa:	e009      	b.n	8002a10 <HAL_I2C_Init+0xe8>
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a02:	fb02 f303 	mul.w	r3, r2, r3
 8002a06:	4a69      	ldr	r2, [pc, #420]	@ (8002bac <HAL_I2C_Init+0x284>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	099b      	lsrs	r3, r3, #6
 8002a0e:	3301      	adds	r3, #1
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	430b      	orrs	r3, r1
 8002a16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	495c      	ldr	r1, [pc, #368]	@ (8002b9c <HAL_I2C_Init+0x274>)
 8002a2c:	428b      	cmp	r3, r1
 8002a2e:	d819      	bhi.n	8002a64 <HAL_I2C_Init+0x13c>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	1e59      	subs	r1, r3, #1
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a3e:	1c59      	adds	r1, r3, #1
 8002a40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a44:	400b      	ands	r3, r1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_I2C_Init+0x138>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1e59      	subs	r1, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a58:	3301      	adds	r3, #1
 8002a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a5e:	e051      	b.n	8002b04 <HAL_I2C_Init+0x1dc>
 8002a60:	2304      	movs	r3, #4
 8002a62:	e04f      	b.n	8002b04 <HAL_I2C_Init+0x1dc>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d111      	bne.n	8002a90 <HAL_I2C_Init+0x168>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1e58      	subs	r0, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6859      	ldr	r1, [r3, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	440b      	add	r3, r1
 8002a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7e:	3301      	adds	r3, #1
 8002a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bf0c      	ite	eq
 8002a88:	2301      	moveq	r3, #1
 8002a8a:	2300      	movne	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	e012      	b.n	8002ab6 <HAL_I2C_Init+0x18e>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1e58      	subs	r0, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	0099      	lsls	r1, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_I2C_Init+0x196>
 8002aba:	2301      	movs	r3, #1
 8002abc:	e022      	b.n	8002b04 <HAL_I2C_Init+0x1dc>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10e      	bne.n	8002ae4 <HAL_I2C_Init+0x1bc>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	1e58      	subs	r0, r3, #1
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6859      	ldr	r1, [r3, #4]
 8002ace:	460b      	mov	r3, r1
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	440b      	add	r3, r1
 8002ad4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ae2:	e00f      	b.n	8002b04 <HAL_I2C_Init+0x1dc>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	1e58      	subs	r0, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	0099      	lsls	r1, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afa:	3301      	adds	r3, #1
 8002afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	6809      	ldr	r1, [r1, #0]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69da      	ldr	r2, [r3, #28]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6911      	ldr	r1, [r2, #16]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	68d2      	ldr	r2, [r2, #12]
 8002b3e:	4311      	orrs	r1, r2
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	430b      	orrs	r3, r1
 8002b46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695a      	ldr	r2, [r3, #20]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	430a      	orrs	r2, r1
 8002b62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0201 	orr.w	r2, r2, #1
 8002b72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	000186a0 	.word	0x000186a0
 8002ba0:	001e847f 	.word	0x001e847f
 8002ba4:	003d08ff 	.word	0x003d08ff
 8002ba8:	431bde83 	.word	0x431bde83
 8002bac:	10624dd3 	.word	0x10624dd3

08002bb0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b088      	sub	sp, #32
 8002bb4:	af02      	add	r7, sp, #8
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	4608      	mov	r0, r1
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	817b      	strh	r3, [r7, #10]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	813b      	strh	r3, [r7, #8]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bca:	f7ff f879 	bl	8001cc0 <HAL_GetTick>
 8002bce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b20      	cmp	r3, #32
 8002bda:	f040 80d9 	bne.w	8002d90 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2319      	movs	r3, #25
 8002be4:	2201      	movs	r2, #1
 8002be6:	496d      	ldr	r1, [pc, #436]	@ (8002d9c <HAL_I2C_Mem_Write+0x1ec>)
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 f971 	bl	8002ed0 <I2C_WaitOnFlagUntilTimeout>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0cc      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_I2C_Mem_Write+0x56>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e0c5      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d007      	beq.n	8002c2c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f042 0201 	orr.w	r2, r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2221      	movs	r2, #33	@ 0x21
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2240      	movs	r2, #64	@ 0x40
 8002c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a3a      	ldr	r2, [r7, #32]
 8002c56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4a4d      	ldr	r2, [pc, #308]	@ (8002da0 <HAL_I2C_Mem_Write+0x1f0>)
 8002c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c6e:	88f8      	ldrh	r0, [r7, #6]
 8002c70:	893a      	ldrh	r2, [r7, #8]
 8002c72:	8979      	ldrh	r1, [r7, #10]
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 f890 	bl	8002da4 <I2C_RequestMemoryWrite>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d052      	beq.n	8002d30 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e081      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 fa36 	bl	8003104 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00d      	beq.n	8002cba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d107      	bne.n	8002cb6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e06b      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbe:	781a      	ldrb	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d11b      	bne.n	8002d30 <HAL_I2C_Mem_Write+0x180>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d017      	beq.n	8002d30 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	781a      	ldrb	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	1c5a      	adds	r2, r3, #1
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1aa      	bne.n	8002c8e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 fa29 	bl	8003194 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00d      	beq.n	8002d64 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d107      	bne.n	8002d60 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e016      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e000      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d90:	2302      	movs	r3, #2
  }
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	00100002 	.word	0x00100002
 8002da0:	ffff0000 	.word	0xffff0000

08002da4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	4608      	mov	r0, r1
 8002dae:	4611      	mov	r1, r2
 8002db0:	461a      	mov	r2, r3
 8002db2:	4603      	mov	r3, r0
 8002db4:	817b      	strh	r3, [r7, #10]
 8002db6:	460b      	mov	r3, r1
 8002db8:	813b      	strh	r3, [r7, #8]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dcc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	9300      	str	r3, [sp, #0]
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f000 f878 	bl	8002ed0 <I2C_WaitOnFlagUntilTimeout>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00d      	beq.n	8002e02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002df4:	d103      	bne.n	8002dfe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dfc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e05f      	b.n	8002ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e02:	897b      	ldrh	r3, [r7, #10]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	6a3a      	ldr	r2, [r7, #32]
 8002e16:	492d      	ldr	r1, [pc, #180]	@ (8002ecc <I2C_RequestMemoryWrite+0x128>)
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f8d3 	bl	8002fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e04c      	b.n	8002ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e40:	6a39      	ldr	r1, [r7, #32]
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 f95e 	bl	8003104 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00d      	beq.n	8002e6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d107      	bne.n	8002e66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e02b      	b.n	8002ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e6a:	88fb      	ldrh	r3, [r7, #6]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d105      	bne.n	8002e7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e70:	893b      	ldrh	r3, [r7, #8]
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	611a      	str	r2, [r3, #16]
 8002e7a:	e021      	b.n	8002ec0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e7c:	893b      	ldrh	r3, [r7, #8]
 8002e7e:	0a1b      	lsrs	r3, r3, #8
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e8c:	6a39      	ldr	r1, [r7, #32]
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 f938 	bl	8003104 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00d      	beq.n	8002eb6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d107      	bne.n	8002eb2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e005      	b.n	8002ec2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb6:	893b      	ldrh	r3, [r7, #8]
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	00010002 	.word	0x00010002

08002ed0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	603b      	str	r3, [r7, #0]
 8002edc:	4613      	mov	r3, r2
 8002ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ee0:	e048      	b.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ee8:	d044      	beq.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eea:	f7fe fee9 	bl	8001cc0 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d139      	bne.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	0c1b      	lsrs	r3, r3, #16
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10d      	bne.n	8002f26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	43da      	mvns	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	4013      	ands	r3, r2
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf0c      	ite	eq
 8002f1c:	2301      	moveq	r3, #1
 8002f1e:	2300      	movne	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	461a      	mov	r2, r3
 8002f24:	e00c      	b.n	8002f40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	43da      	mvns	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	4013      	ands	r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	461a      	mov	r2, r3
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d116      	bne.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e023      	b.n	8002fbc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	0c1b      	lsrs	r3, r3, #16
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d10d      	bne.n	8002f9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	43da      	mvns	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	461a      	mov	r2, r3
 8002f98:	e00c      	b.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	43da      	mvns	r2, r3
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	bf0c      	ite	eq
 8002fac:	2301      	moveq	r3, #1
 8002fae:	2300      	movne	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d093      	beq.n	8002ee2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fd2:	e071      	b.n	80030b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe2:	d123      	bne.n	800302c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ffc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003018:	f043 0204 	orr.w	r2, r3, #4
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e067      	b.n	80030fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003032:	d041      	beq.n	80030b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003034:	f7fe fe44 	bl	8001cc0 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	429a      	cmp	r2, r3
 8003042:	d302      	bcc.n	800304a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d136      	bne.n	80030b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	0c1b      	lsrs	r3, r3, #16
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b01      	cmp	r3, #1
 8003052:	d10c      	bne.n	800306e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	43da      	mvns	r2, r3
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	4013      	ands	r3, r2
 8003060:	b29b      	uxth	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	bf14      	ite	ne
 8003066:	2301      	movne	r3, #1
 8003068:	2300      	moveq	r3, #0
 800306a:	b2db      	uxtb	r3, r3
 800306c:	e00b      	b.n	8003086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	43da      	mvns	r2, r3
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	4013      	ands	r3, r2
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	bf14      	ite	ne
 8003080:	2301      	movne	r3, #1
 8003082:	2300      	moveq	r3, #0
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d016      	beq.n	80030b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	f043 0220 	orr.w	r2, r3, #32
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e021      	b.n	80030fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	0c1b      	lsrs	r3, r3, #16
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d10c      	bne.n	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	43da      	mvns	r2, r3
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	4013      	ands	r3, r2
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	bf14      	ite	ne
 80030d4:	2301      	movne	r3, #1
 80030d6:	2300      	moveq	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	e00b      	b.n	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	43da      	mvns	r2, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	4013      	ands	r3, r2
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	bf14      	ite	ne
 80030ee:	2301      	movne	r3, #1
 80030f0:	2300      	moveq	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f47f af6d 	bne.w	8002fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003110:	e034      	b.n	800317c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 f886 	bl	8003224 <I2C_IsAcknowledgeFailed>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e034      	b.n	800318c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003128:	d028      	beq.n	800317c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800312a:	f7fe fdc9 	bl	8001cc0 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	429a      	cmp	r2, r3
 8003138:	d302      	bcc.n	8003140 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d11d      	bne.n	800317c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314a:	2b80      	cmp	r3, #128	@ 0x80
 800314c:	d016      	beq.n	800317c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	f043 0220 	orr.w	r2, r3, #32
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e007      	b.n	800318c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003186:	2b80      	cmp	r3, #128	@ 0x80
 8003188:	d1c3      	bne.n	8003112 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031a0:	e034      	b.n	800320c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f83e 	bl	8003224 <I2C_IsAcknowledgeFailed>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e034      	b.n	800321c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031b8:	d028      	beq.n	800320c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7fe fd81 	bl	8001cc0 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d11d      	bne.n	800320c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d016      	beq.n	800320c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f8:	f043 0220 	orr.w	r2, r3, #32
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e007      	b.n	800321c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	f003 0304 	and.w	r3, r3, #4
 8003216:	2b04      	cmp	r3, #4
 8003218:	d1c3      	bne.n	80031a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800323a:	d11b      	bne.n	8003274 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003244:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003260:	f043 0204 	orr.w	r2, r3, #4
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e267      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d075      	beq.n	800338e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032a2:	4b88      	ldr	r3, [pc, #544]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d00c      	beq.n	80032c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032ae:	4b85      	ldr	r3, [pc, #532]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d112      	bne.n	80032e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032ba:	4b82      	ldr	r3, [pc, #520]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032c6:	d10b      	bne.n	80032e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c8:	4b7e      	ldr	r3, [pc, #504]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d05b      	beq.n	800338c <HAL_RCC_OscConfig+0x108>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d157      	bne.n	800338c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e242      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e8:	d106      	bne.n	80032f8 <HAL_RCC_OscConfig+0x74>
 80032ea:	4b76      	ldr	r3, [pc, #472]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a75      	ldr	r2, [pc, #468]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80032f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f4:	6013      	str	r3, [r2, #0]
 80032f6:	e01d      	b.n	8003334 <HAL_RCC_OscConfig+0xb0>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003300:	d10c      	bne.n	800331c <HAL_RCC_OscConfig+0x98>
 8003302:	4b70      	ldr	r3, [pc, #448]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a6f      	ldr	r2, [pc, #444]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	4b6d      	ldr	r3, [pc, #436]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a6c      	ldr	r2, [pc, #432]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	e00b      	b.n	8003334 <HAL_RCC_OscConfig+0xb0>
 800331c:	4b69      	ldr	r3, [pc, #420]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a68      	ldr	r2, [pc, #416]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003326:	6013      	str	r3, [r2, #0]
 8003328:	4b66      	ldr	r3, [pc, #408]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a65      	ldr	r2, [pc, #404]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 800332e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d013      	beq.n	8003364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333c:	f7fe fcc0 	bl	8001cc0 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003344:	f7fe fcbc 	bl	8001cc0 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b64      	cmp	r3, #100	@ 0x64
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e207      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003356:	4b5b      	ldr	r3, [pc, #364]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0f0      	beq.n	8003344 <HAL_RCC_OscConfig+0xc0>
 8003362:	e014      	b.n	800338e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003364:	f7fe fcac 	bl	8001cc0 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800336c:	f7fe fca8 	bl	8001cc0 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b64      	cmp	r3, #100	@ 0x64
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e1f3      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800337e:	4b51      	ldr	r3, [pc, #324]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f0      	bne.n	800336c <HAL_RCC_OscConfig+0xe8>
 800338a:	e000      	b.n	800338e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d063      	beq.n	8003462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800339a:	4b4a      	ldr	r3, [pc, #296]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 030c 	and.w	r3, r3, #12
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00b      	beq.n	80033be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033a6:	4b47      	ldr	r3, [pc, #284]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d11c      	bne.n	80033ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033b2:	4b44      	ldr	r3, [pc, #272]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d116      	bne.n	80033ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033be:	4b41      	ldr	r3, [pc, #260]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d005      	beq.n	80033d6 <HAL_RCC_OscConfig+0x152>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d001      	beq.n	80033d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e1c7      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d6:	4b3b      	ldr	r3, [pc, #236]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	4937      	ldr	r1, [pc, #220]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ea:	e03a      	b.n	8003462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d020      	beq.n	8003436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033f4:	4b34      	ldr	r3, [pc, #208]	@ (80034c8 <HAL_RCC_OscConfig+0x244>)
 80033f6:	2201      	movs	r2, #1
 80033f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fa:	f7fe fc61 	bl	8001cc0 <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003400:	e008      	b.n	8003414 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003402:	f7fe fc5d 	bl	8001cc0 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e1a8      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003414:	4b2b      	ldr	r3, [pc, #172]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0f0      	beq.n	8003402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003420:	4b28      	ldr	r3, [pc, #160]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	4925      	ldr	r1, [pc, #148]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003430:	4313      	orrs	r3, r2
 8003432:	600b      	str	r3, [r1, #0]
 8003434:	e015      	b.n	8003462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003436:	4b24      	ldr	r3, [pc, #144]	@ (80034c8 <HAL_RCC_OscConfig+0x244>)
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343c:	f7fe fc40 	bl	8001cc0 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003444:	f7fe fc3c 	bl	8001cc0 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e187      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003456:	4b1b      	ldr	r3, [pc, #108]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1f0      	bne.n	8003444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d036      	beq.n	80034dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d016      	beq.n	80034a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003476:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <HAL_RCC_OscConfig+0x248>)
 8003478:	2201      	movs	r2, #1
 800347a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347c:	f7fe fc20 	bl	8001cc0 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003484:	f7fe fc1c 	bl	8001cc0 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e167      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003496:	4b0b      	ldr	r3, [pc, #44]	@ (80034c4 <HAL_RCC_OscConfig+0x240>)
 8003498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d0f0      	beq.n	8003484 <HAL_RCC_OscConfig+0x200>
 80034a2:	e01b      	b.n	80034dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034a4:	4b09      	ldr	r3, [pc, #36]	@ (80034cc <HAL_RCC_OscConfig+0x248>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034aa:	f7fe fc09 	bl	8001cc0 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b0:	e00e      	b.n	80034d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034b2:	f7fe fc05 	bl	8001cc0 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d907      	bls.n	80034d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e150      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
 80034c4:	40023800 	.word	0x40023800
 80034c8:	42470000 	.word	0x42470000
 80034cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034d0:	4b88      	ldr	r3, [pc, #544]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80034d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1ea      	bne.n	80034b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 8097 	beq.w	8003618 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ea:	2300      	movs	r3, #0
 80034ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ee:	4b81      	ldr	r3, [pc, #516]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10f      	bne.n	800351a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	4b7d      	ldr	r3, [pc, #500]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003502:	4a7c      	ldr	r2, [pc, #496]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003508:	6413      	str	r3, [r2, #64]	@ 0x40
 800350a:	4b7a      	ldr	r3, [pc, #488]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003516:	2301      	movs	r3, #1
 8003518:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351a:	4b77      	ldr	r3, [pc, #476]	@ (80036f8 <HAL_RCC_OscConfig+0x474>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d118      	bne.n	8003558 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003526:	4b74      	ldr	r3, [pc, #464]	@ (80036f8 <HAL_RCC_OscConfig+0x474>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a73      	ldr	r2, [pc, #460]	@ (80036f8 <HAL_RCC_OscConfig+0x474>)
 800352c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003532:	f7fe fbc5 	bl	8001cc0 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003538:	e008      	b.n	800354c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353a:	f7fe fbc1 	bl	8001cc0 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e10c      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354c:	4b6a      	ldr	r3, [pc, #424]	@ (80036f8 <HAL_RCC_OscConfig+0x474>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d106      	bne.n	800356e <HAL_RCC_OscConfig+0x2ea>
 8003560:	4b64      	ldr	r3, [pc, #400]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003564:	4a63      	ldr	r2, [pc, #396]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003566:	f043 0301 	orr.w	r3, r3, #1
 800356a:	6713      	str	r3, [r2, #112]	@ 0x70
 800356c:	e01c      	b.n	80035a8 <HAL_RCC_OscConfig+0x324>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2b05      	cmp	r3, #5
 8003574:	d10c      	bne.n	8003590 <HAL_RCC_OscConfig+0x30c>
 8003576:	4b5f      	ldr	r3, [pc, #380]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357a:	4a5e      	ldr	r2, [pc, #376]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 800357c:	f043 0304 	orr.w	r3, r3, #4
 8003580:	6713      	str	r3, [r2, #112]	@ 0x70
 8003582:	4b5c      	ldr	r3, [pc, #368]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003586:	4a5b      	ldr	r2, [pc, #364]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003588:	f043 0301 	orr.w	r3, r3, #1
 800358c:	6713      	str	r3, [r2, #112]	@ 0x70
 800358e:	e00b      	b.n	80035a8 <HAL_RCC_OscConfig+0x324>
 8003590:	4b58      	ldr	r3, [pc, #352]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003594:	4a57      	ldr	r2, [pc, #348]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003596:	f023 0301 	bic.w	r3, r3, #1
 800359a:	6713      	str	r3, [r2, #112]	@ 0x70
 800359c:	4b55      	ldr	r3, [pc, #340]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 800359e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a0:	4a54      	ldr	r2, [pc, #336]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80035a2:	f023 0304 	bic.w	r3, r3, #4
 80035a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d015      	beq.n	80035dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b0:	f7fe fb86 	bl	8001cc0 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b6:	e00a      	b.n	80035ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035b8:	f7fe fb82 	bl	8001cc0 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e0cb      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ce:	4b49      	ldr	r3, [pc, #292]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80035d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0ee      	beq.n	80035b8 <HAL_RCC_OscConfig+0x334>
 80035da:	e014      	b.n	8003606 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035dc:	f7fe fb70 	bl	8001cc0 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035e4:	f7fe fb6c 	bl	8001cc0 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e0b5      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035fa:	4b3e      	ldr	r3, [pc, #248]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80035fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ee      	bne.n	80035e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003606:	7dfb      	ldrb	r3, [r7, #23]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d105      	bne.n	8003618 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800360c:	4b39      	ldr	r3, [pc, #228]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 800360e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003610:	4a38      	ldr	r2, [pc, #224]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003616:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 80a1 	beq.w	8003764 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003622:	4b34      	ldr	r3, [pc, #208]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 030c 	and.w	r3, r3, #12
 800362a:	2b08      	cmp	r3, #8
 800362c:	d05c      	beq.n	80036e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d141      	bne.n	80036ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003636:	4b31      	ldr	r3, [pc, #196]	@ (80036fc <HAL_RCC_OscConfig+0x478>)
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363c:	f7fe fb40 	bl	8001cc0 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003644:	f7fe fb3c 	bl	8001cc0 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e087      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003656:	4b27      	ldr	r3, [pc, #156]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f0      	bne.n	8003644 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69da      	ldr	r2, [r3, #28]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003670:	019b      	lsls	r3, r3, #6
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003678:	085b      	lsrs	r3, r3, #1
 800367a:	3b01      	subs	r3, #1
 800367c:	041b      	lsls	r3, r3, #16
 800367e:	431a      	orrs	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003684:	061b      	lsls	r3, r3, #24
 8003686:	491b      	ldr	r1, [pc, #108]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 8003688:	4313      	orrs	r3, r2
 800368a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800368c:	4b1b      	ldr	r3, [pc, #108]	@ (80036fc <HAL_RCC_OscConfig+0x478>)
 800368e:	2201      	movs	r2, #1
 8003690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003692:	f7fe fb15 	bl	8001cc0 <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800369a:	f7fe fb11 	bl	8001cc0 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e05c      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ac:	4b11      	ldr	r3, [pc, #68]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0f0      	beq.n	800369a <HAL_RCC_OscConfig+0x416>
 80036b8:	e054      	b.n	8003764 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ba:	4b10      	ldr	r3, [pc, #64]	@ (80036fc <HAL_RCC_OscConfig+0x478>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c0:	f7fe fafe 	bl	8001cc0 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036c8:	f7fe fafa 	bl	8001cc0 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e045      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036da:	4b06      	ldr	r3, [pc, #24]	@ (80036f4 <HAL_RCC_OscConfig+0x470>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x444>
 80036e6:	e03d      	b.n	8003764 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d107      	bne.n	8003700 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e038      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
 80036f4:	40023800 	.word	0x40023800
 80036f8:	40007000 	.word	0x40007000
 80036fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003700:	4b1b      	ldr	r3, [pc, #108]	@ (8003770 <HAL_RCC_OscConfig+0x4ec>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d028      	beq.n	8003760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003718:	429a      	cmp	r2, r3
 800371a:	d121      	bne.n	8003760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003726:	429a      	cmp	r2, r3
 8003728:	d11a      	bne.n	8003760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003730:	4013      	ands	r3, r2
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003736:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003738:	4293      	cmp	r3, r2
 800373a:	d111      	bne.n	8003760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003746:	085b      	lsrs	r3, r3, #1
 8003748:	3b01      	subs	r3, #1
 800374a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800374c:	429a      	cmp	r2, r3
 800374e:	d107      	bne.n	8003760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e000      	b.n	8003766 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3718      	adds	r7, #24
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40023800 	.word	0x40023800

08003774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e0cc      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003788:	4b68      	ldr	r3, [pc, #416]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	429a      	cmp	r2, r3
 8003794:	d90c      	bls.n	80037b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003796:	4b65      	ldr	r3, [pc, #404]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800379e:	4b63      	ldr	r3, [pc, #396]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0307 	and.w	r3, r3, #7
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d001      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e0b8      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d020      	beq.n	80037fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d005      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c8:	4b59      	ldr	r3, [pc, #356]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	4a58      	ldr	r2, [pc, #352]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d005      	beq.n	80037ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037e0:	4b53      	ldr	r3, [pc, #332]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	4a52      	ldr	r2, [pc, #328]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037ec:	4b50      	ldr	r3, [pc, #320]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	494d      	ldr	r1, [pc, #308]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d044      	beq.n	8003894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d107      	bne.n	8003822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	4b47      	ldr	r3, [pc, #284]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d119      	bne.n	8003852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e07f      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2b02      	cmp	r3, #2
 8003828:	d003      	beq.n	8003832 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800382e:	2b03      	cmp	r3, #3
 8003830:	d107      	bne.n	8003842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003832:	4b3f      	ldr	r3, [pc, #252]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d109      	bne.n	8003852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e06f      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003842:	4b3b      	ldr	r3, [pc, #236]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e067      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003852:	4b37      	ldr	r3, [pc, #220]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f023 0203 	bic.w	r2, r3, #3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	4934      	ldr	r1, [pc, #208]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003860:	4313      	orrs	r3, r2
 8003862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003864:	f7fe fa2c 	bl	8001cc0 <HAL_GetTick>
 8003868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800386a:	e00a      	b.n	8003882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800386c:	f7fe fa28 	bl	8001cc0 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387a:	4293      	cmp	r3, r2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e04f      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003882:	4b2b      	ldr	r3, [pc, #172]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 020c 	and.w	r2, r3, #12
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	429a      	cmp	r2, r3
 8003892:	d1eb      	bne.n	800386c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003894:	4b25      	ldr	r3, [pc, #148]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d20c      	bcs.n	80038bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a2:	4b22      	ldr	r3, [pc, #136]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 80038a4:	683a      	ldr	r2, [r7, #0]
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038aa:	4b20      	ldr	r3, [pc, #128]	@ (800392c <HAL_RCC_ClockConfig+0x1b8>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d001      	beq.n	80038bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e032      	b.n	8003922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d008      	beq.n	80038da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c8:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	4916      	ldr	r1, [pc, #88]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d009      	beq.n	80038fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038e6:	4b12      	ldr	r3, [pc, #72]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	490e      	ldr	r1, [pc, #56]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038fa:	f000 f821 	bl	8003940 <HAL_RCC_GetSysClockFreq>
 80038fe:	4602      	mov	r2, r0
 8003900:	4b0b      	ldr	r3, [pc, #44]	@ (8003930 <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	091b      	lsrs	r3, r3, #4
 8003906:	f003 030f 	and.w	r3, r3, #15
 800390a:	490a      	ldr	r1, [pc, #40]	@ (8003934 <HAL_RCC_ClockConfig+0x1c0>)
 800390c:	5ccb      	ldrb	r3, [r1, r3]
 800390e:	fa22 f303 	lsr.w	r3, r2, r3
 8003912:	4a09      	ldr	r2, [pc, #36]	@ (8003938 <HAL_RCC_ClockConfig+0x1c4>)
 8003914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003916:	4b09      	ldr	r3, [pc, #36]	@ (800393c <HAL_RCC_ClockConfig+0x1c8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe f98c 	bl	8001c38 <HAL_InitTick>

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023c00 	.word	0x40023c00
 8003930:	40023800 	.word	0x40023800
 8003934:	0800530c 	.word	0x0800530c
 8003938:	2000003c 	.word	0x2000003c
 800393c:	20000040 	.word	0x20000040

08003940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003944:	b090      	sub	sp, #64	@ 0x40
 8003946:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	637b      	str	r3, [r7, #52]	@ 0x34
 800394c:	2300      	movs	r3, #0
 800394e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003950:	2300      	movs	r3, #0
 8003952:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003958:	4b59      	ldr	r3, [pc, #356]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 030c 	and.w	r3, r3, #12
 8003960:	2b08      	cmp	r3, #8
 8003962:	d00d      	beq.n	8003980 <HAL_RCC_GetSysClockFreq+0x40>
 8003964:	2b08      	cmp	r3, #8
 8003966:	f200 80a1 	bhi.w	8003aac <HAL_RCC_GetSysClockFreq+0x16c>
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <HAL_RCC_GetSysClockFreq+0x34>
 800396e:	2b04      	cmp	r3, #4
 8003970:	d003      	beq.n	800397a <HAL_RCC_GetSysClockFreq+0x3a>
 8003972:	e09b      	b.n	8003aac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003974:	4b53      	ldr	r3, [pc, #332]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003976:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003978:	e09b      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800397a:	4b53      	ldr	r3, [pc, #332]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x188>)
 800397c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800397e:	e098      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003980:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003988:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800398a:	4b4d      	ldr	r3, [pc, #308]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d028      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003996:	4b4a      	ldr	r3, [pc, #296]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	099b      	lsrs	r3, r3, #6
 800399c:	2200      	movs	r2, #0
 800399e:	623b      	str	r3, [r7, #32]
 80039a0:	627a      	str	r2, [r7, #36]	@ 0x24
 80039a2:	6a3b      	ldr	r3, [r7, #32]
 80039a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80039a8:	2100      	movs	r1, #0
 80039aa:	4b47      	ldr	r3, [pc, #284]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x188>)
 80039ac:	fb03 f201 	mul.w	r2, r3, r1
 80039b0:	2300      	movs	r3, #0
 80039b2:	fb00 f303 	mul.w	r3, r0, r3
 80039b6:	4413      	add	r3, r2
 80039b8:	4a43      	ldr	r2, [pc, #268]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x188>)
 80039ba:	fba0 1202 	umull	r1, r2, r0, r2
 80039be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039c0:	460a      	mov	r2, r1
 80039c2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80039c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c6:	4413      	add	r3, r2
 80039c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039cc:	2200      	movs	r2, #0
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	61fa      	str	r2, [r7, #28]
 80039d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80039da:	f7fc fc51 	bl	8000280 <__aeabi_uldivmod>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	4613      	mov	r3, r2
 80039e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039e6:	e053      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e8:	4b35      	ldr	r3, [pc, #212]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	099b      	lsrs	r3, r3, #6
 80039ee:	2200      	movs	r2, #0
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	617a      	str	r2, [r7, #20]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039fa:	f04f 0b00 	mov.w	fp, #0
 80039fe:	4652      	mov	r2, sl
 8003a00:	465b      	mov	r3, fp
 8003a02:	f04f 0000 	mov.w	r0, #0
 8003a06:	f04f 0100 	mov.w	r1, #0
 8003a0a:	0159      	lsls	r1, r3, #5
 8003a0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a10:	0150      	lsls	r0, r2, #5
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	ebb2 080a 	subs.w	r8, r2, sl
 8003a1a:	eb63 090b 	sbc.w	r9, r3, fp
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003a2a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003a2e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a32:	ebb2 0408 	subs.w	r4, r2, r8
 8003a36:	eb63 0509 	sbc.w	r5, r3, r9
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	00eb      	lsls	r3, r5, #3
 8003a44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a48:	00e2      	lsls	r2, r4, #3
 8003a4a:	4614      	mov	r4, r2
 8003a4c:	461d      	mov	r5, r3
 8003a4e:	eb14 030a 	adds.w	r3, r4, sl
 8003a52:	603b      	str	r3, [r7, #0]
 8003a54:	eb45 030b 	adc.w	r3, r5, fp
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a66:	4629      	mov	r1, r5
 8003a68:	028b      	lsls	r3, r1, #10
 8003a6a:	4621      	mov	r1, r4
 8003a6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a70:	4621      	mov	r1, r4
 8003a72:	028a      	lsls	r2, r1, #10
 8003a74:	4610      	mov	r0, r2
 8003a76:	4619      	mov	r1, r3
 8003a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	60bb      	str	r3, [r7, #8]
 8003a7e:	60fa      	str	r2, [r7, #12]
 8003a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a84:	f7fc fbfc 	bl	8000280 <__aeabi_uldivmod>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	0c1b      	lsrs	r3, r3, #16
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003aa0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003aaa:	e002      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aac:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003aae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ab0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3740      	adds	r7, #64	@ 0x40
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003abe:	bf00      	nop
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	00f42400 	.word	0x00f42400
 8003ac8:	017d7840 	.word	0x017d7840

08003acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad0:	4b03      	ldr	r3, [pc, #12]	@ (8003ae0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	2000003c 	.word	0x2000003c

08003ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ae8:	f7ff fff0 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 8003aec:	4602      	mov	r2, r0
 8003aee:	4b05      	ldr	r3, [pc, #20]	@ (8003b04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	0a9b      	lsrs	r3, r3, #10
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	4903      	ldr	r1, [pc, #12]	@ (8003b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003afa:	5ccb      	ldrb	r3, [r1, r3]
 8003afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40023800 	.word	0x40023800
 8003b08:	0800531c 	.word	0x0800531c

08003b0c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d105      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d035      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003b34:	4b67      	ldr	r3, [pc, #412]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b3a:	f7fe f8c1 	bl	8001cc0 <HAL_GetTick>
 8003b3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b40:	e008      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b42:	f7fe f8bd 	bl	8001cc0 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e0ba      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b54:	4b60      	ldr	r3, [pc, #384]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1f0      	bne.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	019a      	lsls	r2, r3, #6
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	071b      	lsls	r3, r3, #28
 8003b6c:	495a      	ldr	r1, [pc, #360]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b74:	4b57      	ldr	r3, [pc, #348]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b76:	2201      	movs	r2, #1
 8003b78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b7a:	f7fe f8a1 	bl	8001cc0 <HAL_GetTick>
 8003b7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b80:	e008      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b82:	f7fe f89d 	bl	8001cc0 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e09a      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b94:	4b50      	ldr	r3, [pc, #320]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d0f0      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8083 	beq.w	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	4b49      	ldr	r3, [pc, #292]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	4a48      	ldr	r2, [pc, #288]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bbe:	4b46      	ldr	r3, [pc, #280]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003bca:	4b44      	ldr	r3, [pc, #272]	@ (8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a43      	ldr	r2, [pc, #268]	@ (8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003bd6:	f7fe f873 	bl	8001cc0 <HAL_GetTick>
 8003bda:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003bdc:	e008      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003bde:	f7fe f86f 	bl	8001cc0 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e06c      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003bf0:	4b3a      	ldr	r3, [pc, #232]	@ (8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0f0      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bfc:	4b36      	ldr	r3, [pc, #216]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c04:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d02f      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d028      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c1a:	4b2f      	ldr	r3, [pc, #188]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c22:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c24:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003c30:	4a29      	ldr	r2, [pc, #164]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c36:	4b28      	ldr	r3, [pc, #160]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d114      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003c42:	f7fe f83d 	bl	8001cc0 <HAL_GetTick>
 8003c46:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c48:	e00a      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c4a:	f7fe f839 	bl	8001cc0 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e034      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0ee      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c78:	d10d      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003c7a:	4b17      	ldr	r3, [pc, #92]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c8e:	4912      	ldr	r1, [pc, #72]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	608b      	str	r3, [r1, #8]
 8003c94:	e005      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003c96:	4b10      	ldr	r3, [pc, #64]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c9c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003ca0:	6093      	str	r3, [r2, #8]
 8003ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003ca4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cae:	490a      	ldr	r1, [pc, #40]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d003      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7c1a      	ldrb	r2, [r3, #16]
 8003cc4:	4b07      	ldr	r3, [pc, #28]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003cc6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3718      	adds	r7, #24
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	42470068 	.word	0x42470068
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	40007000 	.word	0x40007000
 8003ce0:	42470e40 	.word	0x42470e40
 8003ce4:	424711e0 	.word	0x424711e0

08003ce8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e073      	b.n	8003de6 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	7f5b      	ldrb	r3, [r3, #29]
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d105      	bne.n	8003d14 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7fd fa52 	bl	80011b8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	2b10      	cmp	r3, #16
 8003d26:	d055      	beq.n	8003dd4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	22ca      	movs	r2, #202	@ 0xca
 8003d2e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2253      	movs	r2, #83	@ 0x53
 8003d36:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 fa49 	bl	80041d0 <RTC_EnterInitMode>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003d42:	7bfb      	ldrb	r3, [r7, #15]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d12c      	bne.n	8003da2 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003d56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d5a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6899      	ldr	r1, [r3, #8]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68d2      	ldr	r2, [r2, #12]
 8003d82:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6919      	ldr	r1, [r3, #16]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	041a      	lsls	r2, r3, #16
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 fa50 	bl	800423e <RTC_ExitInitMode>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d110      	bne.n	8003dca <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003db6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	22ff      	movs	r2, #255	@ 0xff
 8003dd0:	625a      	str	r2, [r3, #36]	@ 0x24
 8003dd2:	e001      	b.n	8003dd8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d102      	bne.n	8003de4 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003dee:	b590      	push	{r4, r7, lr}
 8003df0:	b087      	sub	sp, #28
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	7f1b      	ldrb	r3, [r3, #28]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_RTC_SetTime+0x1c>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e087      	b.n	8003f1a <HAL_RTC_SetTime+0x12c>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2202      	movs	r2, #2
 8003e14:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d126      	bne.n	8003e6a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d102      	bne.n	8003e30 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fa27 	bl	8004288 <RTC_ByteToBcd2>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	785b      	ldrb	r3, [r3, #1]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fa20 	bl	8004288 <RTC_ByteToBcd2>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003e4c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	789b      	ldrb	r3, [r3, #2]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fa18 	bl	8004288 <RTC_ByteToBcd2>
 8003e58:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003e5a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	78db      	ldrb	r3, [r3, #3]
 8003e62:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003e64:	4313      	orrs	r3, r2
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	e018      	b.n	8003e9c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d102      	bne.n	8003e7e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	785b      	ldrb	r3, [r3, #1]
 8003e88:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003e8a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003e8c:	68ba      	ldr	r2, [r7, #8]
 8003e8e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003e90:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	78db      	ldrb	r3, [r3, #3]
 8003e96:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	22ca      	movs	r2, #202	@ 0xca
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2253      	movs	r2, #83	@ 0x53
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 f98f 	bl	80041d0 <RTC_EnterInitMode>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003eb6:	7cfb      	ldrb	r3, [r7, #19]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d120      	bne.n	8003efe <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003ec6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003eca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003eda:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6899      	ldr	r1, [r3, #8]
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f9a2 	bl	800423e <RTC_ExitInitMode>
 8003efa:	4603      	mov	r3, r0
 8003efc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003efe:	7cfb      	ldrb	r3, [r7, #19]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2201      	movs	r2, #1
 8003f08:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	22ff      	movs	r2, #255	@ 0xff
 8003f10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	771a      	strb	r2, [r3, #28]

  return status;
 8003f18:	7cfb      	ldrb	r3, [r7, #19]
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	371c      	adds	r7, #28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd90      	pop	{r4, r7, pc}

08003f22 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b086      	sub	sp, #24
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	60f8      	str	r0, [r7, #12]
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003f54:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003f58:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	0c1b      	lsrs	r3, r3, #16
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	0a1b      	lsrs	r3, r3, #8
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	0d9b      	lsrs	r3, r3, #22
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d11a      	bne.n	8003fd4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f98e 	bl	80042c4 <RTC_Bcd2ToByte>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	461a      	mov	r2, r3
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	785b      	ldrb	r3, [r3, #1]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 f985 	bl	80042c4 <RTC_Bcd2ToByte>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	789b      	ldrb	r3, [r3, #2]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f97c 	bl	80042c4 <RTC_Bcd2ToByte>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003fde:	b590      	push	{r4, r7, lr}
 8003fe0:	b087      	sub	sp, #28
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	60f8      	str	r0, [r7, #12]
 8003fe6:	60b9      	str	r1, [r7, #8]
 8003fe8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	7f1b      	ldrb	r3, [r3, #28]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d101      	bne.n	8003ffa <HAL_RTC_SetDate+0x1c>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e071      	b.n	80040de <HAL_RTC_SetDate+0x100>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2202      	movs	r2, #2
 8004004:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10e      	bne.n	800402a <HAL_RTC_SetDate+0x4c>
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	785b      	ldrb	r3, [r3, #1]
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	2b00      	cmp	r3, #0
 8004016:	d008      	beq.n	800402a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	785b      	ldrb	r3, [r3, #1]
 800401c:	f023 0310 	bic.w	r3, r3, #16
 8004020:	b2db      	uxtb	r3, r3
 8004022:	330a      	adds	r3, #10
 8004024:	b2da      	uxtb	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d11c      	bne.n	800406a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	78db      	ldrb	r3, [r3, #3]
 8004034:	4618      	mov	r0, r3
 8004036:	f000 f927 	bl	8004288 <RTC_ByteToBcd2>
 800403a:	4603      	mov	r3, r0
 800403c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	785b      	ldrb	r3, [r3, #1]
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f920 	bl	8004288 <RTC_ByteToBcd2>
 8004048:	4603      	mov	r3, r0
 800404a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800404c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	789b      	ldrb	r3, [r3, #2]
 8004052:	4618      	mov	r0, r3
 8004054:	f000 f918 	bl	8004288 <RTC_ByteToBcd2>
 8004058:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800405a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
 8004068:	e00e      	b.n	8004088 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	78db      	ldrb	r3, [r3, #3]
 800406e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	785b      	ldrb	r3, [r3, #1]
 8004074:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004076:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800407c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	22ca      	movs	r2, #202	@ 0xca
 800408e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2253      	movs	r2, #83	@ 0x53
 8004096:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 f899 	bl	80041d0 <RTC_EnterInitMode>
 800409e:	4603      	mov	r3, r0
 80040a0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d10c      	bne.n	80040c2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80040b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80040b6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 f8c0 	bl	800423e <RTC_ExitInitMode>
 80040be:	4603      	mov	r3, r0
 80040c0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d102      	bne.n	80040ce <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	22ff      	movs	r2, #255	@ 0xff
 80040d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	771a      	strb	r2, [r3, #28]

  return status;
 80040dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd90      	pop	{r4, r7, pc}

080040e6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b086      	sub	sp, #24
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004100:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004104:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	0c1b      	lsrs	r3, r3, #16
 800410a:	b2da      	uxtb	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	b2db      	uxtb	r3, r3
 8004116:	f003 031f 	and.w	r3, r3, #31
 800411a:	b2da      	uxtb	r2, r3
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	b2db      	uxtb	r3, r3
 8004124:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004128:	b2da      	uxtb	r2, r3
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	0b5b      	lsrs	r3, r3, #13
 8004132:	b2db      	uxtb	r3, r3
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	b2da      	uxtb	r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d11a      	bne.n	800417a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	78db      	ldrb	r3, [r3, #3]
 8004148:	4618      	mov	r0, r3
 800414a:	f000 f8bb 	bl	80042c4 <RTC_Bcd2ToByte>
 800414e:	4603      	mov	r3, r0
 8004150:	461a      	mov	r2, r3
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	785b      	ldrb	r3, [r3, #1]
 800415a:	4618      	mov	r0, r3
 800415c:	f000 f8b2 	bl	80042c4 <RTC_Bcd2ToByte>
 8004160:	4603      	mov	r3, r0
 8004162:	461a      	mov	r2, r3
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	789b      	ldrb	r3, [r3, #2]
 800416c:	4618      	mov	r0, r3
 800416e:	f000 f8a9 	bl	80042c4 <RTC_Bcd2ToByte>
 8004172:	4603      	mov	r3, r0
 8004174:	461a      	mov	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a0d      	ldr	r2, [pc, #52]	@ (80041cc <HAL_RTC_WaitForSynchro+0x48>)
 8004196:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004198:	f7fd fd92 	bl	8001cc0 <HAL_GetTick>
 800419c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800419e:	e009      	b.n	80041b4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80041a0:	f7fd fd8e 	bl	8001cc0 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041ae:	d901      	bls.n	80041b4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e007      	b.n	80041c4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0ee      	beq.n	80041a0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3710      	adds	r7, #16
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	00013f5f 	.word	0x00013f5f

080041d0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d122      	bne.n	8004234 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041fc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041fe:	f7fd fd5f 	bl	8001cc0 <HAL_GetTick>
 8004202:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004204:	e00c      	b.n	8004220 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004206:	f7fd fd5b 	bl	8001cc0 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004214:	d904      	bls.n	8004220 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2204      	movs	r2, #4
 800421a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b00      	cmp	r3, #0
 800422c:	d102      	bne.n	8004234 <RTC_EnterInitMode+0x64>
 800422e:	7bfb      	ldrb	r3, [r7, #15]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d1e8      	bne.n	8004206 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004234:	7bfb      	ldrb	r3, [r7, #15]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b084      	sub	sp, #16
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004246:	2300      	movs	r3, #0
 8004248:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004258:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0320 	and.w	r3, r3, #32
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10a      	bne.n	800427e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff8b 	bl	8004184 <HAL_RTC_WaitForSynchro>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d004      	beq.n	800427e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2204      	movs	r2, #4
 8004278:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800427e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8004296:	e005      	b.n	80042a4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	3301      	adds	r3, #1
 800429c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	3b0a      	subs	r3, #10
 80042a2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80042a4:	79fb      	ldrb	r3, [r7, #7]
 80042a6:	2b09      	cmp	r3, #9
 80042a8:	d8f6      	bhi.n	8004298 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	b2db      	uxtb	r3, r3
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80042ce:	2300      	movs	r3, #0
 80042d0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80042d2:	79fb      	ldrb	r3, [r7, #7]
 80042d4:	091b      	lsrs	r3, r3, #4
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	461a      	mov	r2, r3
 80042da:	4613      	mov	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4413      	add	r3, r2
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	79fb      	ldrb	r3, [r7, #7]
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	4413      	add	r3, r2
 80042f2:	b2db      	uxtb	r3, r3
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e041      	b.n	8004396 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d106      	bne.n	800432c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7fc ff72 	bl	8001210 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3304      	adds	r3, #4
 800433c:	4619      	mov	r1, r3
 800433e:	4610      	mov	r0, r2
 8004340:	f000 f976 	bl	8004630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3708      	adds	r7, #8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d001      	beq.n	80043b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e03c      	b.n	8004432 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004440 <HAL_TIM_Base_Start+0xa0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d018      	beq.n	80043fc <HAL_TIM_Base_Start+0x5c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d2:	d013      	beq.n	80043fc <HAL_TIM_Base_Start+0x5c>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a1a      	ldr	r2, [pc, #104]	@ (8004444 <HAL_TIM_Base_Start+0xa4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00e      	beq.n	80043fc <HAL_TIM_Base_Start+0x5c>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a19      	ldr	r2, [pc, #100]	@ (8004448 <HAL_TIM_Base_Start+0xa8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d009      	beq.n	80043fc <HAL_TIM_Base_Start+0x5c>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a17      	ldr	r2, [pc, #92]	@ (800444c <HAL_TIM_Base_Start+0xac>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d004      	beq.n	80043fc <HAL_TIM_Base_Start+0x5c>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a16      	ldr	r2, [pc, #88]	@ (8004450 <HAL_TIM_Base_Start+0xb0>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d111      	bne.n	8004420 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2b06      	cmp	r3, #6
 800440c:	d010      	beq.n	8004430 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0201 	orr.w	r2, r2, #1
 800441c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441e:	e007      	b.n	8004430 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40010000 	.word	0x40010000
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800
 800444c:	40000c00 	.word	0x40000c00
 8004450:	40014000 	.word	0x40014000

08004454 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6a1a      	ldr	r2, [r3, #32]
 8004462:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004466:	4013      	ands	r3, r2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10f      	bne.n	800448c <HAL_TIM_Base_Stop+0x38>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6a1a      	ldr	r2, [r3, #32]
 8004472:	f240 4344 	movw	r3, #1092	@ 0x444
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d107      	bne.n	800448c <HAL_TIM_Base_Stop+0x38>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0201 	bic.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ac:	2300      	movs	r3, #0
 80044ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_TIM_ConfigClockSource+0x1c>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e0b4      	b.n	8004628 <HAL_TIM_ConfigClockSource+0x186>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044e4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044f6:	d03e      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0xd4>
 80044f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fc:	f200 8087 	bhi.w	800460e <HAL_TIM_ConfigClockSource+0x16c>
 8004500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004504:	f000 8086 	beq.w	8004614 <HAL_TIM_ConfigClockSource+0x172>
 8004508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450c:	d87f      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 800450e:	2b70      	cmp	r3, #112	@ 0x70
 8004510:	d01a      	beq.n	8004548 <HAL_TIM_ConfigClockSource+0xa6>
 8004512:	2b70      	cmp	r3, #112	@ 0x70
 8004514:	d87b      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 8004516:	2b60      	cmp	r3, #96	@ 0x60
 8004518:	d050      	beq.n	80045bc <HAL_TIM_ConfigClockSource+0x11a>
 800451a:	2b60      	cmp	r3, #96	@ 0x60
 800451c:	d877      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 800451e:	2b50      	cmp	r3, #80	@ 0x50
 8004520:	d03c      	beq.n	800459c <HAL_TIM_ConfigClockSource+0xfa>
 8004522:	2b50      	cmp	r3, #80	@ 0x50
 8004524:	d873      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 8004526:	2b40      	cmp	r3, #64	@ 0x40
 8004528:	d058      	beq.n	80045dc <HAL_TIM_ConfigClockSource+0x13a>
 800452a:	2b40      	cmp	r3, #64	@ 0x40
 800452c:	d86f      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 800452e:	2b30      	cmp	r3, #48	@ 0x30
 8004530:	d064      	beq.n	80045fc <HAL_TIM_ConfigClockSource+0x15a>
 8004532:	2b30      	cmp	r3, #48	@ 0x30
 8004534:	d86b      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 8004536:	2b20      	cmp	r3, #32
 8004538:	d060      	beq.n	80045fc <HAL_TIM_ConfigClockSource+0x15a>
 800453a:	2b20      	cmp	r3, #32
 800453c:	d867      	bhi.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	2b00      	cmp	r3, #0
 8004540:	d05c      	beq.n	80045fc <HAL_TIM_ConfigClockSource+0x15a>
 8004542:	2b10      	cmp	r3, #16
 8004544:	d05a      	beq.n	80045fc <HAL_TIM_ConfigClockSource+0x15a>
 8004546:	e062      	b.n	800460e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004558:	f000 f970 	bl	800483c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800456a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	609a      	str	r2, [r3, #8]
      break;
 8004574:	e04f      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004586:	f000 f959 	bl	800483c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004598:	609a      	str	r2, [r3, #8]
      break;
 800459a:	e03c      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a8:	461a      	mov	r2, r3
 80045aa:	f000 f8cd 	bl	8004748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2150      	movs	r1, #80	@ 0x50
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 f926 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80045ba:	e02c      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c8:	461a      	mov	r2, r3
 80045ca:	f000 f8ec 	bl	80047a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2160      	movs	r1, #96	@ 0x60
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 f916 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80045da:	e01c      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e8:	461a      	mov	r2, r3
 80045ea:	f000 f8ad 	bl	8004748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2140      	movs	r1, #64	@ 0x40
 80045f4:	4618      	mov	r0, r3
 80045f6:	f000 f906 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80045fa:	e00c      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4619      	mov	r1, r3
 8004606:	4610      	mov	r0, r2
 8004608:	f000 f8fd 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 800460c:	e003      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      break;
 8004612:	e000      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004614:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a3a      	ldr	r2, [pc, #232]	@ (800472c <TIM_Base_SetConfig+0xfc>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00f      	beq.n	8004668 <TIM_Base_SetConfig+0x38>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800464e:	d00b      	beq.n	8004668 <TIM_Base_SetConfig+0x38>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a37      	ldr	r2, [pc, #220]	@ (8004730 <TIM_Base_SetConfig+0x100>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d007      	beq.n	8004668 <TIM_Base_SetConfig+0x38>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a36      	ldr	r2, [pc, #216]	@ (8004734 <TIM_Base_SetConfig+0x104>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d003      	beq.n	8004668 <TIM_Base_SetConfig+0x38>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a35      	ldr	r2, [pc, #212]	@ (8004738 <TIM_Base_SetConfig+0x108>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d108      	bne.n	800467a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a2b      	ldr	r2, [pc, #172]	@ (800472c <TIM_Base_SetConfig+0xfc>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d01b      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004688:	d017      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a28      	ldr	r2, [pc, #160]	@ (8004730 <TIM_Base_SetConfig+0x100>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d013      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a27      	ldr	r2, [pc, #156]	@ (8004734 <TIM_Base_SetConfig+0x104>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d00f      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a26      	ldr	r2, [pc, #152]	@ (8004738 <TIM_Base_SetConfig+0x108>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00b      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a25      	ldr	r2, [pc, #148]	@ (800473c <TIM_Base_SetConfig+0x10c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d007      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a24      	ldr	r2, [pc, #144]	@ (8004740 <TIM_Base_SetConfig+0x110>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d003      	beq.n	80046ba <TIM_Base_SetConfig+0x8a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a23      	ldr	r2, [pc, #140]	@ (8004744 <TIM_Base_SetConfig+0x114>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d108      	bne.n	80046cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a0e      	ldr	r2, [pc, #56]	@ (800472c <TIM_Base_SetConfig+0xfc>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d103      	bne.n	8004700 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b01      	cmp	r3, #1
 8004710:	d105      	bne.n	800471e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f023 0201 	bic.w	r2, r3, #1
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	611a      	str	r2, [r3, #16]
  }
}
 800471e:	bf00      	nop
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40010000 	.word	0x40010000
 8004730:	40000400 	.word	0x40000400
 8004734:	40000800 	.word	0x40000800
 8004738:	40000c00 	.word	0x40000c00
 800473c:	40014000 	.word	0x40014000
 8004740:	40014400 	.word	0x40014400
 8004744:	40014800 	.word	0x40014800

08004748 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004748:	b480      	push	{r7}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	f023 0201 	bic.w	r2, r3, #1
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004772:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f023 030a 	bic.w	r3, r3, #10
 8004784:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4313      	orrs	r3, r2
 800478c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	621a      	str	r2, [r3, #32]
}
 800479a:	bf00      	nop
 800479c:	371c      	adds	r7, #28
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b087      	sub	sp, #28
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	f023 0210 	bic.w	r2, r3, #16
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	031b      	lsls	r3, r3, #12
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	621a      	str	r2, [r3, #32]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004806:	b480      	push	{r7}
 8004808:	b085      	sub	sp, #20
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	f043 0307 	orr.w	r3, r3, #7
 8004828:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	609a      	str	r2, [r3, #8]
}
 8004830:	bf00      	nop
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004856:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	021a      	lsls	r2, r3, #8
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	431a      	orrs	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4313      	orrs	r3, r2
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	609a      	str	r2, [r3, #8]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004890:	2302      	movs	r3, #2
 8004892:	e050      	b.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d018      	beq.n	800490a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e0:	d013      	beq.n	800490a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a18      	ldr	r2, [pc, #96]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d00e      	beq.n	800490a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a16      	ldr	r2, [pc, #88]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d009      	beq.n	800490a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a15      	ldr	r2, [pc, #84]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d004      	beq.n	800490a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a13      	ldr	r2, [pc, #76]	@ (8004954 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d10c      	bne.n	8004924 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004910:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	4313      	orrs	r3, r2
 800491a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3714      	adds	r7, #20
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40010000 	.word	0x40010000
 8004948:	40000400 	.word	0x40000400
 800494c:	40000800 	.word	0x40000800
 8004950:	40000c00 	.word	0x40000c00
 8004954:	40014000 	.word	0x40014000

08004958 <siprintf>:
 8004958:	b40e      	push	{r1, r2, r3}
 800495a:	b500      	push	{lr}
 800495c:	b09c      	sub	sp, #112	@ 0x70
 800495e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004960:	9002      	str	r0, [sp, #8]
 8004962:	9006      	str	r0, [sp, #24]
 8004964:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004968:	4809      	ldr	r0, [pc, #36]	@ (8004990 <siprintf+0x38>)
 800496a:	9107      	str	r1, [sp, #28]
 800496c:	9104      	str	r1, [sp, #16]
 800496e:	4909      	ldr	r1, [pc, #36]	@ (8004994 <siprintf+0x3c>)
 8004970:	f853 2b04 	ldr.w	r2, [r3], #4
 8004974:	9105      	str	r1, [sp, #20]
 8004976:	6800      	ldr	r0, [r0, #0]
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	a902      	add	r1, sp, #8
 800497c:	f000 f9bc 	bl	8004cf8 <_svfiprintf_r>
 8004980:	9b02      	ldr	r3, [sp, #8]
 8004982:	2200      	movs	r2, #0
 8004984:	701a      	strb	r2, [r3, #0]
 8004986:	b01c      	add	sp, #112	@ 0x70
 8004988:	f85d eb04 	ldr.w	lr, [sp], #4
 800498c:	b003      	add	sp, #12
 800498e:	4770      	bx	lr
 8004990:	20000048 	.word	0x20000048
 8004994:	ffff0208 	.word	0xffff0208

08004998 <memmove>:
 8004998:	4288      	cmp	r0, r1
 800499a:	b510      	push	{r4, lr}
 800499c:	eb01 0402 	add.w	r4, r1, r2
 80049a0:	d902      	bls.n	80049a8 <memmove+0x10>
 80049a2:	4284      	cmp	r4, r0
 80049a4:	4623      	mov	r3, r4
 80049a6:	d807      	bhi.n	80049b8 <memmove+0x20>
 80049a8:	1e43      	subs	r3, r0, #1
 80049aa:	42a1      	cmp	r1, r4
 80049ac:	d008      	beq.n	80049c0 <memmove+0x28>
 80049ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049b6:	e7f8      	b.n	80049aa <memmove+0x12>
 80049b8:	4402      	add	r2, r0
 80049ba:	4601      	mov	r1, r0
 80049bc:	428a      	cmp	r2, r1
 80049be:	d100      	bne.n	80049c2 <memmove+0x2a>
 80049c0:	bd10      	pop	{r4, pc}
 80049c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049ca:	e7f7      	b.n	80049bc <memmove+0x24>

080049cc <memset>:
 80049cc:	4402      	add	r2, r0
 80049ce:	4603      	mov	r3, r0
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d100      	bne.n	80049d6 <memset+0xa>
 80049d4:	4770      	bx	lr
 80049d6:	f803 1b01 	strb.w	r1, [r3], #1
 80049da:	e7f9      	b.n	80049d0 <memset+0x4>

080049dc <__errno>:
 80049dc:	4b01      	ldr	r3, [pc, #4]	@ (80049e4 <__errno+0x8>)
 80049de:	6818      	ldr	r0, [r3, #0]
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	20000048 	.word	0x20000048

080049e8 <__libc_init_array>:
 80049e8:	b570      	push	{r4, r5, r6, lr}
 80049ea:	4d0d      	ldr	r5, [pc, #52]	@ (8004a20 <__libc_init_array+0x38>)
 80049ec:	4c0d      	ldr	r4, [pc, #52]	@ (8004a24 <__libc_init_array+0x3c>)
 80049ee:	1b64      	subs	r4, r4, r5
 80049f0:	10a4      	asrs	r4, r4, #2
 80049f2:	2600      	movs	r6, #0
 80049f4:	42a6      	cmp	r6, r4
 80049f6:	d109      	bne.n	8004a0c <__libc_init_array+0x24>
 80049f8:	4d0b      	ldr	r5, [pc, #44]	@ (8004a28 <__libc_init_array+0x40>)
 80049fa:	4c0c      	ldr	r4, [pc, #48]	@ (8004a2c <__libc_init_array+0x44>)
 80049fc:	f000 fc4c 	bl	8005298 <_init>
 8004a00:	1b64      	subs	r4, r4, r5
 8004a02:	10a4      	asrs	r4, r4, #2
 8004a04:	2600      	movs	r6, #0
 8004a06:	42a6      	cmp	r6, r4
 8004a08:	d105      	bne.n	8004a16 <__libc_init_array+0x2e>
 8004a0a:	bd70      	pop	{r4, r5, r6, pc}
 8004a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a10:	4798      	blx	r3
 8004a12:	3601      	adds	r6, #1
 8004a14:	e7ee      	b.n	80049f4 <__libc_init_array+0xc>
 8004a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1a:	4798      	blx	r3
 8004a1c:	3601      	adds	r6, #1
 8004a1e:	e7f2      	b.n	8004a06 <__libc_init_array+0x1e>
 8004a20:	08005ad8 	.word	0x08005ad8
 8004a24:	08005ad8 	.word	0x08005ad8
 8004a28:	08005ad8 	.word	0x08005ad8
 8004a2c:	08005adc 	.word	0x08005adc

08004a30 <__retarget_lock_acquire_recursive>:
 8004a30:	4770      	bx	lr

08004a32 <__retarget_lock_release_recursive>:
 8004a32:	4770      	bx	lr

08004a34 <memcpy>:
 8004a34:	440a      	add	r2, r1
 8004a36:	4291      	cmp	r1, r2
 8004a38:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004a3c:	d100      	bne.n	8004a40 <memcpy+0xc>
 8004a3e:	4770      	bx	lr
 8004a40:	b510      	push	{r4, lr}
 8004a42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a4a:	4291      	cmp	r1, r2
 8004a4c:	d1f9      	bne.n	8004a42 <memcpy+0xe>
 8004a4e:	bd10      	pop	{r4, pc}

08004a50 <_free_r>:
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	4605      	mov	r5, r0
 8004a54:	2900      	cmp	r1, #0
 8004a56:	d041      	beq.n	8004adc <_free_r+0x8c>
 8004a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a5c:	1f0c      	subs	r4, r1, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bfb8      	it	lt
 8004a62:	18e4      	addlt	r4, r4, r3
 8004a64:	f000 f8e0 	bl	8004c28 <__malloc_lock>
 8004a68:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae0 <_free_r+0x90>)
 8004a6a:	6813      	ldr	r3, [r2, #0]
 8004a6c:	b933      	cbnz	r3, 8004a7c <_free_r+0x2c>
 8004a6e:	6063      	str	r3, [r4, #4]
 8004a70:	6014      	str	r4, [r2, #0]
 8004a72:	4628      	mov	r0, r5
 8004a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a78:	f000 b8dc 	b.w	8004c34 <__malloc_unlock>
 8004a7c:	42a3      	cmp	r3, r4
 8004a7e:	d908      	bls.n	8004a92 <_free_r+0x42>
 8004a80:	6820      	ldr	r0, [r4, #0]
 8004a82:	1821      	adds	r1, r4, r0
 8004a84:	428b      	cmp	r3, r1
 8004a86:	bf01      	itttt	eq
 8004a88:	6819      	ldreq	r1, [r3, #0]
 8004a8a:	685b      	ldreq	r3, [r3, #4]
 8004a8c:	1809      	addeq	r1, r1, r0
 8004a8e:	6021      	streq	r1, [r4, #0]
 8004a90:	e7ed      	b.n	8004a6e <_free_r+0x1e>
 8004a92:	461a      	mov	r2, r3
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	b10b      	cbz	r3, 8004a9c <_free_r+0x4c>
 8004a98:	42a3      	cmp	r3, r4
 8004a9a:	d9fa      	bls.n	8004a92 <_free_r+0x42>
 8004a9c:	6811      	ldr	r1, [r2, #0]
 8004a9e:	1850      	adds	r0, r2, r1
 8004aa0:	42a0      	cmp	r0, r4
 8004aa2:	d10b      	bne.n	8004abc <_free_r+0x6c>
 8004aa4:	6820      	ldr	r0, [r4, #0]
 8004aa6:	4401      	add	r1, r0
 8004aa8:	1850      	adds	r0, r2, r1
 8004aaa:	4283      	cmp	r3, r0
 8004aac:	6011      	str	r1, [r2, #0]
 8004aae:	d1e0      	bne.n	8004a72 <_free_r+0x22>
 8004ab0:	6818      	ldr	r0, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	6053      	str	r3, [r2, #4]
 8004ab6:	4408      	add	r0, r1
 8004ab8:	6010      	str	r0, [r2, #0]
 8004aba:	e7da      	b.n	8004a72 <_free_r+0x22>
 8004abc:	d902      	bls.n	8004ac4 <_free_r+0x74>
 8004abe:	230c      	movs	r3, #12
 8004ac0:	602b      	str	r3, [r5, #0]
 8004ac2:	e7d6      	b.n	8004a72 <_free_r+0x22>
 8004ac4:	6820      	ldr	r0, [r4, #0]
 8004ac6:	1821      	adds	r1, r4, r0
 8004ac8:	428b      	cmp	r3, r1
 8004aca:	bf04      	itt	eq
 8004acc:	6819      	ldreq	r1, [r3, #0]
 8004ace:	685b      	ldreq	r3, [r3, #4]
 8004ad0:	6063      	str	r3, [r4, #4]
 8004ad2:	bf04      	itt	eq
 8004ad4:	1809      	addeq	r1, r1, r0
 8004ad6:	6021      	streq	r1, [r4, #0]
 8004ad8:	6054      	str	r4, [r2, #4]
 8004ada:	e7ca      	b.n	8004a72 <_free_r+0x22>
 8004adc:	bd38      	pop	{r3, r4, r5, pc}
 8004ade:	bf00      	nop
 8004ae0:	20000540 	.word	0x20000540

08004ae4 <sbrk_aligned>:
 8004ae4:	b570      	push	{r4, r5, r6, lr}
 8004ae6:	4e0f      	ldr	r6, [pc, #60]	@ (8004b24 <sbrk_aligned+0x40>)
 8004ae8:	460c      	mov	r4, r1
 8004aea:	6831      	ldr	r1, [r6, #0]
 8004aec:	4605      	mov	r5, r0
 8004aee:	b911      	cbnz	r1, 8004af6 <sbrk_aligned+0x12>
 8004af0:	f000 fb8c 	bl	800520c <_sbrk_r>
 8004af4:	6030      	str	r0, [r6, #0]
 8004af6:	4621      	mov	r1, r4
 8004af8:	4628      	mov	r0, r5
 8004afa:	f000 fb87 	bl	800520c <_sbrk_r>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	d103      	bne.n	8004b0a <sbrk_aligned+0x26>
 8004b02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004b06:	4620      	mov	r0, r4
 8004b08:	bd70      	pop	{r4, r5, r6, pc}
 8004b0a:	1cc4      	adds	r4, r0, #3
 8004b0c:	f024 0403 	bic.w	r4, r4, #3
 8004b10:	42a0      	cmp	r0, r4
 8004b12:	d0f8      	beq.n	8004b06 <sbrk_aligned+0x22>
 8004b14:	1a21      	subs	r1, r4, r0
 8004b16:	4628      	mov	r0, r5
 8004b18:	f000 fb78 	bl	800520c <_sbrk_r>
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	d1f2      	bne.n	8004b06 <sbrk_aligned+0x22>
 8004b20:	e7ef      	b.n	8004b02 <sbrk_aligned+0x1e>
 8004b22:	bf00      	nop
 8004b24:	2000053c 	.word	0x2000053c

08004b28 <_malloc_r>:
 8004b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b2c:	1ccd      	adds	r5, r1, #3
 8004b2e:	f025 0503 	bic.w	r5, r5, #3
 8004b32:	3508      	adds	r5, #8
 8004b34:	2d0c      	cmp	r5, #12
 8004b36:	bf38      	it	cc
 8004b38:	250c      	movcc	r5, #12
 8004b3a:	2d00      	cmp	r5, #0
 8004b3c:	4606      	mov	r6, r0
 8004b3e:	db01      	blt.n	8004b44 <_malloc_r+0x1c>
 8004b40:	42a9      	cmp	r1, r5
 8004b42:	d904      	bls.n	8004b4e <_malloc_r+0x26>
 8004b44:	230c      	movs	r3, #12
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	2000      	movs	r0, #0
 8004b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c24 <_malloc_r+0xfc>
 8004b52:	f000 f869 	bl	8004c28 <__malloc_lock>
 8004b56:	f8d8 3000 	ldr.w	r3, [r8]
 8004b5a:	461c      	mov	r4, r3
 8004b5c:	bb44      	cbnz	r4, 8004bb0 <_malloc_r+0x88>
 8004b5e:	4629      	mov	r1, r5
 8004b60:	4630      	mov	r0, r6
 8004b62:	f7ff ffbf 	bl	8004ae4 <sbrk_aligned>
 8004b66:	1c43      	adds	r3, r0, #1
 8004b68:	4604      	mov	r4, r0
 8004b6a:	d158      	bne.n	8004c1e <_malloc_r+0xf6>
 8004b6c:	f8d8 4000 	ldr.w	r4, [r8]
 8004b70:	4627      	mov	r7, r4
 8004b72:	2f00      	cmp	r7, #0
 8004b74:	d143      	bne.n	8004bfe <_malloc_r+0xd6>
 8004b76:	2c00      	cmp	r4, #0
 8004b78:	d04b      	beq.n	8004c12 <_malloc_r+0xea>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	4639      	mov	r1, r7
 8004b7e:	4630      	mov	r0, r6
 8004b80:	eb04 0903 	add.w	r9, r4, r3
 8004b84:	f000 fb42 	bl	800520c <_sbrk_r>
 8004b88:	4581      	cmp	r9, r0
 8004b8a:	d142      	bne.n	8004c12 <_malloc_r+0xea>
 8004b8c:	6821      	ldr	r1, [r4, #0]
 8004b8e:	1a6d      	subs	r5, r5, r1
 8004b90:	4629      	mov	r1, r5
 8004b92:	4630      	mov	r0, r6
 8004b94:	f7ff ffa6 	bl	8004ae4 <sbrk_aligned>
 8004b98:	3001      	adds	r0, #1
 8004b9a:	d03a      	beq.n	8004c12 <_malloc_r+0xea>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	442b      	add	r3, r5
 8004ba0:	6023      	str	r3, [r4, #0]
 8004ba2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	bb62      	cbnz	r2, 8004c04 <_malloc_r+0xdc>
 8004baa:	f8c8 7000 	str.w	r7, [r8]
 8004bae:	e00f      	b.n	8004bd0 <_malloc_r+0xa8>
 8004bb0:	6822      	ldr	r2, [r4, #0]
 8004bb2:	1b52      	subs	r2, r2, r5
 8004bb4:	d420      	bmi.n	8004bf8 <_malloc_r+0xd0>
 8004bb6:	2a0b      	cmp	r2, #11
 8004bb8:	d917      	bls.n	8004bea <_malloc_r+0xc2>
 8004bba:	1961      	adds	r1, r4, r5
 8004bbc:	42a3      	cmp	r3, r4
 8004bbe:	6025      	str	r5, [r4, #0]
 8004bc0:	bf18      	it	ne
 8004bc2:	6059      	strne	r1, [r3, #4]
 8004bc4:	6863      	ldr	r3, [r4, #4]
 8004bc6:	bf08      	it	eq
 8004bc8:	f8c8 1000 	streq.w	r1, [r8]
 8004bcc:	5162      	str	r2, [r4, r5]
 8004bce:	604b      	str	r3, [r1, #4]
 8004bd0:	4630      	mov	r0, r6
 8004bd2:	f000 f82f 	bl	8004c34 <__malloc_unlock>
 8004bd6:	f104 000b 	add.w	r0, r4, #11
 8004bda:	1d23      	adds	r3, r4, #4
 8004bdc:	f020 0007 	bic.w	r0, r0, #7
 8004be0:	1ac2      	subs	r2, r0, r3
 8004be2:	bf1c      	itt	ne
 8004be4:	1a1b      	subne	r3, r3, r0
 8004be6:	50a3      	strne	r3, [r4, r2]
 8004be8:	e7af      	b.n	8004b4a <_malloc_r+0x22>
 8004bea:	6862      	ldr	r2, [r4, #4]
 8004bec:	42a3      	cmp	r3, r4
 8004bee:	bf0c      	ite	eq
 8004bf0:	f8c8 2000 	streq.w	r2, [r8]
 8004bf4:	605a      	strne	r2, [r3, #4]
 8004bf6:	e7eb      	b.n	8004bd0 <_malloc_r+0xa8>
 8004bf8:	4623      	mov	r3, r4
 8004bfa:	6864      	ldr	r4, [r4, #4]
 8004bfc:	e7ae      	b.n	8004b5c <_malloc_r+0x34>
 8004bfe:	463c      	mov	r4, r7
 8004c00:	687f      	ldr	r7, [r7, #4]
 8004c02:	e7b6      	b.n	8004b72 <_malloc_r+0x4a>
 8004c04:	461a      	mov	r2, r3
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	42a3      	cmp	r3, r4
 8004c0a:	d1fb      	bne.n	8004c04 <_malloc_r+0xdc>
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	6053      	str	r3, [r2, #4]
 8004c10:	e7de      	b.n	8004bd0 <_malloc_r+0xa8>
 8004c12:	230c      	movs	r3, #12
 8004c14:	6033      	str	r3, [r6, #0]
 8004c16:	4630      	mov	r0, r6
 8004c18:	f000 f80c 	bl	8004c34 <__malloc_unlock>
 8004c1c:	e794      	b.n	8004b48 <_malloc_r+0x20>
 8004c1e:	6005      	str	r5, [r0, #0]
 8004c20:	e7d6      	b.n	8004bd0 <_malloc_r+0xa8>
 8004c22:	bf00      	nop
 8004c24:	20000540 	.word	0x20000540

08004c28 <__malloc_lock>:
 8004c28:	4801      	ldr	r0, [pc, #4]	@ (8004c30 <__malloc_lock+0x8>)
 8004c2a:	f7ff bf01 	b.w	8004a30 <__retarget_lock_acquire_recursive>
 8004c2e:	bf00      	nop
 8004c30:	20000538 	.word	0x20000538

08004c34 <__malloc_unlock>:
 8004c34:	4801      	ldr	r0, [pc, #4]	@ (8004c3c <__malloc_unlock+0x8>)
 8004c36:	f7ff befc 	b.w	8004a32 <__retarget_lock_release_recursive>
 8004c3a:	bf00      	nop
 8004c3c:	20000538 	.word	0x20000538

08004c40 <__ssputs_r>:
 8004c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c44:	688e      	ldr	r6, [r1, #8]
 8004c46:	461f      	mov	r7, r3
 8004c48:	42be      	cmp	r6, r7
 8004c4a:	680b      	ldr	r3, [r1, #0]
 8004c4c:	4682      	mov	sl, r0
 8004c4e:	460c      	mov	r4, r1
 8004c50:	4690      	mov	r8, r2
 8004c52:	d82d      	bhi.n	8004cb0 <__ssputs_r+0x70>
 8004c54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004c5c:	d026      	beq.n	8004cac <__ssputs_r+0x6c>
 8004c5e:	6965      	ldr	r5, [r4, #20]
 8004c60:	6909      	ldr	r1, [r1, #16]
 8004c62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c66:	eba3 0901 	sub.w	r9, r3, r1
 8004c6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c6e:	1c7b      	adds	r3, r7, #1
 8004c70:	444b      	add	r3, r9
 8004c72:	106d      	asrs	r5, r5, #1
 8004c74:	429d      	cmp	r5, r3
 8004c76:	bf38      	it	cc
 8004c78:	461d      	movcc	r5, r3
 8004c7a:	0553      	lsls	r3, r2, #21
 8004c7c:	d527      	bpl.n	8004cce <__ssputs_r+0x8e>
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7ff ff52 	bl	8004b28 <_malloc_r>
 8004c84:	4606      	mov	r6, r0
 8004c86:	b360      	cbz	r0, 8004ce2 <__ssputs_r+0xa2>
 8004c88:	6921      	ldr	r1, [r4, #16]
 8004c8a:	464a      	mov	r2, r9
 8004c8c:	f7ff fed2 	bl	8004a34 <memcpy>
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c9a:	81a3      	strh	r3, [r4, #12]
 8004c9c:	6126      	str	r6, [r4, #16]
 8004c9e:	6165      	str	r5, [r4, #20]
 8004ca0:	444e      	add	r6, r9
 8004ca2:	eba5 0509 	sub.w	r5, r5, r9
 8004ca6:	6026      	str	r6, [r4, #0]
 8004ca8:	60a5      	str	r5, [r4, #8]
 8004caa:	463e      	mov	r6, r7
 8004cac:	42be      	cmp	r6, r7
 8004cae:	d900      	bls.n	8004cb2 <__ssputs_r+0x72>
 8004cb0:	463e      	mov	r6, r7
 8004cb2:	6820      	ldr	r0, [r4, #0]
 8004cb4:	4632      	mov	r2, r6
 8004cb6:	4641      	mov	r1, r8
 8004cb8:	f7ff fe6e 	bl	8004998 <memmove>
 8004cbc:	68a3      	ldr	r3, [r4, #8]
 8004cbe:	1b9b      	subs	r3, r3, r6
 8004cc0:	60a3      	str	r3, [r4, #8]
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	4433      	add	r3, r6
 8004cc6:	6023      	str	r3, [r4, #0]
 8004cc8:	2000      	movs	r0, #0
 8004cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cce:	462a      	mov	r2, r5
 8004cd0:	f000 faac 	bl	800522c <_realloc_r>
 8004cd4:	4606      	mov	r6, r0
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	d1e0      	bne.n	8004c9c <__ssputs_r+0x5c>
 8004cda:	6921      	ldr	r1, [r4, #16]
 8004cdc:	4650      	mov	r0, sl
 8004cde:	f7ff feb7 	bl	8004a50 <_free_r>
 8004ce2:	230c      	movs	r3, #12
 8004ce4:	f8ca 3000 	str.w	r3, [sl]
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cee:	81a3      	strh	r3, [r4, #12]
 8004cf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cf4:	e7e9      	b.n	8004cca <__ssputs_r+0x8a>
	...

08004cf8 <_svfiprintf_r>:
 8004cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cfc:	4698      	mov	r8, r3
 8004cfe:	898b      	ldrh	r3, [r1, #12]
 8004d00:	061b      	lsls	r3, r3, #24
 8004d02:	b09d      	sub	sp, #116	@ 0x74
 8004d04:	4607      	mov	r7, r0
 8004d06:	460d      	mov	r5, r1
 8004d08:	4614      	mov	r4, r2
 8004d0a:	d510      	bpl.n	8004d2e <_svfiprintf_r+0x36>
 8004d0c:	690b      	ldr	r3, [r1, #16]
 8004d0e:	b973      	cbnz	r3, 8004d2e <_svfiprintf_r+0x36>
 8004d10:	2140      	movs	r1, #64	@ 0x40
 8004d12:	f7ff ff09 	bl	8004b28 <_malloc_r>
 8004d16:	6028      	str	r0, [r5, #0]
 8004d18:	6128      	str	r0, [r5, #16]
 8004d1a:	b930      	cbnz	r0, 8004d2a <_svfiprintf_r+0x32>
 8004d1c:	230c      	movs	r3, #12
 8004d1e:	603b      	str	r3, [r7, #0]
 8004d20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d24:	b01d      	add	sp, #116	@ 0x74
 8004d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d2a:	2340      	movs	r3, #64	@ 0x40
 8004d2c:	616b      	str	r3, [r5, #20]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d32:	2320      	movs	r3, #32
 8004d34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d38:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d3c:	2330      	movs	r3, #48	@ 0x30
 8004d3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004edc <_svfiprintf_r+0x1e4>
 8004d42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d46:	f04f 0901 	mov.w	r9, #1
 8004d4a:	4623      	mov	r3, r4
 8004d4c:	469a      	mov	sl, r3
 8004d4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d52:	b10a      	cbz	r2, 8004d58 <_svfiprintf_r+0x60>
 8004d54:	2a25      	cmp	r2, #37	@ 0x25
 8004d56:	d1f9      	bne.n	8004d4c <_svfiprintf_r+0x54>
 8004d58:	ebba 0b04 	subs.w	fp, sl, r4
 8004d5c:	d00b      	beq.n	8004d76 <_svfiprintf_r+0x7e>
 8004d5e:	465b      	mov	r3, fp
 8004d60:	4622      	mov	r2, r4
 8004d62:	4629      	mov	r1, r5
 8004d64:	4638      	mov	r0, r7
 8004d66:	f7ff ff6b 	bl	8004c40 <__ssputs_r>
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	f000 80a7 	beq.w	8004ebe <_svfiprintf_r+0x1c6>
 8004d70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d72:	445a      	add	r2, fp
 8004d74:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d76:	f89a 3000 	ldrb.w	r3, [sl]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 809f 	beq.w	8004ebe <_svfiprintf_r+0x1c6>
 8004d80:	2300      	movs	r3, #0
 8004d82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004d86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d8a:	f10a 0a01 	add.w	sl, sl, #1
 8004d8e:	9304      	str	r3, [sp, #16]
 8004d90:	9307      	str	r3, [sp, #28]
 8004d92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d96:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d98:	4654      	mov	r4, sl
 8004d9a:	2205      	movs	r2, #5
 8004d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004da0:	484e      	ldr	r0, [pc, #312]	@ (8004edc <_svfiprintf_r+0x1e4>)
 8004da2:	f7fb fa1d 	bl	80001e0 <memchr>
 8004da6:	9a04      	ldr	r2, [sp, #16]
 8004da8:	b9d8      	cbnz	r0, 8004de2 <_svfiprintf_r+0xea>
 8004daa:	06d0      	lsls	r0, r2, #27
 8004dac:	bf44      	itt	mi
 8004dae:	2320      	movmi	r3, #32
 8004db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004db4:	0711      	lsls	r1, r2, #28
 8004db6:	bf44      	itt	mi
 8004db8:	232b      	movmi	r3, #43	@ 0x2b
 8004dba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8004dc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dc4:	d015      	beq.n	8004df2 <_svfiprintf_r+0xfa>
 8004dc6:	9a07      	ldr	r2, [sp, #28]
 8004dc8:	4654      	mov	r4, sl
 8004dca:	2000      	movs	r0, #0
 8004dcc:	f04f 0c0a 	mov.w	ip, #10
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dd6:	3b30      	subs	r3, #48	@ 0x30
 8004dd8:	2b09      	cmp	r3, #9
 8004dda:	d94b      	bls.n	8004e74 <_svfiprintf_r+0x17c>
 8004ddc:	b1b0      	cbz	r0, 8004e0c <_svfiprintf_r+0x114>
 8004dde:	9207      	str	r2, [sp, #28]
 8004de0:	e014      	b.n	8004e0c <_svfiprintf_r+0x114>
 8004de2:	eba0 0308 	sub.w	r3, r0, r8
 8004de6:	fa09 f303 	lsl.w	r3, r9, r3
 8004dea:	4313      	orrs	r3, r2
 8004dec:	9304      	str	r3, [sp, #16]
 8004dee:	46a2      	mov	sl, r4
 8004df0:	e7d2      	b.n	8004d98 <_svfiprintf_r+0xa0>
 8004df2:	9b03      	ldr	r3, [sp, #12]
 8004df4:	1d19      	adds	r1, r3, #4
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	9103      	str	r1, [sp, #12]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	bfbb      	ittet	lt
 8004dfe:	425b      	neglt	r3, r3
 8004e00:	f042 0202 	orrlt.w	r2, r2, #2
 8004e04:	9307      	strge	r3, [sp, #28]
 8004e06:	9307      	strlt	r3, [sp, #28]
 8004e08:	bfb8      	it	lt
 8004e0a:	9204      	strlt	r2, [sp, #16]
 8004e0c:	7823      	ldrb	r3, [r4, #0]
 8004e0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e10:	d10a      	bne.n	8004e28 <_svfiprintf_r+0x130>
 8004e12:	7863      	ldrb	r3, [r4, #1]
 8004e14:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e16:	d132      	bne.n	8004e7e <_svfiprintf_r+0x186>
 8004e18:	9b03      	ldr	r3, [sp, #12]
 8004e1a:	1d1a      	adds	r2, r3, #4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	9203      	str	r2, [sp, #12]
 8004e20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e24:	3402      	adds	r4, #2
 8004e26:	9305      	str	r3, [sp, #20]
 8004e28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004eec <_svfiprintf_r+0x1f4>
 8004e2c:	7821      	ldrb	r1, [r4, #0]
 8004e2e:	2203      	movs	r2, #3
 8004e30:	4650      	mov	r0, sl
 8004e32:	f7fb f9d5 	bl	80001e0 <memchr>
 8004e36:	b138      	cbz	r0, 8004e48 <_svfiprintf_r+0x150>
 8004e38:	9b04      	ldr	r3, [sp, #16]
 8004e3a:	eba0 000a 	sub.w	r0, r0, sl
 8004e3e:	2240      	movs	r2, #64	@ 0x40
 8004e40:	4082      	lsls	r2, r0
 8004e42:	4313      	orrs	r3, r2
 8004e44:	3401      	adds	r4, #1
 8004e46:	9304      	str	r3, [sp, #16]
 8004e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e4c:	4824      	ldr	r0, [pc, #144]	@ (8004ee0 <_svfiprintf_r+0x1e8>)
 8004e4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e52:	2206      	movs	r2, #6
 8004e54:	f7fb f9c4 	bl	80001e0 <memchr>
 8004e58:	2800      	cmp	r0, #0
 8004e5a:	d036      	beq.n	8004eca <_svfiprintf_r+0x1d2>
 8004e5c:	4b21      	ldr	r3, [pc, #132]	@ (8004ee4 <_svfiprintf_r+0x1ec>)
 8004e5e:	bb1b      	cbnz	r3, 8004ea8 <_svfiprintf_r+0x1b0>
 8004e60:	9b03      	ldr	r3, [sp, #12]
 8004e62:	3307      	adds	r3, #7
 8004e64:	f023 0307 	bic.w	r3, r3, #7
 8004e68:	3308      	adds	r3, #8
 8004e6a:	9303      	str	r3, [sp, #12]
 8004e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e6e:	4433      	add	r3, r6
 8004e70:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e72:	e76a      	b.n	8004d4a <_svfiprintf_r+0x52>
 8004e74:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e78:	460c      	mov	r4, r1
 8004e7a:	2001      	movs	r0, #1
 8004e7c:	e7a8      	b.n	8004dd0 <_svfiprintf_r+0xd8>
 8004e7e:	2300      	movs	r3, #0
 8004e80:	3401      	adds	r4, #1
 8004e82:	9305      	str	r3, [sp, #20]
 8004e84:	4619      	mov	r1, r3
 8004e86:	f04f 0c0a 	mov.w	ip, #10
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e90:	3a30      	subs	r2, #48	@ 0x30
 8004e92:	2a09      	cmp	r2, #9
 8004e94:	d903      	bls.n	8004e9e <_svfiprintf_r+0x1a6>
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0c6      	beq.n	8004e28 <_svfiprintf_r+0x130>
 8004e9a:	9105      	str	r1, [sp, #20]
 8004e9c:	e7c4      	b.n	8004e28 <_svfiprintf_r+0x130>
 8004e9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e7f0      	b.n	8004e8a <_svfiprintf_r+0x192>
 8004ea8:	ab03      	add	r3, sp, #12
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	462a      	mov	r2, r5
 8004eae:	4b0e      	ldr	r3, [pc, #56]	@ (8004ee8 <_svfiprintf_r+0x1f0>)
 8004eb0:	a904      	add	r1, sp, #16
 8004eb2:	4638      	mov	r0, r7
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	1c42      	adds	r2, r0, #1
 8004eba:	4606      	mov	r6, r0
 8004ebc:	d1d6      	bne.n	8004e6c <_svfiprintf_r+0x174>
 8004ebe:	89ab      	ldrh	r3, [r5, #12]
 8004ec0:	065b      	lsls	r3, r3, #25
 8004ec2:	f53f af2d 	bmi.w	8004d20 <_svfiprintf_r+0x28>
 8004ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ec8:	e72c      	b.n	8004d24 <_svfiprintf_r+0x2c>
 8004eca:	ab03      	add	r3, sp, #12
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	462a      	mov	r2, r5
 8004ed0:	4b05      	ldr	r3, [pc, #20]	@ (8004ee8 <_svfiprintf_r+0x1f0>)
 8004ed2:	a904      	add	r1, sp, #16
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f000 f879 	bl	8004fcc <_printf_i>
 8004eda:	e7ed      	b.n	8004eb8 <_svfiprintf_r+0x1c0>
 8004edc:	08005a9c 	.word	0x08005a9c
 8004ee0:	08005aa6 	.word	0x08005aa6
 8004ee4:	00000000 	.word	0x00000000
 8004ee8:	08004c41 	.word	0x08004c41
 8004eec:	08005aa2 	.word	0x08005aa2

08004ef0 <_printf_common>:
 8004ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef4:	4616      	mov	r6, r2
 8004ef6:	4698      	mov	r8, r3
 8004ef8:	688a      	ldr	r2, [r1, #8]
 8004efa:	690b      	ldr	r3, [r1, #16]
 8004efc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f00:	4293      	cmp	r3, r2
 8004f02:	bfb8      	it	lt
 8004f04:	4613      	movlt	r3, r2
 8004f06:	6033      	str	r3, [r6, #0]
 8004f08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f0c:	4607      	mov	r7, r0
 8004f0e:	460c      	mov	r4, r1
 8004f10:	b10a      	cbz	r2, 8004f16 <_printf_common+0x26>
 8004f12:	3301      	adds	r3, #1
 8004f14:	6033      	str	r3, [r6, #0]
 8004f16:	6823      	ldr	r3, [r4, #0]
 8004f18:	0699      	lsls	r1, r3, #26
 8004f1a:	bf42      	ittt	mi
 8004f1c:	6833      	ldrmi	r3, [r6, #0]
 8004f1e:	3302      	addmi	r3, #2
 8004f20:	6033      	strmi	r3, [r6, #0]
 8004f22:	6825      	ldr	r5, [r4, #0]
 8004f24:	f015 0506 	ands.w	r5, r5, #6
 8004f28:	d106      	bne.n	8004f38 <_printf_common+0x48>
 8004f2a:	f104 0a19 	add.w	sl, r4, #25
 8004f2e:	68e3      	ldr	r3, [r4, #12]
 8004f30:	6832      	ldr	r2, [r6, #0]
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	42ab      	cmp	r3, r5
 8004f36:	dc26      	bgt.n	8004f86 <_printf_common+0x96>
 8004f38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f3c:	6822      	ldr	r2, [r4, #0]
 8004f3e:	3b00      	subs	r3, #0
 8004f40:	bf18      	it	ne
 8004f42:	2301      	movne	r3, #1
 8004f44:	0692      	lsls	r2, r2, #26
 8004f46:	d42b      	bmi.n	8004fa0 <_printf_common+0xb0>
 8004f48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f4c:	4641      	mov	r1, r8
 8004f4e:	4638      	mov	r0, r7
 8004f50:	47c8      	blx	r9
 8004f52:	3001      	adds	r0, #1
 8004f54:	d01e      	beq.n	8004f94 <_printf_common+0xa4>
 8004f56:	6823      	ldr	r3, [r4, #0]
 8004f58:	6922      	ldr	r2, [r4, #16]
 8004f5a:	f003 0306 	and.w	r3, r3, #6
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	bf02      	ittt	eq
 8004f62:	68e5      	ldreq	r5, [r4, #12]
 8004f64:	6833      	ldreq	r3, [r6, #0]
 8004f66:	1aed      	subeq	r5, r5, r3
 8004f68:	68a3      	ldr	r3, [r4, #8]
 8004f6a:	bf0c      	ite	eq
 8004f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f70:	2500      	movne	r5, #0
 8004f72:	4293      	cmp	r3, r2
 8004f74:	bfc4      	itt	gt
 8004f76:	1a9b      	subgt	r3, r3, r2
 8004f78:	18ed      	addgt	r5, r5, r3
 8004f7a:	2600      	movs	r6, #0
 8004f7c:	341a      	adds	r4, #26
 8004f7e:	42b5      	cmp	r5, r6
 8004f80:	d11a      	bne.n	8004fb8 <_printf_common+0xc8>
 8004f82:	2000      	movs	r0, #0
 8004f84:	e008      	b.n	8004f98 <_printf_common+0xa8>
 8004f86:	2301      	movs	r3, #1
 8004f88:	4652      	mov	r2, sl
 8004f8a:	4641      	mov	r1, r8
 8004f8c:	4638      	mov	r0, r7
 8004f8e:	47c8      	blx	r9
 8004f90:	3001      	adds	r0, #1
 8004f92:	d103      	bne.n	8004f9c <_printf_common+0xac>
 8004f94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f9c:	3501      	adds	r5, #1
 8004f9e:	e7c6      	b.n	8004f2e <_printf_common+0x3e>
 8004fa0:	18e1      	adds	r1, r4, r3
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	2030      	movs	r0, #48	@ 0x30
 8004fa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004faa:	4422      	add	r2, r4
 8004fac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fb4:	3302      	adds	r3, #2
 8004fb6:	e7c7      	b.n	8004f48 <_printf_common+0x58>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	4622      	mov	r2, r4
 8004fbc:	4641      	mov	r1, r8
 8004fbe:	4638      	mov	r0, r7
 8004fc0:	47c8      	blx	r9
 8004fc2:	3001      	adds	r0, #1
 8004fc4:	d0e6      	beq.n	8004f94 <_printf_common+0xa4>
 8004fc6:	3601      	adds	r6, #1
 8004fc8:	e7d9      	b.n	8004f7e <_printf_common+0x8e>
	...

08004fcc <_printf_i>:
 8004fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fd0:	7e0f      	ldrb	r7, [r1, #24]
 8004fd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fd4:	2f78      	cmp	r7, #120	@ 0x78
 8004fd6:	4691      	mov	r9, r2
 8004fd8:	4680      	mov	r8, r0
 8004fda:	460c      	mov	r4, r1
 8004fdc:	469a      	mov	sl, r3
 8004fde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fe2:	d807      	bhi.n	8004ff4 <_printf_i+0x28>
 8004fe4:	2f62      	cmp	r7, #98	@ 0x62
 8004fe6:	d80a      	bhi.n	8004ffe <_printf_i+0x32>
 8004fe8:	2f00      	cmp	r7, #0
 8004fea:	f000 80d2 	beq.w	8005192 <_printf_i+0x1c6>
 8004fee:	2f58      	cmp	r7, #88	@ 0x58
 8004ff0:	f000 80b9 	beq.w	8005166 <_printf_i+0x19a>
 8004ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ff8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ffc:	e03a      	b.n	8005074 <_printf_i+0xa8>
 8004ffe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005002:	2b15      	cmp	r3, #21
 8005004:	d8f6      	bhi.n	8004ff4 <_printf_i+0x28>
 8005006:	a101      	add	r1, pc, #4	@ (adr r1, 800500c <_printf_i+0x40>)
 8005008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800500c:	08005065 	.word	0x08005065
 8005010:	08005079 	.word	0x08005079
 8005014:	08004ff5 	.word	0x08004ff5
 8005018:	08004ff5 	.word	0x08004ff5
 800501c:	08004ff5 	.word	0x08004ff5
 8005020:	08004ff5 	.word	0x08004ff5
 8005024:	08005079 	.word	0x08005079
 8005028:	08004ff5 	.word	0x08004ff5
 800502c:	08004ff5 	.word	0x08004ff5
 8005030:	08004ff5 	.word	0x08004ff5
 8005034:	08004ff5 	.word	0x08004ff5
 8005038:	08005179 	.word	0x08005179
 800503c:	080050a3 	.word	0x080050a3
 8005040:	08005133 	.word	0x08005133
 8005044:	08004ff5 	.word	0x08004ff5
 8005048:	08004ff5 	.word	0x08004ff5
 800504c:	0800519b 	.word	0x0800519b
 8005050:	08004ff5 	.word	0x08004ff5
 8005054:	080050a3 	.word	0x080050a3
 8005058:	08004ff5 	.word	0x08004ff5
 800505c:	08004ff5 	.word	0x08004ff5
 8005060:	0800513b 	.word	0x0800513b
 8005064:	6833      	ldr	r3, [r6, #0]
 8005066:	1d1a      	adds	r2, r3, #4
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6032      	str	r2, [r6, #0]
 800506c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005070:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005074:	2301      	movs	r3, #1
 8005076:	e09d      	b.n	80051b4 <_printf_i+0x1e8>
 8005078:	6833      	ldr	r3, [r6, #0]
 800507a:	6820      	ldr	r0, [r4, #0]
 800507c:	1d19      	adds	r1, r3, #4
 800507e:	6031      	str	r1, [r6, #0]
 8005080:	0606      	lsls	r6, r0, #24
 8005082:	d501      	bpl.n	8005088 <_printf_i+0xbc>
 8005084:	681d      	ldr	r5, [r3, #0]
 8005086:	e003      	b.n	8005090 <_printf_i+0xc4>
 8005088:	0645      	lsls	r5, r0, #25
 800508a:	d5fb      	bpl.n	8005084 <_printf_i+0xb8>
 800508c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005090:	2d00      	cmp	r5, #0
 8005092:	da03      	bge.n	800509c <_printf_i+0xd0>
 8005094:	232d      	movs	r3, #45	@ 0x2d
 8005096:	426d      	negs	r5, r5
 8005098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800509c:	4859      	ldr	r0, [pc, #356]	@ (8005204 <_printf_i+0x238>)
 800509e:	230a      	movs	r3, #10
 80050a0:	e011      	b.n	80050c6 <_printf_i+0xfa>
 80050a2:	6821      	ldr	r1, [r4, #0]
 80050a4:	6833      	ldr	r3, [r6, #0]
 80050a6:	0608      	lsls	r0, r1, #24
 80050a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80050ac:	d402      	bmi.n	80050b4 <_printf_i+0xe8>
 80050ae:	0649      	lsls	r1, r1, #25
 80050b0:	bf48      	it	mi
 80050b2:	b2ad      	uxthmi	r5, r5
 80050b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80050b6:	4853      	ldr	r0, [pc, #332]	@ (8005204 <_printf_i+0x238>)
 80050b8:	6033      	str	r3, [r6, #0]
 80050ba:	bf14      	ite	ne
 80050bc:	230a      	movne	r3, #10
 80050be:	2308      	moveq	r3, #8
 80050c0:	2100      	movs	r1, #0
 80050c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050c6:	6866      	ldr	r6, [r4, #4]
 80050c8:	60a6      	str	r6, [r4, #8]
 80050ca:	2e00      	cmp	r6, #0
 80050cc:	bfa2      	ittt	ge
 80050ce:	6821      	ldrge	r1, [r4, #0]
 80050d0:	f021 0104 	bicge.w	r1, r1, #4
 80050d4:	6021      	strge	r1, [r4, #0]
 80050d6:	b90d      	cbnz	r5, 80050dc <_printf_i+0x110>
 80050d8:	2e00      	cmp	r6, #0
 80050da:	d04b      	beq.n	8005174 <_printf_i+0x1a8>
 80050dc:	4616      	mov	r6, r2
 80050de:	fbb5 f1f3 	udiv	r1, r5, r3
 80050e2:	fb03 5711 	mls	r7, r3, r1, r5
 80050e6:	5dc7      	ldrb	r7, [r0, r7]
 80050e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050ec:	462f      	mov	r7, r5
 80050ee:	42bb      	cmp	r3, r7
 80050f0:	460d      	mov	r5, r1
 80050f2:	d9f4      	bls.n	80050de <_printf_i+0x112>
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d10b      	bne.n	8005110 <_printf_i+0x144>
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	07df      	lsls	r7, r3, #31
 80050fc:	d508      	bpl.n	8005110 <_printf_i+0x144>
 80050fe:	6923      	ldr	r3, [r4, #16]
 8005100:	6861      	ldr	r1, [r4, #4]
 8005102:	4299      	cmp	r1, r3
 8005104:	bfde      	ittt	le
 8005106:	2330      	movle	r3, #48	@ 0x30
 8005108:	f806 3c01 	strble.w	r3, [r6, #-1]
 800510c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005110:	1b92      	subs	r2, r2, r6
 8005112:	6122      	str	r2, [r4, #16]
 8005114:	f8cd a000 	str.w	sl, [sp]
 8005118:	464b      	mov	r3, r9
 800511a:	aa03      	add	r2, sp, #12
 800511c:	4621      	mov	r1, r4
 800511e:	4640      	mov	r0, r8
 8005120:	f7ff fee6 	bl	8004ef0 <_printf_common>
 8005124:	3001      	adds	r0, #1
 8005126:	d14a      	bne.n	80051be <_printf_i+0x1f2>
 8005128:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800512c:	b004      	add	sp, #16
 800512e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005132:	6823      	ldr	r3, [r4, #0]
 8005134:	f043 0320 	orr.w	r3, r3, #32
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	4833      	ldr	r0, [pc, #204]	@ (8005208 <_printf_i+0x23c>)
 800513c:	2778      	movs	r7, #120	@ 0x78
 800513e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005142:	6823      	ldr	r3, [r4, #0]
 8005144:	6831      	ldr	r1, [r6, #0]
 8005146:	061f      	lsls	r7, r3, #24
 8005148:	f851 5b04 	ldr.w	r5, [r1], #4
 800514c:	d402      	bmi.n	8005154 <_printf_i+0x188>
 800514e:	065f      	lsls	r7, r3, #25
 8005150:	bf48      	it	mi
 8005152:	b2ad      	uxthmi	r5, r5
 8005154:	6031      	str	r1, [r6, #0]
 8005156:	07d9      	lsls	r1, r3, #31
 8005158:	bf44      	itt	mi
 800515a:	f043 0320 	orrmi.w	r3, r3, #32
 800515e:	6023      	strmi	r3, [r4, #0]
 8005160:	b11d      	cbz	r5, 800516a <_printf_i+0x19e>
 8005162:	2310      	movs	r3, #16
 8005164:	e7ac      	b.n	80050c0 <_printf_i+0xf4>
 8005166:	4827      	ldr	r0, [pc, #156]	@ (8005204 <_printf_i+0x238>)
 8005168:	e7e9      	b.n	800513e <_printf_i+0x172>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	f023 0320 	bic.w	r3, r3, #32
 8005170:	6023      	str	r3, [r4, #0]
 8005172:	e7f6      	b.n	8005162 <_printf_i+0x196>
 8005174:	4616      	mov	r6, r2
 8005176:	e7bd      	b.n	80050f4 <_printf_i+0x128>
 8005178:	6833      	ldr	r3, [r6, #0]
 800517a:	6825      	ldr	r5, [r4, #0]
 800517c:	6961      	ldr	r1, [r4, #20]
 800517e:	1d18      	adds	r0, r3, #4
 8005180:	6030      	str	r0, [r6, #0]
 8005182:	062e      	lsls	r6, r5, #24
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	d501      	bpl.n	800518c <_printf_i+0x1c0>
 8005188:	6019      	str	r1, [r3, #0]
 800518a:	e002      	b.n	8005192 <_printf_i+0x1c6>
 800518c:	0668      	lsls	r0, r5, #25
 800518e:	d5fb      	bpl.n	8005188 <_printf_i+0x1bc>
 8005190:	8019      	strh	r1, [r3, #0]
 8005192:	2300      	movs	r3, #0
 8005194:	6123      	str	r3, [r4, #16]
 8005196:	4616      	mov	r6, r2
 8005198:	e7bc      	b.n	8005114 <_printf_i+0x148>
 800519a:	6833      	ldr	r3, [r6, #0]
 800519c:	1d1a      	adds	r2, r3, #4
 800519e:	6032      	str	r2, [r6, #0]
 80051a0:	681e      	ldr	r6, [r3, #0]
 80051a2:	6862      	ldr	r2, [r4, #4]
 80051a4:	2100      	movs	r1, #0
 80051a6:	4630      	mov	r0, r6
 80051a8:	f7fb f81a 	bl	80001e0 <memchr>
 80051ac:	b108      	cbz	r0, 80051b2 <_printf_i+0x1e6>
 80051ae:	1b80      	subs	r0, r0, r6
 80051b0:	6060      	str	r0, [r4, #4]
 80051b2:	6863      	ldr	r3, [r4, #4]
 80051b4:	6123      	str	r3, [r4, #16]
 80051b6:	2300      	movs	r3, #0
 80051b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051bc:	e7aa      	b.n	8005114 <_printf_i+0x148>
 80051be:	6923      	ldr	r3, [r4, #16]
 80051c0:	4632      	mov	r2, r6
 80051c2:	4649      	mov	r1, r9
 80051c4:	4640      	mov	r0, r8
 80051c6:	47d0      	blx	sl
 80051c8:	3001      	adds	r0, #1
 80051ca:	d0ad      	beq.n	8005128 <_printf_i+0x15c>
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	079b      	lsls	r3, r3, #30
 80051d0:	d413      	bmi.n	80051fa <_printf_i+0x22e>
 80051d2:	68e0      	ldr	r0, [r4, #12]
 80051d4:	9b03      	ldr	r3, [sp, #12]
 80051d6:	4298      	cmp	r0, r3
 80051d8:	bfb8      	it	lt
 80051da:	4618      	movlt	r0, r3
 80051dc:	e7a6      	b.n	800512c <_printf_i+0x160>
 80051de:	2301      	movs	r3, #1
 80051e0:	4632      	mov	r2, r6
 80051e2:	4649      	mov	r1, r9
 80051e4:	4640      	mov	r0, r8
 80051e6:	47d0      	blx	sl
 80051e8:	3001      	adds	r0, #1
 80051ea:	d09d      	beq.n	8005128 <_printf_i+0x15c>
 80051ec:	3501      	adds	r5, #1
 80051ee:	68e3      	ldr	r3, [r4, #12]
 80051f0:	9903      	ldr	r1, [sp, #12]
 80051f2:	1a5b      	subs	r3, r3, r1
 80051f4:	42ab      	cmp	r3, r5
 80051f6:	dcf2      	bgt.n	80051de <_printf_i+0x212>
 80051f8:	e7eb      	b.n	80051d2 <_printf_i+0x206>
 80051fa:	2500      	movs	r5, #0
 80051fc:	f104 0619 	add.w	r6, r4, #25
 8005200:	e7f5      	b.n	80051ee <_printf_i+0x222>
 8005202:	bf00      	nop
 8005204:	08005aad 	.word	0x08005aad
 8005208:	08005abe 	.word	0x08005abe

0800520c <_sbrk_r>:
 800520c:	b538      	push	{r3, r4, r5, lr}
 800520e:	4d06      	ldr	r5, [pc, #24]	@ (8005228 <_sbrk_r+0x1c>)
 8005210:	2300      	movs	r3, #0
 8005212:	4604      	mov	r4, r0
 8005214:	4608      	mov	r0, r1
 8005216:	602b      	str	r3, [r5, #0]
 8005218:	f7fc f850 	bl	80012bc <_sbrk>
 800521c:	1c43      	adds	r3, r0, #1
 800521e:	d102      	bne.n	8005226 <_sbrk_r+0x1a>
 8005220:	682b      	ldr	r3, [r5, #0]
 8005222:	b103      	cbz	r3, 8005226 <_sbrk_r+0x1a>
 8005224:	6023      	str	r3, [r4, #0]
 8005226:	bd38      	pop	{r3, r4, r5, pc}
 8005228:	20000534 	.word	0x20000534

0800522c <_realloc_r>:
 800522c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005230:	4680      	mov	r8, r0
 8005232:	4615      	mov	r5, r2
 8005234:	460c      	mov	r4, r1
 8005236:	b921      	cbnz	r1, 8005242 <_realloc_r+0x16>
 8005238:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800523c:	4611      	mov	r1, r2
 800523e:	f7ff bc73 	b.w	8004b28 <_malloc_r>
 8005242:	b92a      	cbnz	r2, 8005250 <_realloc_r+0x24>
 8005244:	f7ff fc04 	bl	8004a50 <_free_r>
 8005248:	2400      	movs	r4, #0
 800524a:	4620      	mov	r0, r4
 800524c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005250:	f000 f81a 	bl	8005288 <_malloc_usable_size_r>
 8005254:	4285      	cmp	r5, r0
 8005256:	4606      	mov	r6, r0
 8005258:	d802      	bhi.n	8005260 <_realloc_r+0x34>
 800525a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800525e:	d8f4      	bhi.n	800524a <_realloc_r+0x1e>
 8005260:	4629      	mov	r1, r5
 8005262:	4640      	mov	r0, r8
 8005264:	f7ff fc60 	bl	8004b28 <_malloc_r>
 8005268:	4607      	mov	r7, r0
 800526a:	2800      	cmp	r0, #0
 800526c:	d0ec      	beq.n	8005248 <_realloc_r+0x1c>
 800526e:	42b5      	cmp	r5, r6
 8005270:	462a      	mov	r2, r5
 8005272:	4621      	mov	r1, r4
 8005274:	bf28      	it	cs
 8005276:	4632      	movcs	r2, r6
 8005278:	f7ff fbdc 	bl	8004a34 <memcpy>
 800527c:	4621      	mov	r1, r4
 800527e:	4640      	mov	r0, r8
 8005280:	f7ff fbe6 	bl	8004a50 <_free_r>
 8005284:	463c      	mov	r4, r7
 8005286:	e7e0      	b.n	800524a <_realloc_r+0x1e>

08005288 <_malloc_usable_size_r>:
 8005288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800528c:	1f18      	subs	r0, r3, #4
 800528e:	2b00      	cmp	r3, #0
 8005290:	bfbc      	itt	lt
 8005292:	580b      	ldrlt	r3, [r1, r0]
 8005294:	18c0      	addlt	r0, r0, r3
 8005296:	4770      	bx	lr

08005298 <_init>:
 8005298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800529a:	bf00      	nop
 800529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529e:	bc08      	pop	{r3}
 80052a0:	469e      	mov	lr, r3
 80052a2:	4770      	bx	lr

080052a4 <_fini>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr
