

================================================================
== Vitis HLS Report for 'mlp_Pipeline_FWD_O'
================================================================
* Date:           Wed Nov 19 15:49:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.405 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      131|      131|  0.655 us|  0.655 us|  129|  129|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- FWD_O   |      129|      129|         3|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      258|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|      138|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      138|      299|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U1  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_164_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln44_fu_202_p2       |         +|   0|  0|  39|          32|          32|
    |z_o_2_fu_291_p2          |         +|   0|  0|  23|          16|          16|
    |and_ln44_1_fu_311_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_2_fu_353_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_3_fu_367_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_4_fu_401_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_5_fu_407_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_6_fu_419_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_281_p2       |       and|   0|  0|   2|           1|           1|
    |empty_fu_379_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_452_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln35_fu_158_p2      |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln44_1_fu_324_p2    |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln44_2_fu_329_p2    |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln44_3_fu_334_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln44_fu_220_p2      |      icmp|   0|  0|  16|           9|           1|
    |or_ln44_1_fu_390_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_433_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_276_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln10_fu_458_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln44_1_fu_359_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln44_2_fu_425_p3  |    select|   0|  0|  17|           1|          15|
    |select_ln44_fu_339_p3    |    select|   0|  0|   2|           1|           1|
    |z_o_3_fu_439_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_1_fu_347_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_2_fu_373_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln44_3_fu_384_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_4_fu_396_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_5_fu_413_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln44_fu_305_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 258|         131|         136|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_o_1     |   9|          2|    8|         16|
    |o_fu_84                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln44_reg_504                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv7_i_i_cast_reg_474            |  32|   0|   32|          0|
    |icmp_ln44_reg_518                 |   1|   0|    1|          0|
    |mul_ln44_reg_499                  |  32|   0|   32|          0|
    |o_fu_84                           |   8|   0|    8|          0|
    |tmp_7_reg_523                     |   5|   0|    5|          0|
    |tmp_8_reg_528                     |   6|   0|    6|          0|
    |tmp_reg_512                       |   1|   0|    1|          0|
    |zext_ln35_reg_483                 |   8|   0|   64|         56|
    |zext_ln35_reg_483_pp0_iter1_reg   |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 138|   0|  250|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|conv7_i_i            |   in|   16|     ap_none|           conv7_i_i|        scalar|
|layer1_out_address0  |  out|    7|   ap_memory|          layer1_out|         array|
|layer1_out_ce0       |  out|    1|   ap_memory|          layer1_out|         array|
|layer1_out_we0       |  out|    1|   ap_memory|          layer1_out|         array|
|layer1_out_d0        |  out|   15|   ap_memory|          layer1_out|         array|
|P_L0_b_address0      |  out|    7|   ap_memory|              P_L0_b|         array|
|P_L0_b_ce0           |  out|    1|   ap_memory|              P_L0_b|         array|
|P_L0_b_q0            |   in|   16|   ap_memory|              P_L0_b|         array|
|P_L0_W_0_address0    |  out|    7|   ap_memory|            P_L0_W_0|         array|
|P_L0_W_0_ce0         |  out|    1|   ap_memory|            P_L0_W_0|         array|
|P_L0_W_0_q0          |   in|   16|   ap_memory|            P_L0_W_0|         array|
|C_C0_z_address0      |  out|    7|   ap_memory|              C_C0_z|         array|
|C_C0_z_ce0           |  out|    1|   ap_memory|              C_C0_z|         array|
|C_C0_z_we0           |  out|    1|   ap_memory|              C_C0_z|         array|
|C_C0_z_d0            |  out|   16|   ap_memory|              C_C0_z|         array|
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [./components.h:35->mlp.cpp:29]   --->   Operation 6 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i_i"   --->   Operation 7 'read' 'conv7_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_i_cast = sext i16 %conv7_i_i_read"   --->   Operation 8 'sext' 'conv7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln35 = store i8 0, i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 9 'store' 'store_ln35' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %FWD_I.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%o_1 = load i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 11 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln35 = icmp_eq  i8 %o_1, i8 128" [./components.h:35->mlp.cpp:29]   --->   Operation 12 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln35 = add i8 %o_1, i8 1" [./components.h:35->mlp.cpp:29]   --->   Operation 13 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %FWD_I.i.split_ifconv, void %_Z13forward_layerILi1ELi128EEvPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS3_RK11LayerParamsIXT_EXT0_EER12LayerContextIXT_EXT0_EE.exit.exitStub" [./components.h:35->mlp.cpp:29]   --->   Operation 14 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %o_1" [./components.h:35->mlp.cpp:29]   --->   Operation 15 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln35" [./components.h:39->mlp.cpp:29]   --->   Operation 16 'getelementptr' 'P_L0_b_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.58ns)   --->   "%z_o = load i7 %P_L0_b_addr" [./components.h:39->mlp.cpp:29]   --->   Operation 17 'load' 'z_o' <Predicate = (!icmp_ln35)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln35" [./components.h:44->mlp.cpp:29]   --->   Operation 18 'getelementptr' 'P_L0_W_0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:44->mlp.cpp:29]   --->   Operation 19 'load' 'P_L0_W_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln35 = store i8 %add_ln35, i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 20 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 21 [1/2] (0.58ns)   --->   "%z_o = load i7 %P_L0_b_addr" [./components.h:39->mlp.cpp:29]   --->   Operation 21 'load' 'z_o' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:44->mlp.cpp:29]   --->   Operation 22 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %P_L0_W_0_load" [./components.h:44->mlp.cpp:29]   --->   Operation 23 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%mul_ln44 = mul i32 %sext_ln44, i32 %conv7_i_i_cast" [./components.h:44->mlp.cpp:29]   --->   Operation 24 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %z_o, i10 0" [./components.h:44->mlp.cpp:29]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i26 %shl_ln" [./components.h:44->mlp.cpp:29]   --->   Operation 26 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%add_ln44 = add i32 %sext_ln44_1, i32 %mul_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 27 'add' 'add_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %mul_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 29 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.71ns)   --->   "%icmp_ln44 = icmp_ne  i9 %trunc_ln44, i9 0" [./components.h:44->mlp.cpp:29]   --->   Operation 30 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln44, i32 27, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 31 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln44, i32 26, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:36->mlp.cpp:29]   --->   Operation 33 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [./components.h:35->mlp.cpp:29]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./components.h:35->mlp.cpp:29]   --->   Operation 35 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%z_o_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln44, i32 10, i32 25" [./components.h:44->mlp.cpp:29]   --->   Operation 36 'partselect' 'z_o_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln44, i32 9" [./components.h:44->mlp.cpp:29]   --->   Operation 37 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 25" [./components.h:44->mlp.cpp:29]   --->   Operation 38 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 10" [./components.h:44->mlp.cpp:29]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%or_ln44 = or i1 %tmp_3, i1 %icmp_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 40 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%and_ln44 = and i1 %or_ln44, i1 %tmp_1" [./components.h:44->mlp.cpp:29]   --->   Operation 41 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%zext_ln44 = zext i1 %and_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 42 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_2 = add i16 %z_o_1, i16 %zext_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 43 'add' 'z_o_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_2, i32 15" [./components.h:44->mlp.cpp:29]   --->   Operation 44 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%xor_ln44 = xor i1 %tmp_4, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 45 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln44_1 = and i1 %tmp_2, i1 %xor_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 46 'and' 'and_ln44_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 26" [./components.h:44->mlp.cpp:29]   --->   Operation 47 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln44_1 = icmp_eq  i5 %tmp_7, i5 31" [./components.h:44->mlp.cpp:29]   --->   Operation 48 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%icmp_ln44_2 = icmp_eq  i6 %tmp_8, i6 63" [./components.h:44->mlp.cpp:29]   --->   Operation 49 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln44_3 = icmp_eq  i6 %tmp_8, i6 0" [./components.h:44->mlp.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln44_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%select_ln44 = select i1 %and_ln44_1, i1 %icmp_ln44_2, i1 %icmp_ln44_3" [./components.h:44->mlp.cpp:29]   --->   Operation 51 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%xor_ln44_1 = xor i1 %tmp_5, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 52 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%and_ln44_2 = and i1 %icmp_ln44_1, i1 %xor_ln44_1" [./components.h:44->mlp.cpp:29]   --->   Operation 53 'and' 'and_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%select_ln44_1 = select i1 %and_ln44_1, i1 %and_ln44_2, i1 %icmp_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 54 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%and_ln44_3 = and i1 %and_ln44_1, i1 %icmp_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 55 'and' 'and_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%xor_ln44_2 = xor i1 %and_ln44_3, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 56 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%empty = and i1 %tmp, i1 %xor_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 57 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_3 = xor i1 %select_ln44, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 58 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%or_ln44_1 = or i1 %tmp_4, i1 %xor_ln44_3" [./components.h:44->mlp.cpp:29]   --->   Operation 59 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_4 = xor i1 %tmp, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 60 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln44_4 = and i1 %or_ln44_1, i1 %xor_ln44_4" [./components.h:44->mlp.cpp:29]   --->   Operation 61 'and' 'and_ln44_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%and_ln44_5 = and i1 %tmp_4, i1 %select_ln44_1" [./components.h:44->mlp.cpp:29]   --->   Operation 62 'and' 'and_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln44_5 = xor i1 %and_ln44_5, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 63 'xor' 'xor_ln44_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%and_ln44_6 = and i1 %empty, i1 %xor_ln44_5" [./components.h:44->mlp.cpp:29]   --->   Operation 64 'and' 'and_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node z_o_3)   --->   "%select_ln44_2 = select i1 %and_ln44_4, i16 32767, i16 32768" [./components.h:44->mlp.cpp:29]   --->   Operation 65 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln44_2 = or i1 %and_ln44_4, i1 %and_ln44_6" [./components.h:44->mlp.cpp:29]   --->   Operation 66 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.24ns) (out node of the LUT)   --->   "%z_o_3 = select i1 %or_ln44_2, i16 %select_ln44_2, i16 %z_o_2" [./components.h:44->mlp.cpp:29]   --->   Operation 67 'select' 'z_o_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i16 %z_o_3" [./components.h:39->mlp.cpp:29]   --->   Operation 68 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln35" [./components.h:48->mlp.cpp:29]   --->   Operation 69 'getelementptr' 'C_C0_z_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.58ns)   --->   "%store_ln48 = store i16 %z_o_3, i7 %C_C0_z_addr" [./components.h:48->mlp.cpp:29]   --->   Operation 70 'store' 'store_ln48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_sgt  i16 %z_o_3, i16 0" [./components.h:10->./components.h:51->mlp.cpp:29]   --->   Operation 71 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.29ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i15 %trunc_ln39, i15 0" [./components.h:10->./components.h:51->mlp.cpp:29]   --->   Operation 72 'select' 'select_ln10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer1_out_addr = getelementptr i15 %layer1_out, i64 0, i64 %zext_ln35" [./components.h:51->mlp.cpp:29]   --->   Operation 73 'getelementptr' 'layer1_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.58ns)   --->   "%store_ln51 = store i15 %select_ln10, i7 %layer1_out_addr" [./components.h:51->mlp.cpp:29]   --->   Operation 74 'store' 'store_ln51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br void %FWD_I.i" [./components.h:35->mlp.cpp:29]   --->   Operation 75 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv7_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P_L0_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ P_L0_W_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_C0_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o                      (alloca           ) [ 0100]
conv7_i_i_read         (read             ) [ 0000]
conv7_i_i_cast         (sext             ) [ 0110]
store_ln35             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
o_1                    (load             ) [ 0000]
icmp_ln35              (icmp             ) [ 0110]
add_ln35               (add              ) [ 0000]
br_ln35                (br               ) [ 0000]
zext_ln35              (zext             ) [ 0111]
P_L0_b_addr            (getelementptr    ) [ 0110]
P_L0_W_0_addr          (getelementptr    ) [ 0110]
store_ln35             (store            ) [ 0000]
z_o                    (load             ) [ 0000]
P_L0_W_0_load          (load             ) [ 0000]
sext_ln44              (sext             ) [ 0000]
mul_ln44               (mul              ) [ 0101]
shl_ln                 (bitconcatenate   ) [ 0000]
sext_ln44_1            (sext             ) [ 0000]
add_ln44               (add              ) [ 0101]
tmp                    (bitselect        ) [ 0101]
trunc_ln44             (trunc            ) [ 0000]
icmp_ln44              (icmp             ) [ 0101]
tmp_7                  (partselect       ) [ 0101]
tmp_8                  (partselect       ) [ 0101]
specpipeline_ln36      (specpipeline     ) [ 0000]
speclooptripcount_ln35 (speclooptripcount) [ 0000]
specloopname_ln35      (specloopname     ) [ 0000]
z_o_1                  (partselect       ) [ 0000]
tmp_1                  (bitselect        ) [ 0000]
tmp_2                  (bitselect        ) [ 0000]
tmp_3                  (bitselect        ) [ 0000]
or_ln44                (or               ) [ 0000]
and_ln44               (and              ) [ 0000]
zext_ln44              (zext             ) [ 0000]
z_o_2                  (add              ) [ 0000]
tmp_4                  (bitselect        ) [ 0000]
xor_ln44               (xor              ) [ 0000]
and_ln44_1             (and              ) [ 0000]
tmp_5                  (bitselect        ) [ 0000]
icmp_ln44_1            (icmp             ) [ 0000]
icmp_ln44_2            (icmp             ) [ 0000]
icmp_ln44_3            (icmp             ) [ 0000]
select_ln44            (select           ) [ 0000]
xor_ln44_1             (xor              ) [ 0000]
and_ln44_2             (and              ) [ 0000]
select_ln44_1          (select           ) [ 0000]
and_ln44_3             (and              ) [ 0000]
xor_ln44_2             (xor              ) [ 0000]
empty                  (and              ) [ 0000]
xor_ln44_3             (xor              ) [ 0000]
or_ln44_1              (or               ) [ 0000]
xor_ln44_4             (xor              ) [ 0000]
and_ln44_4             (and              ) [ 0000]
and_ln44_5             (and              ) [ 0000]
xor_ln44_5             (xor              ) [ 0000]
and_ln44_6             (and              ) [ 0000]
select_ln44_2          (select           ) [ 0000]
or_ln44_2              (or               ) [ 0000]
z_o_3                  (select           ) [ 0000]
trunc_ln39             (trunc            ) [ 0000]
C_C0_z_addr            (getelementptr    ) [ 0000]
store_ln48             (store            ) [ 0000]
icmp_ln10              (icmp             ) [ 0000]
select_ln10            (select           ) [ 0000]
layer1_out_addr        (getelementptr    ) [ 0000]
store_ln51             (store            ) [ 0000]
br_ln35                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv7_i_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_L0_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_L0_W_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_W_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_C0_z">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_C0_z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="o_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv7_i_i_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="P_L0_b_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_L0_b_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_o/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="P_L0_W_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_L0_W_0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_L0_W_0_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_C0_z_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="2"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_C0_z_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln48_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer1_out_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="2"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_out_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln51_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="15" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv7_i_i_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln35_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="o_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln35_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln35_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln35_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln35_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln44_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mul_ln44_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="26" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln44_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="26" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln44_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="26" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln44_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln44_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="z_o_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z_o_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln44_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln44_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln44_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="z_o_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_o_2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln44_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln44_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln44_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln44_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln44_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="1"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_3/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln44_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="xor_ln44_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="and_ln44_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_2/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln44_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln44_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_3/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln44_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln44_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_3/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln44_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xor_ln44_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_4/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln44_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_4/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln44_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_5/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln44_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_5/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln44_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_6/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln44_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln44_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_2/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="z_o_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="16" slack="0"/>
<pin id="443" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_o_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln39_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln10_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="15" slack="0"/>
<pin id="461" dir="0" index="2" bw="15" slack="0"/>
<pin id="462" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/3 "/>
</bind>
</comp>

<comp id="467" class="1005" name="o_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="474" class="1005" name="conv7_i_i_cast_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_i_cast "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln35_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="483" class="1005" name="zext_ln35_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="2"/>
<pin id="485" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="489" class="1005" name="P_L0_b_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="1"/>
<pin id="491" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_L0_b_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="P_L0_W_0_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="1"/>
<pin id="496" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_L0_W_0_addr "/>
</bind>
</comp>

<comp id="499" class="1005" name="mul_ln44_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln44_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="518" class="1005" name="icmp_ln44_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_7_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_8_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="1"/>
<pin id="530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="155" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="180"><net_src comp="164" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="114" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="101" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="185" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="185" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="202" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="202" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="255" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="246" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="262" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="311" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="329" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="317" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="324" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="311" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="329" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="311" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="329" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="339" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="297" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="390" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="297" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="359" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="68" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="379" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="401" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="78" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="401" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="419" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="425" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="291" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="439" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="439" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="448" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="466"><net_src comp="458" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="470"><net_src comp="84" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="477"><net_src comp="146" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="482"><net_src comp="158" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="170" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="492"><net_src comp="94" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="497"><net_src comp="107" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="502"><net_src comp="185" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="507"><net_src comp="202" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="515"><net_src comp="208" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="521"><net_src comp="220" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="526"><net_src comp="226" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="531"><net_src comp="236" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_out | {3 }
	Port: P_L0_b | {}
	Port: P_L0_W_0 | {}
	Port: C_C0_z | {3 }
 - Input state : 
	Port: mlp_Pipeline_FWD_O : conv7_i_i | {1 }
	Port: mlp_Pipeline_FWD_O : P_L0_b | {1 2 }
	Port: mlp_Pipeline_FWD_O : P_L0_W_0 | {1 2 }
	Port: mlp_Pipeline_FWD_O : C_C0_z | {}
  - Chain level:
	State 1
		store_ln35 : 1
		o_1 : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		zext_ln35 : 2
		P_L0_b_addr : 3
		z_o : 4
		P_L0_W_0_addr : 3
		P_L0_W_0_load : 4
		store_ln35 : 3
	State 2
		sext_ln44 : 1
		mul_ln44 : 2
		shl_ln : 1
		sext_ln44_1 : 2
		add_ln44 : 3
		tmp : 4
		trunc_ln44 : 3
		icmp_ln44 : 4
		tmp_7 : 4
		tmp_8 : 4
	State 3
		or_ln44 : 1
		and_ln44 : 1
		zext_ln44 : 1
		z_o_2 : 2
		tmp_4 : 3
		xor_ln44 : 4
		and_ln44_1 : 4
		select_ln44 : 4
		xor_ln44_1 : 1
		and_ln44_2 : 1
		select_ln44_1 : 4
		and_ln44_3 : 4
		xor_ln44_2 : 4
		empty : 4
		xor_ln44_3 : 5
		or_ln44_1 : 5
		and_ln44_4 : 5
		and_ln44_5 : 5
		xor_ln44_5 : 5
		and_ln44_6 : 4
		select_ln44_2 : 5
		or_ln44_2 : 4
		z_o_3 : 4
		trunc_ln39 : 5
		store_ln48 : 5
		icmp_ln10 : 5
		select_ln10 : 6
		store_ln51 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln35_fu_158     |    0    |    0    |    15   |
|          |      icmp_ln44_fu_220     |    0    |    0    |    16   |
|   icmp   |     icmp_ln44_1_fu_324    |    0    |    0    |    12   |
|          |     icmp_ln44_2_fu_329    |    0    |    0    |    13   |
|          |     icmp_ln44_3_fu_334    |    0    |    0    |    13   |
|          |      icmp_ln10_fu_452     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln35_fu_164      |    0    |    0    |    15   |
|    add   |      add_ln44_fu_202      |    0    |    0    |    39   |
|          |        z_o_2_fu_291       |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln44_fu_339    |    0    |    0    |    2    |
|          |    select_ln44_1_fu_359   |    0    |    0    |    2    |
|  select  |    select_ln44_2_fu_425   |    0    |    0    |    16   |
|          |        z_o_3_fu_439       |    0    |    0    |    16   |
|          |     select_ln10_fu_458    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln44_fu_281      |    0    |    0    |    2    |
|          |     and_ln44_1_fu_311     |    0    |    0    |    2    |
|          |     and_ln44_2_fu_353     |    0    |    0    |    2    |
|    and   |     and_ln44_3_fu_367     |    0    |    0    |    2    |
|          |        empty_fu_379       |    0    |    0    |    2    |
|          |     and_ln44_4_fu_401     |    0    |    0    |    2    |
|          |     and_ln44_5_fu_407     |    0    |    0    |    2    |
|          |     and_ln44_6_fu_419     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln44_fu_305      |    0    |    0    |    2    |
|          |     xor_ln44_1_fu_347     |    0    |    0    |    2    |
|    xor   |     xor_ln44_2_fu_373     |    0    |    0    |    2    |
|          |     xor_ln44_3_fu_384     |    0    |    0    |    2    |
|          |     xor_ln44_4_fu_396     |    0    |    0    |    2    |
|          |     xor_ln44_5_fu_413     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln44_fu_185      |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln44_fu_276      |    0    |    0    |    2    |
|    or    |      or_ln44_1_fu_390     |    0    |    0    |    2    |
|          |      or_ln44_2_fu_433     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   | conv7_i_i_read_read_fu_88 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   conv7_i_i_cast_fu_146   |    0    |    0    |    0    |
|   sext   |      sext_ln44_fu_181     |    0    |    0    |    0    |
|          |     sext_ln44_1_fu_198    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln35_fu_170     |    0    |    0    |    0    |
|          |      zext_ln44_fu_287     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_190       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_208        |    0    |    0    |    0    |
|          |        tmp_1_fu_255       |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_262       |    0    |    0    |    0    |
|          |        tmp_3_fu_269       |    0    |    0    |    0    |
|          |        tmp_4_fu_297       |    0    |    0    |    0    |
|          |        tmp_5_fu_317       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln44_fu_216     |    0    |    0    |    0    |
|          |     trunc_ln39_fu_448     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_226       |    0    |    0    |    0    |
|partselect|        tmp_8_fu_236       |    0    |    0    |    0    |
|          |        z_o_1_fu_246       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   259   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| P_L0_W_0_addr_reg_494|    7   |
|  P_L0_b_addr_reg_489 |    7   |
|   add_ln44_reg_504   |   32   |
|conv7_i_i_cast_reg_474|   32   |
|   icmp_ln35_reg_479  |    1   |
|   icmp_ln44_reg_518  |    1   |
|   mul_ln44_reg_499   |   32   |
|       o_reg_467      |    8   |
|     tmp_7_reg_523    |    5   |
|     tmp_8_reg_528    |    6   |
|      tmp_reg_512     |    1   |
|   zext_ln35_reg_483  |   64   |
+----------------------+--------+
|         Total        |   196  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_114 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.774  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   259  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   196  |   277  |
+-----------+--------+--------+--------+--------+
