{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 00:48:03 2010 " "Info: Processing started: Wed Jul 14 00:48:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BEAT -c BEAT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BEAT -c BEAT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1 " "Info: Assuming node \"CLK1\" is an undefined clock" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "S0 " "Info: Assuming node \"S0\" is an undefined clock" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "S0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 1024 1088 232 "inst4" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK1 register register inst inst 275.03 MHz Internal " "Info: Clock \"CLK1\" Internal fmax is restricted to 275.03 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.274 ns + Longest register register " "Info: + Longest register to register delay is 1.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X8_Y15_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.738 ns) 1.274 ns inst 2 REG LC_X8_Y15_N6 3 " "Info: 2: + IC(0.536 ns) + CELL(0.738 ns) = 1.274 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 57.93 % ) " "Info: Total cell delay = 0.738 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 42.07 % ) " "Info: Total interconnect delay = 0.536 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { inst {} inst {} } { 0.000ns 0.536ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 7.673 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1\" to destination register is 7.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.442 ns) 2.866 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 7.673 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 34.17 % ) " "Info: Total cell delay = 2.622 ns ( 34.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 65.83 % ) " "Info: Total interconnect delay = 5.051 ns ( 65.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 7.673 ns - Longest register " "Info: - Longest clock path from clock \"CLK1\" to source register is 7.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.442 ns) 2.866 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 7.673 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 34.17 % ) " "Info: Total cell delay = 2.622 ns ( 34.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 65.83 % ) " "Info: Total interconnect delay = 5.051 ns ( 65.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { inst {} inst {} } { 0.000ns 0.536ns } { 0.000ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S0 register register inst inst 275.03 MHz Internal " "Info: Clock \"S0\" Internal fmax is restricted to 275.03 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.274 ns + Longest register register " "Info: + Longest register to register delay is 1.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X8_Y15_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.738 ns) 1.274 ns inst 2 REG LC_X8_Y15_N6 3 " "Info: 2: + IC(0.536 ns) + CELL(0.738 ns) = 1.274 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 57.93 % ) " "Info: Total cell delay = 0.738 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 42.07 % ) " "Info: Total interconnect delay = 0.536 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { inst {} inst {} } { 0.000ns 0.536ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 9.689 ns + Shortest register " "Info: + Shortest clock path from clock \"S0\" to destination register is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.590 ns) 4.882 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 9.689 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 28.65 % ) " "Info: Total cell delay = 2.776 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.913 ns ( 71.35 % ) " "Info: Total interconnect delay = 6.913 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 9.689 ns - Longest register " "Info: - Longest clock path from clock \"S0\" to source register is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.590 ns) 4.882 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 9.689 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 28.65 % ) " "Info: Total cell delay = 2.776 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.913 ns ( 71.35 % ) " "Info: Total interconnect delay = 6.913 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { inst {} inst {} } { 0.000ns 0.536ns } { 0.000ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst S0 CLK1 1.013 ns register " "Info: tsu for register \"inst\" (data pin = \"S0\", clock pin = \"CLK1\") is 1.013 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.649 ns + Longest pin register " "Info: + Longest pin to register delay is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.569 ns) + CELL(0.114 ns) 8.158 ns 21mux:inst8\|5~43 2 COMB LC_X8_Y15_N5 1 " "Info: 2: + IC(6.569 ns) + CELL(0.114 ns) = 8.158 ns; Loc. = LC_X8_Y15_N5; Fanout = 1; COMB Node = '21mux:inst8\|5~43'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { S0 21mux:inst8|5~43 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 8.649 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 8.649 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 21mux:inst8|5~43 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 21.94 % ) " "Info: Total cell delay = 1.898 ns ( 21.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.751 ns ( 78.06 % ) " "Info: Total interconnect delay = 6.751 ns ( 78.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { S0 21mux:inst8|5~43 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { S0 {} S0~out0 {} 21mux:inst8|5~43 {} inst {} } { 0.000ns 0.000ns 6.569ns 0.182ns } { 0.000ns 1.475ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 7.673 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1\" to destination register is 7.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.442 ns) 2.866 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 7.673 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 34.17 % ) " "Info: Total cell delay = 2.622 ns ( 34.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 65.83 % ) " "Info: Total interconnect delay = 5.051 ns ( 65.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { S0 21mux:inst8|5~43 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { S0 {} S0~out0 {} 21mux:inst8|5~43 {} inst {} } { 0.000ns 0.000ns 6.569ns 0.182ns } { 0.000ns 1.475ns 0.114ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { CLK1 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { CLK1 {} CLK1~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 0.955ns 4.096ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "S0 T1 inst 18.539 ns register " "Info: tco from clock \"S0\" to destination pin \"T1\" through register \"inst\" is 18.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 9.689 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to source register is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.590 ns) 4.882 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 9.689 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 28.65 % ) " "Info: Total cell delay = 2.776 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.913 ns ( 71.35 % ) " "Info: Total interconnect delay = 6.913 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.626 ns + Longest register pin " "Info: + Longest register to pin delay is 8.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X8_Y15_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.502 ns) + CELL(2.124 ns) 8.626 ns T1 2 PIN PIN_137 0 " "Info: 2: + IC(6.502 ns) + CELL(2.124 ns) = 8.626 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'T1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.626 ns" { inst T1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { -56 616 632 120 "T1" "" } { -24 -16 48 -8 "T1" "" } { 56 -16 40 72 "T1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 24.62 % ) " "Info: Total cell delay = 2.124 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.502 ns ( 75.38 % ) " "Info: Total interconnect delay = 6.502 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.626 ns" { inst T1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.626 ns" { inst {} T1 {} } { 0.000ns 6.502ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.626 ns" { inst T1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.626 ns" { inst {} T1 {} } { 0.000ns 6.502ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst S0 S0 1.055 ns register " "Info: th for register \"inst\" (data pin = \"S0\", clock pin = \"S0\") is 1.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 9.689 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to destination register is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.590 ns) 4.882 ns inst6 2 COMB LC_X8_Y15_N2 5 " "Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.711 ns) 9.689 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { inst6 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 28.65 % ) " "Info: Total cell delay = 2.776 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.913 ns ( 71.35 % ) " "Info: Total interconnect delay = 6.913 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S0 1 CLK PIN_239 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.569 ns) + CELL(0.114 ns) 8.158 ns 21mux:inst8\|5~43 2 COMB LC_X8_Y15_N5 1 " "Info: 2: + IC(6.569 ns) + CELL(0.114 ns) = 8.158 ns; Loc. = LC_X8_Y15_N5; Fanout = 1; COMB Node = '21mux:inst8\|5~43'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { S0 21mux:inst8|5~43 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 8.649 ns inst 3 REG LC_X8_Y15_N6 3 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 8.649 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 21mux:inst8|5~43 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 21.94 % ) " "Info: Total cell delay = 1.898 ns ( 21.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.751 ns ( 78.06 % ) " "Info: Total interconnect delay = 6.751 ns ( 78.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { S0 21mux:inst8|5~43 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { S0 {} S0~out0 {} 21mux:inst8|5~43 {} inst {} } { 0.000ns 0.000ns 6.569ns 0.182ns } { 0.000ns 1.475ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { S0 inst6 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { S0 {} S0~out0 {} inst6 {} inst {} } { 0.000ns 0.000ns 2.817ns 4.096ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { S0 21mux:inst8|5~43 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { S0 {} S0~out0 {} 21mux:inst8|5~43 {} inst {} } { 0.000ns 0.000ns 6.569ns 0.182ns } { 0.000ns 1.475ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 00:48:03 2010 " "Info: Processing ended: Wed Jul 14 00:48:03 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
