<module name="ARM_VBUSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ARM_PID" acronym="ARM_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x44900900" description="Peripheral Identification Register for ARM Subsystem" range="" rwaccess="R"/>
  </register>
  <register id="ARM_INTC_PID" acronym="ARM_INTC_PID" offset="0x4" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x44910900" description="Peripheral Identification Register for ARM INTC" range="" rwaccess="R"/>
  </register>
  <register id="STM_DISABLE" acronym="STM_DISABLE" offset="0x14" width="32" description="">
    <bitfield id="STM_DISABLE" width="32" begin="31" end="0" resetval="0x1" description="Disable access to STM in ARM Subsystem" range="" rwaccess="RW"/>
  </register>
  <register id="PD_CPU0_PTCMD" acronym="PD_CPU0_PTCMD" offset="0x400" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="GO_CPU" width="1" begin="0" end="0" resetval="0x0" description="CPU power domain GO transition." range="" rwaccess="W"/>
  </register>
  <register id="PD_CPU0_PDSTAT" acronym="PD_CPU0_PDSTAT" offset="0x404" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOMAIN_STATE" width="3" begin="18" end="16" resetval="0xX" description="Shows CPU power domain ACTUAL state. NEXT state should always match current domain state unless it is in transition. The only exception is when debug prevents powering down." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEXT_CPU" width="2" begin="1" end="0" resetval="0x0" description="Shows programmed CPU power domain NEXT state. These bits essentially reflect the NEXT state stored in the PDCTL shadow register inside the ARM CorePac. This field may not match the fields programmed into PDCTL until a GO transition command is issued" range="" rwaccess="R"/>
  </register>
  <register id="PD_CPU0_PDCTL" acronym="PD_CPU0_PDCTL" offset="0x408" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="NEXT_CPU" width="2" begin="1" end="0" resetval="0x0" description="CPU power domain NEXT state." range="" rwaccess="RW"/>
  </register>
</module>
