Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  9 20:35:42 2022
| Host         : DESKTOP-PT2MS6K running 64-bit major release  (build 9200)
| Command      : report_methodology -file task1_methodology_drc_routed.rpt -pb task1_methodology_drc_routed.pb -rpx task1_methodology_drc_routed.rpx
| Design       : task1
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 61
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 25         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 16         |
| TIMING-20 | Warning          | Non-clocked latch            | 20         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_present_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_present_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_present_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin QC/quotient_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin QC/quotient_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin QC/quotient_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin QC/quotient_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin S/dividend_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin S/divisor_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[0]_C/CLR, S/dividend_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[1]_C/CLR, S/dividend_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[2]_C/CLR, S/dividend_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell S/dividend_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/dividend_reg[3]_C/CLR, S/dividend_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[0]_C/CLR, S/divisor_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[1]_C/CLR, S/divisor_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[2]_C/CLR, S/divisor_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell S/divisor_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S/divisor_reg[3]_C/CLR, S/divisor_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch S/dividend_reg[0]_LDC cannot be properly analyzed as its control pin S/dividend_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch S/dividend_reg[1]_LDC cannot be properly analyzed as its control pin S/dividend_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch S/dividend_reg[2]_LDC cannot be properly analyzed as its control pin S/dividend_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch S/dividend_reg[3]_LDC cannot be properly analyzed as its control pin S/dividend_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch S/divisor_reg[0]_LDC cannot be properly analyzed as its control pin S/divisor_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch S/divisor_reg[1]_LDC cannot be properly analyzed as its control pin S/divisor_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch S/divisor_reg[2]_LDC cannot be properly analyzed as its control pin S/divisor_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch S/divisor_reg[3]_LDC cannot be properly analyzed as its control pin S/divisor_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch error_reg cannot be properly analyzed as its control pin error_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch remainder_reg[0] cannot be properly analyzed as its control pin remainder_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch remainder_reg[1] cannot be properly analyzed as its control pin remainder_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch remainder_reg[2] cannot be properly analyzed as its control pin remainder_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch remainder_reg[3] cannot be properly analyzed as its control pin remainder_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch subs_CLK_reg cannot be properly analyzed as its control pin subs_CLK_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch subs_read_reg cannot be properly analyzed as its control pin subs_read_reg/G is not reached by a timing clock
Related violations: <none>


