Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 13 00:12:33 2021
| Host         : DESKTOP-5VC2SBS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           28 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              54 |           21 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                  Enable Signal                 |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VideoGen_0/inst/CounterY[7]_i_2_n_0 | design_1_i/VideoGen_0/inst/CounterY[7]_i_1_n_0                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VideoGen_0/inst/CounterY[7]_i_2_n_0 |                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                | RST_IBUF                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VideoGen_0/inst/flg_reg_0           | design_1_i/VideoGen_0/inst/delayCounter[23]_i_1_n_0                                        |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | sensor_in_IBUF                                 | design_1_i/VideoGen_0/inst/jb[7]_i_1_n_0                                                   |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                |                                                                                            |               28 |             95 |
+-------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+


