#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 18 22:05:22 2022
# Process ID: 18272
# Current directory: D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4616 D:\studia_zadania\Systemy_Rekonfigurowalne\lab8\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/vivado.log
# Journal file: D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo\vivado.jou
# Running On: DESKTOP-948FMA1, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
start_gui
open_project D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new/dilatation.v w ]
add_files -fileset sim_1 D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new/dilatation.v
update_compile_order -fileset sim_1
close [ open D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/dilatation.v w ]
add_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/dilatation.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new/dilatation.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new/dilatation.v
file delete -force D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/new/dilatation.v
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 30 us
run 30 us
add_force {/tb_hdmi/sw} -radix hex {3 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
add_bp {D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/erosion.v} 105
remove_bps -file {D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/erosion.v} -line 105
add_bp {D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/erosion.v} 105
remove_bps -file {D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/erosion.v} -line 105
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
restart
run 30 us
restart
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
restart
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
restart
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
restart
run 30 us
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
restart
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/divider_32_20_0.xci]
generate_target Simulation [get_files D:/studia_zadania/Systemy_Rekonfigurowalne/lab8/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
update_compile_order -fileset sources_1
