Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.69 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Reading design: TAP_and_UUL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TAP_and_UUL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TAP_and_UUL"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : TAP_and_UUL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MUX_2.v" in library work
Compiling verilog file "D_trigger_set.v" in library work
Module <MUX_2> compiled
Compiling verilog file "D_trigger_reset.v" in library work
Module <D_trigger_set> compiled
Compiling verilog file "D_trigger.v" in library work
Module <D_trigger_reset> compiled
Compiling verilog file "Instruction_reg_cell_set.v" in library work
Module <D_trigger> compiled
Compiling verilog file "Insruction_reg_cell_reset.v" in library work
Module <Insruction_reg_cell_set> compiled
Compiling verilog file "ID_reg_cell.v" in library work
Module <Insruction_reg_cell_reset> compiled
Compiling verilog file "BSC.v" in library work
Module <ID_reg_cell> compiled
Compiling verilog file "BIST_reg_cell_reset.v" in library work
Module <BSC> compiled
Compiling verilog file "TAP_FSM.v" in library work
Module <BIST_reg_cell_reset> compiled
Compiling verilog file "Sel_MUX.v" in library work
Module <TAP_FSM> compiled
Compiling verilog file "REG_TCK_Former.v" in library work
Module <Sel_MUX> compiled
Compiling verilog file "OUT_TRIG.v" in library work
Module <REG_TCK_Former> compiled
Compiling verilog file "Log_test_clk_generator.v" in library work
Module <OUT_TRIG> compiled
Compiling verilog file "I_Decoder.v" in library work
Module <Log_test_clk_generator> compiled
Compiling verilog file "Instruction_reg.v" in library work
Module <I_Decoder> compiled
Compiling verilog file "ID_reg.v" in library work
Module <Instruction_reg> compiled
Compiling verilog file "FSM_Decoder.v" in library work
Module <ID_reg> compiled
Compiling verilog file "For_logic_clk.v" in library work
Module <FSM_Decoder> compiled
Compiling verilog file "EN_BUF.v" in library work
Module <For_logic_clk> compiled
Compiling verilog file "DR_MUX.v" in library work
Module <EN_BUF> compiled
Compiling verilog file "DEMUX_2.v" in library work
Module <DR_MUX> compiled
Compiling verilog file "BS_register.v" in library work
Module <DEMUX_2> compiled
Compiling verilog file "BP_reg.v" in library work
Module <BS_register> compiled
Compiling verilog file "BIST_reg.v" in library work
Module <Bypass_reg> compiled
Compiling verilog file "BIST_out_bufer.v" in library work
Module <BIST_reg> compiled
Compiling verilog file "BIST_mem.v" in library work
Module <BIST_out_bufer> compiled
Compiling verilog file "BIST_FSM_Decoder.v" in library work
Module <BIST_mem> compiled
Compiling verilog file "BIST_FSM.v" in library work
Module <BIST_FSM_Decoder> compiled
Compiling verilog file "BIST_counter.v" in library work
Module <BIST_FSM> compiled
Compiling verilog file "BIST_Comparator.v" in library work
Module <BIST_counter> compiled
Compiling verilog file "BIST_Comand_Decoder.v" in library work
Module <BIST_Comparator> compiled
Compiling verilog file "BIST_bufer.v" in library work
Module <BIST_Comand_Decoder> compiled
Compiling verilog file "TAP_CONTROLLER.v" in library work
Module <BIST_bufer> compiled
Compiling verilog file "FUNCTION_Module.v" in library work
Module <TAP_CONTROLLER> compiled
Compiling verilog file "BIST_Mode_MUX.v" in library work
Module <FUNCTION_Module> compiled
Compiling verilog file "BIST_Mode_DEMUX.v" in library work
Module <BIST_Mode_MUX> compiled
Compiling verilog file "BIST_block.v" in library work
Module <BIST_Mode_DEMUX> compiled
Compiling verilog file "TAP_and_UUL.v" in library work
Module <BIST_block> compiled
Module <TAP_and_UUL> compiled
No errors in compilation
Analysis of file <"TAP_and_UUL.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TAP_and_UUL> in library <work>.

Analyzing hierarchy for module <BIST_Mode_MUX> in library <work> with parameters.
	N = "00000000000000000000000000000110"

Analyzing hierarchy for module <TAP_CONTROLLER> in library <work> with parameters.
	N = "00000000000000000000000000001001"

Analyzing hierarchy for module <BIST_block> in library <work>.

Analyzing hierarchy for module <FUNCTION_Module> in library <work>.

Analyzing hierarchy for module <BIST_Mode_DEMUX> in library <work> with parameters.
	N = "00000000000000000000000000000100"

Analyzing hierarchy for module <MUX_2> in library <work>.

Analyzing hierarchy for module <TAP_FSM> in library <work> with parameters.
	Cap_DR = "0100"
	Cap_IR = "1010"
	Ex1_DR = "0110"
	Ex1_IR = "1100"
	Ex2_DR = "1000"
	Ex2_IR = "1110"
	Pause_DR = "0111"
	Pause_IR = "1101"
	R_T_I = "0001"
	S_DR_Scan = "0010"
	S_IR_Scan = "0011"
	Sh_DR = "0101"
	Sh_IR = "1011"
	T_L_R = "0000"
	Up_DR = "1001"
	Up_IR = "1111"

Analyzing hierarchy for module <FSM_Decoder> in library <work> with parameters.
	Cap_DR = "0100"
	Cap_IR = "1010"
	Ex1_DR = "0110"
	Ex1_IR = "1100"
	Ex2_DR = "1000"
	Ex2_IR = "1110"
	Pause_DR = "0111"
	Pause_IR = "1101"
	R_T_I = "0001"
	S_DR_Scan = "0010"
	S_IR_Scan = "0011"
	Sh_DR = "0101"
	Sh_IR = "1011"
	T_L_R = "0000"
	Up_DR = "1001"
	Up_IR = "1111"

Analyzing hierarchy for module <Instruction_reg> in library <work>.

Analyzing hierarchy for module <I_Decoder> in library <work> with parameters.
	BYPASS = "111"
	EXTEST = "000"
	IDCODE = "001"
	RUNBIST = "011"
	SAMPLE_PRELOAD = "010"

Analyzing hierarchy for module <REG_TCK_Former> in library <work>.

Analyzing hierarchy for module <DR_MUX> in library <work>.

Analyzing hierarchy for module <Sel_MUX> in library <work>.

Analyzing hierarchy for module <OUT_TRIG> in library <work>.

Analyzing hierarchy for module <EN_BUF> in library <work>.

Analyzing hierarchy for module <Bypass_reg> in library <work>.

Analyzing hierarchy for module <ID_reg> in library <work> with parameters.
	N = "00000000000000000000000000011111"

Analyzing hierarchy for module <BS_register> in library <work> with parameters.
	N = "00000000000000000000000000001001"

Analyzing hierarchy for module <BIST_reg> in library <work> with parameters.
	N = "00000000000000000000000000001111"

Analyzing hierarchy for module <Log_test_clk_generator> in library <work>.

Analyzing hierarchy for module <BIST_FSM> in library <work> with parameters.
	logic_res = "01000"
	state0 = "00000"
	state1 = "00001"
	state1_1 = "00010"
	state1_2 = "00011"
	state2 = "00100"
	state2_1 = "00101"
	state2_2 = "00110"
	state2_3 = "00111"
	state2_4 = "01001"
	state2_5 = "01010"
	state2_6 = "01011"
	state2_7 = "01100"
	state2_8 = "01101"
	state2_9 = "01110"
	state3 = "01111"
	state4 = "10000"

Analyzing hierarchy for module <BIST_FSM_Decoder> in library <work> with parameters.
	logic_res = "01000"
	state0 = "00000"
	state1 = "00001"
	state1_1 = "00010"
	state1_2 = "00011"
	state2 = "00100"
	state2_1 = "00101"
	state2_2 = "00110"
	state2_3 = "00111"
	state2_4 = "01001"
	state2_5 = "01010"
	state2_6 = "01011"
	state2_7 = "01100"
	state2_8 = "01101"
	state2_9 = "01110"
	state3 = "01111"
	state4 = "10000"

Analyzing hierarchy for module <BIST_counter> in library <work>.

Analyzing hierarchy for module <BIST_mem> in library <work> with parameters.
	M = "00000000000000000000000000010000"
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <BIST_bufer> in library <work>.

Analyzing hierarchy for module <BIST_Comand_Decoder> in library <work>.

Analyzing hierarchy for module <BIST_Comparator> in library <work>.

Analyzing hierarchy for module <BIST_out_bufer> in library <work>.

Analyzing hierarchy for module <For_logic_clk> in library <work>.

Analyzing hierarchy for module <DEMUX_2> in library <work>.

Analyzing hierarchy for module <Insruction_reg_cell_reset> in library <work>.

Analyzing hierarchy for module <Insruction_reg_cell_set> in library <work>.

Analyzing hierarchy for module <D_trigger_reset> in library <work>.

Analyzing hierarchy for module <ID_reg_cell> in library <work>.

Analyzing hierarchy for module <BSC> in library <work>.

Analyzing hierarchy for module <BIST_reg_cell_reset> in library <work>.

Analyzing hierarchy for module <MUX_2> in library <work>.

Analyzing hierarchy for module <D_trigger> in library <work>.

Analyzing hierarchy for module <D_trigger_set> in library <work>.

Analyzing hierarchy for module <D_trigger_reset> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TAP_and_UUL>.
Module <TAP_and_UUL> is correct for synthesis.
 
Analyzing module <BIST_Mode_MUX> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <BIST_Mode_MUX> is correct for synthesis.
 
Analyzing module <MUX_2> in library <work>.
Module <MUX_2> is correct for synthesis.
 
Analyzing module <TAP_CONTROLLER> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <TAP_CONTROLLER> is correct for synthesis.
 
Analyzing module <TAP_FSM> in library <work>.
	Cap_DR = 4'b0100
	Cap_IR = 4'b1010
	Ex1_DR = 4'b0110
	Ex1_IR = 4'b1100
	Ex2_DR = 4'b1000
	Ex2_IR = 4'b1110
	Pause_DR = 4'b0111
	Pause_IR = 4'b1101
	R_T_I = 4'b0001
	S_DR_Scan = 4'b0010
	S_IR_Scan = 4'b0011
	Sh_DR = 4'b0101
	Sh_IR = 4'b1011
	T_L_R = 4'b0000
	Up_DR = 4'b1001
	Up_IR = 4'b1111
WARNING:Xst:2321 - "TAP_FSM.v" line 155: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 155: $display : :T_L_R
WARNING:Xst:2321 - "TAP_FSM.v" line 161: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 161: $display : :R_T_I
WARNING:Xst:2321 - "TAP_FSM.v" line 167: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 167: $display : :S_DR_Scan
WARNING:Xst:2321 - "TAP_FSM.v" line 173: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 173: $display : :S_IR_Scan
WARNING:Xst:2321 - "TAP_FSM.v" line 179: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 179: $display : :Cap_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 185: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 185: $display : :Sh_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 191: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 191: $display : :Ex1_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 197: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 197: $display : :Pause_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 203: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 203: $display : :Ex2_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 209: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 209: $display : :Up_DR
WARNING:Xst:2321 - "TAP_FSM.v" line 215: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 215: $display : :Cap_IR
WARNING:Xst:2321 - "TAP_FSM.v" line 221: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 221: $display : :Sh_IR
WARNING:Xst:2321 - "TAP_FSM.v" line 227: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 227: $display : :Ex1_IR
WARNING:Xst:2321 - "TAP_FSM.v" line 233: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 233: $display : :Pause_IR
WARNING:Xst:2321 - "TAP_FSM.v" line 239: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 239: $display : :Ex2_IR
WARNING:Xst:2321 - "TAP_FSM.v" line 245: Parameter 1 ($time) is not supported in call of system task $display.
"TAP_FSM.v" line 245: $display : :Up_IR
Module <TAP_FSM> is correct for synthesis.
 
Analyzing module <FSM_Decoder> in library <work>.
	Cap_DR = 4'b0100
	Cap_IR = 4'b1010
	Ex1_DR = 4'b0110
	Ex1_IR = 4'b1100
	Ex2_DR = 4'b1000
	Ex2_IR = 4'b1110
	Pause_DR = 4'b0111
	Pause_IR = 4'b1101
	R_T_I = 4'b0001
	S_DR_Scan = 4'b0010
	S_IR_Scan = 4'b0011
	Sh_DR = 4'b0101
	Sh_IR = 4'b1011
	T_L_R = 4'b0000
	Up_DR = 4'b1001
	Up_IR = 4'b1111
Module <FSM_Decoder> is correct for synthesis.
 
Analyzing module <Instruction_reg> in library <work>.
Module <Instruction_reg> is correct for synthesis.
 
Analyzing module <Insruction_reg_cell_reset> in library <work>.
Module <Insruction_reg_cell_reset> is correct for synthesis.
 
Analyzing module <D_trigger> in library <work>.
Module <D_trigger> is correct for synthesis.
 
Analyzing module <D_trigger_reset> in library <work>.
Module <D_trigger_reset> is correct for synthesis.
 
Analyzing module <Insruction_reg_cell_set> in library <work>.
Module <Insruction_reg_cell_set> is correct for synthesis.
 
Analyzing module <D_trigger_set> in library <work>.
Module <D_trigger_set> is correct for synthesis.
 
Analyzing module <I_Decoder> in library <work>.
	BYPASS = 3'b111
	EXTEST = 3'b000
	IDCODE = 3'b001
	RUNBIST = 3'b011
	SAMPLE_PRELOAD = 3'b010
Module <I_Decoder> is correct for synthesis.
 
Analyzing module <REG_TCK_Former> in library <work>.
Module <REG_TCK_Former> is correct for synthesis.
 
Analyzing module <DR_MUX> in library <work>.
Module <DR_MUX> is correct for synthesis.
 
Analyzing module <Sel_MUX> in library <work>.
Module <Sel_MUX> is correct for synthesis.
 
Analyzing module <OUT_TRIG> in library <work>.
Module <OUT_TRIG> is correct for synthesis.
 
Analyzing module <EN_BUF> in library <work>.
Module <EN_BUF> is correct for synthesis.
 
Analyzing module <Bypass_reg> in library <work>.
Module <Bypass_reg> is correct for synthesis.
 
Analyzing module <ID_reg> in library <work>.
	N = 32'sb00000000000000000000000000011111
Module <ID_reg> is correct for synthesis.
 
Analyzing module <ID_reg_cell> in library <work>.
Module <ID_reg_cell> is correct for synthesis.
 
Analyzing module <BS_register> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <BS_register> is correct for synthesis.
 
Analyzing module <BSC> in library <work>.
Module <BSC> is correct for synthesis.
 
Analyzing module <BIST_reg> in library <work>.
	N = 32'sb00000000000000000000000000001111
Module <BIST_reg> is correct for synthesis.
 
Analyzing module <BIST_reg_cell_reset> in library <work>.
Module <BIST_reg_cell_reset> is correct for synthesis.
 
Analyzing module <Log_test_clk_generator> in library <work>.
Module <Log_test_clk_generator> is correct for synthesis.
 
Analyzing module <BIST_block> in library <work>.
Module <BIST_block> is correct for synthesis.
 
Analyzing module <BIST_FSM> in library <work>.
	logic_res = 5'b01000
	state0 = 5'b00000
	state1 = 5'b00001
	state1_1 = 5'b00010
	state1_2 = 5'b00011
	state2 = 5'b00100
	state2_1 = 5'b00101
	state2_2 = 5'b00110
	state2_3 = 5'b00111
	state2_4 = 5'b01001
	state2_5 = 5'b01010
	state2_6 = 5'b01011
	state2_7 = 5'b01100
	state2_8 = 5'b01101
	state2_9 = 5'b01110
	state3 = 5'b01111
	state4 = 5'b10000
WARNING:Xst:2321 - "BIST_FSM.v" line 155: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 155: $display : :state0
WARNING:Xst:2321 - "BIST_FSM.v" line 161: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 161: $display : :state1
WARNING:Xst:2321 - "BIST_FSM.v" line 167: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 167: $display : :state1_1
WARNING:Xst:2321 - "BIST_FSM.v" line 173: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 173: $display : :state1_2
WARNING:Xst:2321 - "BIST_FSM.v" line 179: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 179: $display : :state2
WARNING:Xst:2321 - "BIST_FSM.v" line 184: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 184: $display : :state2_1
WARNING:Xst:2321 - "BIST_FSM.v" line 189: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 189: $display : :state2_2
WARNING:Xst:2321 - "BIST_FSM.v" line 194: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 194: $display : :state2_3
WARNING:Xst:2321 - "BIST_FSM.v" line 200: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 200: $display : :logic_res
WARNING:Xst:2321 - "BIST_FSM.v" line 206: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 206: $display : :state2_4
WARNING:Xst:2321 - "BIST_FSM.v" line 211: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 211: $display : :state2_5
WARNING:Xst:2321 - "BIST_FSM.v" line 216: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 216: $display : :state2_6
WARNING:Xst:2321 - "BIST_FSM.v" line 221: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 221: $display : :state2_7
WARNING:Xst:2321 - "BIST_FSM.v" line 226: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 226: $display : :state2_8
WARNING:Xst:2321 - "BIST_FSM.v" line 231: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 231: $display : :state2_9
WARNING:Xst:2321 - "BIST_FSM.v" line 237: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 237: $display : :state3
WARNING:Xst:2321 - "BIST_FSM.v" line 243: Parameter 1 ($time) is not supported in call of system task $display.
"BIST_FSM.v" line 243: $display : :state4
Module <BIST_FSM> is correct for synthesis.
 
Analyzing module <BIST_FSM_Decoder> in library <work>.
	logic_res = 5'b01000
	state0 = 5'b00000
	state1 = 5'b00001
	state1_1 = 5'b00010
	state1_2 = 5'b00011
	state2 = 5'b00100
	state2_1 = 5'b00101
	state2_2 = 5'b00110
	state2_3 = 5'b00111
	state2_4 = 5'b01001
	state2_5 = 5'b01010
	state2_6 = 5'b01011
	state2_7 = 5'b01100
	state2_8 = 5'b01101
	state2_9 = 5'b01110
	state3 = 5'b01111
	state4 = 5'b10000
Module <BIST_FSM_Decoder> is correct for synthesis.
 
Analyzing module <BIST_counter> in library <work>.
Module <BIST_counter> is correct for synthesis.
 
Analyzing module <BIST_mem> in library <work>.
	M = 32'sb00000000000000000000000000010000
	N = 32'sb00000000000000000000000000001000
Module <BIST_mem> is correct for synthesis.
 
Analyzing module <BIST_bufer> in library <work>.
Module <BIST_bufer> is correct for synthesis.
 
Analyzing module <BIST_Comand_Decoder> in library <work>.
Module <BIST_Comand_Decoder> is correct for synthesis.
 
Analyzing module <BIST_Comparator> in library <work>.
Module <BIST_Comparator> is correct for synthesis.
 
Analyzing module <BIST_out_bufer> in library <work>.
Module <BIST_out_bufer> is correct for synthesis.
 
Analyzing module <For_logic_clk> in library <work>.
Module <For_logic_clk> is correct for synthesis.
 
Analyzing module <FUNCTION_Module> in library <work>.
WARNING:Xst:2321 - "FUNCTION_Module.v" line 209: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 209: $display : :4'b0000
WARNING:Xst:2321 - "FUNCTION_Module.v" line 215: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 215: $display : :4'b0001
WARNING:Xst:2321 - "FUNCTION_Module.v" line 221: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 221: $display : :4'b0010
WARNING:Xst:2321 - "FUNCTION_Module.v" line 227: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 227: $display : :4'b0011
WARNING:Xst:2321 - "FUNCTION_Module.v" line 233: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 233: $display : :4'b0100
WARNING:Xst:2321 - "FUNCTION_Module.v" line 239: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 239: $display : :4'b0101
WARNING:Xst:2321 - "FUNCTION_Module.v" line 245: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 245: $display : :4'b0110
WARNING:Xst:2321 - "FUNCTION_Module.v" line 251: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 251: $display : :4'b0111
WARNING:Xst:2321 - "FUNCTION_Module.v" line 257: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 257: $display : :4'b1000
WARNING:Xst:2321 - "FUNCTION_Module.v" line 263: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 263: $display : :4'b1001
WARNING:Xst:2321 - "FUNCTION_Module.v" line 269: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 269: $display : :4'b1010
WARNING:Xst:2321 - "FUNCTION_Module.v" line 275: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 275: $display : :4'b1011
WARNING:Xst:2321 - "FUNCTION_Module.v" line 281: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 281: $display : :4'b1100
WARNING:Xst:2321 - "FUNCTION_Module.v" line 287: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 287: $display : :4'b1101
WARNING:Xst:2321 - "FUNCTION_Module.v" line 293: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 293: $display : :4'b1110
WARNING:Xst:2321 - "FUNCTION_Module.v" line 299: Parameter 1 ($time) is not supported in call of system task $display.
"FUNCTION_Module.v" line 299: $display : :4'b1111
Module <FUNCTION_Module> is correct for synthesis.
 
Analyzing module <BIST_Mode_DEMUX> in library <work>.
	N = 32'sb00000000000000000000000000000100
Module <BIST_Mode_DEMUX> is correct for synthesis.
 
Analyzing module <DEMUX_2> in library <work>.
Module <DEMUX_2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <BIST_mem> has a constant value of 100000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FUNCTION_Module>.
    Related source file is "FUNCTION_Module.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 102                                            |
    | Inputs             | 16                                             |
    | Outputs            | 4                                              |
    | Clock              | TCK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FUNCTION_Module> synthesized.


Synthesizing Unit <MUX_2>.
    Related source file is "MUX_2.v".
Unit <MUX_2> synthesized.


Synthesizing Unit <TAP_FSM>.
    Related source file is "TAP_FSM.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 32                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | TCK                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <TAP_FSM> synthesized.


Synthesizing Unit <FSM_Decoder>.
    Related source file is "FSM_Decoder.v".
    Found 16x10-bit ROM for signal <Signal>.
    Found 1-bit register for signal <Update_DR>.
    Found 1-bit register for signal <Update_IR>.
    Found 1-bit register for signal <Shift_DR>.
    Found 1-bit register for signal <EN_TDO>.
    Found 1-bit register for signal <Capture_DR>.
    Found 1-bit register for signal <Run_Test_Idle>.
    Found 1-bit register for signal <Shift_IR>.
    Found 1-bit register for signal <Test_Log_Res>.
    Found 1-bit register for signal <Capture_IR>.
    Found 1-bit register for signal <Select>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <FSM_Decoder> synthesized.


Synthesizing Unit <I_Decoder>.
    Related source file is "I_Decoder.v".
Unit <I_Decoder> synthesized.


Synthesizing Unit <REG_TCK_Former>.
    Related source file is "REG_TCK_Former.v".
Unit <REG_TCK_Former> synthesized.


Synthesizing Unit <DR_MUX>.
    Related source file is "DR_MUX.v".
    Found 1-bit 4-to-1 multiplexer for signal <To_Sel_MUX>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DR_MUX> synthesized.


Synthesizing Unit <Sel_MUX>.
    Related source file is "Sel_MUX.v".
Unit <Sel_MUX> synthesized.


Synthesizing Unit <OUT_TRIG>.
    Related source file is "OUT_TRIG.v".
    Found 1-bit register for signal <To_EN_BUF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OUT_TRIG> synthesized.


Synthesizing Unit <EN_BUF>.
    Related source file is "EN_BUF.v".
    Found 1-bit tristate buffer for signal <TDO>.
    Summary:
	inferred   1 Tristate(s).
Unit <EN_BUF> synthesized.


Synthesizing Unit <Log_test_clk_generator>.
    Related source file is "Log_test_clk_generator.v".
    Found 1-bit register for signal <In>.
    Found 1-bit register for signal <Out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Log_test_clk_generator> synthesized.


Synthesizing Unit <D_trigger>.
    Related source file is "D_trigger.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_trigger> synthesized.


Synthesizing Unit <D_trigger_reset>.
    Related source file is "D_trigger_reset.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_trigger_reset> synthesized.


Synthesizing Unit <D_trigger_set>.
    Related source file is "D_trigger_set.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_trigger_set> synthesized.


Synthesizing Unit <BIST_FSM>.
    Related source file is "BIST_FSM.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 27                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | BIST_clk                  (rising_edge)        |
    | Reset              | res                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <BIST_FSM> synthesized.


Synthesizing Unit <BIST_FSM_Decoder>.
    Related source file is "BIST_FSM_Decoder.v".
    Found 1-bit register for signal <Set_error>.
    Found 1-bit register for signal <Bufer_res>.
    Found 1-bit register for signal <Log_RES>.
    Found 1-bit register for signal <Counter_incr_en>.
    Found 1-bit register for signal <Counter_res>.
    Found 1-bit register for signal <En_Log_clk>.
    Found 1-bit register for signal <Bufer_we>.
    Found 1-bit register for signal <Mem_res>.
    Found 1-bit register for signal <Out_buf_res>.
    Found 1-bit register for signal <Mem_we>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <BIST_FSM_Decoder> synthesized.


Synthesizing Unit <BIST_counter>.
    Related source file is "BIST_counter.v".
    Found 8-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
Unit <BIST_counter> synthesized.


Synthesizing Unit <BIST_mem>.
    Related source file is "BIST_mem.v".
    Found 16-bit 256-to-1 multiplexer for signal <out>.
    Found 4096-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 4096 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <BIST_mem> synthesized.


Synthesizing Unit <BIST_bufer>.
    Related source file is "BIST_bufer.v".
    Found 8-bit register for signal <Out_com>.
    Found 8-bit register for signal <Out_data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <BIST_bufer> synthesized.


Synthesizing Unit <BIST_Comand_Decoder>.
    Related source file is "BIST_Comand_Decoder.v".
Unit <BIST_Comand_Decoder> synthesized.


Synthesizing Unit <BIST_Comparator>.
    Related source file is "BIST_Comparator.v".
    Found 4-bit comparator equal for signal <Error_flag$cmp_eq0000> created at line 28.
    Summary:
	inferred   1 Comparator(s).
Unit <BIST_Comparator> synthesized.


Synthesizing Unit <BIST_out_bufer>.
    Related source file is "BIST_out_bufer.v".
    Found 16-bit register for signal <Output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <BIST_out_bufer> synthesized.


Synthesizing Unit <For_logic_clk>.
    Related source file is "For_logic_clk.v".
Unit <For_logic_clk> synthesized.


Synthesizing Unit <DEMUX_2>.
    Related source file is "DEMUX_2.v".
Unit <DEMUX_2> synthesized.


Synthesizing Unit <BIST_Mode_MUX>.
    Related source file is "BIST_Mode_MUX.v".
Unit <BIST_Mode_MUX> synthesized.


Synthesizing Unit <BIST_block>.
    Related source file is "BIST_block.v".
Unit <BIST_block> synthesized.


Synthesizing Unit <BIST_Mode_DEMUX>.
    Related source file is "BIST_Mode_DEMUX.v".
Unit <BIST_Mode_DEMUX> synthesized.


Synthesizing Unit <Bypass_reg>.
    Related source file is "BP_reg.v".
Unit <Bypass_reg> synthesized.


Synthesizing Unit <Insruction_reg_cell_reset>.
    Related source file is "Insruction_reg_cell_reset.v".
Unit <Insruction_reg_cell_reset> synthesized.


Synthesizing Unit <Insruction_reg_cell_set>.
    Related source file is "Instruction_reg_cell_set.v".
Unit <Insruction_reg_cell_set> synthesized.


Synthesizing Unit <ID_reg_cell>.
    Related source file is "ID_reg_cell.v".
Unit <ID_reg_cell> synthesized.


Synthesizing Unit <BSC>.
    Related source file is "BSC.v".
Unit <BSC> synthesized.


Synthesizing Unit <BIST_reg_cell_reset>.
    Related source file is "BIST_reg_cell_reset.v".
Unit <BIST_reg_cell_reset> synthesized.


Synthesizing Unit <Instruction_reg>.
    Related source file is "Instruction_reg.v".
WARNING:Xst:653 - Signal <def> is used but never assigned. This sourceless signal will be automatically connected to value 01.
Unit <Instruction_reg> synthesized.


Synthesizing Unit <ID_reg>.
    Related source file is "ID_reg.v".
WARNING:Xst:653 - Signal <ID_code> is used but never assigned. This sourceless signal will be automatically connected to value 00010010011000010000000010010011.
Unit <ID_reg> synthesized.


Synthesizing Unit <BS_register>.
    Related source file is "BS_register.v".
Unit <BS_register> synthesized.


Synthesizing Unit <BIST_reg>.
    Related source file is "BIST_reg.v".
Unit <BIST_reg> synthesized.


Synthesizing Unit <TAP_CONTROLLER>.
    Related source file is "TAP_CONTROLLER.v".
Unit <TAP_CONTROLLER> synthesized.


Synthesizing Unit <TAP_and_UUL>.
    Related source file is "TAP_and_UUL.v".
Unit <TAP_and_UUL> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 373
 1-bit register                                        : 114
 16-bit register                                       : 257
 8-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 256-to-1 multiplexer                           : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <BIST_block_M/BIST_FSM_M/state/FSM> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <TAP_CONTROLLER_M/TAP_FSM_M/state/FSM> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FUNCT_Module/state/FSM> on signal <state[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000100000000
 0011  | 0000000000010000
 0100  | 0000001000000000
 0101  | 0010000000000000
 0110  | 0000000000000100
 0111  | 0000010000000000
 1000  | 0001000000000000
 1001  | 0000000001000000
 1010  | 0100000000000000
 1011  | 0000000000100000
 1100  | 0000100000000000
 1101  | 0000000000001000
 1110  | 0000000010000000
 1111  | 1000000000000000
---------------------------
INFO:Xst:2261 - The FF/Latch <Mem_res> in Unit <BIST_FSM_Decoder_M> is equivalent to the following 2 FFs/Latches, which will be removed : <Out_buf_res> <Bufer_res> 
INFO:Xst:2261 - The FF/Latch <Output_8> in Unit <BIST_out_bufer_M> is equivalent to the following 3 FFs/Latches, which will be removed : <Output_9> <Output_10> <Output_11> 
INFO:Xst:2261 - The FF/Latch <Output_12> in Unit <BIST_out_bufer_M> is equivalent to the following 3 FFs/Latches, which will be removed : <Output_13> <Output_14> <Output_15> 
WARNING:Xst:1293 - FF/Latch <Output_12> has a constant value of 1 in block <BIST_out_bufer_M>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 4242
 Flip-Flops                                            : 4242
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Output_12> has a constant value of 1 in block <BIST_out_bufer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Output_13> has a constant value of 1 in block <BIST_out_bufer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Output_14> has a constant value of 1 in block <BIST_out_bufer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Output_15> has a constant value of 1 in block <BIST_out_bufer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Mem_res> in Unit <BIST_FSM_Decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <Out_buf_res> <Bufer_res> 
INFO:Xst:2261 - The FF/Latch <Output_8> in Unit <BIST_out_bufer> is equivalent to the following 3 FFs/Latches, which will be removed : <Output_9> <Output_10> <Output_11> 

Optimizing unit <TAP_and_UUL> ...

Optimizing unit <FUNCTION_Module> ...

Optimizing unit <BIST_FSM_Decoder> ...

Optimizing unit <BIST_mem> ...

Optimizing unit <BIST_bufer> ...

Optimizing unit <BIST_out_bufer> ...

Optimizing unit <BIST_block> ...

Optimizing unit <ID_reg> ...

Optimizing unit <BS_register> ...

Optimizing unit <BIST_reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TAP_and_UUL, actual ratio is 60.

Final Macro Processing ...

Processing Unit <TAP_and_UUL> :
	Found 2-bit shift register for signal <TAP_CONTROLLER_M/Log_test_clk_generator_M/Out>.
Unit <TAP_and_UUL> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4264
 Flip-Flops                                            : 4264
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TAP_and_UUL.ngr
Top Level Output File Name         : TAP_and_UUL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 4688
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 7
#      LUT2                        : 42
#      LUT3                        : 2179
#      LUT3_D                      : 18
#      LUT4                        : 423
#      MUXCY                       : 7
#      MUXF5                       : 1086
#      MUXF6                       : 528
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 4265
#      FD                          : 62
#      FD_1                        : 4
#      FDC                         : 20
#      FDC_1                       : 8
#      FDP                         : 1
#      FDR                         : 19
#      FDR_1                       : 7
#      FDRE                        : 2894
#      FDS                         : 15
#      FDSE                        : 1235
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 19
#      IBUF                        : 10
#      OBUF                        : 7
#      OBUFT                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                     3575  out of   5888    60%  
 Number of Slice Flip Flops:           4265  out of  11776    36%  
 Number of 4 input LUTs:               2674  out of  11776    22%  
    Number used as logic:              2673
    Number used as Shift registers:       1
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    372     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                                         | Load  |
--------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
TCK                                                                                   | IBUF+BUFG                                                     | 17    |
TAP_CONTROLLER_M/IR_Com_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/IR_Com_t_clk1:O)    | NONE(*)(TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Update_t/q) | 3     |
TAP_CONTROLLER_M/IR_Sh_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/IR_Sh_t_clk1:O)      | NONE(*)(TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Capture_t/q)| 3     |
TAP_CONTROLLER_M/BP_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/BP_t_clk1:O)            | NONE(*)(TAP_CONTROLLER_M/Bypass_reg_M/Bypass_t/q)             | 1     |
From_MUX_to_Logic<4>(BIST_MUX/bist_mux[4].MUX_cell/Out_f5:O)                          | NONE(*)(FUNCT_Module/state_FSM_FFd16)                         | 16    |
BIST_block_M/BIST_clk1(BIST_block_M/BIST_clk1:O)                                      | BUFG(*)(BIST_block_M/BIST_out_bufer_M/Output_0)               | 4142  |
TAP_CONTROLLER_M/ID_t_clk_w1(TAP_CONTROLLER_M/REG_TCK_Former_M/ID_t_clk1:O)           | BUFG(*)(TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/ID_t/q)            | 32    |
TAP_CONTROLLER_M/BSC_Up_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/BSC_Up_t_clk1:O)    | NONE(*)(TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Update_t/q)        | 10    |
TAP_CONTROLLER_M/BSC_Cap_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/BSC_Cap_t_clk1:O)  | NONE(*)(TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Capture_t/q)       | 10    |
TAP_CONTROLLER_M/BIST_Com_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/BIST_Com_t_clk1:O)| NONE(*)(TAP_CONTROLLER_M/BIST_reg_M/Cell_MSB/Update_t/q)      | 16    |
TAP_CONTROLLER_M/BIST_Sh_t_clk_w(TAP_CONTROLLER_M/REG_TCK_Former_M/BIST_Sh_t_clk1:O)  | NONE(*)(TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Capture_t/q)     | 16    |
--------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------+-----------------------------------------------+-------+
Control Signal                                              | Buffer(FF name)                               | Load  |
------------------------------------------------------------+-----------------------------------------------+-------+
From_MUX_to_Logic<5>(BIST_MUX/bist_mux[5].MUX_cell/Out_f5:O)| NONE(FUNCT_Module/state_FSM_FFd1)             | 16    |
BIST_FSM_RES(TAP_CONTROLLER_M/BIST_FSM_RES1:O)              | NONE(BIST_block_M/BIST_FSM_Decoder_M/Bufer_we)| 13    |
------------------------------------------------------------+-----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.638ns (Maximum Frequency: 94.003MHz)
   Minimum input arrival time before clock: 9.227ns
   Maximum output required time after clock: 9.748ns
   Maximum combinational path delay: 6.251ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'TCK'
  Clock period: 5.404ns (frequency: 185.048MHz)
  Total number of paths / destination ports: 70 / 24
-------------------------------------------------------------------------
Delay:               2.702ns (Levels of Logic = 1)
  Source:            TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4 (FF)
  Destination:       TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO (FF)
  Source Clock:      TCK rising
  Destination Clock: TCK falling

  Data Path: TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4 to TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.591   1.211  TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4 (TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4)
     LUT4:I0->O            1   0.648   0.000  TAP_CONTROLLER_M/FSM_Decoder_M/Mrom_Signal11 (TAP_CONTROLLER_M/FSM_Decoder_M/Mrom_Signal)
     FD_1:D                    0.252          TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO
    ----------------------------------------
    Total                      2.702ns (1.491ns logic, 1.211ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TAP_CONTROLLER_M/IR_Sh_t_clk_w'
  Clock period: 2.013ns (frequency: 496.771MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.013ns (Levels of Logic = 1)
  Source:            TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q (FF)
  Destination:       TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Capture_t/q (FF)
  Source Clock:      TAP_CONTROLLER_M/IR_Sh_t_clk_w rising
  Destination Clock: TAP_CONTROLLER_M/IR_Sh_t_clk_w rising

  Data Path: TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q to TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.527  TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q (TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q)
     LUT2:I1->O            1   0.643   0.000  TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Mode_shift_mux/Out1 (TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Capture_t/q
    ----------------------------------------
    Total                      2.013ns (1.486ns logic, 0.527ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'From_MUX_to_Logic<4>'
  Clock period: 5.676ns (frequency: 176.180MHz)
  Total number of paths / destination ports: 92 / 16
-------------------------------------------------------------------------
Delay:               5.676ns (Levels of Logic = 4)
  Source:            FUNCT_Module/state_FSM_FFd5 (FF)
  Destination:       FUNCT_Module/state_FSM_FFd14 (FF)
  Source Clock:      From_MUX_to_Logic<4> rising
  Destination Clock: From_MUX_to_Logic<4> rising

  Data Path: FUNCT_Module/state_FSM_FFd5 to FUNCT_Module/state_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.837  FUNCT_Module/state_FSM_FFd5 (FUNCT_Module/state_FSM_FFd5)
     LUT3:I1->O            1   0.643   0.423  FUNCT_Module/state_FSM_FFd14-In10 (FUNCT_Module/state_FSM_FFd14-In10)
     LUT4:I3->O            1   0.648   0.563  FUNCT_Module/state_FSM_FFd14-In42_SW0 (N619)
     LUT4:I0->O            1   0.648   0.423  FUNCT_Module/state_FSM_FFd14-In42 (FUNCT_Module/state_FSM_FFd14-In42)
     LUT4:I3->O            1   0.648   0.000  FUNCT_Module/state_FSM_FFd14-In57 (FUNCT_Module/state_FSM_FFd14-In)
     FDC:D                     0.252          FUNCT_Module/state_FSM_FFd14
    ----------------------------------------
    Total                      5.676ns (3.430ns logic, 2.246ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BIST_block_M/BIST_clk1'
  Clock period: 10.638ns (frequency: 94.003MHz)
  Total number of paths / destination ports: 49400 / 8303
-------------------------------------------------------------------------
Delay:               5.319ns (Levels of Logic = 2)
  Source:            BIST_block_M/BIST_FSM_Decoder_M/Mem_we (FF)
  Destination:       BIST_block_M/BIST_mem_M/mem_2_0 (FF)
  Source Clock:      BIST_block_M/BIST_clk1 falling
  Destination Clock: BIST_block_M/BIST_clk1 rising

  Data Path: BIST_block_M/BIST_FSM_Decoder_M/Mem_we to BIST_block_M/BIST_mem_M/mem_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           16   0.591   1.066  BIST_block_M/BIST_FSM_Decoder_M/Mem_we (BIST_block_M/BIST_FSM_Decoder_M/Mem_we)
     LUT3_D:I2->O         15   0.648   1.020  BIST_block_M/BIST_mem_M/mem_103_not000191 (BIST_block_M/BIST_mem_M/mem_103_not0001_bdd10)
     LUT4:I3->O           16   0.648   1.034  BIST_block_M/BIST_mem_M/mem_55_not000111 (BIST_block_M/BIST_mem_M/mem_55_not0001)
     FDRE:CE                   0.312          BIST_block_M/BIST_mem_M/mem_55_0
    ----------------------------------------
    Total                      5.319ns (2.199ns logic, 3.120ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TAP_CONTROLLER_M/ID_t_clk_w1'
  Clock period: 1.986ns (frequency: 503.525MHz)
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Delay:               1.986ns (Levels of Logic = 1)
  Source:            TAP_CONTROLLER_M/ID_reg_M/regis[3].Cell_t/ID_t/q (FF)
  Destination:       TAP_CONTROLLER_M/ID_reg_M/regis[2].Cell_t/ID_t/q (FF)
  Source Clock:      TAP_CONTROLLER_M/ID_t_clk_w1 rising
  Destination Clock: TAP_CONTROLLER_M/ID_t_clk_w1 rising

  Data Path: TAP_CONTROLLER_M/ID_reg_M/regis[3].Cell_t/ID_t/q to TAP_CONTROLLER_M/ID_reg_M/regis[2].Cell_t/ID_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  TAP_CONTROLLER_M/ID_reg_M/regis[3].Cell_t/ID_t/q (TAP_CONTROLLER_M/ID_reg_M/regis[3].Cell_t/ID_t/q)
     LUT2:I1->O            1   0.643   0.000  TAP_CONTROLLER_M/ID_reg_M/regis[2].Cell_t/instance_name/Out1 (TAP_CONTROLLER_M/ID_reg_M/regis[2].Cell_t/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/ID_reg_M/regis[2].Cell_t/ID_t/q
    ----------------------------------------
    Total                      1.986ns (1.486ns logic, 0.500ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TAP_CONTROLLER_M/BSC_Cap_t_clk_w'
  Clock period: 1.970ns (frequency: 507.614MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.970ns (Levels of Logic = 1)
  Source:            TAP_CONTROLLER_M/BS_reg_M/regis[5].Cell_t/Capture_t/q (FF)
  Destination:       TAP_CONTROLLER_M/BS_reg_M/regis[4].Cell_t/Capture_t/q (FF)
  Source Clock:      TAP_CONTROLLER_M/BSC_Cap_t_clk_w rising
  Destination Clock: TAP_CONTROLLER_M/BSC_Cap_t_clk_w rising

  Data Path: TAP_CONTROLLER_M/BS_reg_M/regis[5].Cell_t/Capture_t/q to TAP_CONTROLLER_M/BS_reg_M/regis[4].Cell_t/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.479  TAP_CONTROLLER_M/BS_reg_M/regis[5].Cell_t/Capture_t/q (TAP_CONTROLLER_M/BS_reg_M/regis[5].Cell_t/Capture_t/q)
     LUT3:I2->O            1   0.648   0.000  TAP_CONTROLLER_M/BS_reg_M/regis[4].Cell_t/Mode_shift_mux/Out1 (TAP_CONTROLLER_M/BS_reg_M/regis[4].Cell_t/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/BS_reg_M/regis[4].Cell_t/Capture_t/q
    ----------------------------------------
    Total                      1.970ns (1.491ns logic, 0.479ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TAP_CONTROLLER_M/BIST_Sh_t_clk_w'
  Clock period: 1.970ns (frequency: 507.614MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.970ns (Levels of Logic = 1)
  Source:            TAP_CONTROLLER_M/BIST_reg_M/regis[1].Cell_t/Capture_t/q (FF)
  Destination:       TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Capture_t/q (FF)
  Source Clock:      TAP_CONTROLLER_M/BIST_Sh_t_clk_w rising
  Destination Clock: TAP_CONTROLLER_M/BIST_Sh_t_clk_w rising

  Data Path: TAP_CONTROLLER_M/BIST_reg_M/regis[1].Cell_t/Capture_t/q to TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.479  TAP_CONTROLLER_M/BIST_reg_M/regis[1].Cell_t/Capture_t/q (TAP_CONTROLLER_M/BIST_reg_M/regis[1].Cell_t/Capture_t/q)
     LUT3:I2->O            1   0.648   0.000  TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Mode_shift_mux/Out1 (TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/BIST_reg_M/Cell_LSB/Capture_t/q
    ----------------------------------------
    Total                      1.970ns (1.491ns logic, 0.479ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TCK'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              2.988ns (Levels of Logic = 3)
  Source:            TMS (PAD)
  Destination:       TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4 (FF)
  Destination Clock: TCK rising

  Data Path: TMS to TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.849   0.963  TMS_IBUF (TMS2_OBUF)
     LUT3:I0->O            1   0.648   0.000  TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd3-In_F (N643)
     MUXF5:I0->O           1   0.276   0.000  TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd3-In (TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd3-In)
     FD:D                      0.252          TAP_CONTROLLER_M/TAP_FSM_M/state_FSM_FFd3
    ----------------------------------------
    Total                      2.988ns (2.025ns logic, 0.963ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TAP_CONTROLLER_M/IR_Sh_t_clk_w'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.450ns (Levels of Logic = 2)
  Source:            TDI (PAD)
  Destination:       TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q (FF)
  Destination Clock: TAP_CONTROLLER_M/IR_Sh_t_clk_w rising

  Data Path: TDI to TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.701  TDI_IBUF (TDI2_OBUF)
     LUT3:I2->O            1   0.648   0.000  TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Mode_shift_mux/Out1 (TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/Instruction_reg_M/Cell_2/Capture_t/q
    ----------------------------------------
    Total                      2.450ns (1.749ns logic, 0.701ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TAP_CONTROLLER_M/BP_t_clk_w'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.770ns (Levels of Logic = 1)
  Source:            TDI (PAD)
  Destination:       TAP_CONTROLLER_M/Bypass_reg_M/Bypass_t/q (FF)
  Destination Clock: TAP_CONTROLLER_M/BP_t_clk_w rising

  Data Path: TDI to TAP_CONTROLLER_M/Bypass_reg_M/Bypass_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.669  TDI_IBUF (TDI2_OBUF)
     FDR:D                     0.252          TAP_CONTROLLER_M/Bypass_reg_M/Bypass_t/q
    ----------------------------------------
    Total                      1.770ns (1.101ns logic, 0.669ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'From_MUX_to_Logic<4>'
  Total number of paths / destination ports: 239 / 16
-------------------------------------------------------------------------
Offset:              9.227ns (Levels of Logic = 8)
  Source:            Par_in<3> (PAD)
  Destination:       FUNCT_Module/state_FSM_FFd12 (FF)
  Destination Clock: From_MUX_to_Logic<4> rising

  Data Path: Par_in<3> to FUNCT_Module/state_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.527  Par_in_3_IBUF (Par_in_3_IBUF)
     LUT4:I1->O            1   0.643   0.423  BIST_MUX/bist_mux[3].MUX_cell/Out36_SW0 (N607)
     LUT4:I3->O           52   0.648   1.412  BIST_MUX/bist_mux[3].MUX_cell/Out36 (From_MUX_to_Logic<3>)
     LUT3:I0->O            3   0.648   0.674  FUNCT_Module/state_FSM_FFd8-In11 (FUNCT_Module/N6)
     LUT3:I0->O            1   0.648   0.452  FUNCT_Module/state_FSM_FFd12-In15 (FUNCT_Module/state_FSM_FFd12-In15)
     LUT4:I2->O            2   0.648   0.479  FUNCT_Module/state_FSM_FFd12-In18 (FUNCT_Module/state_FSM_FFd12-In18)
     LUT4:I2->O            1   0.648   0.000  FUNCT_Module/state_FSM_FFd12-In94_F (N653)
     MUXF5:I0->O           1   0.276   0.000  FUNCT_Module/state_FSM_FFd12-In94 (FUNCT_Module/state_FSM_FFd12-In)
     FDC:D                     0.252          FUNCT_Module/state_FSM_FFd12
    ----------------------------------------
    Total                      9.227ns (5.260ns logic, 3.967ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TAP_CONTROLLER_M/ID_t_clk_w1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.493ns (Levels of Logic = 2)
  Source:            TDI (PAD)
  Destination:       TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/ID_t/q (FF)
  Destination Clock: TAP_CONTROLLER_M/ID_t_clk_w1 rising

  Data Path: TDI to TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/ID_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.749  TDI_IBUF (TDI2_OBUF)
     LUT2:I1->O            1   0.643   0.000  TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/instance_name/Out1 (TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/ID_reg_M/Cell_MSB/ID_t/q
    ----------------------------------------
    Total                      2.493ns (1.744ns logic, 0.749ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TAP_CONTROLLER_M/BSC_Cap_t_clk_w'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              2.450ns (Levels of Logic = 2)
  Source:            TDI (PAD)
  Destination:       TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Capture_t/q (FF)
  Destination Clock: TAP_CONTROLLER_M/BSC_Cap_t_clk_w rising

  Data Path: TDI to TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.701  TDI_IBUF (TDI2_OBUF)
     LUT3:I2->O            1   0.648   0.000  TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Mode_shift_mux/Out1 (TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Mux_t)
     FD:D                      0.252          TAP_CONTROLLER_M/BS_reg_M/Cell_MSB/Capture_t/q
    ----------------------------------------
    Total                      2.450ns (1.749ns logic, 0.701ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TAP_CONTROLLER_M/BIST_Sh_t_clk_w'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.387ns (Levels of Logic = 1)
  Source:            TDI (PAD)
  Destination:       TAP_CONTROLLER_M/BIST_reg_M/Cell_MSB/Capture_t/q (FF)
  Destination Clock: TAP_CONTROLLER_M/BIST_Sh_t_clk_w rising

  Data Path: TDI to TAP_CONTROLLER_M/BIST_reg_M/Cell_MSB/Capture_t/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.669  TDI_IBUF (TDI2_OBUF)
     FDS:S                     0.869          TAP_CONTROLLER_M/BIST_reg_M/Cell_MSB/Capture_t/q
    ----------------------------------------
    Total                      2.387ns (1.718ns logic, 0.669ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TCK'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.401ns (Levels of Logic = 2)
  Source:            TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO (FF)
  Destination:       TDO (PAD)
  Source Clock:      TCK falling

  Data Path: TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO to TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.591   0.420  TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO (TAP_CONTROLLER_M/FSM_Decoder_M/EN_TDO)
     INV:I->O              2   0.648   0.447  TAP_CONTROLLER_M/EN_BUF_M/EN_TDO_inv1_INV_0 (TAP_CONTROLLER_M/EN_BUF_M/EN_TDO_inv)
     OBUFT:T->O                4.295          TDO_OBUFT (TDO)
    ----------------------------------------
    Total                      6.401ns (5.534ns logic, 0.867ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'From_MUX_to_Logic<4>'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              9.748ns (Levels of Logic = 4)
  Source:            FUNCT_Module/state_FSM_FFd13 (FF)
  Destination:       Par_out<0> (PAD)
  Source Clock:      From_MUX_to_Logic<4> rising

  Data Path: FUNCT_Module/state_FSM_FFd13 to Par_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.104  FUNCT_Module/state_FSM_FFd13 (FUNCT_Module/state_FSM_FFd13)
     LUT4:I0->O            1   0.648   0.500  FUNCT_Module/state_FSM_Out39 (FUNCT_Module/state_FSM_Out39)
     LUT2:I1->O            3   0.643   0.674  FUNCT_Module/state_FSM_Out310 (From_Logic_to_DEMUX<0>)
     LUT4:I0->O            1   0.648   0.420  TAP_CONTROLLER_M/BS_reg_M/Cell_LSB/Mode_test_mux/Out1 (Par_out_0_OBUF)
     OBUF:I->O                 4.520          Par_out_0_OBUF (Par_out<0>)
    ----------------------------------------
    Total                      9.748ns (7.050ns logic, 2.698ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TAP_CONTROLLER_M/IR_Com_t_clk_w'
  Total number of paths / destination ports: 24 / 4
-------------------------------------------------------------------------
Offset:              8.952ns (Levels of Logic = 3)
  Source:            TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Update_t/q (FF)
  Destination:       Par_out<3> (PAD)
  Source Clock:      TAP_CONTROLLER_M/IR_Com_t_clk_w rising

  Data Path: TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Update_t/q to Par_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   1.025  TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Update_t/q (TAP_CONTROLLER_M/Instruction_reg_M/Cell_1/Update_t/q)
     LUT3:I0->O           18   0.648   1.100  TAP_CONTROLLER_M/I_Decoder_M/EN_BP_cmp_eq00021 (BIST_Mode_Sel)
     LUT4:I2->O            1   0.648   0.420  TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Mode_test_mux/Out1 (Par_out_3_OBUF)
     OBUF:I->O                 4.520          Par_out_3_OBUF (Par_out<3>)
    ----------------------------------------
    Total                      8.952ns (6.407ns logic, 2.545ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TAP_CONTROLLER_M/BSC_Up_t_clk_w'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.602ns (Levels of Logic = 2)
  Source:            TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Update_t/q (FF)
  Destination:       Par_out<3> (PAD)
  Source Clock:      TAP_CONTROLLER_M/BSC_Up_t_clk_w rising

  Data Path: TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Update_t/q to Par_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.423  TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Update_t/q (TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Update_t/q)
     LUT4:I3->O            1   0.648   0.420  TAP_CONTROLLER_M/BS_reg_M/regis[3].Cell_t/Mode_test_mux/Out1 (Par_out_3_OBUF)
     OBUF:I->O                 4.520          Par_out_3_OBUF (Par_out<3>)
    ----------------------------------------
    Total                      6.602ns (5.759ns logic, 0.843ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               6.251ns (Levels of Logic = 2)
  Source:            TCK (PAD)
  Destination:       TCK2 (PAD)

  Data Path: TCK to TCK2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.849   0.882  TCK_IBUF (TCK2_OBUF1)
     OBUF:I->O                 4.520          TCK2_OBUF (TCK2)
    ----------------------------------------
    Total                      6.251ns (5.369ns logic, 0.882ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.04 secs
 
--> 

Total memory usage is 474596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :    8 (   0 filtered)

