// Seed: 3360862755
module module_0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6
    , id_19,
    output tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    output tri1 id_13,
    output logic id_14,
    input tri0 id_15,
    input wor id_16,
    input wor id_17
);
  assign id_6 = id_10 - id_17;
  initial assume #1  (1 == 1) id_14 <= "";
  module_0();
  wire id_20;
endmodule
