

================================================================
== Vitis HLS Report for 'mvm_sa_Pipeline_read_x_loop'
================================================================
* Date:           Wed Jul  6 15:16:20 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mvm_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_x_loop  |        6|        6|         4|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     165|     70|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     171|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     336|    408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mux_42_32_1_1_U1       |mux_42_32_1_1       |        0|   0|    0|  20|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  70|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_94_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln45_fu_236_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_88_p2                |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln42_1_fu_144_p2             |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln42_2_fu_168_p2             |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln42_3_fu_192_p2             |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln42_fu_104_p2               |      icmp|   0|  0|   8|           3|           1|
    |select_ln42_1_fu_154_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln42_2_fu_178_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln42_3_fu_202_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln42_fu_229_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 225|          57|          51|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                   Name                                                   | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                                                                                        |   9|          2|    3|          6|
    |i_1_fu_64                                                                                                 |   9|          2|    3|          6|
    |mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_o  |   9|          2|   32|         64|
    |mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_o  |   9|          2|   32|         64|
    |mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_o  |   9|          2|   32|         64|
    |mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_o    |   9|          2|   32|         64|
    |x_stream_TDATA_blk_n                                                                                      |   9|          2|    1|          2|
    +----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                     |  81|         18|  137|        274|
    +----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_64                         |   3|   0|    3|          0|
    |icmp_ln42_reg_263                 |   1|   0|    1|          0|
    |mul_ln45_reg_273                  |  32|   0|   32|          0|
    |tmp_3_reg_268                     |  32|   0|   32|          0|
    |tmp_reg_258                       |  32|   0|   32|          0|
    |icmp_ln42_reg_263                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 171|  32|  108|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------+--------------+
|                                                    RTL Ports                                                    | Dir | Bits|  Protocol  |                                                Source Object                                                |    C Type    |
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|ap_rst                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|ap_start                                                                                                         |   in|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|ap_done                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|ap_idle                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|ap_ready                                                                                                         |  out|    1|  ap_ctrl_hs|                                                                                  mvm_sa_Pipeline_read_x_loop|  return value|
|x_stream_TVALID                                                                                                  |   in|    1|        axis|                                                                                            x_stream_V_data_V|       pointer|
|x_stream_TDATA                                                                                                   |   in|   32|        axis|                                                                                            x_stream_V_data_V|       pointer|
|x_stream_TREADY                                                                                                  |  out|    1|        axis|                                                                                            x_stream_V_last_V|       pointer|
|x_stream_TLAST                                                                                                   |   in|    1|        axis|                                                                                            x_stream_V_last_V|       pointer|
|x_stream_TKEEP                                                                                                   |   in|    4|        axis|                                                                                            x_stream_V_keep_V|       pointer|
|x_stream_TSTRB                                                                                                   |   in|    4|        axis|                                                                                            x_stream_V_strb_V|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_i           |   in|   32|     ap_ovld|         mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_o           |  out|   32|     ap_ovld|         mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_o_ap_vld    |  out|    1|     ap_ovld|         mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0       |   in|   32|     ap_none|   mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11      |   in|   32|     ap_none|  mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22      |   in|   32|     ap_none|  mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33      |   in|   32|     ap_none|  mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_i         |   in|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_o         |  out|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_o_ap_vld  |  out|    1|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_i         |   in|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_o         |  out|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_o_ap_vld  |  out|    1|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_i         |   in|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_o         |  out|   32|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3|       pointer|
|mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_o_ap_vld  |  out|    1|     ap_ovld|       mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3|       pointer|
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------+--------------+

