`timescale 1ns / 1ps


module miniRV(
    input           clk_cpu,
    input           rst_n_i,
    input   [31:0]  irom_inst,              // 从irom读到的指令
    input   [31:0]  dram_rdata,             // 从dram读到的数据
    output  [31:0]  irom_addr,              // 输出给irom的地址
    output  [31:0]  dram_addr,              // 输出给dram的地址
    output  [31:0]  dram_wdata,             // 输出给dram的写数据
    output          dram_we,                // 输出给dram的读写控制信号
    // 测试用的输出信号
    output          debug_wb_have_inst,
    output  [31:0]  debug_wb_pc,
    output          debug_wb_ena,
    output  [4:0]   debug_wb_reg,
    output  [31:0]  debug_wb_value,
    output  [31:0]  debug_reg_x19
    );
    // 所有信号
    // STOP
    // 输入
    wire [31:0] stop_inst;
    // 输出
    wire        stop_have_inst;
    wire        stop_pipline_stop;
    // FORWARD
    // 输入
    wire [4:0]  forward_id_ex_reg1;
    wire [4:0]  forward_id_ex_reg2;
    wire [4:0]  forward_rf_rr1;
    wire [4:0]  forward_rf_rr2;
    wire [4:0]  forward_ex_mem_rd;
    wire        forward_ex_mem_rf_we;
    wire [4:0]  forward_mem_wb_rd;
    wire        forward_mem_wb_rf_we;
    wire [31:0] forward_mem_wb_rf_wdata_i;
    wire [31:0] forward_mem_wb_rf_wdata_o;
    // 输出
    wire [31:0] forward_id_ex_rd1_i;
    wire [31:0] forward_id_ex_rd2_i;
    wire [31:0] forward_id_ex_rd1_o;
    wire [31:0] forward_id_ex_rd2_o;
    wire        forward_rd1_i_sel;
    wire        forward_rd2_i_sel;
    wire        forward_rd1_o_sel;
    wire        forward_rd2_o_sel;
    // 取址 IF
    // PC
    // 输入
    wire        pc_have_inst;
    wire [31:0] pc_din;
    // 输出
    wire [31:0] pc_pc;
    wire [31:0] pc_pc4;
    
    // IF/ID 寄存器
    // 输入
    wire [31:0] if_id_pc4_i;
    wire [31:0] if_id_inst_i;
    wire [31:0] if_id_pc_i;
    wire        if_id_have_inst_i;
    // 输出
    wire [31:0] if_id_pc4_o;
    wire [31:0] if_id_inst_o;
    wire [31:0] if_id_pc_o;
    wire        if_id_have_inst_o;
    
    // 译码 ID
    // RF
    // 输入
    wire [4:0]  rf_rr1;
    wire [4:0]  rf_rr2;
    wire [4:0]  rf_wr;
    wire [31:0] rf_wd;
    wire        rf_we;
    // 输出
    wire [31:0] rf_rd1;
    wire [31:0] rf_rd2;
    // SEXT
    // 输入
    wire [24:0] sext_inst;
    wire [2:0]  sext_op;
    // 输出
    wire [31:0] sext_ext;
    // CONTROL
    // 输入
    wire [31:0] ctrl_inst;
    wire        ctrl_have_inst;
    // 输出
    wire [1:0]  ctrl_npc_op;
    wire        ctrl_pc_sel;
    wire        ctrl_imm_sel;
    wire [2:0]  ctrl_sext_op;
    wire [2:0]  ctrl_wd_sel;
    wire        ctrl_rf_we;
    wire [4:0]  ctrl_alu_op;
    wire        ctrl_alua_sel;
    wire        ctrl_alub_sel;
    wire        ctrl_dram_we;
    wire        ctrl_branch;
    wire [1:0]  ctrl_wdin_sel;
    
    // ID/EX 寄存器
    // 输入
    wire [31:0] id_ex_rd1_i;
    wire [31:0] id_ex_rd2_i;
    wire [31:0] id_ex_ext_i;
    wire [31:0] id_ex_pc_i;
    wire [31:0] id_ex_pc4_i;
    wire [4:0]  id_ex_wr_i;
    wire        id_ex_have_inst_i;
    wire [4:0]  id_ex_alu_op_i;
    wire        id_ex_alua_sel_i;
    wire        id_ex_alub_sel_i;
    wire        id_ex_branch_ctrl_i;
    wire        id_ex_pc_sel_i;
    wire [1:0]  id_ex_npc_op_i;
    wire        id_ex_imm_sel_i;
    wire        id_ex_dram_we_i;
    wire [1:0]  id_ex_wdin_sel_i;
    wire        id_ex_rf_we_i;
    wire [2:0]  id_ex_wd_sel_i;
    wire [4:0]  id_ex_reg1_i;
    wire [4:0]  id_ex_reg2_i;
    // 输出
    wire [31:0] id_ex_rd1_o;
    wire [31:0] id_ex_rd2_o;
    wire [31:0] id_ex_ext_o;
    wire [31:0] id_ex_pc_o;
    wire [31:0] id_ex_pc4_o;
    wire [4:0]  id_ex_wr_o;
    wire        id_ex_have_inst_o;
    wire [4:0]  id_ex_alu_op_o;
    wire        id_ex_alua_sel_o;
    wire        id_ex_alub_sel_o;
    wire        id_ex_branch_ctrl_o;
    wire        id_ex_pc_sel_o;
    wire [1:0]  id_ex_npc_op_o;
    wire        id_ex_imm_sel_o;
    wire        id_ex_dram_we_o;
    wire [1:0]  id_ex_wdin_sel_o;
    wire        id_ex_rf_we_o;
    wire [2:0]  id_ex_wd_sel_o;
    wire [4:0]  id_ex_reg1_o;
    wire [4:0]  id_ex_reg2_o;
    
    // 执行 EX
    // ALU
    // 输入
    wire [31:0] alu_a;
    wire [31:0] alu_b;
    wire [4:0]  alu_op;
    // 输出
    wire [31:0] alu_c;
    wire        alu_branch;
    // NPC
    // 输入
    wire [31:0] npc_pc;
    wire [31:0] npc_pc_pc;
    wire [31:0] npc_imm;
    wire [1:0]  npc_op;
    // 输出
    wire [31:0] npc_npc;
    // BRANCH
    // 输入
    wire        branch_ctrl;
    wire        branch_alu;
    wire [31:0] branch_exti;
    // 输出
    wire [31:0] branch_exto;
    
    // EX/MEM
    // 输入
    wire [31:0] ex_mem_aluc_i;
    wire [31:0] ex_mem_rd2_i;
    wire [31:0] ex_mem_pc4_i;
    wire [31:0] ex_mem_ext_i;
    wire        ex_mem_dram_we_i;
    wire [1:0]  ex_mem_wdin_sel_i;
    wire        ex_mem_rf_we_i;
    wire [2:0]  ex_mem_wd_sel_i;
    wire        ex_mem_have_inst_i;
    wire [4:0]  ex_mem_wr_i;
    wire [31:0] ex_mem_pc_i;
    // 输出
    wire [31:0] ex_mem_aluc_o;
    wire [31:0] ex_mem_rd2_o;
    wire [31:0] ex_mem_pc4_o;
    wire [31:0] ex_mem_ext_o;
    wire        ex_mem_dram_we_o;
    wire [1:0]  ex_mem_wdin_sel_o;
    wire        ex_mem_rf_we_o;
    wire [2:0]  ex_mem_wd_sel_o;
    wire        ex_mem_have_inst_o;
    wire [4:0]  ex_mem_wr_o;
    wire [31:0] ex_mem_pc_o;
    
    // MEM
    // 输入
    wire [31:0] rdata_sel_rdata;
    wire [1:0]  rdata_sel_addr;
    // 输出
    wire [31:0] rdata_sel_wb_lb;
    wire [31:0] rdata_sel_wb_lh;
    
    
    // MEM/WB 寄存器
    // 输入
    wire [31:0] mem_wb_aluc_i;
    wire [31:0] mem_wb_dramrd_i;
    wire [31:0] mem_wb_pc4_i;
    wire [31:0] mem_wb_ext_i;
    wire        mem_wb_rf_we_i;
    wire [2:0]  mem_wb_wd_sel_i;
    wire        mem_wb_have_inst_i;
    wire [4:0]  mem_wb_wr_i;
    wire [31:0] mem_wb_pc_i;
    wire [31:0] mem_wb_rf_wdata_i;
    // 输出
    wire [31:0] mem_wb_aluc_o;
    wire [31:0] mem_wb_dramrd_o;
    wire [31:0] mem_wb_pc4_o;
    wire [31:0] mem_wb_ext_o;
    wire        mem_wb_rf_we_o;
    wire [2:0]  mem_wb_wd_sel_o;
    wire        mem_wb_have_inst_o;
    wire [4:0]  mem_wb_wr_o;
    wire [31:0] mem_wb_pc_o;
    wire [31:0] mem_wb_rf_wdata_o;
    
    
    // 停顿
    stop u_stop(
        .clk_cpu        (clk_cpu),
        .rst_n_i        (rst_n_i),
        .inst_i         (stop_inst),
        .have_inst_o    (stop_have_inst),
        .pipline_stop   (stop_pipline_stop)
    );
    // 前递
    forward u_forward(
        .id_ex_reg1         (forward_id_ex_reg1),
        .id_ex_reg2         (forward_id_ex_reg2),
        .rf_rr1             (forward_rf_rr1),
        .rf_rr2             (forward_rf_rr2),
        .ex_mem_rd          (forward_ex_mem_rd),
        .ex_mem_rf_we       (forward_ex_mem_rf_we),
        .mem_wb_rd          (forward_mem_wb_rd),
        .mem_wb_rf_we       (forward_mem_wb_rf_we),
        .mem_wb_rf_wdata_i  (forward_mem_wb_rf_wdata_i),
        .mem_wb_rf_wdata_o  (forward_mem_wb_rf_wdata_o),
        
        .id_ex_rd1_i        (forward_id_ex_rd1_i),
        .id_ex_rd2_i        (forward_id_ex_rd2_i),
        .id_ex_rd1_o        (forward_id_ex_rd1_o),
        .id_ex_rd2_o        (forward_id_ex_rd2_o),
        .rd1_i_sel          (forward_rd1_i_sel),
        .rd2_i_sel          (forward_rd2_i_sel),
        .rd1_o_sel          (forward_rd1_o_sel),
        .rd2_o_sel          (forward_rd2_o_sel)
    );
    // IF
    // PC
    pc u_pc(
        .clk_i          (clk_cpu),
        .rst_n_i        (rst_n_i),
        .have_inst_i    (pc_have_inst),
        .din_i          (pc_din),
        .pc_o           (pc_pc),
        .pc4_o          (pc_pc4)
    );
    
    // IF/ID
    reg_if_id u_reg_if_id(
        .clk_i          (clk_cpu),
        .rst_n_i        (rst_n_i),
        .if_pc4         (if_id_pc4_i),
        .if_inst        (if_id_inst_i),
        .if_pc          (if_id_pc_i),
        .if_have_inst   (if_id_have_inst_i),
        .id_pc4         (if_id_pc4_o),
        .id_inst        (if_id_inst_o),
        .id_pc          (if_id_pc_o),
        .id_have_inst   (if_id_have_inst_o)
    );
    
    // ID
    // RF
    rf u_rf(
        .clk_i          (clk_cpu),
        .rst_n_i        (rst_n_i),
        .rr1_i          (rf_rr1),
        .rr2_i          (rf_rr2),
        .wr_i           (rf_wr),
        .wd_i           (rf_wd),
        .we             (rf_we),
        .rd1_o          (rf_rd1),
        .rd2_o          (rf_rd2),
        .debug_reg_x19  (debug_reg_x19)
    );
    // SEXT
    sext u_sext(
        .inst_i     (sext_inst),
        .sext_op    (sext_op),
        .ext_o      (sext_ext)
    );
    // CONTROL
    control u_control(
        .inst_i         (ctrl_inst),
        .have_inst_i    (ctrl_have_inst),
        .npc_op         (ctrl_npc_op),
        .pc_sel         (ctrl_pc_sel),
        .imm_sel        (ctrl_imm_sel),
        .sext_op        (ctrl_sext_op),
        .wd_sel         (ctrl_wd_sel),
        .rf_we          (ctrl_rf_we),
        .alu_op         (ctrl_alu_op),
        .alua_sel       (ctrl_alua_sel),
        .alub_sel       (ctrl_alub_sel),
        .dram_we        (ctrl_dram_we),
        .branch_o       (ctrl_branch),
        .wdin_sel       (ctrl_wdin_sel)
    );
    
    // ID/EX
    reg_id_ex u_reg_id_ex(
        .clk_i              (clk_cpu),
        .rst_n_i            (rst_n_i),
        .id_rd1             (id_ex_rd1_i),
        .id_rd2             (id_ex_rd2_i),
        .id_ext             (id_ex_ext_i),
        .id_pc              (id_ex_pc_i),
        .id_pc4             (id_ex_pc4_i),
        .id_wr              (id_ex_wr_i),
        .id_have_inst       (id_ex_have_inst_i),
        .id_alu_op          (id_ex_alu_op_i),
        .id_alua_sel        (id_ex_alua_sel_i),
        .id_alub_sel        (id_ex_alub_sel_i),
        .id_branch_ctrl     (id_ex_branch_ctrl_i),
        .id_pc_sel          (id_ex_pc_sel_i),
        .id_npc_op          (id_ex_npc_op_i),
        .id_imm_sel         (id_ex_imm_sel_i),
        .id_dram_we         (id_ex_dram_we_i),
        .id_wdin_sel        (id_ex_wdin_sel_i),
        .id_rf_we           (id_ex_rf_we_i),
        .id_wd_sel          (id_ex_wd_sel_i),
        .id_reg1            (id_ex_reg1_i),
        .id_reg2            (id_ex_reg2_i),
        .ex_rd1             (id_ex_rd1_o),
        .ex_rd2             (id_ex_rd2_o),
        .ex_ext             (id_ex_ext_o),
        .ex_pc              (id_ex_pc_o),
        .ex_pc4             (id_ex_pc4_o),
        .ex_wr              (id_ex_wr_o),
        .ex_have_inst       (id_ex_have_inst_o),
        .ex_alu_op          (id_ex_alu_op_o),
        .ex_alua_sel        (id_ex_alua_sel_o),
        .ex_alub_sel        (id_ex_alub_sel_o),
        .ex_branch_ctrl     (id_ex_branch_ctrl_o),
        .ex_pc_sel          (id_ex_pc_sel_o),
        .ex_npc_op          (id_ex_npc_op_o),
        .ex_imm_sel         (id_ex_imm_sel_o),
        .ex_dram_we         (id_ex_dram_we_o),
        .ex_wdin_sel        (id_ex_wdin_sel_o),
        .ex_rf_we           (id_ex_rf_we_o),
        .ex_wd_sel          (id_ex_wd_sel_o),
        .ex_reg1            (id_ex_reg1_o),
        .ex_reg2            (id_ex_reg2_o)
    );
    
    // EX
    // ALU
    alu u_alu(
        .a_i        (alu_a),
        .b_i        (alu_b),
        .alu_op     (alu_op),
        .branch_o   (alu_branch),
        .c_o        (alu_c)
    );
    // NPC
    npc u_npc(
        .pc_i       (npc_pc),
        .pc_pc_i    (npc_pc_pc),
        .imm_i      (npc_imm),
        .npc_op     (npc_op),
        .npc_o      (npc_npc)
    );
    // BRANCH
    branch u_branch(
        .ctrl_branch_i      (branch_ctrl),
        .alu_branch_i       (branch_alu),
        .ext_i              (branch_exti),
        .ext_o              (branch_exto)
    );
    
    // EX/MEM
    reg_ex_mem u_reg_ex_mem(
        .clk_i          (clk_cpu),
        .rst_n_i        (rst_n_i),
        .ex_aluc        (ex_mem_aluc_i),
        .ex_rd2         (ex_mem_rd2_i),
        .ex_pc4         (ex_mem_pc4_i),
        .ex_ext         (ex_mem_ext_i),
        .ex_dram_we     (ex_mem_dram_we_i),
        .ex_wdin_sel    (ex_mem_wdin_sel_i),
        .ex_rf_we       (ex_mem_rf_we_i),
        .ex_wd_sel      (ex_mem_wd_sel_i),
        .ex_have_inst   (ex_mem_have_inst_i),
        .ex_wr          (ex_mem_wr_i),
        .ex_pc          (ex_mem_pc_i),
        .mem_aluc       (ex_mem_aluc_o),
        .mem_rd2        (ex_mem_rd2_o),
        .mem_pc4        (ex_mem_pc4_o),
        .mem_ext        (ex_mem_ext_o),
        .mem_dram_we    (ex_mem_dram_we_o),
        .mem_wdin_sel   (ex_mem_wdin_sel_o),
        .mem_rf_we      (ex_mem_rf_we_o),
        .mem_wd_sel     (ex_mem_wd_sel_o),
        .mem_have_inst  (ex_mem_have_inst_o),
        .mem_wr         (ex_mem_wr_o),
        .mem_pc         (ex_mem_pc_o)
    );
    
    // MEM
    // RDATA_SEL
    rdata_sel u_rdata_sel(
        .rdata_i        (rdata_sel_rdata),
        .addr_i         (rdata_sel_addr),
        .wb_lb_o        (rdata_sel_wb_lb),
        .wb_lh_o        (rdata_sel_wb_lh)
    );
    
    // MEM/WB
    reg_mem_wb u_reg_mem_wb(
        .clk_i          (clk_cpu),
        .rst_n_i        (rst_n_i),
        .mem_aluc       (mem_wb_aluc_i),
        .mem_dramrd     (mem_wb_dramrd_i),
        .mem_pc4        (mem_wb_pc4_i),
        .mem_ext        (mem_wb_ext_i),
        .mem_rf_we      (mem_wb_rf_we_i),
        .mem_wd_sel     (mem_wb_wd_sel_i),
        .mem_have_inst  (mem_wb_have_inst_i),
        .mem_wr         (mem_wb_wr_i),
        .mem_pc         (mem_wb_pc_i),
        .mem_rf_wdata   (mem_wb_rf_wdata_i),
        .wb_aluc        (mem_wb_aluc_o),
        .wb_dramrd      (mem_wb_dramrd_o),
        .wb_pc4         (mem_wb_pc4_o),
        .wb_ext         (mem_wb_ext_o),
        .wb_rf_we       (mem_wb_rf_we_o),
        .wb_wd_sel      (mem_wb_wd_sel_o),
        .wb_have_inst   (mem_wb_have_inst_o),
        .wb_wr          (mem_wb_wr_o),
        .wb_pc          (mem_wb_pc_o),
        .wb_rf_wdata    (mem_wb_rf_wdata_o)
    );
    
    // wire

    assign stop_inst = irom_inst;

    assign forward_id_ex_reg1 =         id_ex_reg1_o;
    assign forward_id_ex_reg2 =         id_ex_reg2_o;
    assign forward_rf_rr1 =             if_id_inst_o[19:15];
    assign forward_rf_rr2 =             if_id_inst_o[24:20];
    assign forward_ex_mem_rd =          ex_mem_wr_o;
    assign forward_ex_mem_rf_we =       ex_mem_rf_we_o;
    assign forward_mem_wb_rd =          mem_wb_wr_o;
    assign forward_mem_wb_rf_we =       mem_wb_rf_we_o;
    assign forward_mem_wb_rf_wdata_i =  mem_wb_rf_wdata_i;
    assign forward_mem_wb_rf_wdata_o =  mem_wb_rf_wdata_o;

    assign pc_have_inst = stop_have_inst;
    assign pc_din = npc_npc;

    assign irom_addr = pc_pc;
    

    assign if_id_pc4_i = pc_pc4;
    assign if_id_inst_i = irom_inst;
    assign if_id_pc_i = pc_pc;
    assign if_id_have_inst_i = stop_have_inst;
    
    assign rf_rr1 = if_id_inst_o[19:15];
    assign rf_rr2 = if_id_inst_o[24:20];
    assign rf_wr =  mem_wb_wr_o;
    assign rf_wd =  mem_wb_rf_wdata_o;
    assign rf_we =  mem_wb_rf_we_o;

    assign sext_inst = if_id_inst_o[31:7];
    assign sext_op = ctrl_sext_op;

    assign ctrl_inst = if_id_inst_o;
    assign ctrl_have_inst = if_id_have_inst_o;
    

    wire [31:0] id_ex_rd1_o_forward;
    wire [31:0] id_ex_rd2_o_forward;
    assign id_ex_rd1_o_forward = (forward_rd1_o_sel)    ?   forward_id_ex_rd1_o : 
                                                            id_ex_rd1_o;
    assign id_ex_rd2_o_forward = (forward_rd2_o_sel)    ?   forward_id_ex_rd2_o : 
                                                            id_ex_rd2_o;
    assign id_ex_rd1_i =        (forward_rd1_i_sel) ?   forward_id_ex_rd1_i : 
                                                        rf_rd1;
    assign id_ex_rd2_i =        (forward_rd2_i_sel) ?   forward_id_ex_rd2_i : 
                                                        rf_rd2;
    assign id_ex_ext_i =        sext_ext;
    assign id_ex_pc_i =         if_id_pc_o;
    assign id_ex_pc4_i =        if_id_pc4_o;
    assign id_ex_wr_i =         if_id_inst_o[11:7];
    assign id_ex_have_inst_i =  if_id_have_inst_o;
    assign id_ex_alu_op_i =     ctrl_alu_op;
    assign id_ex_alua_sel_i =   ctrl_alua_sel;
    assign id_ex_alub_sel_i =   ctrl_alub_sel;
    assign id_ex_branch_ctrl_i = ctrl_branch;
    assign id_ex_pc_sel_i =     ctrl_pc_sel;
    assign id_ex_npc_op_i =     ctrl_npc_op;
    assign id_ex_imm_sel_i =    ctrl_imm_sel;
    assign id_ex_dram_we_i =    ctrl_dram_we;
    assign id_ex_wdin_sel_i =   ctrl_wdin_sel;
    assign id_ex_rf_we_i =      ctrl_rf_we;
    assign id_ex_wd_sel_i =     ctrl_wd_sel;
    assign id_ex_reg1_i =       if_id_inst_o[19:15];
    assign id_ex_reg2_i =       if_id_inst_o[24:20];

    assign alu_a =  id_ex_alua_sel_o    ?   id_ex_pc_o : 
                                            id_ex_rd1_o_forward;
    assign alu_b =  id_ex_alub_sel_o    ?   id_ex_ext_o : 
                                            id_ex_rd2_o_forward;
    assign alu_op = id_ex_alu_op_o;

    assign npc_pc =     id_ex_pc_sel_o  ?   id_ex_rd1_o_forward : 
                                            id_ex_pc_o;
    assign npc_pc_pc =  pc_pc;
    assign npc_imm =    id_ex_imm_sel_o ?   branch_exto : 
                                            id_ex_ext_o;
    assign npc_op =     id_ex_npc_op_o;

    assign branch_ctrl =    id_ex_branch_ctrl_o;
    assign branch_alu =     alu_branch;
    assign branch_exti =    id_ex_ext_o;


    assign ex_mem_aluc_i =      alu_c;
    assign ex_mem_rd2_i =       id_ex_rd2_o_forward;
    assign ex_mem_pc4_i =       id_ex_pc4_o;
    assign ex_mem_ext_i =       id_ex_ext_o;
    assign ex_mem_dram_we_i =   id_ex_dram_we_o;
    assign ex_mem_wdin_sel_i =  id_ex_wdin_sel_o;
    assign ex_mem_rf_we_i =     id_ex_rf_we_o;
    assign ex_mem_wd_sel_i =    id_ex_wd_sel_o;
    assign ex_mem_have_inst_i = id_ex_have_inst_o;
    assign ex_mem_wr_i =        id_ex_wr_o;
    assign ex_mem_pc_i =        id_ex_pc_o;

    assign dram_addr =      ex_mem_aluc_o;
    assign dram_wdata =     (ex_mem_wdin_sel_o == 2'b00)    ?   ex_mem_rd2_o : 
                            (ex_mem_wdin_sel_o == 2'b01)    ?   {24'h0, ex_mem_rd2_o[7:0]} : 
                            (ex_mem_wdin_sel_o == 2'b10)    ?   {16'h0, ex_mem_rd2_o[15:0]} : 
                                                                32'h0;
    assign dram_we =        ex_mem_dram_we_o;

    assign rdata_sel_rdata = dram_rdata;
    assign rdata_sel_addr =  ex_mem_aluc_o[1:0];

    assign mem_wb_aluc_i =      ex_mem_aluc_o;
    assign mem_wb_dramrd_i =    dram_rdata;
    assign mem_wb_pc4_i =       ex_mem_pc4_o;
    assign mem_wb_ext_i =       ex_mem_ext_o;
    assign mem_wb_rf_we_i =     ex_mem_rf_we_o;
    assign mem_wb_wd_sel_i =    ex_mem_wd_sel_o;
    assign mem_wb_have_inst_i = ex_mem_have_inst_o;
    assign mem_wb_wr_i =        ex_mem_wr_o;
    assign mem_wb_pc_i =        ex_mem_pc_o;
    assign mem_wb_rf_wdata_i =  (ex_mem_wd_sel_o == 3'b000) ?   ex_mem_aluc_o : 
                                (ex_mem_wd_sel_o == 3'b001) ?   dram_rdata : 
                                (ex_mem_wd_sel_o == 3'b010) ?   rdata_sel_wb_lb : 
                                (ex_mem_wd_sel_o == 3'b011) ?   rdata_sel_wb_lh : 
                                (ex_mem_wd_sel_o == 3'b100) ?   ex_mem_pc4_o : 
                                (ex_mem_wd_sel_o == 3'b101) ?   ex_mem_ext_o : 
                                                                32'h0;

    assign debug_wb_have_inst = mem_wb_have_inst_o;
    assign debug_wb_pc =        mem_wb_pc_o;
    assign debug_wb_ena =       mem_wb_rf_we_o;
    assign debug_wb_reg =       mem_wb_wr_o;
    assign debug_wb_value =     rf_wd;
endmodule
