$date
	Sat Aug 01 16:15:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tabla_8_SOP $end
$var wire 1 ! a_out1 $end
$var wire 1 " a_out2 $end
$var wire 1 # a_out3 $end
$var wire 1 $ a_out4 $end
$var wire 1 % a_out5 $end
$var wire 1 & a_out6 $end
$var wire 1 ' a_out7 $end
$var wire 1 ( n_out1 $end
$var wire 1 ) n_out2 $end
$var wire 1 * n_out3 $end
$var wire 1 + n_out4 $end
$var wire 1 , o_out1 $end
$var reg 1 - input1 $end
$var reg 1 . input2 $end
$var reg 1 / input3 $end
$var reg 1 0 input4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#1
0,
0!
0+
10
#2
1,
1"
1+
0*
00
1/
#3
0"
1#
0+
10
#4
0,
1+
0#
1*
0)
00
0/
1.
#5
0+
10
#6
1,
1$
1+
0*
00
1/
#7
0$
1%
0+
10
#8
1&
1+
1*
0%
1)
0(
00
0/
0.
1-
#9
0,
0&
0+
10
#10
1,
1'
1+
0*
00
1/
#11
0,
0'
0+
10
#12
1+
1*
0)
00
0/
1.
#13
0+
10
#14
1+
0*
00
1/
#15
0+
10
#16
