<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v</a>
defines: 
time_elapsed: 4.912s
ram usage: 70808 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp9bs5gv7d/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:9</a>: No timescale set for &#34;bsg_cache_to_test_dram_rx_reorder&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:9</a>: Compile module &#34;work@bsg_cache_to_test_dram_rx_reorder&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-73" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:73</a>: Compile generate block &#34;work@bsg_cache_to_test_dram_rx_reorder.reqn&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:9</a>: Top level module &#34;work@bsg_cache_to_test_dram_rx_reorder&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:41</a>: Cannot find a module definition for &#34;work@bsg_cache_to_test_dram_rx_reorder::bsg_parallel_in_serial_out&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-93" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:93</a>: Cannot find a module definition for &#34;work@bsg_cache_to_test_dram_rx_reorder.reqn::bsg_counter_clear_up&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp9bs5gv7d/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_cache_to_test_dram_rx_reorder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp9bs5gv7d/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp9bs5gv7d/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_cache_to_test_dram_rx_reorder.reqn::bsg_counter_clear_up&#39;.
Generating RTLIL representation for module `\work_bsg_cache_to_test_dram_rx_reorder&#39;.
Warning: wire &#39;\piso_v_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-111" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:111</a>.0-111.0.
Warning: wire &#39;\piso_data_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-112" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:112</a>.0-112.0.
Warning: wire &#39;\reqn.counter_clear&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-113" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:113</a>.0-113.0.
Warning: wire &#39;\reqn.counter_up&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-114" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:114</a>.0-114.0.
Warning: wire &#39;\reqn.clear_buffer&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-115" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:115</a>.0-115.0.
Warning: wire &#39;\reqn.write_buffer&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-116" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:116</a>.0-116.0.
Warning: wire &#39;\piso_v_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-119" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:119</a>.0-119.0.
Warning: wire &#39;\piso_data_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-120" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:120</a>.0-120.0.
Warning: wire &#39;\reqn.counter_clear&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-123" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:123</a>.0-123.0.
Warning: wire &#39;\reqn.write_buffer&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-124" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:124</a>.0-124.0.
Warning: wire &#39;\reqn.clear_buffer&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-125" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:125</a>.0-125.0.
Warning: wire &#39;\piso_v_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-128" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:128</a>.0-128.0.
Warning: wire &#39;\piso_data_li&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-129" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:129</a>.0-129.0.
Warning: wire &#39;\reqn.counter_up&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-132" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:132</a>.0-132.0.
Warning: wire &#39;\reqn.write_buffer&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-133" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:133</a>.0-133.0.
Warning: wire &#39;\reqn.data_buffer_v_r&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-140" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:140</a>.0-140.0.
Warning: wire &#39;\reqn.data_buffer_v_r&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-144" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:144</a>.0-144.0.
Warning: wire &#39;\reqn.data_buffer_v_r&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-147" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:147</a>.0-147.0.
Warning: wire &#39;\reqn.data_buffer_r&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-148" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:148</a>.0-148.0.
<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html#l-81" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v:81</a>: Warning: Range select [28:25] out of bounds on signal `\dram_ch_addr_i&#39;: Setting all 4 result bits to undef.
Generating RTLIL representation for module `\work_bsg_cache_to_test_dram_rx_reorder::bsg_parallel_in_serial_out&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_bsg_cache_to_test_dram_rx_reorder.reqn::bsg_counter_clear_up&#39; referenced in module `work_bsg_cache_to_test_dram_rx_reorder&#39; in cell `reqn.c0&#39; does not have a port named &#39;count_o&#39;.

</pre>
</body>