$date
	Thu Jun  1 18:31:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 3 ! tipo [2:0] $end
$var wire 5 " rs2 [4:0] $end
$var wire 5 # rs1 [4:0] $end
$var wire 1 $ regiwrite $end
$var wire 32 % reg9 [31:0] $end
$var wire 32 & reg8 [31:0] $end
$var wire 32 ' reg7 [31:0] $end
$var wire 32 ( reg6 [31:0] $end
$var wire 32 ) reg5 [31:0] $end
$var wire 32 * reg4 [31:0] $end
$var wire 32 + reg31 [31:0] $end
$var wire 32 , reg30 [31:0] $end
$var wire 32 - reg3 [31:0] $end
$var wire 32 . reg29 [31:0] $end
$var wire 32 / reg28 [31:0] $end
$var wire 32 0 reg27 [31:0] $end
$var wire 32 1 reg26 [31:0] $end
$var wire 32 2 reg25 [31:0] $end
$var wire 32 3 reg24 [31:0] $end
$var wire 32 4 reg23 [31:0] $end
$var wire 32 5 reg22 [31:0] $end
$var wire 32 6 reg21 [31:0] $end
$var wire 32 7 reg20 [31:0] $end
$var wire 32 8 reg2 [31:0] $end
$var wire 32 9 reg19 [31:0] $end
$var wire 32 : reg18 [31:0] $end
$var wire 32 ; reg17 [31:0] $end
$var wire 32 < reg16 [31:0] $end
$var wire 32 = reg15 [31:0] $end
$var wire 32 > reg14 [31:0] $end
$var wire 32 ? reg13 [31:0] $end
$var wire 32 @ reg12 [31:0] $end
$var wire 32 A reg11 [31:0] $end
$var wire 32 B reg10 [31:0] $end
$var wire 32 C reg1 [31:0] $end
$var wire 32 D reg0 [31:0] $end
$var wire 32 E reddataM [31:0] $end
$var wire 32 F readdata2R [31:0] $end
$var wire 32 G readdata1R [31:0] $end
$var wire 5 H rd [4:0] $end
$var wire 1 I pcsrc $end
$var wire 7 J opcode [6:0] $end
$var wire 1 K memwrite $end
$var wire 1 L memtoreg $end
$var wire 1 M memread $end
$var wire 32 N mem9 [31:0] $end
$var wire 32 O mem8 [31:0] $end
$var wire 32 P mem7 [31:0] $end
$var wire 32 Q mem63 [31:0] $end
$var wire 32 R mem62 [31:0] $end
$var wire 32 S mem61 [31:0] $end
$var wire 32 T mem60 [31:0] $end
$var wire 32 U mem6 [31:0] $end
$var wire 32 V mem59 [31:0] $end
$var wire 32 W mem58 [31:0] $end
$var wire 32 X mem57 [31:0] $end
$var wire 32 Y mem56 [31:0] $end
$var wire 32 Z mem55 [31:0] $end
$var wire 32 [ mem54 [31:0] $end
$var wire 32 \ mem53 [31:0] $end
$var wire 32 ] mem52 [31:0] $end
$var wire 32 ^ mem51 [31:0] $end
$var wire 32 _ mem50 [31:0] $end
$var wire 32 ` mem5 [31:0] $end
$var wire 32 a mem49 [31:0] $end
$var wire 32 b mem48 [31:0] $end
$var wire 32 c mem47 [31:0] $end
$var wire 32 d mem46 [31:0] $end
$var wire 32 e mem45 [31:0] $end
$var wire 32 f mem44 [31:0] $end
$var wire 32 g mem43 [31:0] $end
$var wire 32 h mem42 [31:0] $end
$var wire 32 i mem41 [31:0] $end
$var wire 32 j mem40 [31:0] $end
$var wire 32 k mem4 [31:0] $end
$var wire 32 l mem39 [31:0] $end
$var wire 32 m mem38 [31:0] $end
$var wire 32 n mem37 [31:0] $end
$var wire 32 o mem36 [31:0] $end
$var wire 32 p mem35 [31:0] $end
$var wire 32 q mem34 [31:0] $end
$var wire 32 r mem33 [31:0] $end
$var wire 32 s mem32 [31:0] $end
$var wire 32 t mem31 [31:0] $end
$var wire 32 u mem30 [31:0] $end
$var wire 32 v mem3 [31:0] $end
$var wire 32 w mem29 [31:0] $end
$var wire 32 x mem28 [31:0] $end
$var wire 32 y mem27 [31:0] $end
$var wire 32 z mem26 [31:0] $end
$var wire 32 { mem25 [31:0] $end
$var wire 32 | mem24 [31:0] $end
$var wire 32 } mem23 [31:0] $end
$var wire 32 ~ mem22 [31:0] $end
$var wire 32 !" mem21 [31:0] $end
$var wire 32 "" mem20 [31:0] $end
$var wire 32 #" mem2 [31:0] $end
$var wire 32 $" mem19 [31:0] $end
$var wire 32 %" mem18 [31:0] $end
$var wire 32 &" mem17 [31:0] $end
$var wire 32 '" mem16 [31:0] $end
$var wire 32 (" mem15 [31:0] $end
$var wire 32 )" mem14 [31:0] $end
$var wire 32 *" mem13 [31:0] $end
$var wire 32 +" mem12 [31:0] $end
$var wire 32 ," mem11 [31:0] $end
$var wire 32 -" mem10 [31:0] $end
$var wire 32 ." mem1 [31:0] $end
$var wire 32 /" mem0 [31:0] $end
$var wire 32 0" instrucao [31:0] $end
$var wire 12 1" immediate [11:0] $end
$var wire 7 2" funct7 [6:0] $end
$var wire 3 3" funct3 [2:0] $end
$var wire 1 4" clk $end
$var wire 1 5" branch $end
$var wire 1 6" alusrc $end
$var wire 32 7" aluresult2 [31:0] $end
$var wire 32 8" aluresult1 [31:0] $end
$var wire 4 9" alucontrol [3:0] $end
$var wire 32 :" PC [31:0] $end
$var reg 3 ;" estado [2:0] $end
$scope module alu $end
$var wire 3 <" estado [2:0] $end
$var wire 32 =" readdata2R [31:0] $end
$var wire 32 >" readdata1R [31:0] $end
$var wire 12 ?" immediate [11:0] $end
$var wire 1 4" clk $end
$var wire 1 5" branch $end
$var wire 1 6" alusrc $end
$var wire 4 @" alucontrol [3:0] $end
$var reg 32 A" aluresult1 [31:0] $end
$var reg 32 B" aluresult2 [31:0] $end
$var reg 1 I pcsrc $end
$upscope $end
$scope module clock $end
$var reg 1 4" clk $end
$upscope $end
$scope module decodificacao $end
$var wire 1 4" clk $end
$var wire 3 C" estado [2:0] $end
$var wire 32 D" instrucao [31:0] $end
$var reg 3 E" funct3 [2:0] $end
$var reg 7 F" funct7 [6:0] $end
$var reg 12 G" immediate [11:0] $end
$var reg 7 H" opcode [6:0] $end
$var reg 5 I" rd [4:0] $end
$var reg 5 J" rs1 [4:0] $end
$var reg 5 K" rs2 [4:0] $end
$var reg 3 L" tipo [2:0] $end
$upscope $end
$scope module lerinstrucao $end
$var wire 1 4" clk $end
$var wire 3 M" estado [2:0] $end
$var wire 32 N" PC [31:0] $end
$var reg 32 O" instrucao [31:0] $end
$upscope $end
$scope module memoria $end
$var wire 32 P" aluresult2 [31:0] $end
$var wire 1 4" clk $end
$var wire 3 Q" estado [2:0] $end
$var wire 12 R" immediate [11:0] $end
$var wire 5 S" rs2 [4:0] $end
$var wire 1 K memwrite $end
$var wire 1 M memread $end
$var reg 32 T" mem0 [31:0] $end
$var reg 32 U" mem1 [31:0] $end
$var reg 32 V" mem10 [31:0] $end
$var reg 32 W" mem11 [31:0] $end
$var reg 32 X" mem12 [31:0] $end
$var reg 32 Y" mem13 [31:0] $end
$var reg 32 Z" mem14 [31:0] $end
$var reg 32 [" mem15 [31:0] $end
$var reg 32 \" mem16 [31:0] $end
$var reg 32 ]" mem17 [31:0] $end
$var reg 32 ^" mem18 [31:0] $end
$var reg 32 _" mem19 [31:0] $end
$var reg 32 `" mem2 [31:0] $end
$var reg 32 a" mem20 [31:0] $end
$var reg 32 b" mem21 [31:0] $end
$var reg 32 c" mem22 [31:0] $end
$var reg 32 d" mem23 [31:0] $end
$var reg 32 e" mem24 [31:0] $end
$var reg 32 f" mem25 [31:0] $end
$var reg 32 g" mem26 [31:0] $end
$var reg 32 h" mem27 [31:0] $end
$var reg 32 i" mem28 [31:0] $end
$var reg 32 j" mem29 [31:0] $end
$var reg 32 k" mem3 [31:0] $end
$var reg 32 l" mem30 [31:0] $end
$var reg 32 m" mem31 [31:0] $end
$var reg 32 n" mem32 [31:0] $end
$var reg 32 o" mem33 [31:0] $end
$var reg 32 p" mem34 [31:0] $end
$var reg 32 q" mem35 [31:0] $end
$var reg 32 r" mem36 [31:0] $end
$var reg 32 s" mem37 [31:0] $end
$var reg 32 t" mem38 [31:0] $end
$var reg 32 u" mem39 [31:0] $end
$var reg 32 v" mem4 [31:0] $end
$var reg 32 w" mem40 [31:0] $end
$var reg 32 x" mem41 [31:0] $end
$var reg 32 y" mem42 [31:0] $end
$var reg 32 z" mem43 [31:0] $end
$var reg 32 {" mem44 [31:0] $end
$var reg 32 |" mem45 [31:0] $end
$var reg 32 }" mem46 [31:0] $end
$var reg 32 ~" mem47 [31:0] $end
$var reg 32 !# mem48 [31:0] $end
$var reg 32 "# mem49 [31:0] $end
$var reg 32 ## mem5 [31:0] $end
$var reg 32 $# mem50 [31:0] $end
$var reg 32 %# mem51 [31:0] $end
$var reg 32 &# mem52 [31:0] $end
$var reg 32 '# mem53 [31:0] $end
$var reg 32 (# mem54 [31:0] $end
$var reg 32 )# mem55 [31:0] $end
$var reg 32 *# mem56 [31:0] $end
$var reg 32 +# mem57 [31:0] $end
$var reg 32 ,# mem58 [31:0] $end
$var reg 32 -# mem59 [31:0] $end
$var reg 32 .# mem6 [31:0] $end
$var reg 32 /# mem60 [31:0] $end
$var reg 32 0# mem61 [31:0] $end
$var reg 32 1# mem62 [31:0] $end
$var reg 32 2# mem63 [31:0] $end
$var reg 32 3# mem7 [31:0] $end
$var reg 32 4# mem8 [31:0] $end
$var reg 32 5# mem9 [31:0] $end
$var reg 32 6# reddataM [31:0] $end
$upscope $end
$scope module registradores $end
$var wire 32 7# aluresult2 [31:0] $end
$var wire 1 4" clk $end
$var wire 3 8# estado [2:0] $end
$var wire 5 9# rd [4:0] $end
$var wire 32 :# reddataM [31:0] $end
$var wire 5 ;# rs1 [4:0] $end
$var wire 5 <# rs2 [4:0] $end
$var wire 1 $ regiwrite $end
$var wire 1 L memtoreg $end
$var reg 32 =# readdata1R [31:0] $end
$var reg 32 ># readdata2R [31:0] $end
$var reg 32 ?# reg0 [31:0] $end
$var reg 32 @# reg1 [31:0] $end
$var reg 32 A# reg10 [31:0] $end
$var reg 32 B# reg11 [31:0] $end
$var reg 32 C# reg12 [31:0] $end
$var reg 32 D# reg13 [31:0] $end
$var reg 32 E# reg14 [31:0] $end
$var reg 32 F# reg15 [31:0] $end
$var reg 32 G# reg16 [31:0] $end
$var reg 32 H# reg17 [31:0] $end
$var reg 32 I# reg18 [31:0] $end
$var reg 32 J# reg19 [31:0] $end
$var reg 32 K# reg2 [31:0] $end
$var reg 32 L# reg20 [31:0] $end
$var reg 32 M# reg21 [31:0] $end
$var reg 32 N# reg22 [31:0] $end
$var reg 32 O# reg23 [31:0] $end
$var reg 32 P# reg24 [31:0] $end
$var reg 32 Q# reg25 [31:0] $end
$var reg 32 R# reg26 [31:0] $end
$var reg 32 S# reg27 [31:0] $end
$var reg 32 T# reg28 [31:0] $end
$var reg 32 U# reg29 [31:0] $end
$var reg 32 V# reg3 [31:0] $end
$var reg 32 W# reg30 [31:0] $end
$var reg 32 X# reg31 [31:0] $end
$var reg 32 Y# reg4 [31:0] $end
$var reg 32 Z# reg5 [31:0] $end
$var reg 32 [# reg6 [31:0] $end
$var reg 32 \# reg7 [31:0] $end
$var reg 32 ]# reg8 [31:0] $end
$var reg 32 ^# reg9 [31:0] $end
$upscope $end
$scope module sinaisdecontrole $end
$var wire 1 4" clk $end
$var wire 3 _# funct3 [2:0] $end
$var wire 7 `# funct7 [6:0] $end
$var wire 3 a# tipo [2:0] $end
$var reg 4 b# alucontrol [3:0] $end
$var reg 2 c# aluop [1:0] $end
$var reg 1 6" alusrc $end
$var reg 1 5" branch $end
$var reg 1 M memread $end
$var reg 1 L memtoreg $end
$var reg 1 K memwrite $end
$var reg 1 $ regiwrite $end
$upscope $end
$scope module somapc $end
$var wire 1 4" clk $end
$var wire 3 d# estado [2:0] $end
$var wire 12 e# immediate [11:0] $end
$var wire 1 I pcsrc $end
$var reg 32 f# PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 f#
bx e#
b0 d#
bx c#
bx b#
bx a#
bx `#
bx _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b1111 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b11 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
b0 8#
bx 7#
bx 6#
b0 5#
b0 4#
b0 3#
bx 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b111 U"
b10 T"
bx S"
bx R"
b0 Q"
bx P"
bx O"
b0 N"
b0 M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
b0 C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
b0 <"
b0 ;"
b0 :"
bx 9"
bx 8"
bx 7"
x6"
x5"
04"
bx 3"
bx 2"
bx 1"
bx 0"
b10 /"
b111 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
bx Q
b0 P
b0 O
b0 N
xM
xL
xK
bx J
xI
bx H
bx G
bx F
bx E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b11 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b1111 )
b0 (
b0 '
b0 &
b0 %
x$
bx #
bx "
bx !
$end
#1
b1 :"
b1 N"
b1 f#
b11111100111000010000001010010011 0"
b11111100111000010000001010010011 D"
b11111100111000010000001010010011 O"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
14"
#3
04"
#5
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
14"
#7
04"
#9
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#11
04"
#13
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
14"
#15
04"
#17
14"
#19
04"
#21
14"
#23
04"
#25
14"
#27
04"
#29
14"
#31
04"
#33
14"
#35
04"
#37
b11110100101010010101000100011 0"
b11110100101010010101000100011 D"
b11110100101010010101000100011 O"
b10 :"
b10 N"
b10 f#
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#39
04"
#41
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b10 !
b10 L"
b10 a#
b10 3"
b10 E"
b10 _#
b1001 "
b1001 K"
b1001 S"
b1001 <#
b1010 #
b1010 J"
b1010 ;#
b111110100 1"
b111110100 ?"
b111110100 G"
b111110100 R"
b111110100 e#
14"
#43
04"
#45
b0 F
b0 ="
b0 >#
b0 G
b0 >"
b0 =#
16"
1L
05"
b10 9"
b10 @"
b10 b#
0M
1K
0$
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#47
04"
#49
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
0I
b0 8"
b0 A"
b111110100 7"
b111110100 B"
b111110100 P"
b111110100 7#
14"
#51
04"
#53
14"
#55
04"
#57
14"
#59
04"
#61
14"
#63
04"
#65
14"
#67
04"
#69
14"
#71
04"
#73
b11 :"
b11 N"
b11 f#
b1000000011100110000001010110011 0"
b1000000011100110000001010110011 D"
b1000000011100110000001010110011 O"
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#75
04"
#77
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b11 !
b11 L"
b11 a#
b0 3"
b0 E"
b0 _#
b101 H
b101 I"
b101 9#
b110 #
b110 J"
b110 ;#
b111 "
b111 K"
b111 S"
b111 <#
b100000 2"
b100000 F"
b100000 `#
14"
#79
04"
#81
06"
0L
b110 9"
b110 @"
b110 b#
0K
1$
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#83
04"
#85
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
b0 7"
b0 B"
b0 P"
b0 7#
14"
#87
04"
#89
14"
#91
04"
#93
14"
#95
04"
#97
14"
#99
04"
#101
14"
#103
04"
#105
14"
#107
04"
#109
b11000111101001110110011 0"
b11000111101001110110011 D"
b11000111101001110110011 O"
b100 :"
b100 N"
b100 f#
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#111
04"
#113
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b101 3"
b101 E"
b101 _#
b111 H
b111 I"
b111 9#
b111 #
b111 J"
b111 ;#
b110 "
b110 K"
b110 S"
b110 <#
b0 2"
b0 F"
b0 `#
14"
#115
04"
#117
b101 9"
b101 @"
b101 b#
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#119
04"
#121
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
14"
#123
04"
#125
14"
#127
04"
#129
14"
#131
04"
#133
14"
#135
04"
#137
14"
#139
04"
#141
14"
#143
04"
#145
b101 :"
b101 N"
b101 f#
b110001010100010010110011 0"
b110001010100010010110011 D"
b110001010100010010110011 O"
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#147
04"
#149
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b100 3"
b100 E"
b100 _#
b1001 H
b1001 I"
b1001 9#
b1010 #
b1010 J"
b1010 ;#
b1100 "
b1100 K"
b1100 S"
b1100 <#
14"
#151
04"
#153
b10 9"
b10 @"
b10 b#
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#155
04"
#157
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
14"
#159
04"
#161
14"
#163
04"
#165
14"
#167
04"
#169
14"
#171
04"
#173
14"
#175
04"
#177
14"
#179
04"
#181
b1011011110111100000001001100011 0"
b1011011110111100000001001100011 D"
b1011011110111100000001001100011 O"
b110 :"
b110 N"
b110 f#
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#183
04"
#185
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b110 !
b110 L"
b110 a#
b0 3"
b0 E"
b0 _#
b11101 "
b11101 K"
b11101 S"
b11101 <#
b11100 #
b11100 J"
b11100 ;#
b10110100100 1"
b10110100100 ?"
b10110100100 G"
b10110100100 R"
b10110100100 e#
14"
#187
04"
#189
16"
15"
b110 9"
b110 @"
b110 b#
0$
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#191
04"
#193
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
b1 8"
b1 A"
14"
#195
04"
#197
1I
14"
#199
04"
#201
14"
#203
04"
#205
14"
#207
04"
#209
14"
#211
04"
#213
14"
#215
04"
#217
b111 :"
b111 N"
b111 f#
b11111001110000001000001011100111 0"
b11111001110000001000001011100111 D"
b11111001110000001000001011100111 O"
14"
b1 ;"
b1 <"
b1 C"
b1 M"
b1 Q"
b1 8#
b1 d#
#219
04"
#221
b10 ;"
b10 <"
b10 C"
b10 M"
b10 Q"
b10 8#
b10 d#
b11100 "
b11100 K"
b11100 S"
b11100 <#
b1 #
b1 J"
b1 ;#
b111110000101 1"
b111110000101 ?"
b111110000101 G"
b111110000101 R"
b111110000101 e#
14"
#223
04"
#225
b11 ;"
b11 <"
b11 C"
b11 M"
b11 Q"
b11 8#
b11 d#
14"
#227
04"
#229
b100 ;"
b100 <"
b100 C"
b100 M"
b100 Q"
b100 8#
b100 d#
14"
#231
04"
#233
14"
#235
04"
#237
14"
#239
04"
#241
14"
#243
04"
#245
14"
#247
04"
#249
14"
#251
04"
#253
14"
b110 ;"
b110 <"
b110 C"
b110 M"
b110 Q"
b110 8#
b110 d#
