<paper id="1971949385"><title>The power of reachability testing for timed automata</title><year>2003</year><authors><author org="BRICS (Basic Research in Computer Science), Department of Computer Science, Aalborg University, Fredrik Bajers Vej 7-E, DK-9220 Aalborg Ø, Denmark#TAB#" id="2053951891">Luca Aceto</author><author org="Laboratoire Spécification et Vérification, CNRS UMR 8643, Ecole Normale Supérieure de Cachan, 61, avenue du Président Wilson, F-94235 Cachan Cedex, France#TAB#" id="2053391344">Patricia Bouyer</author><author org="European Commission, Research Directorate-General, Rue de la Loi 200, B-1049 Brussels, Belgium#TAB#" id="2147301436">Augusto Burgueño</author><author org="BRICS (Basic Research in Computer Science), Department of Computer Science, Aalborg University, Fredrik Bajers Vej 7-E, DK-9220 Aalborg Ø, Denmark#TAB#" id="2146581609">Kim G. Larsen</author></authors><n_citation>74</n_citation><doc_type>Journal</doc_type><references><reference>3820865</reference><reference>1488948284</reference><reference>1490128362</reference><reference>1498912749</reference><reference>1503973138</reference><reference>1529601677</reference><reference>1543690662</reference><reference>1554260731</reference><reference>1613680257</reference><reference>1846929317</reference><reference>1848324794</reference><reference>1903000972</reference><reference>1965338471</reference><reference>1966112122</reference><reference>1976268573</reference><reference>1981808971</reference><reference>2000947342</reference><reference>2023499821</reference><reference>2025079043</reference><reference>2025280888</reference><reference>2033100041</reference><reference>2057980886</reference><reference>2060095702</reference><reference>2085838366</reference><reference>2095082129</reference><reference>2101269152</reference><reference>2101508170</reference><reference>2117087357</reference><reference>2134468631</reference><reference>2153273838</reference><reference>2157144873</reference><reference>2163590987</reference><reference>2398303742</reference><reference>2788342898</reference></references><venue id="90727058" type="J">Theoretical Computer Science</venue><doi>10.1016/S0304-3975(02)00334-1</doi><keywords><keyword weight="0.49553">Principle of compositionality</keyword><keyword weight="0.43724">Discrete mathematics</keyword><keyword weight="0.0">Reachability testing</keyword><keyword weight="0.50509">Model checking</keyword><keyword weight="0.50005">Automaton</keyword><keyword weight="0.43982">Algorithm</keyword><keyword weight="0.55321">Reachability</keyword><keyword weight="0.45522">Theoretical computer science</keyword><keyword weight="0.65392">Timed automaton</keyword><keyword weight="0.4591">Corollary</keyword><keyword weight="0.54454">Simulation preorder</keyword><keyword weight="0.40609">Mathematics</keyword></keywords><publisher>Elsevier</publisher><abstract>The computational engine of the verification tool UPPALL consists of a collection of efficient algorithms for the analysis of teachability properties of systems. Model-checking of properties other than plain reachability ones may currently be carried out in such a tool as follows. Given a property φ to model-check, the user must provide a test automaton Tφ for it. This test automaton must be such that the original system S has the property expressed by φ precisely when none of the distinguished reject states of Tφ can be reached in the synchronized parallel composition of S with Tφ. This raises the question of which properties may be analysed by UPPAAL in such a way. This paper gives an answer to this question by providing a complete characterization of the class of properties for which model-checking can be reduced to reachability testing in the sense outlined above. This result is obtained as a corollary of a stronger statement pertaining to the compositionality of the property language considered in this study. In particular, it is shown that our language is the least expressive compositional language that can express a simple safety property stating that no reject state can ever be reached.Finally, the property language characterizing the power of reachability testing is used to provide a definition of characteristics properties with respect to a timed version of the ready simulation preorder, for nodes of τ-free, deterministic timed automata.</abstract></paper>