/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s27_bench(blif_clk_net, blif_reset_net, G0, G1, G2, G3, G17);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  input G0;
  wire G0;
  input G1;
  wire G1;
  wire G10;
  wire G11;
  wire G12;
  wire G13;
  wire G14;
  wire G15;
  wire G16;
  output G17;
  wire G17;
  input G2;
  wire G2;
  input G3;
  wire G3;
  reg G5;
  reg G6;
  reg G7;
  wire G8;
  wire G9;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) G7 <= 1'h0;
    else G7 <= G13;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) G6 <= 1'h0;
    else G6 <= G11;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) G5 <= 1'h0;
    else G5 <= G10;
  assign G14 = ~ G0;
  assign _01_ = ~ G5;
  assign _00_ = ~ G9;
  assign _02_ = ~ G16;
  assign _03_ = ~ G15;
  assign _04_ = ~ G2;
  assign _05_ = ~ G12;
  assign _06_ = ~ G1;
  assign _07_ = ~ G7;
  assign G17 = ~ G11;
  assign G8 = G14 &  G6;
  assign G11 = _01_ &  _00_;
  assign G9 = _02_ |  _03_;
  assign G13 = _04_ &  _05_;
  assign G12 = _06_ &  _07_;
  assign G15 = G12 |  G8;
  assign G10 = G0 &  G17;
  assign G16 = G3 |  G8;
endmodule
