HelpInfo,/usr/local/microsemi/Libero_v11.7/Synplify/lib/html,fpgahelp.qhc,errormessages.mp,/usr/local/microsemi/Libero_v11.7/Synplify/bin/assistant
Implementation;Synthesis;RootName:PROC_SUBSYSTEM
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||PROC_SUBSYSTEM.srr(130);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/130||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||PROC_SUBSYSTEM.srr(131);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/131||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||PROC_SUBSYSTEM.srr(132);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/132||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||PROC_SUBSYSTEM.srr(133);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/133||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||PROC_SUBSYSTEM.srr(134);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/134||corejtagdebug.v(21);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREJTAGDEBUG/1.0.2/rtl/vlog/core/corejtagdebug.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||PROC_SUBSYSTEM.srr(135);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/135||corespi.v(25);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||PROC_SUBSYSTEM.srr(136);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/136||coretimer.v(24);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v'/linenumber/24
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||PROC_SUBSYSTEM.srr(664);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/664||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning register AXILenInt[3:0] ||PROC_SUBSYSTEM.srr(718);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/718||CoreAXItoAHBL_AHBMasterCtrl.v(251);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/251
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_both[31] ||PROC_SUBSYSTEM.srr(873);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/873||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_neg[31] ||PROC_SUBSYSTEM.srr(875);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/875||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_pos[31] ||PROC_SUBSYSTEM.srr(877);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/877||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_both[30] ||PROC_SUBSYSTEM.srr(879);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/879||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_neg[30] ||PROC_SUBSYSTEM.srr(881);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/881||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_pos[30] ||PROC_SUBSYSTEM.srr(883);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/883||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_both[29] ||PROC_SUBSYSTEM.srr(885);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/885||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_neg[29] ||PROC_SUBSYSTEM.srr(887);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/887||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_pos[29] ||PROC_SUBSYSTEM.srr(889);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/889||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_both[28] ||PROC_SUBSYSTEM.srr(891);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/891||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_neg[28] ||PROC_SUBSYSTEM.srr(893);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/893||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_pos[28] ||PROC_SUBSYSTEM.srr(895);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/895||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_both[27] ||PROC_SUBSYSTEM.srr(897);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/897||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_neg[27] ||PROC_SUBSYSTEM.srr(899);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/899||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_pos[27] ||PROC_SUBSYSTEM.srr(901);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/901||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_both[26] ||PROC_SUBSYSTEM.srr(903);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/903||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_neg[26] ||PROC_SUBSYSTEM.srr(905);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/905||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_pos[26] ||PROC_SUBSYSTEM.srr(907);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/907||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_both[25] ||PROC_SUBSYSTEM.srr(909);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/909||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_neg[25] ||PROC_SUBSYSTEM.srr(911);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/911||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_pos[25] ||PROC_SUBSYSTEM.srr(913);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/913||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_both[24] ||PROC_SUBSYSTEM.srr(915);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/915||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_neg[24] ||PROC_SUBSYSTEM.srr(917);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/917||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_pos[24] ||PROC_SUBSYSTEM.srr(919);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/919||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_both[23] ||PROC_SUBSYSTEM.srr(921);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/921||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_neg[23] ||PROC_SUBSYSTEM.srr(923);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/923||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_pos[23] ||PROC_SUBSYSTEM.srr(925);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/925||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_both[22] ||PROC_SUBSYSTEM.srr(927);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/927||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_neg[22] ||PROC_SUBSYSTEM.srr(929);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/929||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_pos[22] ||PROC_SUBSYSTEM.srr(931);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/931||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_both[21] ||PROC_SUBSYSTEM.srr(933);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/933||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_neg[21] ||PROC_SUBSYSTEM.srr(935);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/935||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_pos[21] ||PROC_SUBSYSTEM.srr(937);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/937||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_both[20] ||PROC_SUBSYSTEM.srr(939);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/939||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_neg[20] ||PROC_SUBSYSTEM.srr(941);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/941||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_pos[20] ||PROC_SUBSYSTEM.srr(943);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/943||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_both[19] ||PROC_SUBSYSTEM.srr(945);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/945||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_neg[19] ||PROC_SUBSYSTEM.srr(947);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/947||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_pos[19] ||PROC_SUBSYSTEM.srr(949);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/949||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_both[18] ||PROC_SUBSYSTEM.srr(951);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/951||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_neg[18] ||PROC_SUBSYSTEM.srr(953);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/953||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_pos[18] ||PROC_SUBSYSTEM.srr(955);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/955||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_both[17] ||PROC_SUBSYSTEM.srr(957);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/957||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_neg[17] ||PROC_SUBSYSTEM.srr(959);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/959||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_pos[17] ||PROC_SUBSYSTEM.srr(961);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/961||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_both[16] ||PROC_SUBSYSTEM.srr(963);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/963||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_neg[16] ||PROC_SUBSYSTEM.srr(965);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/965||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_pos[16] ||PROC_SUBSYSTEM.srr(967);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/967||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_both[15] ||PROC_SUBSYSTEM.srr(969);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/969||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_neg[15] ||PROC_SUBSYSTEM.srr(971);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/971||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_pos[15] ||PROC_SUBSYSTEM.srr(973);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/973||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_both[14] ||PROC_SUBSYSTEM.srr(975);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/975||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_neg[14] ||PROC_SUBSYSTEM.srr(977);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/977||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_pos[14] ||PROC_SUBSYSTEM.srr(979);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/979||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_both[13] ||PROC_SUBSYSTEM.srr(981);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/981||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_neg[13] ||PROC_SUBSYSTEM.srr(983);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/983||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_pos[13] ||PROC_SUBSYSTEM.srr(985);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/985||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_both[12] ||PROC_SUBSYSTEM.srr(987);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/987||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_neg[12] ||PROC_SUBSYSTEM.srr(989);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/989||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_pos[12] ||PROC_SUBSYSTEM.srr(991);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/991||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_both[11] ||PROC_SUBSYSTEM.srr(993);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/993||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_neg[11] ||PROC_SUBSYSTEM.srr(995);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/995||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_pos[11] ||PROC_SUBSYSTEM.srr(997);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/997||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_both[10] ||PROC_SUBSYSTEM.srr(999);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/999||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_neg[10] ||PROC_SUBSYSTEM.srr(1001);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1001||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_pos[10] ||PROC_SUBSYSTEM.srr(1003);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1003||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_both[9] ||PROC_SUBSYSTEM.srr(1005);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1005||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_neg[9] ||PROC_SUBSYSTEM.srr(1007);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1007||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_pos[9] ||PROC_SUBSYSTEM.srr(1009);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1009||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_both[8] ||PROC_SUBSYSTEM.srr(1011);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1011||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_neg[8] ||PROC_SUBSYSTEM.srr(1013);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1013||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_pos[8] ||PROC_SUBSYSTEM.srr(1015);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1015||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_both[7] ||PROC_SUBSYSTEM.srr(1017);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1017||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_neg[7] ||PROC_SUBSYSTEM.srr(1019);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1019||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_pos[7] ||PROC_SUBSYSTEM.srr(1021);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1021||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_both[6] ||PROC_SUBSYSTEM.srr(1023);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1023||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_neg[6] ||PROC_SUBSYSTEM.srr(1025);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1025||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_pos[6] ||PROC_SUBSYSTEM.srr(1027);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1027||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_both[5] ||PROC_SUBSYSTEM.srr(1029);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1029||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_neg[5] ||PROC_SUBSYSTEM.srr(1031);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1031||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_pos[5] ||PROC_SUBSYSTEM.srr(1033);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1033||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_both[4] ||PROC_SUBSYSTEM.srr(1035);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1035||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_neg[4] ||PROC_SUBSYSTEM.srr(1037);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1037||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_pos[4] ||PROC_SUBSYSTEM.srr(1039);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1039||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_both[3] ||PROC_SUBSYSTEM.srr(1041);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1041||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_neg[3] ||PROC_SUBSYSTEM.srr(1043);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1043||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_pos[3] ||PROC_SUBSYSTEM.srr(1045);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1045||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_both[2] ||PROC_SUBSYSTEM.srr(1047);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1047||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_neg[2] ||PROC_SUBSYSTEM.srr(1049);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1049||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_pos[2] ||PROC_SUBSYSTEM.srr(1051);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1051||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_both[1] ||PROC_SUBSYSTEM.srr(1053);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1053||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_neg[1] ||PROC_SUBSYSTEM.srr(1055);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1055||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_pos[1] ||PROC_SUBSYSTEM.srr(1057);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1057||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_both[0] ||PROC_SUBSYSTEM.srr(1059);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1059||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_neg[0] ||PROC_SUBSYSTEM.srr(1061);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1061||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_pos[0] ||PROC_SUBSYSTEM.srr(1063);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1063||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0||PROC_SUBSYSTEM.srr(1065);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1065||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0||PROC_SUBSYSTEM.srr(1066);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1066||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0||PROC_SUBSYSTEM.srr(1067);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1067||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0||PROC_SUBSYSTEM.srr(1068);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1068||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0||PROC_SUBSYSTEM.srr(1069);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1069||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0||PROC_SUBSYSTEM.srr(1070);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1070||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0||PROC_SUBSYSTEM.srr(1071);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1071||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0||PROC_SUBSYSTEM.srr(1072);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1072||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] to a constant 0||PROC_SUBSYSTEM.srr(1073);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1073||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] to a constant 0||PROC_SUBSYSTEM.srr(1074);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1074||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] to a constant 0||PROC_SUBSYSTEM.srr(1075);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1075||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] to a constant 0||PROC_SUBSYSTEM.srr(1076);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1076||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] to a constant 0||PROC_SUBSYSTEM.srr(1077);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1077||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] to a constant 0||PROC_SUBSYSTEM.srr(1078);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1078||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] to a constant 0||PROC_SUBSYSTEM.srr(1079);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1079||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] to a constant 0||PROC_SUBSYSTEM.srr(1080);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1080||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] to a constant 0||PROC_SUBSYSTEM.srr(1081);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1081||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] to a constant 0||PROC_SUBSYSTEM.srr(1082);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1082||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] to a constant 0||PROC_SUBSYSTEM.srr(1083);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1083||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] to a constant 0||PROC_SUBSYSTEM.srr(1084);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1084||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] to a constant 0||PROC_SUBSYSTEM.srr(1085);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1085||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[21].APB_32.INTR_reg[21] to a constant 0||PROC_SUBSYSTEM.srr(1086);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1086||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[22].APB_32.INTR_reg[22] to a constant 0||PROC_SUBSYSTEM.srr(1087);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1087||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[23].APB_32.INTR_reg[23] to a constant 0||PROC_SUBSYSTEM.srr(1088);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1088||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[24].APB_32.INTR_reg[24] to a constant 0||PROC_SUBSYSTEM.srr(1089);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1089||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[25].APB_32.INTR_reg[25] to a constant 0||PROC_SUBSYSTEM.srr(1090);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1090||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[26].APB_32.INTR_reg[26] to a constant 0||PROC_SUBSYSTEM.srr(1091);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1091||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[27].APB_32.INTR_reg[27] to a constant 0||PROC_SUBSYSTEM.srr(1092);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1092||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[28].APB_32.INTR_reg[28] to a constant 0||PROC_SUBSYSTEM.srr(1093);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1093||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[29].APB_32.INTR_reg[29] to a constant 0||PROC_SUBSYSTEM.srr(1094);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1094||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[30].APB_32.INTR_reg[30] to a constant 0||PROC_SUBSYSTEM.srr(1095);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1095||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[31].APB_32.INTR_reg[31] to a constant 0||PROC_SUBSYSTEM.srr(1096);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1096||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] ||PROC_SUBSYSTEM.srr(1097);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1097||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] ||PROC_SUBSYSTEM.srr(1099);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1099||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] ||PROC_SUBSYSTEM.srr(1101);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1101||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] ||PROC_SUBSYSTEM.srr(1103);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1103||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] ||PROC_SUBSYSTEM.srr(1105);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1105||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] ||PROC_SUBSYSTEM.srr(1107);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1107||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] ||PROC_SUBSYSTEM.srr(1109);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1109||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] ||PROC_SUBSYSTEM.srr(1111);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1111||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] ||PROC_SUBSYSTEM.srr(1113);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1113||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] ||PROC_SUBSYSTEM.srr(1115);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1115||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] ||PROC_SUBSYSTEM.srr(1117);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1117||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] ||PROC_SUBSYSTEM.srr(1119);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1119||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] ||PROC_SUBSYSTEM.srr(1121);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1121||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] ||PROC_SUBSYSTEM.srr(1123);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1123||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] ||PROC_SUBSYSTEM.srr(1125);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1125||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] ||PROC_SUBSYSTEM.srr(1127);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1127||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] ||PROC_SUBSYSTEM.srr(1129);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1129||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] ||PROC_SUBSYSTEM.srr(1131);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1131||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] ||PROC_SUBSYSTEM.srr(1133);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1133||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] ||PROC_SUBSYSTEM.srr(1135);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1135||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] ||PROC_SUBSYSTEM.srr(1137);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1137||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.INTR_reg[21] ||PROC_SUBSYSTEM.srr(1139);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1139||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.INTR_reg[22] ||PROC_SUBSYSTEM.srr(1141);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1141||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.INTR_reg[23] ||PROC_SUBSYSTEM.srr(1143);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1143||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.INTR_reg[24] ||PROC_SUBSYSTEM.srr(1145);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1145||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.INTR_reg[25] ||PROC_SUBSYSTEM.srr(1147);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1147||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.INTR_reg[26] ||PROC_SUBSYSTEM.srr(1149);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1149||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.INTR_reg[27] ||PROC_SUBSYSTEM.srr(1151);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1151||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.INTR_reg[28] ||PROC_SUBSYSTEM.srr(1153);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1153||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.INTR_reg[29] ||PROC_SUBSYSTEM.srr(1155);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1155||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.INTR_reg[30] ||PROC_SUBSYSTEM.srr(1157);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1157||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.INTR_reg[31] ||PROC_SUBSYSTEM.srr(1159);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1159||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_both[31] ||PROC_SUBSYSTEM.srr(1303);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1303||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_neg[31] ||PROC_SUBSYSTEM.srr(1305);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1305||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_pos[31] ||PROC_SUBSYSTEM.srr(1307);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1307||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin3[31] ||PROC_SUBSYSTEM.srr(1309);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1309||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin1[31] ||PROC_SUBSYSTEM.srr(1311);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1311||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin2[31] ||PROC_SUBSYSTEM.srr(1313);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1313||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_both[30] ||PROC_SUBSYSTEM.srr(1315);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1315||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_neg[30] ||PROC_SUBSYSTEM.srr(1317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1317||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_pos[30] ||PROC_SUBSYSTEM.srr(1319);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1319||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin3[30] ||PROC_SUBSYSTEM.srr(1321);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1321||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin1[30] ||PROC_SUBSYSTEM.srr(1323);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1323||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin2[30] ||PROC_SUBSYSTEM.srr(1325);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1325||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_both[29] ||PROC_SUBSYSTEM.srr(1327);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1327||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_neg[29] ||PROC_SUBSYSTEM.srr(1329);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1329||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_pos[29] ||PROC_SUBSYSTEM.srr(1331);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1331||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].gpin3[29] ||PROC_SUBSYSTEM.srr(1333);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1333||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].gpin1[29] ||PROC_SUBSYSTEM.srr(1335);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/synthesis/PROC_SUBSYSTEM.srr'/linenumber/1335||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S150-Advanced-Dev-Kit-master/Libero/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis||(null)||Please refer to the log file for details about 5799 Warning(s)||PROC_SUBSYSTEM.srr;liberoaction://open_report/file/PROC_SUBSYSTEM.srr||(null);(null)
Implementation;Place and Route;RootName:PROC_SUBSYSTEM
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||PROC_SUBSYSTEM_layout_log.log;liberoaction://open_report/file/PROC_SUBSYSTEM_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:PROC_SUBSYSTEM
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||PROC_SUBSYSTEM_generateBitstream.log;liberoaction://open_report/file/PROC_SUBSYSTEM_generateBitstream.log||(null);(null)
