// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3")
  (DATE "03/03/2019 12:10:48")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2256:2256:2256) (2578:2578:2578))
        (PORT oe (2100:2100:2100) (2330:2330:2330))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (810:810:810) (922:922:922))
        (PORT oe (3228:3228:3228) (3645:3645:3645))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1725:1725:1725) (1987:1987:1987))
        (PORT oe (2464:2464:2464) (2757:2757:2757))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (917:917:917) (1057:1057:1057))
        (PORT oe (2252:2252:2252) (2529:2529:2529))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1865:1865:1865) (2081:2081:2081))
        (PORT oe (2252:2252:2252) (2529:2529:2529))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1560:1560:1560) (1747:1747:1747))
        (PORT oe (3199:3199:3199) (3610:3610:3610))
        (IOPATH i o (2505:2505:2505) (2564:2564:2564))
        (IOPATH oe o (2581:2581:2581) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1515:1515:1515) (1696:1696:1696))
        (PORT oe (3199:3199:3199) (3610:3610:3610))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2007:2007:2007) (2265:2265:2265))
        (PORT oe (3008:3008:3008) (3388:3388:3388))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1897:1897:1897) (2128:2128:2128))
        (PORT oe (2464:2464:2464) (2757:2757:2757))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1910:1910:1910) (2153:2153:2153))
        (PORT oe (3008:3008:3008) (3388:3388:3388))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1708:1708:1708) (1951:1951:1951))
        (PORT oe (3008:3008:3008) (3388:3388:3388))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1544:1544:1544) (1719:1719:1719))
        (PORT oe (3228:3228:3228) (3645:3645:3645))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2104:2104:2104) (2365:2365:2365))
        (PORT oe (2252:2252:2252) (2529:2529:2529))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1819:1819:1819) (2076:2076:2076))
        (PORT oe (3199:3199:3199) (3610:3610:3610))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1729:1729:1729) (1955:1955:1955))
        (PORT oe (2402:2402:2402) (2675:2675:2675))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1734:1734:1734) (1988:1988:1988))
        (PORT oe (2402:2402:2402) (2675:2675:2675))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (976:976:976) (1140:1140:1140))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (916:916:916) (1051:1051:1051))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1196:1196:1196) (1395:1395:1395))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1712:1712:1712) (1933:1933:1933))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1430:1430:1430) (1672:1672:1672))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (918:918:918) (1047:1047:1047))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2578:2578:2578) (2959:2959:2959))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1033:1033:1033) (1169:1169:1169))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1264:1264:1264) (1438:1438:1438))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1609:1609:1609) (1776:1776:1776))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1437:1437:1437) (1654:1654:1654))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1085:1085:1085) (1245:1245:1245))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1832:1832:1832) (2070:2070:2070))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1134:1134:1134) (1270:1270:1270))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1592:1592:1592) (1752:1752:1752))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Out_r\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1413:1413:1413) (1572:1572:1572))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1570:1570:1570) (1824:1824:1824))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1194:1194:1194) (1387:1387:1387))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1684:1684:1684) (1945:1945:1945))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1347:1347:1347) (1553:1553:1553))
        (IOPATH i o (1662:1662:1662) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2184:2184:2184) (2473:2473:2473))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1284:1284:1284) (1505:1505:1505))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1317:1317:1317) (1501:1501:1501))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1414:1414:1414) (1590:1590:1590))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1432:1432:1432) (1615:1615:1615))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1691:1691:1691) (1909:1909:1909))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1148:1148:1148) (1322:1322:1322))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2230:2230:2230) (2514:2514:2514))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1655:1655:1655) (1916:1916:1916))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1215:1215:1215) (1385:1385:1385))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1564:1564:1564) (1809:1809:1809))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1347:1347:1347) (1507:1507:1507))
        (IOPATH i o (1525:1525:1525) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1930:1930:1930) (2245:2245:2245))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (1144:1144:1144))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1457:1457:1457) (1696:1696:1696))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1145:1145:1145) (1294:1294:1294))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1118:1118:1118) (1296:1296:1296))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1149:1149:1149) (1330:1330:1330))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1460:1460:1460) (1663:1663:1663))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2001:2001:2001) (2272:2272:2272))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (987:987:987) (1133:1133:1133))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1686:1686:1686) (1919:1919:1919))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1062:1062:1062) (1214:1214:1214))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1322:1322:1322) (1513:1513:1513))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1265:1265:1265) (1471:1471:1471))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1612:1612:1612) (1832:1832:1832))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1063:1063:1063) (1212:1212:1212))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1180:1180:1180) (1363:1363:1363))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1465:1465:1465) (1299:1299:1299))
        (IOPATH i o (1614:1614:1614) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1564:1564:1564) (1392:1392:1392))
        (IOPATH i o (1614:1614:1614) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1195:1195:1195) (1052:1052:1052))
        (IOPATH i o (1635:1635:1635) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1759:1759:1759) (1580:1580:1580))
        (IOPATH i o (1624:1624:1624) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1491:1491:1491) (1667:1667:1667))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1535:1535:1535) (1384:1384:1384))
        (IOPATH i o (1624:1624:1624) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1977:1977:1977) (2289:2289:2289))
        (IOPATH i o (1525:1525:1525) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1699:1699:1699) (1970:1970:1970))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (2295:2295:2295))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1919:1919:1919) (2228:2228:2228))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1419:1419:1419) (1628:1628:1628))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1786:1786:1786) (2071:2071:2071))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (2308:2308:2308))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1700:1700:1700) (1990:1990:1990))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1862:1862:1862) (2131:2131:2131))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1333:1333:1333) (1543:1543:1543))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1559:1559:1559) (1799:1799:1799))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1524:1524:1524))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1503:1503:1503) (1745:1745:1745))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1655:1655:1655) (1946:1946:1946))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2995:2995:2995) (3415:3415:3415))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1702:1702:1702) (2002:2002:2002))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1515:1515:1515))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (965:965:965) (1104:1104:1104))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (875:875:875) (989:989:989))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (689:689:689) (793:793:793))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1066:1066:1066) (1226:1226:1226))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1013:1013:1013) (1152:1152:1152))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (697:697:697) (804:804:804))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1088:1088:1088) (1227:1227:1227))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (850:850:850) (957:957:957))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (949:949:949) (1105:1105:1105))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (810:810:810) (932:932:932))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1236:1236:1236) (1370:1370:1370))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (962:962:962) (1096:1096:1096))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (957:957:957) (1080:1080:1080))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (702:702:702) (811:811:811))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1380:1380:1380) (1547:1547:1547))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (503:503:503))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (473:473:473))
        (PORT datac (405:405:405) (499:499:499))
        (PORT datad (393:393:393) (479:479:479))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (345:345:345) (405:405:405))
        (PORT datad (335:335:335) (403:403:403))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (411:411:411))
        (PORT datab (417:417:417) (508:508:508))
        (PORT datac (324:324:324) (387:387:387))
        (PORT datad (335:335:335) (403:403:403))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (376:376:376))
        (PORT datad (393:393:393) (478:478:478))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (354:354:354) (427:427:427))
        (PORT datac (404:404:404) (499:499:499))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (616:616:616))
        (PORT datab (116:116:116) (151:151:151))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (287:287:287))
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (631:631:631) (700:700:700))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (630:630:630))
        (PORT datab (245:245:245) (309:309:309))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (388:388:388) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (538:538:538))
        (PORT datab (414:414:414) (506:506:506))
        (PORT datac (357:357:357) (434:434:434))
        (PORT datad (387:387:387) (469:469:469))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (359:359:359) (430:430:430))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (286:286:286))
        (PORT datab (249:249:249) (313:313:313))
        (PORT datac (393:393:393) (477:477:477))
        (PORT datad (392:392:392) (474:474:474))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (501:501:501) (560:560:560))
        (PORT sclr (678:678:678) (643:643:643))
        (PORT ena (655:655:655) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (232:232:232))
        (PORT datac (507:507:507) (610:610:610))
        (PORT datad (533:533:533) (627:627:627))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (284:284:284) (306:306:306))
        (PORT sclr (678:678:678) (643:643:643))
        (PORT ena (655:655:655) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (599:599:599))
        (PORT datab (361:361:361) (439:439:439))
        (PORT datad (338:338:338) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1152:1152:1152))
        (PORT datad (773:773:773) (901:901:901))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (632:632:632))
        (PORT datab (178:178:178) (235:235:235))
        (PORT datac (346:346:346) (417:417:417))
        (PORT datad (536:536:536) (630:630:630))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (481:481:481))
        (PORT datac (346:346:346) (413:413:413))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1074:1074:1074) (1250:1250:1250))
        (PORT ena (988:988:988) (1101:1101:1101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selEAB1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1150:1150:1150))
        (PORT datad (772:772:772) (900:900:900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1074:1074:1074) (1250:1250:1250))
        (PORT ena (988:988:988) (1101:1101:1101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (851:851:851))
        (PORT datab (224:224:224) (280:280:280))
        (PORT datac (579:579:579) (689:689:689))
        (PORT datad (721:721:721) (853:853:853))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (695:695:695))
        (PORT datab (697:697:697) (825:825:825))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (162:162:162) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (694:694:694))
        (PORT datab (697:697:697) (825:825:825))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (162:162:162) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (237:237:237))
        (PORT datab (668:668:668) (783:783:783))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (231:231:231))
        (PORT datab (665:665:665) (780:780:780))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (235:235:235))
        (PORT datab (739:739:739) (877:877:877))
        (PORT datac (575:575:575) (684:684:684))
        (PORT datad (693:693:693) (823:823:823))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (949:949:949) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT asdata (683:683:683) (775:775:775))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (949:949:949) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (949:949:949) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (937:937:937))
        (PORT datad (703:703:703) (820:820:820))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (234:234:234))
        (PORT datab (440:440:440) (539:539:539))
        (PORT datad (348:348:348) (414:414:414))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (427:427:427) (527:527:527))
        (PORT datac (180:180:180) (214:214:214))
        (PORT datad (882:882:882) (999:999:999))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (665:665:665))
        (PORT datab (778:778:778) (903:903:903))
        (PORT datad (736:736:736) (867:867:867))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode840w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (615:615:615))
        (PORT datab (525:525:525) (619:619:619))
        (PORT datac (495:495:495) (579:579:579))
        (PORT datad (744:744:744) (855:855:855))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode840w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2799:2799:2799))
        (PORT datab (2275:2275:2275) (2622:2622:2622))
        (PORT datac (2318:2318:2318) (2648:2648:2648))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_direct\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_direct\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode840w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (606:606:606))
        (PORT datac (507:507:507) (602:602:602))
        (PORT datad (513:513:513) (606:606:606))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2340:2340:2340) (2678:2678:2678))
        (PORT datac (2254:2254:2254) (2601:2601:2601))
        (PORT datad (2404:2404:2404) (2767:2767:2767))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (545:545:545))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (845:845:845) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (612:612:612))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode850w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (644:644:644))
        (PORT datab (504:504:504) (600:600:600))
        (PORT datac (502:502:502) (596:596:596))
        (PORT datad (896:896:896) (1032:1032:1032))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode850w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2800:2800:2800))
        (PORT datab (2338:2338:2338) (2675:2675:2675))
        (PORT datac (2253:2253:2253) (2599:2599:2599))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (608:608:608))
        (PORT datac (509:509:509) (604:604:604))
        (PORT datad (511:511:511) (603:603:603))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2335:2335:2335) (2672:2672:2672))
        (PORT datac (2251:2251:2251) (2597:2597:2597))
        (PORT datad (2402:2402:2402) (2764:2764:2764))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (531:531:531) (601:601:601))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (534:534:534) (638:638:638))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (472:472:472))
        (PORT datab (263:263:263) (328:328:328))
        (PORT datac (343:343:343) (412:412:412))
        (PORT datad (532:532:532) (631:631:631))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (472:472:472))
        (PORT datac (344:344:344) (412:412:412))
        (PORT datad (532:532:532) (631:631:631))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (624:624:624))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (520:520:520) (625:625:625))
        (PORT datac (374:374:374) (454:454:454))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (468:468:468))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1405:1405:1405))
        (PORT asdata (517:517:517) (579:579:579))
        (PORT ena (1178:1178:1178) (1320:1320:1320))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selEAB1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (654:654:654))
        (PORT datab (259:259:259) (323:323:323))
        (PORT datac (340:340:340) (408:408:408))
        (PORT datad (505:505:505) (597:597:597))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selEAB1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (208:208:208))
        (PORT datab (512:512:512) (616:616:616))
        (PORT datac (369:369:369) (448:448:448))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selEAB1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (468:468:468))
        (PORT datab (332:332:332) (389:389:389))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|selEAB1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (807:807:807) (907:907:907))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode890w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (613:613:613))
        (PORT datab (523:523:523) (618:618:618))
        (PORT datac (496:496:496) (580:580:580))
        (PORT datad (743:743:743) (854:854:854))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode890w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2795:2795:2795))
        (PORT datab (2325:2325:2325) (2661:2661:2661))
        (PORT datac (2245:2245:2245) (2590:2590:2590))
        (PORT datad (157:157:157) (205:205:205))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (324:324:324) (387:387:387))
        (PORT datad (207:207:207) (261:261:261))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2326:2326:2326) (2663:2663:2663))
        (PORT datac (2246:2246:2246) (2591:2591:2591))
        (PORT datad (2400:2400:2400) (2761:2761:2761))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (528:528:528) (591:591:591))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode860w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (415:415:415))
        (PORT datab (149:149:149) (202:202:202))
        (PORT datac (626:626:626) (724:724:724))
        (PORT datad (209:209:209) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode860w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2798:2798:2798))
        (PORT datab (2332:2332:2332) (2669:2669:2669))
        (PORT datac (2249:2249:2249) (2595:2595:2595))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode860w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (606:606:606))
        (PORT datac (507:507:507) (602:602:602))
        (PORT datad (513:513:513) (605:605:605))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2379:2379:2379))
        (PORT datac (1946:1946:1946) (2210:2210:2210))
        (PORT datad (1953:1953:1953) (2221:2221:2221))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (725:725:725) (815:815:815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|pc_reg\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (639:639:639) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (462:462:462))
        (PORT datab (413:413:413) (505:505:505))
        (PORT datac (355:355:355) (432:432:432))
        (PORT datad (389:389:389) (471:471:471))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (407:407:407))
        (PORT datab (341:341:341) (404:404:404))
        (PORT datac (310:310:310) (366:366:366))
        (PORT datad (279:279:279) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (630:630:630))
        (PORT datab (180:180:180) (237:237:237))
        (PORT datac (349:349:349) (420:420:420))
        (PORT datad (538:538:538) (633:633:633))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (659:659:659))
        (PORT datab (364:364:364) (441:441:441))
        (PORT datac (312:312:312) (368:368:368))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (477:477:477))
        (PORT datab (193:193:193) (231:231:231))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT sload (742:742:742) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (956:956:956))
        (PORT datab (691:691:691) (821:821:821))
        (PORT datac (721:721:721) (856:856:856))
        (PORT datad (488:488:488) (577:577:577))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|pc_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (408:408:408))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (665:665:665) (734:734:734))
        (PORT ena (1735:1735:1735) (1956:1956:1956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1149:1149:1149))
        (PORT datab (865:865:865) (1015:1015:1015))
        (PORT datac (825:825:825) (968:968:968))
        (PORT datad (772:772:772) (900:900:900))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (832:832:832))
        (PORT datab (742:742:742) (883:883:883))
        (PORT datad (567:567:567) (672:672:672))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (523:523:523) (573:573:573))
        (PORT ena (1331:1331:1331) (1494:1494:1494))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (693:693:693))
        (PORT datad (680:680:680) (806:806:806))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (488:488:488) (572:572:572))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (819:819:819) (946:946:946))
        (PORT datac (961:961:961) (1126:1126:1126))
        (PORT datad (594:594:594) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (881:881:881))
        (PORT datab (583:583:583) (691:691:691))
        (PORT datac (673:673:673) (798:798:798))
        (PORT datad (487:487:487) (575:575:575))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (472:472:472))
        (PORT datab (261:261:261) (326:326:326))
        (PORT datac (451:451:451) (528:528:528))
        (PORT datad (531:531:531) (630:630:630))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (449:449:449))
        (PORT datac (342:342:342) (410:410:410))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (598:598:598))
        (PORT datab (688:688:688) (817:817:817))
        (PORT datac (723:723:723) (858:858:858))
        (PORT datad (706:706:706) (824:824:824))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (803:803:803) (937:937:937))
        (PORT datac (471:471:471) (540:540:540))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (730:730:730) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|pc_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode823w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (388:388:388))
        (PORT datab (659:659:659) (769:769:769))
        (PORT datac (633:633:633) (728:728:728))
        (PORT datad (214:214:214) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode823w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2802:2802:2802))
        (PORT datab (2342:2342:2342) (2680:2680:2680))
        (PORT datac (2256:2256:2256) (2602:2602:2602))
        (PORT datad (160:160:160) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode911w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (324:324:324) (387:387:387))
        (PORT datad (207:207:207) (260:260:260))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode823w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2341:2341:2341) (2679:2679:2679))
        (PORT datac (2255:2255:2255) (2601:2601:2601))
        (PORT datad (2404:2404:2404) (2767:2767:2767))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (725:725:725) (815:815:815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (845:845:845) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1190:1190:1190) (1332:1332:1332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (533:533:533) (606:606:606))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (243:243:243))
        (PORT datac (658:658:658) (774:774:774))
        (PORT datad (556:556:556) (662:662:662))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (604:604:604))
        (PORT datab (581:581:581) (690:690:690))
        (PORT datac (675:675:675) (800:800:800))
        (PORT datad (702:702:702) (819:819:819))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (805:805:805) (939:939:939))
        (PORT datac (472:472:472) (542:542:542))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (541:541:541))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (539:539:539))
        (PORT datab (572:572:572) (678:678:678))
        (PORT datac (655:655:655) (772:772:772))
        (PORT datad (534:534:534) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (648:648:648) (713:713:713))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (471:471:471) (538:538:538))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (544:544:544))
        (PORT datab (567:567:567) (673:673:673))
        (PORT datac (654:654:654) (771:771:771))
        (PORT datad (533:533:533) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1040:1040:1040))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (548:548:548))
        (PORT datab (563:563:563) (668:668:668))
        (PORT datac (653:653:653) (770:770:770))
        (PORT datad (531:531:531) (622:622:622))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (489:489:489) (536:536:536))
        (PORT ena (1232:1232:1232) (1395:1395:1395))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (604:604:604))
        (PORT datab (692:692:692) (822:822:822))
        (PORT datac (720:720:720) (855:855:855))
        (PORT datad (784:784:784) (912:912:912))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (381:381:381) (420:420:420))
        (PORT ena (1331:1331:1331) (1494:1494:1494))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (759:759:759))
        (PORT datad (679:679:679) (805:805:805))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (785:785:785))
        (PORT datab (680:680:680) (798:798:798))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (723:723:723) (859:859:859))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (866:866:866))
        (PORT datab (192:192:192) (235:235:235))
        (PORT datac (412:412:412) (472:472:472))
        (PORT datad (820:820:820) (961:961:961))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (689:689:689))
        (PORT datab (740:740:740) (878:878:878))
        (PORT datac (650:650:650) (758:758:758))
        (PORT datad (692:692:692) (821:821:821))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (696:696:696))
        (PORT datab (572:572:572) (685:685:685))
        (PORT datac (652:652:652) (761:761:761))
        (PORT datad (694:694:694) (824:824:824))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (879:879:879))
        (PORT datac (578:578:578) (688:688:688))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (701:701:701) (830:830:830))
        (PORT datac (580:580:580) (691:691:691))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (652:652:652) (716:716:716))
        (PORT ena (1331:1331:1331) (1494:1494:1494))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (436:436:436))
        (PORT datab (740:740:740) (882:882:882))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (566:566:566) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (966:966:966))
        (PORT datab (185:185:185) (227:227:227))
        (PORT datac (322:322:322) (378:378:378))
        (PORT datad (812:812:812) (953:953:953))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (457:457:457))
        (PORT datab (318:318:318) (390:390:390))
        (PORT datac (453:453:453) (532:532:532))
        (PORT datad (454:454:454) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (505:505:505) (552:552:552))
        (PORT ena (1046:1046:1046) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1042:1042:1042))
        (PORT datab (291:291:291) (333:333:333))
        (PORT datad (383:383:383) (462:462:462))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1020:1020:1020) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (390:390:390))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (547:547:547))
        (PORT datab (564:564:564) (669:669:669))
        (PORT datac (653:653:653) (770:770:770))
        (PORT datad (532:532:532) (622:622:622))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (546:546:546))
        (PORT datab (565:565:565) (671:671:671))
        (PORT datac (654:654:654) (771:771:771))
        (PORT datad (532:532:532) (623:623:623))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (510:510:510) (558:558:558))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (642:642:642))
        (PORT datab (283:283:283) (356:356:356))
        (PORT datad (392:392:392) (473:473:473))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (390:390:390))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (550:550:550))
        (PORT datab (561:561:561) (666:666:666))
        (PORT datac (652:652:652) (769:769:769))
        (PORT datad (531:531:531) (621:621:621))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1383:1383:1383))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1217:1217:1217) (1346:1346:1346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (900:900:900))
        (PORT datab (284:284:284) (357:357:357))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (785:785:785) (920:920:920))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (856:856:856) (979:979:979))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (724:724:724))
        (PORT datad (325:325:325) (376:376:376))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (536:536:536) (606:606:606))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (532:532:532))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (412:412:412))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1204:1204:1204) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (518:518:518))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (635:635:635) (731:731:731))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datab (507:507:507) (602:602:602))
        (PORT datac (356:356:356) (420:420:420))
        (PORT datad (531:531:531) (621:621:621))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (676:676:676))
        (PORT datab (553:553:553) (648:648:648))
        (PORT datac (346:346:346) (417:417:417))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (518:518:518))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (572:572:572) (648:648:648))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (467:467:467))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1040:1040:1040))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (709:709:709) (788:788:788))
        (PORT ena (946:946:946) (1050:1050:1050))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (377:377:377) (454:454:454))
        (PORT datac (644:644:644) (757:757:757))
        (PORT datad (336:336:336) (398:398:398))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (476:476:476))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (641:641:641) (754:754:754))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (839:839:839))
        (PORT datac (417:417:417) (477:477:477))
        (PORT datad (350:350:350) (405:405:405))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (724:724:724))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (654:654:654) (733:733:733))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (505:505:505) (555:555:555))
        (PORT ena (1046:1046:1046) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (481:481:481) (563:563:563))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1040:1040:1040))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1199:1199:1199))
        (PORT asdata (581:581:581) (642:642:642))
        (PORT ena (672:672:672) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (591:591:591))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datac (270:270:270) (342:342:342))
        (PORT datad (387:387:387) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (585:585:585))
        (PORT datab (409:409:409) (497:497:497))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT asdata (355:355:355) (391:391:391))
        (PORT ena (1204:1204:1204) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (405:405:405) (464:464:464))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (466:466:466))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1127:1127:1127) (1245:1245:1245))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (460:460:460))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (443:443:443))
        (PORT datab (319:319:319) (389:389:389))
        (PORT datac (197:197:197) (252:252:252))
        (PORT datad (387:387:387) (464:464:464))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (PORT datab (307:307:307) (372:372:372))
        (PORT datac (490:490:490) (572:572:572))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (615:615:615))
        (PORT datac (429:429:429) (490:490:490))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (654:654:654) (773:773:773))
        (PORT datac (787:787:787) (907:907:907))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (550:550:550) (628:628:628))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (390:390:390))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (502:502:502))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (841:841:841) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (934:934:934))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (512:512:512))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (482:482:482))
        (PORT datab (426:426:426) (514:514:514))
        (PORT datac (582:582:582) (668:668:668))
        (PORT datad (402:402:402) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (566:566:566))
        (PORT datab (530:530:530) (628:628:628))
        (PORT datac (408:408:408) (495:495:495))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (513:513:513))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (783:783:783) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1400:1400:1400))
        (PORT asdata (468:468:468) (515:515:515))
        (PORT ena (1081:1081:1081) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT asdata (631:631:631) (697:697:697))
        (PORT ena (673:673:673) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (468:468:468) (515:515:515))
        (PORT ena (925:925:925) (1022:1022:1022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (634:634:634))
        (PORT datab (369:369:369) (440:440:440))
        (PORT datad (534:534:534) (626:626:626))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (468:468:468))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (516:516:516) (608:608:608))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (633:633:633))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (724:724:724))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT asdata (621:621:621) (683:683:683))
        (PORT ena (1109:1109:1109) (1235:1235:1235))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (382:382:382) (421:421:421))
        (PORT ena (1080:1080:1080) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (542:542:542) (602:602:602))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (716:716:716))
        (PORT datab (286:286:286) (359:359:359))
        (PORT datad (389:389:389) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (281:281:281) (301:301:301))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1000:1000:1000))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (468:468:468) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (642:642:642) (708:708:708))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (530:530:530))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1040:1040:1040))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT asdata (696:696:696) (765:765:765))
        (PORT ena (673:673:673) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (546:546:546))
        (PORT datab (510:510:510) (604:604:604))
        (PORT datac (165:165:165) (221:221:221))
        (PORT datad (173:173:173) (224:224:224))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (872:872:872))
        (PORT datab (407:407:407) (494:494:494))
        (PORT datad (271:271:271) (312:312:312))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (429:429:429))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (390:390:390))
        (PORT datab (371:371:371) (439:439:439))
        (PORT datad (344:344:344) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (648:648:648) (735:735:735))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (472:472:472) (511:511:511))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1048:1048:1048) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (368:368:368) (396:396:396))
        (PORT ena (1216:1216:1216) (1348:1348:1348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1040:1040:1040))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (367:367:367))
        (PORT datab (327:327:327) (390:390:390))
        (PORT datac (336:336:336) (400:400:400))
        (PORT datad (395:395:395) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (496:496:496))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (397:397:397) (477:477:477))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (587:587:587))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (349:349:349))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (516:516:516) (588:588:588))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1127:1127:1127) (1245:1245:1245))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (412:412:412))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (935:935:935) (1025:1025:1025))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (579:579:579))
        (PORT datab (371:371:371) (454:454:454))
        (PORT datac (331:331:331) (395:395:395))
        (PORT datad (399:399:399) (480:480:480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (569:569:569))
        (PORT datab (325:325:325) (392:392:392))
        (PORT datac (336:336:336) (400:400:400))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (479:479:479))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (723:723:723))
        (PORT datad (357:357:357) (420:420:420))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (684:684:684))
        (PORT datab (658:658:658) (769:769:769))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (489:489:489) (540:540:540))
        (PORT ena (1331:1331:1331) (1494:1494:1494))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (540:540:540) (616:616:616))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (352:352:352))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1087:1087:1087) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (497:497:497))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (345:345:345) (391:391:391))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (934:934:934))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (578:578:578))
        (PORT datab (654:654:654) (758:758:758))
        (PORT datac (514:514:514) (606:606:606))
        (PORT datad (531:531:531) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT asdata (684:684:684) (747:747:747))
        (PORT ena (1099:1099:1099) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (275:275:275))
        (PORT datab (548:548:548) (650:650:650))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (302:302:302) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (559:559:559))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1400:1400:1400))
        (PORT asdata (692:692:692) (770:770:770))
        (PORT ena (1081:1081:1081) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (692:692:692) (770:770:770))
        (PORT ena (925:925:925) (1022:1022:1022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT asdata (777:777:777) (854:854:854))
        (PORT ena (673:673:673) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (444:444:444))
        (PORT datab (542:542:542) (642:642:642))
        (PORT datac (170:170:170) (227:227:227))
        (PORT datad (168:168:168) (219:219:219))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (630:630:630))
        (PORT datab (792:792:792) (925:925:925))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (632:632:632))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (725:725:725))
        (PORT datad (336:336:336) (390:390:390))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r6\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (346:346:346))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1082:1082:1082) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (351:351:351) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (472:472:472) (518:518:518))
        (PORT ena (1232:1232:1232) (1395:1395:1395))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT asdata (527:527:527) (587:587:587))
        (PORT ena (1090:1090:1090) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (451:451:451))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (339:339:339) (408:408:408))
        (PORT datad (603:603:603) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (440:440:440))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (343:343:343) (413:413:413))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (632:632:632) (696:696:696))
        (PORT ena (1091:1091:1091) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (411:411:411))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1204:1204:1204) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (475:475:475) (515:515:515))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (550:550:550))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datad (384:384:384) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (557:557:557))
        (PORT datab (473:473:473) (562:562:562))
        (PORT datac (328:328:328) (392:392:392))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (796:796:796))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (312:312:312) (362:362:362))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (724:724:724))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r6\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (351:351:351) (415:415:415))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1181:1181:1181) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT asdata (381:381:381) (421:421:421))
        (PORT ena (933:933:933) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT asdata (543:543:543) (608:608:608))
        (PORT ena (929:929:929) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (545:545:545) (602:602:602))
        (PORT ena (946:946:946) (1050:1050:1050))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (457:457:457))
        (PORT datab (386:386:386) (473:473:473))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (378:378:378) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (771:771:771))
        (PORT datab (392:392:392) (474:474:474))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (817:817:817) (909:909:909))
        (PORT ena (1091:1091:1091) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (545:545:545))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (468:468:468) (506:506:506))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (445:445:445))
        (PORT datab (217:217:217) (273:273:273))
        (PORT datac (171:171:171) (227:227:227))
        (PORT datad (166:166:166) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (713:713:713))
        (PORT datab (486:486:486) (571:571:571))
        (PORT datac (247:247:247) (309:309:309))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (469:469:469))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (268:268:268) (308:308:308))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (724:724:724))
        (PORT datad (336:336:336) (391:391:391))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (649:649:649) (718:718:718))
        (PORT ena (1331:1331:1331) (1494:1494:1494))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (722:722:722) (796:796:796))
        (PORT ena (1470:1470:1470) (1667:1667:1667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (491:491:491) (544:544:544))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT asdata (533:533:533) (591:591:591))
        (PORT ena (1082:1082:1082) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT asdata (533:533:533) (590:590:590))
        (PORT ena (933:933:933) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (630:630:630) (697:697:697))
        (PORT ena (1216:1216:1216) (1348:1348:1348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT asdata (629:629:629) (690:690:690))
        (PORT ena (1090:1090:1090) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (577:577:577))
        (PORT datab (353:353:353) (427:427:427))
        (PORT datac (344:344:344) (410:410:410))
        (PORT datad (379:379:379) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (393:393:393) (476:476:476))
        (PORT datac (444:444:444) (527:527:527))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (476:476:476) (524:524:524))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (750:750:750))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1091:1091:1091) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (751:751:751))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (907:907:907) (996:996:996))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (535:535:535))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (763:763:763))
        (PORT datab (370:370:370) (443:443:443))
        (PORT datac (167:167:167) (223:223:223))
        (PORT datad (173:173:173) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (588:588:588))
        (PORT datab (183:183:183) (244:244:244))
        (PORT datac (601:601:601) (688:688:688))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (474:474:474))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (279:279:279) (321:321:321))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (724:724:724))
        (PORT datad (334:334:334) (392:392:392))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (556:556:556))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (954:954:954) (1049:1049:1049))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1204:1204:1204) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (640:640:640) (706:706:706))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (597:597:597))
        (PORT datab (373:373:373) (450:450:450))
        (PORT datac (408:408:408) (494:494:494))
        (PORT datad (402:402:402) (483:483:483))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (596:596:596))
        (PORT datab (641:641:641) (751:751:751))
        (PORT datac (408:408:408) (494:494:494))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (638:638:638) (703:703:703))
        (PORT ena (1046:1046:1046) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1400:1400:1400))
        (PORT asdata (644:644:644) (708:708:708))
        (PORT ena (1081:1081:1081) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (536:536:536) (600:600:600))
        (PORT ena (946:946:946) (1050:1050:1050))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (640:640:640) (704:704:704))
        (PORT ena (925:925:925) (1022:1022:1022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (343:343:343) (410:410:410))
        (PORT datad (388:388:388) (465:465:465))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (632:632:632))
        (PORT datab (765:765:765) (893:893:893))
        (PORT datad (315:315:315) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (629:629:629))
        (PORT datac (178:178:178) (215:215:215))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (581:581:581) (703:703:703))
        (PORT datad (327:327:327) (374:374:374))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (212:212:212) (274:274:274))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (768:768:768))
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (614:614:614))
        (PORT datab (170:170:170) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (806:806:806))
        (PORT datab (170:170:170) (206:206:206))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (381:381:381) (472:472:472))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (403:403:403))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (173:173:173) (235:235:235))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (174:174:174) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (404:404:404))
        (PORT datab (174:174:174) (237:237:237))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (175:175:175) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (176:176:176) (238:238:238))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (907:907:907))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1541:1541:1541))
        (PORT d[1] (1435:1435:1435) (1707:1707:1707))
        (PORT d[2] (1795:1795:1795) (2080:2080:2080))
        (PORT d[3] (1259:1259:1259) (1486:1486:1486))
        (PORT d[4] (1551:1551:1551) (1801:1801:1801))
        (PORT d[5] (923:923:923) (1108:1108:1108))
        (PORT d[6] (1086:1086:1086) (1254:1254:1254))
        (PORT d[7] (1894:1894:1894) (2230:2230:2230))
        (PORT d[8] (1515:1515:1515) (1760:1760:1760))
        (PORT d[9] (1301:1301:1301) (1535:1535:1535))
        (PORT d[10] (1267:1267:1267) (1451:1451:1451))
        (PORT d[11] (901:901:901) (1059:1059:1059))
        (PORT d[12] (947:947:947) (1096:1096:1096))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (972:972:972))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1265:1265:1265) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2902:2902:2902))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3669:3669:3669))
        (PORT d[1] (2475:2475:2475) (2843:2843:2843))
        (PORT d[2] (2902:2902:2902) (3331:3331:3331))
        (PORT d[3] (2384:2384:2384) (2726:2726:2726))
        (PORT d[4] (3554:3554:3554) (3993:3993:3993))
        (PORT d[5] (3419:3419:3419) (3925:3925:3925))
        (PORT d[6] (4296:4296:4296) (4930:4930:4930))
        (PORT d[7] (3309:3309:3309) (3753:3753:3753))
        (PORT d[8] (2705:2705:2705) (3111:3111:3111))
        (PORT d[9] (2623:2623:2623) (3016:3016:3016))
        (PORT d[10] (2702:2702:2702) (3100:3100:3100))
        (PORT d[11] (3825:3825:3825) (4370:4370:4370))
        (PORT d[12] (2762:2762:2762) (3153:3153:3153))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1019:1019:1019))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1849:1849:1849) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (948:948:948))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1349:1349:1349))
        (PORT d[1] (1427:1427:1427) (1697:1697:1697))
        (PORT d[2] (2082:2082:2082) (2438:2438:2438))
        (PORT d[3] (1739:1739:1739) (2031:2031:2031))
        (PORT d[4] (2234:2234:2234) (2613:2613:2613))
        (PORT d[5] (1085:1085:1085) (1297:1297:1297))
        (PORT d[6] (926:926:926) (1071:1071:1071))
        (PORT d[7] (1781:1781:1781) (2091:2091:2091))
        (PORT d[8] (1309:1309:1309) (1551:1551:1551))
        (PORT d[9] (1240:1240:1240) (1433:1433:1433))
        (PORT d[10] (1112:1112:1112) (1280:1280:1280))
        (PORT d[11] (921:921:921) (1087:1087:1087))
        (PORT d[12] (655:655:655) (768:768:768))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1337:1337:1337))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1472:1472:1472) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2718:2718:2718))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (4079:4079:4079))
        (PORT d[1] (3613:3613:3613) (4156:4156:4156))
        (PORT d[2] (2716:2716:2716) (3120:3120:3120))
        (PORT d[3] (2517:2517:2517) (2872:2872:2872))
        (PORT d[4] (3372:3372:3372) (3783:3783:3783))
        (PORT d[5] (3445:3445:3445) (3951:3951:3951))
        (PORT d[6] (4317:4317:4317) (4955:4955:4955))
        (PORT d[7] (3278:3278:3278) (3706:3706:3706))
        (PORT d[8] (2440:2440:2440) (2797:2797:2797))
        (PORT d[9] (2805:2805:2805) (3229:3229:3229))
        (PORT d[10] (2526:2526:2526) (2902:2902:2902))
        (PORT d[11] (3973:3973:3973) (4534:4534:4534))
        (PORT d[12] (3431:3431:3431) (3933:3933:3933))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1063:1063:1063))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (2300:2300:2300) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1187:1187:1187))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (928:928:928))
        (PORT d[1] (1424:1424:1424) (1688:1688:1688))
        (PORT d[2] (1498:1498:1498) (1750:1750:1750))
        (PORT d[3] (1681:1681:1681) (1972:1972:1972))
        (PORT d[4] (2410:2410:2410) (2822:2822:2822))
        (PORT d[5] (1141:1141:1141) (1365:1365:1365))
        (PORT d[6] (2091:2091:2091) (2402:2402:2402))
        (PORT d[7] (2286:2286:2286) (2673:2673:2673))
        (PORT d[8] (1569:1569:1569) (1858:1858:1858))
        (PORT d[9] (1586:1586:1586) (1869:1869:1869))
        (PORT d[10] (2193:2193:2193) (2540:2540:2540))
        (PORT d[11] (1997:1997:1997) (2353:2353:2353))
        (PORT d[12] (1161:1161:1161) (1373:1373:1373))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1317:1317:1317))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (1689:1689:1689) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2417:2417:2417))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3754:3754:3754))
        (PORT d[1] (3049:3049:3049) (3458:3458:3458))
        (PORT d[2] (3157:3157:3157) (3640:3640:3640))
        (PORT d[3] (2261:2261:2261) (2586:2586:2586))
        (PORT d[4] (4481:4481:4481) (5035:5035:5035))
        (PORT d[5] (3260:3260:3260) (3748:3748:3748))
        (PORT d[6] (2643:2643:2643) (3023:3023:3023))
        (PORT d[7] (4062:4062:4062) (4605:4605:4605))
        (PORT d[8] (3192:3192:3192) (3655:3655:3655))
        (PORT d[9] (2651:2651:2651) (3014:3014:3014))
        (PORT d[10] (3398:3398:3398) (3912:3912:3912))
        (PORT d[11] (3569:3569:3569) (4075:4075:4075))
        (PORT d[12] (2234:2234:2234) (2552:2552:2552))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1166:1166:1166))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT d[0] (2230:2230:2230) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1192:1192:1192))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (957:957:957))
        (PORT d[1] (1441:1441:1441) (1711:1711:1711))
        (PORT d[2] (1463:1463:1463) (1706:1706:1706))
        (PORT d[3] (1669:1669:1669) (1956:1956:1956))
        (PORT d[4] (2030:2030:2030) (2368:2368:2368))
        (PORT d[5] (1541:1541:1541) (1820:1820:1820))
        (PORT d[6] (2272:2272:2272) (2644:2644:2644))
        (PORT d[7] (2082:2082:2082) (2436:2436:2436))
        (PORT d[8] (1384:1384:1384) (1640:1640:1640))
        (PORT d[9] (1615:1615:1615) (1912:1912:1912))
        (PORT d[10] (1947:1947:1947) (2260:2260:2260))
        (PORT d[11] (1833:1833:1833) (2170:2170:2170))
        (PORT d[12] (1751:1751:1751) (2039:2039:2039))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1197:1197:1197))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (1739:1739:1739) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2234:2234:2234))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3902:3902:3902))
        (PORT d[1] (3036:3036:3036) (3442:3442:3442))
        (PORT d[2] (3171:3171:3171) (3656:3656:3656))
        (PORT d[3] (2257:2257:2257) (2582:2582:2582))
        (PORT d[4] (4485:4485:4485) (5043:5043:5043))
        (PORT d[5] (3231:3231:3231) (3711:3711:3711))
        (PORT d[6] (2654:2654:2654) (3037:3037:3037))
        (PORT d[7] (4068:4068:4068) (4621:4621:4621))
        (PORT d[8] (3055:3055:3055) (3503:3503:3503))
        (PORT d[9] (2665:2665:2665) (3035:3035:3035))
        (PORT d[10] (2680:2680:2680) (3094:3094:3094))
        (PORT d[11] (3522:3522:3522) (4011:4011:4011))
        (PORT d[12] (2229:2229:2229) (2543:2543:2543))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1112:1112:1112))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT d[0] (1965:1965:1965) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (2066:2066:2066))
        (PORT datab (1507:1507:1507) (1768:1768:1768))
        (PORT datac (334:334:334) (375:375:375))
        (PORT datad (510:510:510) (573:573:573))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1560:1560:1560))
        (PORT datab (522:522:522) (598:598:598))
        (PORT datac (498:498:498) (570:570:570))
        (PORT datad (642:642:642) (759:759:759))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1207:1207:1207))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1131:1131:1131))
        (PORT d[1] (1452:1452:1452) (1726:1726:1726))
        (PORT d[2] (1463:1463:1463) (1708:1708:1708))
        (PORT d[3] (947:947:947) (1129:1129:1129))
        (PORT d[4] (2212:2212:2212) (2586:2586:2586))
        (PORT d[5] (1155:1155:1155) (1379:1379:1379))
        (PORT d[6] (2111:2111:2111) (2459:2459:2459))
        (PORT d[7] (2081:2081:2081) (2435:2435:2435))
        (PORT d[8] (1403:1403:1403) (1663:1663:1663))
        (PORT d[9] (1601:1601:1601) (1891:1891:1891))
        (PORT d[10] (1932:1932:1932) (2236:2236:2236))
        (PORT d[11] (1984:1984:1984) (2336:2336:2336))
        (PORT d[12] (1762:1762:1762) (2055:2055:2055))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1368:1368:1368))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (1318:1318:1318) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2236:2236:2236))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3518:3518:3518))
        (PORT d[1] (2874:2874:2874) (3262:3262:3262))
        (PORT d[2] (3179:3179:3179) (3664:3664:3664))
        (PORT d[3] (2996:2996:2996) (3425:3425:3425))
        (PORT d[4] (4473:4473:4473) (5028:5028:5028))
        (PORT d[5] (3241:3241:3241) (3722:3722:3722))
        (PORT d[6] (3610:3610:3610) (4135:4135:4135))
        (PORT d[7] (4247:4247:4247) (4819:4819:4819))
        (PORT d[8] (3052:3052:3052) (3507:3507:3507))
        (PORT d[9] (2823:2823:2823) (3213:3213:3213))
        (PORT d[10] (3255:3255:3255) (3752:3752:3752))
        (PORT d[11] (3414:3414:3414) (3903:3903:3903))
        (PORT d[12] (2235:2235:2235) (2553:2553:2553))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (955:955:955))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (PORT d[0] (1743:1743:1743) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode900w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (388:388:388))
        (PORT datab (658:658:658) (769:769:769))
        (PORT datac (633:633:633) (728:728:728))
        (PORT datad (214:214:214) (273:273:273))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode900w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2796:2796:2796))
        (PORT datab (2327:2327:2327) (2664:2664:2664))
        (PORT datac (2246:2246:2246) (2592:2592:2592))
        (PORT datad (157:157:157) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (605:605:605))
        (PORT datac (508:508:508) (595:595:595))
        (PORT datad (493:493:493) (586:586:586))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2329:2329:2329) (2665:2665:2665))
        (PORT datac (2247:2247:2247) (2593:2593:2593))
        (PORT datad (2401:2401:2401) (2762:2762:2762))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1355:1355:1355))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (930:930:930))
        (PORT d[1] (1579:1579:1579) (1864:1864:1864))
        (PORT d[2] (1769:1769:1769) (2060:2060:2060))
        (PORT d[3] (1664:1664:1664) (1951:1951:1951))
        (PORT d[4] (2384:2384:2384) (2779:2779:2779))
        (PORT d[5] (1322:1322:1322) (1565:1565:1565))
        (PORT d[6] (1784:1784:1784) (2052:2052:2052))
        (PORT d[7] (2254:2254:2254) (2630:2630:2630))
        (PORT d[8] (1578:1578:1578) (1867:1867:1867))
        (PORT d[9] (1608:1608:1608) (1895:1895:1895))
        (PORT d[10] (2176:2176:2176) (2519:2519:2519))
        (PORT d[11] (1819:1819:1819) (2155:2155:2155))
        (PORT d[12] (1123:1123:1123) (1326:1326:1326))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1335:1335:1335))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1313:1313:1313) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2272:2272:2272))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3747:3747:3747))
        (PORT d[1] (3060:3060:3060) (3472:3472:3472))
        (PORT d[2] (2980:2980:2980) (3436:3436:3436))
        (PORT d[3] (2244:2244:2244) (2559:2559:2559))
        (PORT d[4] (4653:4653:4653) (5232:5232:5232))
        (PORT d[5] (3407:3407:3407) (3913:3913:3913))
        (PORT d[6] (2647:2647:2647) (3025:3025:3025))
        (PORT d[7] (4065:4065:4065) (4614:4614:4614))
        (PORT d[8] (3365:3365:3365) (3854:3854:3854))
        (PORT d[9] (2653:2653:2653) (3024:3024:3024))
        (PORT d[10] (3589:3589:3589) (4133:4133:4133))
        (PORT d[11] (3602:3602:3602) (4119:4119:4119))
        (PORT d[12] (2214:2214:2214) (2526:2526:2526))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1181:1181:1181))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (2268:2268:2268) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode880w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (645:645:645))
        (PORT datab (503:503:503) (599:599:599))
        (PORT datac (501:501:501) (595:595:595))
        (PORT datad (897:897:897) (1033:1033:1033))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode880w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2799:2799:2799))
        (PORT datab (2336:2336:2336) (2673:2673:2673))
        (PORT datac (2251:2251:2251) (2597:2597:2597))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (622:622:622))
        (PORT datac (532:532:532) (635:635:635))
        (PORT datad (525:525:525) (609:609:609))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2324:2324:2324) (2660:2660:2660))
        (PORT datac (2244:2244:2244) (2589:2589:2589))
        (PORT datad (2399:2399:2399) (2760:2760:2760))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1332:1332:1332))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (907:907:907))
        (PORT d[1] (1576:1576:1576) (1863:1863:1863))
        (PORT d[2] (1573:1573:1573) (1835:1835:1835))
        (PORT d[3] (1656:1656:1656) (1941:1941:1941))
        (PORT d[4] (2231:2231:2231) (2609:2609:2609))
        (PORT d[5] (1322:1322:1322) (1565:1565:1565))
        (PORT d[6] (1840:1840:1840) (2153:2153:2153))
        (PORT d[7] (2272:2272:2272) (2652:2652:2652))
        (PORT d[8] (1564:1564:1564) (1847:1847:1847))
        (PORT d[9] (1767:1767:1767) (2078:2078:2078))
        (PORT d[10] (2059:2059:2059) (2382:2382:2382))
        (PORT d[11] (2001:2001:2001) (2356:2356:2356))
        (PORT d[12] (994:994:994) (1180:1180:1180))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1284:1284:1284))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (1505:1505:1505) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2252:2252:2252))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3927:3927:3927))
        (PORT d[1] (3055:3055:3055) (3454:3454:3454))
        (PORT d[2] (2991:2991:2991) (3451:3451:3451))
        (PORT d[3] (2424:2424:2424) (2774:2774:2774))
        (PORT d[4] (3230:3230:3230) (3620:3620:3620))
        (PORT d[5] (3252:3252:3252) (3740:3740:3740))
        (PORT d[6] (2819:2819:2819) (3227:3227:3227))
        (PORT d[7] (4074:4074:4074) (4624:4624:4624))
        (PORT d[8] (3351:3351:3351) (3837:3837:3837))
        (PORT d[9] (2643:2643:2643) (3006:3006:3006))
        (PORT d[10] (3574:3574:3574) (4112:4112:4112))
        (PORT d[11] (3601:3601:3601) (4118:4118:4118))
        (PORT d[12] (2220:2220:2220) (2533:2533:2533))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1254:1254:1254))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (2757:2757:2757) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode870w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (644:644:644))
        (PORT datab (504:504:504) (600:600:600))
        (PORT datac (501:501:501) (595:595:595))
        (PORT datad (897:897:897) (1032:1032:1032))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode870w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2797:2797:2797))
        (PORT datab (2330:2330:2330) (2666:2666:2666))
        (PORT datac (2248:2248:2248) (2593:2593:2593))
        (PORT datad (157:157:157) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (605:605:605))
        (PORT datac (506:506:506) (601:601:601))
        (PORT datad (514:514:514) (607:607:607))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode870w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2339:2339:2339) (2676:2676:2676))
        (PORT datac (2254:2254:2254) (2600:2600:2600))
        (PORT datad (2404:2404:2404) (2766:2766:2766))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (879:879:879))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1543:1543:1543))
        (PORT d[1] (1434:1434:1434) (1706:1706:1706))
        (PORT d[2] (1798:1798:1798) (2085:2085:2085))
        (PORT d[3] (1109:1109:1109) (1319:1319:1319))
        (PORT d[4] (1361:1361:1361) (1580:1580:1580))
        (PORT d[5] (1099:1099:1099) (1307:1307:1307))
        (PORT d[6] (1437:1437:1437) (1646:1646:1646))
        (PORT d[7] (1994:1994:1994) (2292:2292:2292))
        (PORT d[8] (1287:1287:1287) (1527:1527:1527))
        (PORT d[9] (1426:1426:1426) (1650:1650:1650))
        (PORT d[10] (502:502:502) (591:591:591))
        (PORT d[11] (699:699:699) (823:823:823))
        (PORT d[12] (1001:1001:1001) (1184:1184:1184))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1161:1161:1161))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1433:1433:1433) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2722:2722:2722))
        (PORT clk (1341:1341:1341) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4471:4471:4471))
        (PORT d[1] (3783:3783:3783) (4346:4346:4346))
        (PORT d[2] (2913:2913:2913) (3345:3345:3345))
        (PORT d[3] (2454:2454:2454) (2806:2806:2806))
        (PORT d[4] (3562:3562:3562) (4003:4003:4003))
        (PORT d[5] (3260:3260:3260) (3738:3738:3738))
        (PORT d[6] (2466:2466:2466) (2817:2817:2817))
        (PORT d[7] (3321:3321:3321) (3767:3767:3767))
        (PORT d[8] (2699:2699:2699) (3105:3105:3105))
        (PORT d[9] (2616:2616:2616) (3008:3008:3008))
        (PORT d[10] (2709:2709:2709) (3109:3109:3109))
        (PORT d[11] (3821:3821:3821) (4369:4369:4369))
        (PORT d[12] (2729:2729:2729) (3117:3117:3117))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (860:860:860))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (PORT d[0] (1019:1019:1019) (1088:1088:1088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (1806:1806:1806) (2132:2132:2132))
        (PORT datac (1496:1496:1496) (1743:1743:1743))
        (PORT datad (688:688:688) (767:767:767))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (435:435:435))
        (PORT datab (1806:1806:1806) (2132:2132:2132))
        (PORT datac (351:351:351) (407:407:407))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (992:992:992))
        (PORT datab (675:675:675) (801:801:801))
        (PORT datad (645:645:645) (751:751:751))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (666:666:666))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (399:399:399) (481:481:481))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (263:263:263))
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (670:670:670))
        (PORT datab (430:430:430) (527:527:527))
        (PORT datac (403:403:403) (487:487:487))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector13\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (262:262:262))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (498:498:498) (587:587:587))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (383:383:383) (437:437:437))
        (PORT sload (1039:1039:1039) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (500:500:500))
        (PORT datac (412:412:412) (503:503:503))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (504:504:504))
        (PORT datab (413:413:413) (501:501:501))
        (PORT datac (412:412:412) (503:503:503))
        (PORT datad (378:378:378) (455:455:455))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (405:405:405) (489:489:489))
        (PORT datad (533:533:533) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (667:667:667))
        (PORT datac (93:93:93) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (398:398:398) (480:480:480))
        (PORT datad (378:378:378) (455:455:455))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (281:281:281) (301:301:301))
        (PORT sload (1282:1282:1282) (1151:1151:1151))
        (PORT ena (1105:1105:1105) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (238:238:238))
        (PORT datab (375:375:375) (453:453:453))
        (PORT datac (627:627:627) (752:752:752))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (819:819:819) (946:946:946))
        (PORT datac (961:961:961) (1127:1127:1127))
        (PORT datad (571:571:571) (656:656:656))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (730:730:730) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (237:237:237))
        (PORT datab (367:367:367) (446:446:446))
        (PORT datac (441:441:441) (521:521:521))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (151:151:151))
        (PORT datab (817:817:817) (944:944:944))
        (PORT datac (958:958:958) (1123:1123:1123))
        (PORT datad (582:582:582) (666:666:666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (730:730:730) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (582:582:582))
        (PORT datab (593:593:593) (709:709:709))
        (PORT datac (562:562:562) (673:673:673))
        (PORT datad (519:519:519) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (831:831:831))
        (PORT datab (511:511:511) (607:607:607))
        (PORT datac (554:554:554) (663:663:663))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (694:694:694))
        (PORT datab (371:371:371) (444:444:444))
        (PORT datac (554:554:554) (664:664:664))
        (PORT datad (526:526:526) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (676:676:676))
        (PORT datab (740:740:740) (856:856:856))
        (PORT datac (360:360:360) (432:432:432))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (469:469:469))
        (PORT datab (534:534:534) (658:658:658))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datac (652:652:652) (765:765:765))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (801:801:801))
        (PORT datab (358:358:358) (421:421:421))
        (PORT datac (482:482:482) (567:567:567))
        (PORT datad (300:300:300) (341:341:341))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (758:758:758))
        (PORT datab (637:637:637) (764:764:764))
        (PORT datac (492:492:492) (598:598:598))
        (PORT datad (396:396:396) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (499:499:499))
        (PORT datab (730:730:730) (857:857:857))
        (PORT datac (595:595:595) (696:696:696))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (498:498:498))
        (PORT datab (502:502:502) (597:597:597))
        (PORT datac (635:635:635) (745:745:745))
        (PORT datad (413:413:413) (499:499:499))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (472:472:472))
        (PORT datab (773:773:773) (908:908:908))
        (PORT datac (390:390:390) (471:471:471))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (393:393:393) (475:475:475))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (584:584:584) (682:682:682))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (477:477:477))
        (PORT datac (1045:1045:1045) (1203:1203:1203))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (387:387:387))
        (PORT datab (319:319:319) (389:389:389))
        (PORT datac (365:365:365) (437:437:437))
        (PORT datad (367:367:367) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (270:270:270))
        (PORT datab (317:317:317) (389:389:389))
        (PORT datac (354:354:354) (420:420:420))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (230:230:230))
        (PORT datab (323:323:323) (391:391:391))
        (PORT datac (387:387:387) (468:468:468))
        (PORT datad (155:155:155) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (610:610:610))
        (PORT datab (473:473:473) (560:560:560))
        (PORT datac (407:407:407) (458:458:458))
        (PORT datad (611:611:611) (718:718:718))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (598:598:598))
        (PORT datab (436:436:436) (534:534:534))
        (PORT datac (314:314:314) (367:367:367))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (491:491:491))
        (PORT datab (432:432:432) (529:529:529))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (412:412:412))
        (PORT datab (371:371:371) (447:447:447))
        (PORT datac (713:713:713) (842:842:842))
        (PORT datad (375:375:375) (449:449:449))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (607:607:607))
        (PORT datab (153:153:153) (201:201:201))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (564:564:564))
        (PORT datab (517:517:517) (614:614:614))
        (PORT datac (352:352:352) (426:426:426))
        (PORT datad (341:341:341) (406:406:406))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (497:497:497) (587:587:587))
        (PORT datac (352:352:352) (425:425:425))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (447:447:447))
        (PORT datab (802:802:802) (930:930:930))
        (PORT datac (324:324:324) (379:379:379))
        (PORT datad (321:321:321) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (447:447:447))
        (PORT datac (897:897:897) (1035:1035:1035))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (370:370:370))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datac (496:496:496) (587:587:587))
        (PORT datad (509:509:509) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (611:611:611))
        (PORT datab (337:337:337) (401:401:401))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (203:203:203))
        (PORT datab (372:372:372) (448:448:448))
        (PORT datac (640:640:640) (752:752:752))
        (PORT datad (373:373:373) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (588:588:588))
        (PORT datab (373:373:373) (449:449:449))
        (PORT datac (441:441:441) (514:514:514))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (596:596:596))
        (PORT datab (433:433:433) (531:531:531))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (429:429:429) (492:492:492))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (496:496:496))
        (PORT datac (420:420:420) (514:514:514))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (637:637:637) (702:702:702))
        (PORT ena (1046:1046:1046) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r6\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (228:228:228))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (809:809:809) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (716:716:716) (806:806:806))
        (PORT ena (1216:1216:1216) (1348:1348:1348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (449:449:449))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (599:599:599))
        (PORT datab (620:620:620) (736:736:736))
        (PORT datac (560:560:560) (670:670:670))
        (PORT datad (521:521:521) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (698:698:698))
        (PORT datab (671:671:671) (797:797:797))
        (PORT datac (413:413:413) (505:505:505))
        (PORT datad (193:193:193) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (435:435:435))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (635:635:635) (700:700:700))
        (PORT ena (911:911:911) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1195:1195:1195))
        (PORT asdata (490:490:490) (542:542:542))
        (PORT ena (1080:1080:1080) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (519:519:519) (627:627:627))
        (PORT datac (540:540:540) (650:650:650))
        (PORT datad (307:307:307) (377:377:377))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (740:740:740))
        (PORT datab (627:627:627) (733:733:733))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (306:306:306) (376:376:376))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (874:874:874))
        (PORT datab (413:413:413) (503:503:503))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (432:432:432) (510:510:510))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (952:952:952))
        (PORT datac (373:373:373) (460:460:460))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (237:237:237))
        (PORT datab (620:620:620) (732:732:732))
        (PORT datac (637:637:637) (751:751:751))
        (PORT datad (153:153:153) (195:195:195))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (237:237:237))
        (PORT datab (594:594:594) (700:700:700))
        (PORT datac (705:705:705) (812:812:812))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (541:541:541))
        (PORT datab (322:322:322) (404:404:404))
        (PORT datac (616:616:616) (719:719:719))
        (PORT datad (273:273:273) (336:336:336))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (730:730:730))
        (PORT datab (322:322:322) (404:404:404))
        (PORT datac (575:575:575) (684:684:684))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (868:868:868))
        (PORT datab (407:407:407) (497:497:497))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (433:433:433) (517:517:517))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (953:953:953))
        (PORT datac (373:373:373) (461:461:461))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (365:365:365) (446:446:446))
        (PORT datac (553:553:553) (662:662:662))
        (PORT datad (307:307:307) (377:377:377))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (432:432:432))
        (PORT datab (322:322:322) (405:405:405))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (612:612:612))
        (PORT datab (493:493:493) (591:591:591))
        (PORT datac (560:560:560) (671:671:671))
        (PORT datad (521:521:521) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (712:712:712))
        (PORT datab (503:503:503) (594:594:594))
        (PORT datac (412:412:412) (504:504:504))
        (PORT datad (184:184:184) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (869:869:869))
        (PORT datab (408:408:408) (498:498:498))
        (PORT datac (440:440:440) (510:510:510))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (951:951:951))
        (PORT datac (370:370:370) (457:457:457))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT asdata (478:478:478) (524:524:524))
        (PORT ena (1082:1082:1082) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (510:510:510))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT asdata (625:625:625) (691:691:691))
        (PORT ena (1090:1090:1090) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (523:523:523) (584:584:584))
        (PORT ena (946:946:946) (1050:1050:1050))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (375:375:375))
        (PORT datab (398:398:398) (482:482:482))
        (PORT datac (233:233:233) (291:291:291))
        (PORT datad (338:338:338) (403:403:403))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (296:296:296))
        (PORT datab (139:139:139) (187:187:187))
        (PORT datac (236:236:236) (293:293:293))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (515:515:515) (577:577:577))
        (PORT ena (955:955:955) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (661:661:661) (742:742:742))
        (PORT ena (1091:1091:1091) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (505:505:505))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (659:659:659) (739:739:739))
        (PORT ena (907:907:907) (996:996:996))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (546:546:546))
        (PORT datab (322:322:322) (405:405:405))
        (PORT datad (273:273:273) (335:335:335))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (589:589:589))
        (PORT datab (322:322:322) (405:405:405))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (599:599:599))
        (PORT datab (438:438:438) (536:536:536))
        (PORT datac (317:317:317) (366:366:366))
        (PORT datad (445:445:445) (506:506:506))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (534:534:534))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (771:771:771))
        (PORT datab (381:381:381) (464:464:464))
        (PORT datac (412:412:412) (505:505:505))
        (PORT datad (383:383:383) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (595:595:595))
        (PORT datab (473:473:473) (557:557:557))
        (PORT datac (411:411:411) (503:503:503))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (699:699:699))
        (PORT datab (322:322:322) (405:405:405))
        (PORT datac (504:504:504) (586:586:586))
        (PORT datad (271:271:271) (334:334:334))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (626:626:626))
        (PORT datab (321:321:321) (404:404:404))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (867:867:867))
        (PORT datab (406:406:406) (495:495:495))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (446:446:446) (531:531:531))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (481:481:481))
        (PORT datac (642:642:642) (749:749:749))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (558:558:558))
        (PORT datab (323:323:323) (406:406:406))
        (PORT datac (208:208:208) (258:258:258))
        (PORT datad (269:269:269) (331:331:331))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (725:725:725))
        (PORT datab (321:321:321) (404:404:404))
        (PORT datac (142:142:142) (182:182:182))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (528:528:528))
        (PORT datab (481:481:481) (579:579:579))
        (PORT datac (601:601:601) (699:699:699))
        (PORT datad (383:383:383) (460:460:460))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (529:529:529))
        (PORT datab (655:655:655) (772:772:772))
        (PORT datac (621:621:621) (718:718:718))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (867:867:867))
        (PORT datab (406:406:406) (496:496:496))
        (PORT datac (290:290:290) (326:326:326))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (476:476:476))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (604:604:604))
        (PORT datac (597:597:597) (708:708:708))
        (PORT datad (213:213:213) (266:266:266))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (448:448:448))
        (PORT datab (369:369:369) (448:448:448))
        (PORT datac (365:365:365) (437:437:437))
        (PORT datad (367:367:367) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (442:442:442))
        (PORT datab (364:364:364) (442:442:442))
        (PORT datac (503:503:503) (592:592:592))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (459:459:459))
        (PORT datab (394:394:394) (476:476:476))
        (PORT datac (366:366:366) (438:438:438))
        (PORT datad (366:366:366) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (388:388:388))
        (PORT datab (492:492:492) (585:585:585))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (371:371:371) (442:442:442))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (340:340:340))
        (PORT datab (404:404:404) (497:497:497))
        (PORT datac (187:187:187) (221:221:221))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (406:406:406))
        (PORT datab (322:322:322) (372:372:372))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (403:403:403))
        (PORT datab (270:270:270) (312:312:312))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (235:235:235))
        (PORT datab (352:352:352) (415:415:415))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (518:518:518))
        (PORT datab (363:363:363) (431:431:431))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (329:329:329))
        (PORT datab (337:337:337) (396:396:396))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (351:351:351))
        (PORT datab (201:201:201) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (526:526:526))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (551:551:551))
        (PORT datab (369:369:369) (436:436:436))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (539:539:539))
        (PORT datab (318:318:318) (372:372:372))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (368:368:368))
        (PORT datab (306:306:306) (358:358:358))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (413:413:413))
        (PORT datab (568:568:568) (653:653:653))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (531:531:531))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (571:571:571))
        (PORT datab (319:319:319) (374:374:374))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (803:803:803))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (481:481:481) (566:566:566))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1144:1144:1144))
        (PORT datab (447:447:447) (531:531:531))
        (PORT datac (687:687:687) (774:774:774))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (798:798:798))
        (PORT datab (786:786:786) (908:908:908))
        (PORT datac (429:429:429) (488:488:488))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (596:596:596))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (833:833:833) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1122:1122:1122))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1742:1742:1742))
        (PORT d[1] (1321:1321:1321) (1521:1521:1521))
        (PORT d[2] (1988:1988:1988) (2342:2342:2342))
        (PORT d[3] (1856:1856:1856) (2181:2181:2181))
        (PORT d[4] (1815:1815:1815) (2117:2117:2117))
        (PORT d[5] (719:719:719) (835:835:835))
        (PORT d[6] (935:935:935) (1069:1069:1069))
        (PORT d[7] (2080:2080:2080) (2439:2439:2439))
        (PORT d[8] (727:727:727) (851:851:851))
        (PORT d[9] (892:892:892) (1041:1041:1041))
        (PORT d[10] (2265:2265:2265) (2655:2655:2655))
        (PORT d[11] (1588:1588:1588) (1876:1876:1876))
        (PORT d[12] (1444:1444:1444) (1708:1708:1708))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (920:920:920))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (1141:1141:1141) (1213:1213:1213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2528:2528:2528))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (3143:3143:3143))
        (PORT d[1] (2859:2859:2859) (3273:3273:3273))
        (PORT d[2] (3423:3423:3423) (3938:3938:3938))
        (PORT d[3] (2392:2392:2392) (2726:2726:2726))
        (PORT d[4] (5518:5518:5518) (6187:6187:6187))
        (PORT d[5] (3703:3703:3703) (4270:4270:4270))
        (PORT d[6] (3057:3057:3057) (3507:3507:3507))
        (PORT d[7] (3544:3544:3544) (4021:4021:4021))
        (PORT d[8] (2523:2523:2523) (2901:2901:2901))
        (PORT d[9] (2965:2965:2965) (3393:3393:3393))
        (PORT d[10] (2735:2735:2735) (3119:3119:3119))
        (PORT d[11] (2396:2396:2396) (2735:2735:2735))
        (PORT d[12] (4448:4448:4448) (5106:5106:5106))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1197:1197:1197))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT d[0] (1381:1381:1381) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (1003:1003:1003))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1542:1542:1542))
        (PORT d[1] (1299:1299:1299) (1492:1492:1492))
        (PORT d[2] (1858:1858:1858) (2183:2183:2183))
        (PORT d[3] (1540:1540:1540) (1832:1832:1832))
        (PORT d[4] (1635:1635:1635) (1912:1912:1912))
        (PORT d[5] (880:880:880) (1016:1016:1016))
        (PORT d[6] (1624:1624:1624) (1847:1847:1847))
        (PORT d[7] (2082:2082:2082) (2445:2445:2445))
        (PORT d[8] (1894:1894:1894) (2226:2226:2226))
        (PORT d[9] (1248:1248:1248) (1441:1441:1441))
        (PORT d[10] (1661:1661:1661) (1948:1948:1948))
        (PORT d[11] (1532:1532:1532) (1809:1809:1809))
        (PORT d[12] (1606:1606:1606) (1887:1887:1887))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (915:915:915))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (1260:1260:1260) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2506:2506:2506))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3166:3166:3166))
        (PORT d[1] (2870:2870:2870) (3288:3288:3288))
        (PORT d[2] (3425:3425:3425) (3943:3943:3943))
        (PORT d[3] (2267:2267:2267) (2592:2592:2592))
        (PORT d[4] (5526:5526:5526) (6195:6195:6195))
        (PORT d[5] (3891:3891:3891) (4487:4487:4487))
        (PORT d[6] (3045:3045:3045) (3489:3489:3489))
        (PORT d[7] (3544:3544:3544) (4020:4020:4020))
        (PORT d[8] (2545:2545:2545) (2934:2934:2934))
        (PORT d[9] (2402:2402:2402) (2738:2738:2738))
        (PORT d[10] (2728:2728:2728) (3111:3111:3111))
        (PORT d[11] (2385:2385:2385) (2721:2721:2721))
        (PORT d[12] (3184:3184:3184) (3664:3664:3664))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1210:1210:1210))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (PORT d[0] (1481:1481:1481) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (879:879:879))
        (PORT datab (738:738:738) (867:867:867))
        (PORT datac (359:359:359) (416:416:416))
        (PORT datad (362:362:362) (415:415:415))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1368:1368:1368))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1130:1130:1130))
        (PORT d[1] (1633:1633:1633) (1934:1934:1934))
        (PORT d[2] (1895:1895:1895) (2212:2212:2212))
        (PORT d[3] (1226:1226:1226) (1453:1453:1453))
        (PORT d[4] (2307:2307:2307) (2674:2674:2674))
        (PORT d[5] (1093:1093:1093) (1310:1310:1310))
        (PORT d[6] (2373:2373:2373) (2771:2771:2771))
        (PORT d[7] (1973:1973:1973) (2325:2325:2325))
        (PORT d[8] (1687:1687:1687) (1994:1994:1994))
        (PORT d[9] (1750:1750:1750) (2018:2018:2018))
        (PORT d[10] (1936:1936:1936) (2288:2288:2288))
        (PORT d[11] (1577:1577:1577) (1867:1867:1867))
        (PORT d[12] (1569:1569:1569) (1830:1830:1830))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1342:1342:1342))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (1516:1516:1516) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2476:2476:2476))
        (PORT clk (1299:1299:1299) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3696:3696:3696))
        (PORT d[1] (3247:3247:3247) (3738:3738:3738))
        (PORT d[2] (3228:3228:3228) (3716:3716:3716))
        (PORT d[3] (2584:2584:2584) (2946:2946:2946))
        (PORT d[4] (3138:3138:3138) (3505:3505:3505))
        (PORT d[5] (3812:3812:3812) (4368:4368:4368))
        (PORT d[6] (2240:2240:2240) (2550:2550:2550))
        (PORT d[7] (3682:3682:3682) (4173:4173:4173))
        (PORT d[8] (2802:2802:2802) (3206:3206:3206))
        (PORT d[9] (3162:3162:3162) (3635:3635:3635))
        (PORT d[10] (2898:2898:2898) (3323:3323:3323))
        (PORT d[11] (2331:2331:2331) (2668:2668:2668))
        (PORT d[12] (2997:2997:2997) (3436:3436:3436))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1108:1108:1108))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (PORT d[0] (2111:2111:2111) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1271:1271:1271))
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1509:1509:1509))
        (PORT d[1] (1024:1024:1024) (1179:1179:1179))
        (PORT d[2] (2157:2157:2157) (2530:2530:2530))
        (PORT d[3] (1505:1505:1505) (1778:1778:1778))
        (PORT d[4] (1623:1623:1623) (1891:1891:1891))
        (PORT d[5] (1692:1692:1692) (2001:2001:2001))
        (PORT d[6] (1185:1185:1185) (1360:1360:1360))
        (PORT d[7] (2347:2347:2347) (2759:2759:2759))
        (PORT d[8] (1688:1688:1688) (1986:1986:1986))
        (PORT d[9] (1226:1226:1226) (1412:1412:1412))
        (PORT d[10] (2090:2090:2090) (2447:2447:2447))
        (PORT d[11] (1572:1572:1572) (1852:1852:1852))
        (PORT d[12] (1623:1623:1623) (1902:1902:1902))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1279:1279:1279))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (PORT d[0] (1466:1466:1466) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2509:2509:2509))
        (PORT clk (1276:1276:1276) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3162:3162:3162))
        (PORT d[1] (2716:2716:2716) (3123:3123:3123))
        (PORT d[2] (3068:3068:3068) (3535:3535:3535))
        (PORT d[3] (2402:2402:2402) (2744:2744:2744))
        (PORT d[4] (5885:5885:5885) (6605:6605:6605))
        (PORT d[5] (4221:4221:4221) (4859:4859:4859))
        (PORT d[6] (2184:2184:2184) (2484:2484:2484))
        (PORT d[7] (3548:3548:3548) (4025:4025:4025))
        (PORT d[8] (2602:2602:2602) (2975:2975:2975))
        (PORT d[9] (3318:3318:3318) (3788:3788:3788))
        (PORT d[10] (2727:2727:2727) (3106:3106:3106))
        (PORT d[11] (2499:2499:2499) (2844:2844:2844))
        (PORT d[12] (4812:4812:4812) (5520:5520:5520))
        (PORT clk (1273:1273:1273) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1252:1252:1252))
        (PORT clk (1273:1273:1273) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (PORT d[0] (1750:1750:1750) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (740:740:740) (870:870:870))
        (PORT datac (857:857:857) (996:996:996))
        (PORT datad (698:698:698) (794:794:794))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1889:1889:1889))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1138:1138:1138))
        (PORT d[1] (1546:1546:1546) (1827:1827:1827))
        (PORT d[2] (1496:1496:1496) (1751:1751:1751))
        (PORT d[3] (1478:1478:1478) (1739:1739:1739))
        (PORT d[4] (2203:2203:2203) (2563:2563:2563))
        (PORT d[5] (1041:1041:1041) (1237:1237:1237))
        (PORT d[6] (1768:1768:1768) (2028:2028:2028))
        (PORT d[7] (2176:2176:2176) (2542:2542:2542))
        (PORT d[8] (1749:1749:1749) (2061:2061:2061))
        (PORT d[9] (1688:1688:1688) (1980:1980:1980))
        (PORT d[10] (1765:1765:1765) (2048:2048:2048))
        (PORT d[11] (1786:1786:1786) (2114:2114:2114))
        (PORT d[12] (1201:1201:1201) (1420:1420:1420))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1142:1142:1142))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1322:1322:1322) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2582:2582:2582))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3957:3957:3957))
        (PORT d[1] (3242:3242:3242) (3678:3678:3678))
        (PORT d[2] (2798:2798:2798) (3226:3226:3226))
        (PORT d[3] (2231:2231:2231) (2555:2555:2555))
        (PORT d[4] (3194:3194:3194) (3570:3570:3570))
        (PORT d[5] (3584:3584:3584) (4114:4114:4114))
        (PORT d[6] (2996:2996:2996) (3427:3427:3427))
        (PORT d[7] (3856:3856:3856) (4367:4367:4367))
        (PORT d[8] (3572:3572:3572) (4099:4099:4099))
        (PORT d[9] (2447:2447:2447) (2785:2785:2785))
        (PORT d[10] (3750:3750:3750) (4310:4310:4310))
        (PORT d[11] (3796:3796:3796) (4345:4345:4345))
        (PORT d[12] (2235:2235:2235) (2553:2553:2553))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1189:1189:1189))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT d[0] (2236:2236:2236) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1384:1384:1384))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1139:1139:1139))
        (PORT d[1] (1651:1651:1651) (1955:1955:1955))
        (PORT d[2] (2238:2238:2238) (2601:2601:2601))
        (PORT d[3] (1414:1414:1414) (1669:1669:1669))
        (PORT d[4] (1666:1666:1666) (1961:1961:1961))
        (PORT d[5] (1278:1278:1278) (1517:1517:1517))
        (PORT d[6] (2212:2212:2212) (2586:2586:2586))
        (PORT d[7] (2161:2161:2161) (2542:2542:2542))
        (PORT d[8] (1523:1523:1523) (1808:1808:1808))
        (PORT d[9] (1593:1593:1593) (1840:1840:1840))
        (PORT d[10] (1949:1949:1949) (2292:2292:2292))
        (PORT d[11] (2019:2019:2019) (2374:2374:2374))
        (PORT d[12] (1405:1405:1405) (1642:1642:1642))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1412:1412:1412))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (1374:1374:1374) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2358:2358:2358))
        (PORT clk (1285:1285:1285) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3446:3446:3446))
        (PORT d[1] (3232:3232:3232) (3716:3716:3716))
        (PORT d[2] (2930:2930:2930) (3382:3382:3382))
        (PORT d[3] (2223:2223:2223) (2544:2544:2544))
        (PORT d[4] (2668:2668:2668) (2969:2969:2969))
        (PORT d[5] (3975:3975:3975) (4561:4561:4561))
        (PORT d[6] (2219:2219:2219) (2525:2525:2525))
        (PORT d[7] (3646:3646:3646) (4126:4126:4126))
        (PORT d[8] (2657:2657:2657) (3043:3043:3043))
        (PORT d[9] (3170:3170:3170) (3644:3644:3644))
        (PORT d[10] (2322:2322:2322) (2668:2668:2668))
        (PORT d[11] (2075:2075:2075) (2339:2339:2339))
        (PORT d[12] (2973:2973:2973) (3402:3402:3402))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1295:1295:1295))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (PORT d[0] (1685:1685:1685) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (665:665:665) (775:775:775))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1564:1564:1564))
        (PORT d[1] (1433:1433:1433) (1706:1706:1706))
        (PORT d[2] (2051:2051:2051) (2397:2397:2397))
        (PORT d[3] (1566:1566:1566) (1838:1838:1838))
        (PORT d[4] (2226:2226:2226) (2604:2604:2604))
        (PORT d[5] (910:910:910) (1104:1104:1104))
        (PORT d[6] (1128:1128:1128) (1309:1309:1309))
        (PORT d[7] (2086:2086:2086) (2438:2438:2438))
        (PORT d[8] (1496:1496:1496) (1777:1777:1777))
        (PORT d[9] (1948:1948:1948) (2248:2248:2248))
        (PORT d[10] (817:817:817) (943:943:943))
        (PORT d[11] (694:694:694) (814:814:814))
        (PORT d[12] (1764:1764:1764) (2048:2048:2048))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1234:1234:1234))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (1182:1182:1182) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2445:2445:2445))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3339:3339:3339))
        (PORT d[1] (3622:3622:3622) (4168:4168:4168))
        (PORT d[2] (3420:3420:3420) (3930:3930:3930))
        (PORT d[3] (2520:2520:2520) (2881:2881:2881))
        (PORT d[4] (3350:3350:3350) (3755:3755:3755))
        (PORT d[5] (3467:3467:3467) (3981:3981:3981))
        (PORT d[6] (2648:2648:2648) (3024:3024:3024))
        (PORT d[7] (3870:3870:3870) (4382:4382:4382))
        (PORT d[8] (2611:2611:2611) (2992:2992:2992))
        (PORT d[9] (2992:2992:2992) (3448:3448:3448))
        (PORT d[10] (2697:2697:2697) (3096:3096:3096))
        (PORT d[11] (4002:4002:4002) (4567:4567:4567))
        (PORT d[12] (2589:2589:2589) (2961:2961:2961))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1009:1009:1009))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2699:2699:2699) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1272:1272:1272))
        (PORT datab (634:634:634) (725:725:725))
        (PORT datac (1053:1053:1053) (1224:1224:1224))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1548:1548:1548))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1150:1150:1150))
        (PORT d[1] (1579:1579:1579) (1858:1858:1858))
        (PORT d[2] (1517:1517:1517) (1779:1779:1779))
        (PORT d[3] (1284:1284:1284) (1513:1513:1513))
        (PORT d[4] (2233:2233:2233) (2618:2618:2618))
        (PORT d[5] (1145:1145:1145) (1360:1360:1360))
        (PORT d[6] (1468:1468:1468) (1693:1693:1693))
        (PORT d[7] (2030:2030:2030) (2374:2374:2374))
        (PORT d[8] (1464:1464:1464) (1723:1723:1723))
        (PORT d[9] (1773:1773:1773) (2078:2078:2078))
        (PORT d[10] (2349:2349:2349) (2722:2722:2722))
        (PORT d[11] (1562:1562:1562) (1858:1858:1858))
        (PORT d[12] (1401:1401:1401) (1637:1637:1637))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1318:1318:1318))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1355:1355:1355) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2532:2532:2532))
        (PORT clk (1291:1291:1291) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (4148:4148:4148))
        (PORT d[1] (3404:3404:3404) (3865:3865:3865))
        (PORT d[2] (2780:2780:2780) (3201:3201:3201))
        (PORT d[3] (2181:2181:2181) (2474:2474:2474))
        (PORT d[4] (5004:5004:5004) (5624:5624:5624))
        (PORT d[5] (3790:3790:3790) (4349:4349:4349))
        (PORT d[6] (2800:2800:2800) (3200:3200:3200))
        (PORT d[7] (3499:3499:3499) (3959:3959:3959))
        (PORT d[8] (3760:3760:3760) (4313:4313:4313))
        (PORT d[9] (2278:2278:2278) (2588:2588:2588))
        (PORT d[10] (2472:2472:2472) (2846:2846:2846))
        (PORT d[11] (3969:3969:3969) (4539:4539:4539))
        (PORT d[12] (2008:2008:2008) (2277:2277:2277))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1202:1202:1202))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (PORT d[0] (1794:1794:1794) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1431:1431:1431))
        (PORT datab (745:745:745) (868:868:868))
        (PORT datac (336:336:336) (394:394:394))
        (PORT datad (910:910:910) (1055:1055:1055))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (557:557:557))
        (PORT datab (642:642:642) (752:752:752))
        (PORT datad (595:595:595) (670:670:670))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1384:1384:1384))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (700:700:700))
        (PORT sload (1092:1092:1092) (987:987:987))
        (PORT ena (1127:1127:1127) (1267:1267:1267))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (719:719:719))
        (PORT datab (495:495:495) (581:581:581))
        (PORT datac (630:630:630) (744:744:744))
        (PORT datad (428:428:428) (489:489:489))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (623:623:623))
        (PORT datab (397:397:397) (483:483:483))
        (PORT datad (443:443:443) (509:509:509))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (622:622:622))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (717:717:717))
        (PORT datab (657:657:657) (775:775:775))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (544:544:544))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (516:516:516) (578:578:578))
        (PORT ena (1735:1735:1735) (1956:1956:1956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (812:812:812))
        (PORT datac (658:658:658) (774:774:774))
        (PORT datad (183:183:183) (219:219:219))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (541:541:541))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (541:541:541))
        (PORT datab (570:570:570) (676:676:676))
        (PORT datac (655:655:655) (772:772:772))
        (PORT datad (533:533:533) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1201:1201:1201))
        (PORT asdata (542:542:542) (603:603:603))
        (PORT ena (1046:1046:1046) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (587:587:587))
        (PORT datab (505:505:505) (598:598:598))
        (PORT datac (557:557:557) (667:667:667))
        (PORT datad (523:523:523) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (748:748:748))
        (PORT datab (592:592:592) (718:718:718))
        (PORT datac (559:559:559) (669:669:669))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (363:363:363))
        (PORT datab (494:494:494) (589:589:589))
        (PORT datac (715:715:715) (858:858:858))
        (PORT datad (306:306:306) (376:376:376))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (724:724:724))
        (PORT datab (321:321:321) (404:404:404))
        (PORT datac (718:718:718) (833:833:833))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datab (535:535:535) (658:658:658))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (317:317:317) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (467:467:467))
        (PORT datac (652:652:652) (766:766:766))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (599:599:599))
        (PORT datac (570:570:570) (655:655:655))
        (PORT datad (607:607:607) (699:699:699))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (364:364:364) (428:428:428))
        (PORT datac (769:769:769) (894:894:894))
        (PORT datad (425:425:425) (478:478:478))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (913:913:913))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1538:1538:1538))
        (PORT d[1] (863:863:863) (1002:1002:1002))
        (PORT d[2] (1979:1979:1979) (2332:2332:2332))
        (PORT d[3] (1531:1531:1531) (1822:1822:1822))
        (PORT d[4] (1459:1459:1459) (1705:1705:1705))
        (PORT d[5] (898:898:898) (1035:1035:1035))
        (PORT d[6] (1001:1001:1001) (1151:1151:1151))
        (PORT d[7] (2107:2107:2107) (2472:2472:2472))
        (PORT d[8] (1721:1721:1721) (2032:2032:2032))
        (PORT d[9] (1255:1255:1255) (1451:1451:1451))
        (PORT d[10] (1836:1836:1836) (2149:2149:2149))
        (PORT d[11] (1550:1550:1550) (1833:1833:1833))
        (PORT d[12] (1629:1629:1629) (1918:1918:1918))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1072:1072:1072))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1293:1293:1293) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3193:3193:3193))
        (PORT clk (1305:1305:1305) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (3165:3165:3165))
        (PORT d[1] (2837:2837:2837) (3248:3248:3248))
        (PORT d[2] (3244:3244:3244) (3732:3732:3732))
        (PORT d[3] (2260:2260:2260) (2586:2586:2586))
        (PORT d[4] (5680:5680:5680) (6369:6369:6369))
        (PORT d[5] (4054:4054:4054) (4673:4673:4673))
        (PORT d[6] (2201:2201:2201) (2505:2505:2505))
        (PORT d[7] (3461:3461:3461) (3926:3926:3926))
        (PORT d[8] (2463:2463:2463) (2825:2825:2825))
        (PORT d[9] (2252:2252:2252) (2571:2571:2571))
        (PORT d[10] (2429:2429:2429) (2776:2776:2776))
        (PORT d[11] (2223:2223:2223) (2538:2538:2538))
        (PORT d[12] (3060:3060:3060) (3537:3537:3537))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1224:1224:1224))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT d[0] (1970:1970:1970) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (920:920:920))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1520:1520:1520))
        (PORT d[1] (1159:1159:1159) (1335:1335:1335))
        (PORT d[2] (1990:1990:1990) (2346:2346:2346))
        (PORT d[3] (1666:1666:1666) (1962:1962:1962))
        (PORT d[4] (1590:1590:1590) (1854:1854:1854))
        (PORT d[5] (898:898:898) (1035:1035:1035))
        (PORT d[6] (1471:1471:1471) (1678:1678:1678))
        (PORT d[7] (2263:2263:2263) (2650:2650:2650))
        (PORT d[8] (1728:1728:1728) (2046:2046:2046))
        (PORT d[9] (1064:1064:1064) (1232:1232:1232))
        (PORT d[10] (2086:2086:2086) (2450:2450:2450))
        (PORT d[11] (1441:1441:1441) (1710:1710:1710))
        (PORT d[12] (1730:1730:1730) (2028:2028:2028))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1229:1229:1229))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1112:1112:1112) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (3183:3183:3183))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3135:3135:3135))
        (PORT d[1] (2684:2684:2684) (3072:3072:3072))
        (PORT d[2] (3236:3236:3236) (3723:3723:3723))
        (PORT d[3] (2265:2265:2265) (2592:2592:2592))
        (PORT d[4] (5704:5704:5704) (6398:6398:6398))
        (PORT d[5] (4077:4077:4077) (4703:4703:4703))
        (PORT d[6] (2209:2209:2209) (2517:2517:2517))
        (PORT d[7] (3386:3386:3386) (3850:3850:3850))
        (PORT d[8] (2313:2313:2313) (2655:2655:2655))
        (PORT d[9] (3302:3302:3302) (3772:3772:3772))
        (PORT d[10] (2708:2708:2708) (3087:3087:3087))
        (PORT d[11] (2201:2201:2201) (2512:2512:2512))
        (PORT d[12] (3192:3192:3192) (3685:3685:3685))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1146:1146:1146))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1807:1807:1807) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1323:1323:1323))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1536:1536:1536))
        (PORT d[1] (1907:1907:1907) (2267:2267:2267))
        (PORT d[2] (1727:1727:1727) (2007:2007:2007))
        (PORT d[3] (1720:1720:1720) (2027:2027:2027))
        (PORT d[4] (1526:1526:1526) (1792:1792:1792))
        (PORT d[5] (1881:1881:1881) (2219:2219:2219))
        (PORT d[6] (1954:1954:1954) (2284:2284:2284))
        (PORT d[7] (1977:1977:1977) (2324:2324:2324))
        (PORT d[8] (1450:1450:1450) (1711:1711:1711))
        (PORT d[9] (1606:1606:1606) (1890:1890:1890))
        (PORT d[10] (2037:2037:2037) (2361:2361:2361))
        (PORT d[11] (1793:1793:1793) (2099:2099:2099))
        (PORT d[12] (1688:1688:1688) (1996:1996:1996))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1245:1245:1245))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1601:1601:1601) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2339:2339:2339))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3795:3795:3795))
        (PORT d[1] (3191:3191:3191) (3663:3663:3663))
        (PORT d[2] (3287:3287:3287) (3783:3783:3783))
        (PORT d[3] (2686:2686:2686) (3098:3098:3098))
        (PORT d[4] (5790:5790:5790) (6462:6462:6462))
        (PORT d[5] (4177:4177:4177) (4822:4822:4822))
        (PORT d[6] (2618:2618:2618) (2990:2990:2990))
        (PORT d[7] (4113:4113:4113) (4648:4648:4648))
        (PORT d[8] (2683:2683:2683) (3089:3089:3089))
        (PORT d[9] (3212:3212:3212) (3696:3696:3696))
        (PORT d[10] (3250:3250:3250) (3745:3745:3745))
        (PORT d[11] (2610:2610:2610) (2986:2986:2986))
        (PORT d[12] (4113:4113:4113) (4732:4732:4732))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1237:1237:1237))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2479:2479:2479) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (880:880:880))
        (PORT datab (739:739:739) (868:868:868))
        (PORT datac (637:637:637) (721:721:721))
        (PORT datad (698:698:698) (813:813:813))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (426:426:426) (512:512:512))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1786:1786:1786))
        (PORT d[1] (675:675:675) (791:791:791))
        (PORT d[2] (2184:2184:2184) (2567:2567:2567))
        (PORT d[3] (1731:1731:1731) (2051:2051:2051))
        (PORT d[4] (1995:1995:1995) (2318:2318:2318))
        (PORT d[5] (930:930:930) (1090:1090:1090))
        (PORT d[6] (1130:1130:1130) (1293:1293:1293))
        (PORT d[7] (1880:1880:1880) (2211:2211:2211))
        (PORT d[8] (1226:1226:1226) (1441:1441:1441))
        (PORT d[9] (1102:1102:1102) (1287:1287:1287))
        (PORT d[10] (2434:2434:2434) (2846:2846:2846))
        (PORT d[11] (1801:1801:1801) (2105:2105:2105))
        (PORT d[12] (1732:1732:1732) (2030:2030:2030))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (921:921:921))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (825:825:825) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2809:2809:2809))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (3143:3143:3143))
        (PORT d[1] (3042:3042:3042) (3490:3490:3490))
        (PORT d[2] (3612:3612:3612) (4153:4153:4153))
        (PORT d[3] (2460:2460:2460) (2817:2817:2817))
        (PORT d[4] (5342:5342:5342) (5989:5989:5989))
        (PORT d[5] (3682:3682:3682) (4248:4248:4248))
        (PORT d[6] (2867:2867:2867) (3289:3289:3289))
        (PORT d[7] (3718:3718:3718) (4214:4214:4214))
        (PORT d[8] (2475:2475:2475) (2838:2838:2838))
        (PORT d[9] (2704:2704:2704) (3102:3102:3102))
        (PORT d[10] (2925:2925:2925) (3339:3339:3339))
        (PORT d[11] (3738:3738:3738) (4279:4279:4279))
        (PORT d[12] (3178:3178:3178) (3670:3670:3670))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1093:1093:1093))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (1433:1433:1433) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (880:880:880))
        (PORT datab (613:613:613) (695:695:695))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1565:1565:1565))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1140:1140:1140))
        (PORT d[1] (1795:1795:1795) (2112:2112:2112))
        (PORT d[2] (2080:2080:2080) (2422:2422:2422))
        (PORT d[3] (1387:1387:1387) (1615:1615:1615))
        (PORT d[4] (2458:2458:2458) (2873:2873:2873))
        (PORT d[5] (1298:1298:1298) (1537:1537:1537))
        (PORT d[6] (2032:2032:2032) (2385:2385:2385))
        (PORT d[7] (2130:2130:2130) (2495:2495:2495))
        (PORT d[8] (1384:1384:1384) (1650:1650:1650))
        (PORT d[9] (1417:1417:1417) (1634:1634:1634))
        (PORT d[10] (2232:2232:2232) (2616:2616:2616))
        (PORT d[11] (1640:1640:1640) (1938:1938:1938))
        (PORT d[12] (1211:1211:1211) (1419:1419:1419))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1323:1323:1323))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (1601:1601:1601) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3235:3235:3235))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3555:3555:3555))
        (PORT d[1] (3057:3057:3057) (3518:3518:3518))
        (PORT d[2] (2908:2908:2908) (3347:3347:3347))
        (PORT d[3] (2240:2240:2240) (2563:2563:2563))
        (PORT d[4] (2969:2969:2969) (3308:3308:3308))
        (PORT d[5] (3992:3992:3992) (4571:4571:4571))
        (PORT d[6] (2232:2232:2232) (2541:2541:2541))
        (PORT d[7] (3317:3317:3317) (3751:3751:3751))
        (PORT d[8] (3138:3138:3138) (3589:3589:3589))
        (PORT d[9] (3358:3358:3358) (3856:3856:3856))
        (PORT d[10] (2510:2510:2510) (2888:2888:2888))
        (PORT d[11] (2328:2328:2328) (2662:2662:2662))
        (PORT d[12] (3152:3152:3152) (3610:3610:3610))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1134:1134:1134))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (1651:1651:1651) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1576:1576:1576))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1332:1332:1332))
        (PORT d[1] (1630:1630:1630) (1929:1929:1929))
        (PORT d[2] (2238:2238:2238) (2600:2600:2600))
        (PORT d[3] (1537:1537:1537) (1799:1799:1799))
        (PORT d[4] (1831:1831:1831) (2149:2149:2149))
        (PORT d[5] (1118:1118:1118) (1337:1337:1337))
        (PORT d[6] (2368:2368:2368) (2765:2765:2765))
        (PORT d[7] (2339:2339:2339) (2749:2749:2749))
        (PORT d[8] (1521:1521:1521) (1799:1799:1799))
        (PORT d[9] (1594:1594:1594) (1841:1841:1841))
        (PORT d[10] (1947:1947:1947) (2291:2291:2291))
        (PORT d[11] (1646:1646:1646) (1944:1944:1944))
        (PORT d[12] (1406:1406:1406) (1643:1643:1643))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1337:1337:1337))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1500:1500:1500) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3050:3050:3050))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3727:3727:3727))
        (PORT d[1] (3230:3230:3230) (3712:3712:3712))
        (PORT d[2] (3088:3088:3088) (3556:3556:3556))
        (PORT d[3] (2155:2155:2155) (2457:2457:2457))
        (PORT d[4] (2964:2964:2964) (3309:3309:3309))
        (PORT d[5] (3820:3820:3820) (4377:4377:4377))
        (PORT d[6] (2243:2243:2243) (2554:2554:2554))
        (PORT d[7] (3670:3670:3670) (4155:4155:4155))
        (PORT d[8] (2651:2651:2651) (3036:3036:3036))
        (PORT d[9] (3168:3168:3168) (3643:3643:3643))
        (PORT d[10] (2490:2490:2490) (2861:2861:2861))
        (PORT d[11] (2321:2321:2321) (2660:2660:2660))
        (PORT d[12] (2984:2984:2984) (3417:3417:3417))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1065:1065:1065))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (2114:2114:2114) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1156:1156:1156))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1373:1373:1373))
        (PORT d[1] (1903:1903:1903) (2256:2256:2256))
        (PORT d[2] (1549:1549:1549) (1805:1805:1805))
        (PORT d[3] (1529:1529:1529) (1805:1805:1805))
        (PORT d[4] (2510:2510:2510) (2916:2916:2916))
        (PORT d[5] (1711:1711:1711) (2023:2023:2023))
        (PORT d[6] (1975:1975:1975) (2309:2309:2309))
        (PORT d[7] (2305:2305:2305) (2707:2707:2707))
        (PORT d[8] (1557:1557:1557) (1833:1833:1833))
        (PORT d[9] (1763:1763:1763) (2063:2063:2063))
        (PORT d[10] (1687:1687:1687) (1964:1964:1964))
        (PORT d[11] (1621:1621:1621) (1903:1903:1903))
        (PORT d[12] (1685:1685:1685) (1992:1992:1992))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1260:1260:1260))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1375:1375:1375) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2338:2338:2338))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3773:3773:3773))
        (PORT d[1] (3046:3046:3046) (3500:3500:3500))
        (PORT d[2] (3239:3239:3239) (3720:3720:3720))
        (PORT d[3] (2873:2873:2873) (3310:3310:3310))
        (PORT d[4] (5969:5969:5969) (6661:6661:6661))
        (PORT d[5] (4361:4361:4361) (5029:5029:5029))
        (PORT d[6] (2795:2795:2795) (3187:3187:3187))
        (PORT d[7] (3654:3654:3654) (4135:4135:4135))
        (PORT d[8] (4287:4287:4287) (4940:4940:4940))
        (PORT d[9] (3046:3046:3046) (3507:3507:3507))
        (PORT d[10] (2542:2542:2542) (2925:2925:2925))
        (PORT d[11] (2603:2603:2603) (2982:2982:2982))
        (PORT d[12] (4375:4375:4375) (5026:5026:5026))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1265:1265:1265))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1820:1820:1820) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1771:1771:1771))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1122:1122:1122))
        (PORT d[1] (1416:1416:1416) (1678:1678:1678))
        (PORT d[2] (1943:1943:1943) (2281:2281:2281))
        (PORT d[3] (1567:1567:1567) (1830:1830:1830))
        (PORT d[4] (2043:2043:2043) (2395:2395:2395))
        (PORT d[5] (913:913:913) (1099:1099:1099))
        (PORT d[6] (916:916:916) (1060:1060:1060))
        (PORT d[7] (1931:1931:1931) (2258:2258:2258))
        (PORT d[8] (1888:1888:1888) (2222:2222:2222))
        (PORT d[9] (956:956:956) (1115:1115:1115))
        (PORT d[10] (1453:1453:1453) (1675:1675:1675))
        (PORT d[11] (840:840:840) (971:971:971))
        (PORT d[12] (1746:1746:1746) (2024:2024:2024))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1330:1330:1330))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (1321:1321:1321) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2747:2747:2747))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (4070:4070:4070))
        (PORT d[1] (3596:3596:3596) (4137:4137:4137))
        (PORT d[2] (3434:3434:3434) (3952:3952:3952))
        (PORT d[3] (2356:2356:2356) (2689:2689:2689))
        (PORT d[4] (3173:3173:3173) (3549:3549:3549))
        (PORT d[5] (3615:3615:3615) (4146:4146:4146))
        (PORT d[6] (4475:4475:4475) (5126:5126:5126))
        (PORT d[7] (3874:3874:3874) (4390:4390:4390))
        (PORT d[8] (2307:2307:2307) (2652:2652:2652))
        (PORT d[9] (3000:3000:3000) (3456:3456:3456))
        (PORT d[10] (2729:2729:2729) (3138:3138:3138))
        (PORT d[11] (3992:3992:3992) (4554:4554:4554))
        (PORT d[12] (2752:2752:2752) (3144:3144:3144))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1068:1068:1068))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1343:1343:1343) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (994:994:994))
        (PORT datab (843:843:843) (990:990:990))
        (PORT datac (721:721:721) (834:834:834))
        (PORT datad (460:460:460) (514:514:514))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (996:996:996))
        (PORT datab (903:903:903) (1055:1055:1055))
        (PORT datac (877:877:877) (1008:1008:1008))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (454:454:454))
        (PORT datab (454:454:454) (525:525:525))
        (PORT datad (433:433:433) (489:489:489))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (541:541:541))
        (PORT sload (943:943:943) (856:856:856))
        (PORT ena (873:873:873) (983:983:983))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (374:374:374))
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (295:295:295) (339:339:339))
        (PORT datad (120:120:120) (145:145:145))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (133:133:133) (168:168:168))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (141:141:141))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1097:1097:1097) (1223:1223:1223))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2036:2036:2036))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1765:1765:1765))
        (PORT d[1] (1351:1351:1351) (1607:1607:1607))
        (PORT d[2] (1565:1565:1565) (1837:1837:1837))
        (PORT d[3] (1159:1159:1159) (1383:1383:1383))
        (PORT d[4] (1784:1784:1784) (2079:2079:2079))
        (PORT d[5] (1591:1591:1591) (1893:1893:1893))
        (PORT d[6] (2000:2000:2000) (2353:2353:2353))
        (PORT d[7] (1812:1812:1812) (2086:2086:2086))
        (PORT d[8] (1343:1343:1343) (1556:1556:1556))
        (PORT d[9] (1475:1475:1475) (1735:1735:1735))
        (PORT d[10] (1643:1643:1643) (1878:1878:1878))
        (PORT d[11] (1717:1717:1717) (2025:2025:2025))
        (PORT d[12] (1709:1709:1709) (2022:2022:2022))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1461:1461:1461))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1514:1514:1514) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3079:3079:3079))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3621:3621:3621))
        (PORT d[1] (2416:2416:2416) (2770:2770:2770))
        (PORT d[2] (3312:3312:3312) (3819:3819:3819))
        (PORT d[3] (3361:3361:3361) (3889:3889:3889))
        (PORT d[4] (3958:3958:3958) (4414:4414:4414))
        (PORT d[5] (2849:2849:2849) (3260:3260:3260))
        (PORT d[6] (3356:3356:3356) (3857:3857:3857))
        (PORT d[7] (3254:3254:3254) (3679:3679:3679))
        (PORT d[8] (2727:2727:2727) (3137:3137:3137))
        (PORT d[9] (2663:2663:2663) (3059:3059:3059))
        (PORT d[10] (3306:3306:3306) (3821:3821:3821))
        (PORT d[11] (2849:2849:2849) (3234:3234:3234))
        (PORT d[12] (2986:2986:2986) (3443:3443:3443))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1249:1249:1249))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (1363:1363:1363) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1413:1413:1413))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1157:1157:1157))
        (PORT d[1] (1281:1281:1281) (1534:1534:1534))
        (PORT d[2] (1277:1277:1277) (1506:1506:1506))
        (PORT d[3] (1332:1332:1332) (1576:1576:1576))
        (PORT d[4] (2033:2033:2033) (2379:2379:2379))
        (PORT d[5] (1384:1384:1384) (1646:1646:1646))
        (PORT d[6] (2091:2091:2091) (2438:2438:2438))
        (PORT d[7] (2022:2022:2022) (2382:2382:2382))
        (PORT d[8] (1392:1392:1392) (1650:1650:1650))
        (PORT d[9] (1578:1578:1578) (1859:1859:1859))
        (PORT d[10] (1956:1956:1956) (2266:2266:2266))
        (PORT d[11] (2404:2404:2404) (2807:2807:2807))
        (PORT d[12] (1427:1427:1427) (1675:1675:1675))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1364:1364:1364))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1521:1521:1521) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2698:2698:2698))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3536:3536:3536))
        (PORT d[1] (2863:2863:2863) (3244:3244:3244))
        (PORT d[2] (3359:3359:3359) (3873:3873:3873))
        (PORT d[3] (2429:2429:2429) (2776:2776:2776))
        (PORT d[4] (4294:4294:4294) (4821:4821:4821))
        (PORT d[5] (3065:3065:3065) (3523:3523:3523))
        (PORT d[6] (3600:3600:3600) (4123:4123:4123))
        (PORT d[7] (4251:4251:4251) (4828:4828:4828))
        (PORT d[8] (3013:3013:3013) (3458:3458:3458))
        (PORT d[9] (2336:2336:2336) (2671:2671:2671))
        (PORT d[10] (3057:3057:3057) (3521:3521:3521))
        (PORT d[11] (3347:3347:3347) (3816:3816:3816))
        (PORT d[12] (2233:2233:2233) (2553:2553:2553))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1144:1144:1144))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (2055:2055:2055) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1391:1391:1391))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (964:964:964))
        (PORT d[1] (1457:1457:1457) (1735:1735:1735))
        (PORT d[2] (1289:1289:1289) (1513:1513:1513))
        (PORT d[3] (1709:1709:1709) (1997:1997:1997))
        (PORT d[4] (2043:2043:2043) (2396:2396:2396))
        (PORT d[5] (1375:1375:1375) (1631:1631:1631))
        (PORT d[6] (2114:2114:2114) (2466:2466:2466))
        (PORT d[7] (2448:2448:2448) (2851:2851:2851))
        (PORT d[8] (1390:1390:1390) (1642:1642:1642))
        (PORT d[9] (1604:1604:1604) (1896:1896:1896))
        (PORT d[10] (2162:2162:2162) (2508:2508:2508))
        (PORT d[11] (1829:1829:1829) (2162:2162:2162))
        (PORT d[12] (1762:1762:1762) (2054:2054:2054))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1400:1400:1400))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (1745:1745:1745) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2722:2722:2722))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3714:3714:3714))
        (PORT d[1] (2878:2878:2878) (3261:3261:3261))
        (PORT d[2] (3169:3169:3169) (3652:3652:3652))
        (PORT d[3] (2251:2251:2251) (2565:2565:2565))
        (PORT d[4] (4309:4309:4309) (4842:4842:4842))
        (PORT d[5] (3230:3230:3230) (3710:3710:3710))
        (PORT d[6] (3597:3597:3597) (4115:4115:4115))
        (PORT d[7] (4237:4237:4237) (4809:4809:4809))
        (PORT d[8] (3197:3197:3197) (3672:3672:3672))
        (PORT d[9] (2823:2823:2823) (3208:3208:3208))
        (PORT d[10] (3239:3239:3239) (3731:3731:3731))
        (PORT d[11] (3401:3401:3401) (3882:3882:3882))
        (PORT d[12] (2236:2236:2236) (2554:2554:2554))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1328:1328:1328))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (PORT d[0] (1777:1777:1777) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1773:1773:1773))
        (PORT datab (1551:1551:1551) (1845:1845:1845))
        (PORT datac (334:334:334) (375:375:375))
        (PORT datad (507:507:507) (567:567:567))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (2008:2008:2008))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1153:1153:1153))
        (PORT d[1] (1525:1525:1525) (1803:1803:1803))
        (PORT d[2] (1577:1577:1577) (1856:1856:1856))
        (PORT d[3] (1150:1150:1150) (1364:1364:1364))
        (PORT d[4] (1816:1816:1816) (2120:2120:2120))
        (PORT d[5] (1707:1707:1707) (2026:2026:2026))
        (PORT d[6] (1838:1838:1838) (2172:2172:2172))
        (PORT d[7] (1328:1328:1328) (1537:1537:1537))
        (PORT d[8] (1336:1336:1336) (1546:1546:1546))
        (PORT d[9] (1501:1501:1501) (1770:1770:1770))
        (PORT d[10] (1859:1859:1859) (2137:2137:2137))
        (PORT d[11] (1516:1516:1516) (1788:1788:1788))
        (PORT d[12] (1692:1692:1692) (2003:2003:2003))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1313:1313:1313))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1378:1378:1378) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (3072:3072:3072))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3594:3594:3594))
        (PORT d[1] (2434:2434:2434) (2789:2789:2789))
        (PORT d[2] (3293:3293:3293) (3788:3788:3788))
        (PORT d[3] (3396:3396:3396) (3932:3932:3932))
        (PORT d[4] (3969:3969:3969) (4424:4424:4424))
        (PORT d[5] (2975:2975:2975) (3391:3391:3391))
        (PORT d[6] (3368:3368:3368) (3868:3868:3868))
        (PORT d[7] (3082:3082:3082) (3483:3483:3483))
        (PORT d[8] (2699:2699:2699) (3114:3114:3114))
        (PORT d[9] (2803:2803:2803) (3222:3222:3222))
        (PORT d[10] (3496:3496:3496) (4038:4038:4038))
        (PORT d[11] (3026:3026:3026) (3436:3436:3436))
        (PORT d[12] (2984:2984:2984) (3432:3432:3432))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1235:1235:1235))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1833:1833:1833) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1539:1539:1539))
        (PORT datab (888:888:888) (1017:1017:1017))
        (PORT datac (489:489:489) (543:543:543))
        (PORT datad (700:700:700) (796:796:796))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1454:1454:1454))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1383:1383:1383))
        (PORT d[1] (1665:1665:1665) (1972:1972:1972))
        (PORT d[2] (1265:1265:1265) (1487:1487:1487))
        (PORT d[3] (1523:1523:1523) (1790:1790:1790))
        (PORT d[4] (2151:2151:2151) (2496:2496:2496))
        (PORT d[5] (1360:1360:1360) (1611:1611:1611))
        (PORT d[6] (1783:1783:1783) (2088:2088:2088))
        (PORT d[7] (1852:1852:1852) (2194:2194:2194))
        (PORT d[8] (1010:1010:1010) (1205:1205:1205))
        (PORT d[9] (1387:1387:1387) (1636:1636:1636))
        (PORT d[10] (2179:2179:2179) (2509:2509:2509))
        (PORT d[11] (2215:2215:2215) (2593:2593:2593))
        (PORT d[12] (1416:1416:1416) (1654:1654:1654))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1382:1382:1382))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1712:1712:1712) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2232:2232:2232))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3484:3484:3484))
        (PORT d[1] (2662:2662:2662) (3010:3010:3010))
        (PORT d[2] (3562:3562:3562) (4106:4106:4106))
        (PORT d[3] (2437:2437:2437) (2793:2793:2793))
        (PORT d[4] (4105:4105:4105) (4606:4606:4606))
        (PORT d[5] (2690:2690:2690) (3089:3089:3089))
        (PORT d[6] (3387:3387:3387) (3877:3877:3877))
        (PORT d[7] (4255:4255:4255) (4838:4838:4838))
        (PORT d[8] (2547:2547:2547) (2923:2923:2923))
        (PORT d[9] (2894:2894:2894) (3318:3318:3318))
        (PORT d[10] (2858:2858:2858) (3284:3284:3284))
        (PORT d[11] (3018:3018:3018) (3439:3439:3439))
        (PORT d[12] (2427:2427:2427) (2772:2772:2772))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1164:1164:1164))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (1711:1711:1711) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (848:848:848))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1537:1537:1537))
        (PORT d[1] (1427:1427:1427) (1699:1699:1699))
        (PORT d[2] (1775:1775:1775) (2057:2057:2057))
        (PORT d[3] (1122:1122:1122) (1339:1339:1339))
        (PORT d[4] (1371:1371:1371) (1595:1595:1595))
        (PORT d[5] (1092:1092:1092) (1298:1298:1298))
        (PORT d[6] (1445:1445:1445) (1657:1657:1657))
        (PORT d[7] (2006:2006:2006) (2310:2310:2310))
        (PORT d[8] (1180:1180:1180) (1412:1412:1412))
        (PORT d[9] (1259:1259:1259) (1483:1483:1483))
        (PORT d[10] (1287:1287:1287) (1475:1475:1475))
        (PORT d[11] (709:709:709) (834:834:834))
        (PORT d[12] (991:991:991) (1171:1171:1171))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1205:1205:1205))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (1499:1499:1499) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2728:2728:2728))
        (PORT clk (1342:1342:1342) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (4282:4282:4282))
        (PORT d[1] (3789:3789:3789) (4353:4353:4353))
        (PORT d[2] (2522:2522:2522) (2907:2907:2907))
        (PORT d[3] (2379:2379:2379) (2719:2719:2719))
        (PORT d[4] (3712:3712:3712) (4166:4166:4166))
        (PORT d[5] (3254:3254:3254) (3733:3733:3733))
        (PORT d[6] (4138:4138:4138) (4754:4754:4754))
        (PORT d[7] (3315:3315:3315) (3756:3756:3756))
        (PORT d[8] (2687:2687:2687) (3092:3092:3092))
        (PORT d[9] (2616:2616:2616) (3013:3013:3013))
        (PORT d[10] (2720:2720:2720) (3123:3123:3123))
        (PORT d[11] (3801:3801:3801) (4341:4341:4341))
        (PORT d[12] (2936:2936:2936) (3351:3351:3351))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (850:850:850))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (PORT d[0] (1011:1011:1011) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1617:1617:1617))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1178:1178:1178))
        (PORT d[1] (1485:1485:1485) (1769:1769:1769))
        (PORT d[2] (1480:1480:1480) (1739:1739:1739))
        (PORT d[3] (1171:1171:1171) (1392:1392:1392))
        (PORT d[4] (1970:1970:1970) (2284:2284:2284))
        (PORT d[5] (1362:1362:1362) (1616:1616:1616))
        (PORT d[6] (1815:1815:1815) (2134:2134:2134))
        (PORT d[7] (1729:1729:1729) (2043:2043:2043))
        (PORT d[8] (971:971:971) (1168:1168:1168))
        (PORT d[9] (1386:1386:1386) (1637:1637:1637))
        (PORT d[10] (2105:2105:2105) (2436:2436:2436))
        (PORT d[11] (1877:1877:1877) (2218:2218:2218))
        (PORT d[12] (1256:1256:1256) (1478:1478:1478))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1436:1436:1436))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (1626:1626:1626) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2266:2266:2266))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3274:3274:3274))
        (PORT d[1] (2484:2484:2484) (2808:2808:2808))
        (PORT d[2] (3900:3900:3900) (4488:4488:4488))
        (PORT d[3] (2817:2817:2817) (3222:3222:3222))
        (PORT d[4] (3922:3922:3922) (4398:4398:4398))
        (PORT d[5] (2645:2645:2645) (3040:3040:3040))
        (PORT d[6] (3203:3203:3203) (3667:3667:3667))
        (PORT d[7] (4446:4446:4446) (5060:5060:5060))
        (PORT d[8] (2604:2604:2604) (2990:2990:2990))
        (PORT d[9] (2707:2707:2707) (3105:3105:3105))
        (PORT d[10] (3042:3042:3042) (3503:3503:3503))
        (PORT d[11] (2822:2822:2822) (3215:3215:3215))
        (PORT d[12] (2425:2425:2425) (2776:2776:2776))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1243:1243:1243))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT d[0] (1873:1873:1873) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1475:1475:1475))
        (PORT datab (681:681:681) (780:780:780))
        (PORT datac (1315:1315:1315) (1541:1541:1541))
        (PORT datad (846:846:846) (974:974:974))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1621:1621:1621))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1385:1385:1385))
        (PORT d[1] (1471:1471:1471) (1745:1745:1745))
        (PORT d[2] (1482:1482:1482) (1743:1743:1743))
        (PORT d[3] (1163:1163:1163) (1381:1381:1381))
        (PORT d[4] (1959:1959:1959) (2277:2277:2277))
        (PORT d[5] (1485:1485:1485) (1742:1742:1742))
        (PORT d[6] (1835:1835:1835) (2157:2157:2157))
        (PORT d[7] (1727:1727:1727) (2039:2039:2039))
        (PORT d[8] (978:978:978) (1163:1163:1163))
        (PORT d[9] (1555:1555:1555) (1828:1828:1828))
        (PORT d[10] (2097:2097:2097) (2426:2426:2426))
        (PORT d[11] (1856:1856:1856) (2190:2190:2190))
        (PORT d[12] (1363:1363:1363) (1598:1598:1598))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1277:1277:1277))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (1652:1652:1652) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2427:2427:2427))
        (PORT clk (1291:1291:1291) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2888:2888:2888))
        (PORT d[1] (2332:2332:2332) (2638:2638:2638))
        (PORT d[2] (3759:3759:3759) (4331:4331:4331))
        (PORT d[3] (2642:2642:2642) (3024:3024:3024))
        (PORT d[4] (3742:3742:3742) (4194:4194:4194))
        (PORT d[5] (2665:2665:2665) (3051:3051:3051))
        (PORT d[6] (3034:3034:3034) (3478:3478:3478))
        (PORT d[7] (4237:4237:4237) (4815:4815:4815))
        (PORT d[8] (2595:2595:2595) (2966:2966:2966))
        (PORT d[9] (2535:2535:2535) (2904:2904:2904))
        (PORT d[10] (3056:3056:3056) (3518:3518:3518))
        (PORT d[11] (2802:2802:2802) (3191:3191:3191))
        (PORT d[12] (2456:2456:2456) (2813:2813:2813))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1185:1185:1185))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (PORT d[0] (1866:1866:1866) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (883:883:883))
        (PORT datab (1327:1327:1327) (1557:1557:1557))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (869:869:869) (1005:1005:1005))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (710:710:710))
        (PORT datab (798:798:798) (958:958:958))
        (PORT datad (610:610:610) (690:690:690))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1387:1387:1387))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (611:611:611) (673:673:673))
        (PORT sload (1043:1043:1043) (948:948:948))
        (PORT ena (1087:1087:1087) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (434:434:434) (531:531:531))
        (PORT datac (956:956:956) (1132:1132:1132))
        (PORT datad (382:382:382) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1156:1156:1156))
        (PORT datab (204:204:204) (247:247:247))
        (PORT datac (651:651:651) (756:756:756))
        (PORT datad (326:326:326) (371:371:371))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (203:203:203) (246:246:246))
        (PORT datac (651:651:651) (755:755:755))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (738:738:738))
        (PORT datab (498:498:498) (581:581:581))
        (PORT datac (744:744:744) (849:849:849))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (877:877:877))
        (PORT datab (845:845:845) (997:997:997))
        (PORT datac (346:346:346) (410:410:410))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (763:763:763))
        (PORT datad (171:171:171) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1216:1216:1216) (1367:1367:1367))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1394:1394:1394))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1267:1267:1267))
        (PORT d[1] (1805:1805:1805) (2122:2122:2122))
        (PORT d[2] (2092:2092:2092) (2440:2440:2440))
        (PORT d[3] (1405:1405:1405) (1644:1644:1644))
        (PORT d[4] (2457:2457:2457) (2872:2872:2872))
        (PORT d[5] (1307:1307:1307) (1550:1550:1550))
        (PORT d[6] (2191:2191:2191) (2563:2563:2563))
        (PORT d[7] (2141:2141:2141) (2518:2518:2518))
        (PORT d[8] (1498:1498:1498) (1779:1779:1779))
        (PORT d[9] (1774:1774:1774) (2049:2049:2049))
        (PORT d[10] (1956:1956:1956) (2299:2299:2299))
        (PORT d[11] (1849:1849:1849) (2177:2177:2177))
        (PORT d[12] (1384:1384:1384) (1618:1618:1618))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1170:1170:1170))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT d[0] (1447:1447:1447) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2539:2539:2539))
        (PORT clk (1270:1270:1270) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3546:3546:3546))
        (PORT d[1] (3239:3239:3239) (3728:3728:3728))
        (PORT d[2] (2742:2742:2742) (3163:3163:3163))
        (PORT d[3] (2384:2384:2384) (2721:2721:2721))
        (PORT d[4] (2975:2975:2975) (3318:3318:3318))
        (PORT d[5] (3987:3987:3987) (4565:4565:4565))
        (PORT d[6] (2399:2399:2399) (2727:2727:2727))
        (PORT d[7] (3494:3494:3494) (3955:3955:3955))
        (PORT d[8] (3123:3123:3123) (3569:3569:3569))
        (PORT d[9] (3357:3357:3357) (3855:3855:3855))
        (PORT d[10] (2312:2312:2312) (2657:2657:2657))
        (PORT d[11] (2323:2323:2323) (2658:2658:2658))
        (PORT d[12] (3158:3158:3158) (3619:3619:3619))
        (PORT clk (1267:1267:1267) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1144:1144:1144))
        (PORT clk (1267:1267:1267) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (PORT d[0] (1787:1787:1787) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1420:1420:1420))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1325:1325:1325))
        (PORT d[1] (1604:1604:1604) (1896:1896:1896))
        (PORT d[2] (1756:1756:1756) (2063:2063:2063))
        (PORT d[3] (1392:1392:1392) (1634:1634:1634))
        (PORT d[4] (1852:1852:1852) (2173:2173:2173))
        (PORT d[5] (1111:1111:1111) (1329:1329:1329))
        (PORT d[6] (2375:2375:2375) (2769:2769:2769))
        (PORT d[7] (2346:2346:2346) (2757:2757:2757))
        (PORT d[8] (1506:1506:1506) (1783:1783:1783))
        (PORT d[9] (1773:1773:1773) (2047:2047:2047))
        (PORT d[10] (2210:2210:2210) (2589:2589:2589))
        (PORT d[11] (1567:1567:1567) (1856:1856:1856))
        (PORT d[12] (1570:1570:1570) (1826:1826:1826))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1344:1344:1344))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1653:1653:1653) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2590:2590:2590))
        (PORT clk (1305:1305:1305) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3860:3860:3860))
        (PORT d[1] (3584:3584:3584) (4124:4124:4124))
        (PORT d[2] (3253:3253:3253) (3747:3747:3747))
        (PORT d[3] (2236:2236:2236) (2559:2559:2559))
        (PORT d[4] (2986:2986:2986) (3334:3334:3334))
        (PORT d[5] (3799:3799:3799) (4353:4353:4353))
        (PORT d[6] (2251:2251:2251) (2564:2564:2564))
        (PORT d[7] (3691:3691:3691) (4182:4182:4182))
        (PORT d[8] (2484:2484:2484) (2851:2851:2851))
        (PORT d[9] (3172:3172:3172) (3650:3650:3650))
        (PORT d[10] (2911:2911:2911) (3341:3341:3341))
        (PORT d[11] (2340:2340:2340) (2681:2681:2681))
        (PORT d[12] (2965:2965:2965) (3393:3393:3393))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1102:1102:1102))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT d[0] (1965:1965:1965) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1622:1622:1622))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (926:926:926))
        (PORT d[1] (1587:1587:1587) (1872:1872:1872))
        (PORT d[2] (1617:1617:1617) (1881:1881:1881))
        (PORT d[3] (1500:1500:1500) (1767:1767:1767))
        (PORT d[4] (2228:2228:2228) (2615:2615:2615))
        (PORT d[5] (1125:1125:1125) (1334:1334:1334))
        (PORT d[6] (1933:1933:1933) (2227:2227:2227))
        (PORT d[7] (2074:2074:2074) (2423:2423:2423))
        (PORT d[8] (1458:1458:1458) (1712:1712:1712))
        (PORT d[9] (1598:1598:1598) (1884:1884:1884))
        (PORT d[10] (1916:1916:1916) (2228:2228:2228))
        (PORT d[11] (1994:1994:1994) (2344:2344:2344))
        (PORT d[12] (1042:1042:1042) (1230:1230:1230))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1321:1321:1321))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1458:1458:1458) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2356:2356:2356))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (4136:4136:4136))
        (PORT d[1] (3218:3218:3218) (3651:3651:3651))
        (PORT d[2] (2983:2983:2983) (3441:3441:3441))
        (PORT d[3] (2406:2406:2406) (2750:2750:2750))
        (PORT d[4] (3051:3051:3051) (3416:3416:3416))
        (PORT d[5] (3409:3409:3409) (3914:3914:3914))
        (PORT d[6] (2853:2853:2853) (3272:3272:3272))
        (PORT d[7] (3889:3889:3889) (4415:4415:4415))
        (PORT d[8] (3375:3375:3375) (3865:3865:3865))
        (PORT d[9] (2287:2287:2287) (2599:2599:2599))
        (PORT d[10] (3583:3583:3583) (4121:4121:4121))
        (PORT d[11] (2267:2267:2267) (2581:2581:2581))
        (PORT d[12] (2202:2202:2202) (2514:2514:2514))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1208:1208:1208))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (2268:2268:2268) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (529:529:529) (616:616:616))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1350:1350:1350))
        (PORT d[1] (1413:1413:1413) (1679:1679:1679))
        (PORT d[2] (1807:1807:1807) (2096:2096:2096))
        (PORT d[3] (1283:1283:1283) (1519:1519:1519))
        (PORT d[4] (1557:1557:1557) (1807:1807:1807))
        (PORT d[5] (923:923:923) (1108:1108:1108))
        (PORT d[6] (927:927:927) (1071:1071:1071))
        (PORT d[7] (2028:2028:2028) (2366:2366:2366))
        (PORT d[8] (1318:1318:1318) (1564:1564:1564))
        (PORT d[9] (1251:1251:1251) (1448:1448:1448))
        (PORT d[10] (1328:1328:1328) (1546:1546:1546))
        (PORT d[11] (542:542:542) (640:640:640))
        (PORT d[12] (945:945:945) (1089:1089:1089))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1193:1193:1193))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (1471:1471:1471) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2639:2639:2639))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4273:4273:4273))
        (PORT d[1] (3772:3772:3772) (4335:4335:4335))
        (PORT d[2] (2542:2542:2542) (2928:2928:2928))
        (PORT d[3] (2516:2516:2516) (2870:2870:2870))
        (PORT d[4] (3532:3532:3532) (3959:3959:3959))
        (PORT d[5] (3431:3431:3431) (3934:3934:3934))
        (PORT d[6] (2463:2463:2463) (2813:2813:2813))
        (PORT d[7] (3135:3135:3135) (3553:3553:3553))
        (PORT d[8] (2705:2705:2705) (3111:3111:3111))
        (PORT d[9] (2625:2625:2625) (3019:3019:3019))
        (PORT d[10] (2689:2689:2689) (3086:3086:3086))
        (PORT d[11] (3812:3812:3812) (4352:4352:4352))
        (PORT d[12] (2762:2762:2762) (3152:3152:3152))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (860:860:860))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1690:1690:1690) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (800:800:800))
        (PORT datab (1103:1103:1103) (1287:1287:1287))
        (PORT datac (1078:1078:1078) (1256:1256:1256))
        (PORT datad (342:342:342) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1401:1401:1401))
        (PORT datab (1027:1027:1027) (1163:1163:1163))
        (PORT datac (663:663:663) (751:751:751))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1555:1555:1555))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1155:1155:1155))
        (PORT d[1] (1436:1436:1436) (1698:1698:1698))
        (PORT d[2] (1618:1618:1618) (1884:1884:1884))
        (PORT d[3] (1129:1129:1129) (1343:1343:1343))
        (PORT d[4] (2378:2378:2378) (2778:2778:2778))
        (PORT d[5] (892:892:892) (1076:1076:1076))
        (PORT d[6] (1937:1937:1937) (2238:2238:2238))
        (PORT d[7] (2037:2037:2037) (2379:2379:2379))
        (PORT d[8] (1441:1441:1441) (1694:1694:1694))
        (PORT d[9] (1756:1756:1756) (2058:2058:2058))
        (PORT d[10] (1750:1750:1750) (2034:2034:2034))
        (PORT d[11] (1639:1639:1639) (1950:1950:1950))
        (PORT d[12] (1211:1211:1211) (1424:1424:1424))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1139:1139:1139))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT d[0] (1328:1328:1328) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2574:2574:2574))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3958:3958:3958))
        (PORT d[1] (3239:3239:3239) (3679:3679:3679))
        (PORT d[2] (2791:2791:2791) (3217:3217:3217))
        (PORT d[3] (2428:2428:2428) (2776:2776:2776))
        (PORT d[4] (4833:4833:4833) (5435:5435:5435))
        (PORT d[5] (3595:3595:3595) (4126:4126:4126))
        (PORT d[6] (2997:2997:2997) (3428:3428:3428))
        (PORT d[7] (3679:3679:3679) (4165:4165:4165))
        (PORT d[8] (3567:3567:3567) (4088:4088:4088))
        (PORT d[9] (2323:2323:2323) (2647:2647:2647))
        (PORT d[10] (3761:3761:3761) (4325:4325:4325))
        (PORT d[11] (3797:3797:3797) (4346:4346:4346))
        (PORT d[12] (2227:2227:2227) (2545:2545:2545))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1184:1184:1184))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (2080:2080:2080) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1395:1395:1395))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1129:1129:1129))
        (PORT d[1] (1579:1579:1579) (1853:1853:1853))
        (PORT d[2] (1631:1631:1631) (1896:1896:1896))
        (PORT d[3] (1286:1286:1286) (1504:1504:1504))
        (PORT d[4] (2383:2383:2383) (2781:2781:2781))
        (PORT d[5] (1092:1092:1092) (1293:1293:1293))
        (PORT d[6] (1751:1751:1751) (2020:2020:2020))
        (PORT d[7] (1960:1960:1960) (2306:2306:2306))
        (PORT d[8] (1455:1455:1455) (1716:1716:1716))
        (PORT d[9] (1616:1616:1616) (1904:1904:1904))
        (PORT d[10] (1763:1763:1763) (2051:2051:2051))
        (PORT d[11] (1785:1785:1785) (2112:2112:2112))
        (PORT d[12] (1222:1222:1222) (1436:1436:1436))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1331:1331:1331))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1337:1337:1337) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2590:2590:2590))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (4330:4330:4330))
        (PORT d[1] (3390:3390:3390) (3844:3844:3844))
        (PORT d[2] (2777:2777:2777) (3202:3202:3202))
        (PORT d[3] (2208:2208:2208) (2526:2526:2526))
        (PORT d[4] (4844:4844:4844) (5447:5447:5447))
        (PORT d[5] (2860:2860:2860) (3273:3273:3273))
        (PORT d[6] (2624:2624:2624) (3001:3001:3001))
        (PORT d[7] (3523:3523:3523) (3987:3987:3987))
        (PORT d[8] (3580:3580:3580) (4109:4109:4109))
        (PORT d[9] (2138:2138:2138) (2432:2432:2432))
        (PORT d[10] (2517:2517:2517) (2891:2891:2891))
        (PORT d[11] (3945:3945:3945) (4511:4511:4511))
        (PORT d[12] (2243:2243:2243) (2566:2566:2566))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1178:1178:1178))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (2097:2097:2097) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1236:1236:1236))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1135:1135:1135))
        (PORT d[1] (1645:1645:1645) (1948:1948:1948))
        (PORT d[2] (2231:2231:2231) (2592:2592:2592))
        (PORT d[3] (1388:1388:1388) (1633:1633:1633))
        (PORT d[4] (2440:2440:2440) (2851:2851:2851))
        (PORT d[5] (1290:1290:1290) (1529:1529:1529))
        (PORT d[6] (2217:2217:2217) (2597:2597:2597))
        (PORT d[7] (2149:2149:2149) (2527:2527:2527))
        (PORT d[8] (1519:1519:1519) (1806:1806:1806))
        (PORT d[9] (1574:1574:1574) (1816:1816:1816))
        (PORT d[10] (2094:2094:2094) (2455:2455:2455))
        (PORT d[11] (1860:1860:1860) (2192:2192:2192))
        (PORT d[12] (1384:1384:1384) (1614:1614:1614))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1252:1252:1252))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (1364:1364:1364) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2523:2523:2523))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3737:3737:3737))
        (PORT d[1] (3076:3076:3076) (3537:3537:3537))
        (PORT d[2] (2910:2910:2910) (3356:3356:3356))
        (PORT d[3] (2415:2415:2415) (2762:2762:2762))
        (PORT d[4] (2952:2952:2952) (3291:3291:3291))
        (PORT d[5] (3976:3976:3976) (4553:4553:4553))
        (PORT d[6] (2216:2216:2216) (2531:2531:2531))
        (PORT d[7] (3507:3507:3507) (3971:3971:3971))
        (PORT d[8] (2658:2658:2658) (3044:3044:3044))
        (PORT d[9] (3361:3361:3361) (3862:3862:3862))
        (PORT d[10] (2331:2331:2331) (2681:2681:2681))
        (PORT d[11] (2325:2325:2325) (2664:2664:2664))
        (PORT d[12] (3116:3116:3116) (3566:3566:3566))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1172:1172:1172))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (1686:1686:1686) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1603:1603:1603))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1144:1144:1144))
        (PORT d[1] (1588:1588:1588) (1873:1873:1873))
        (PORT d[2] (1642:1642:1642) (1909:1909:1909))
        (PORT d[3] (1498:1498:1498) (1763:1763:1763))
        (PORT d[4] (2354:2354:2354) (2742:2742:2742))
        (PORT d[5] (1262:1262:1262) (1491:1491:1491))
        (PORT d[6] (1932:1932:1932) (2226:2226:2226))
        (PORT d[7] (2087:2087:2087) (2446:2446:2446))
        (PORT d[8] (1711:1711:1711) (1997:1997:1997))
        (PORT d[9] (1589:1589:1589) (1872:1872:1872))
        (PORT d[10] (1903:1903:1903) (2208:2208:2208))
        (PORT d[11] (1795:1795:1795) (2124:2124:2124))
        (PORT d[12] (1196:1196:1196) (1406:1406:1406))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1304:1304:1304))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1376:1376:1376) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2553:2553:2553))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3965:3965:3965))
        (PORT d[1] (3231:3231:3231) (3666:3666:3666))
        (PORT d[2] (2799:2799:2799) (3227:3227:3227))
        (PORT d[3] (2582:2582:2582) (2949:2949:2949))
        (PORT d[4] (4660:4660:4660) (5238:5238:5238))
        (PORT d[5] (3428:3428:3428) (3941:3941:3941))
        (PORT d[6] (2841:2841:2841) (3253:3253:3253))
        (PORT d[7] (3875:3875:3875) (4393:4393:4393))
        (PORT d[8] (3388:3388:3388) (3886:3886:3886))
        (PORT d[9] (2469:2469:2469) (2810:2810:2810))
        (PORT d[10] (2679:2679:2679) (3094:3094:3094))
        (PORT d[11] (3773:3773:3773) (4313:4313:4313))
        (PORT d[12] (2411:2411:2411) (2748:2748:2748))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1255:1255:1255))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (2888:2888:2888) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (998:998:998))
        (PORT datab (838:838:838) (984:984:984))
        (PORT datac (906:906:906) (1013:1013:1013))
        (PORT datad (897:897:897) (1029:1029:1029))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1195:1195:1195))
        (PORT datab (842:842:842) (989:989:989))
        (PORT datac (852:852:852) (987:987:987))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (607:607:607))
        (PORT datab (801:801:801) (937:937:937))
        (PORT datad (320:320:320) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (278:278:278) (297:297:297))
        (PORT sload (1444:1444:1444) (1296:1296:1296))
        (PORT ena (1113:1113:1113) (1247:1247:1247))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (747:747:747))
        (PORT datab (507:507:507) (601:601:601))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (435:435:435) (497:497:497))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (913:913:913))
        (PORT datab (668:668:668) (807:807:807))
        (PORT datac (310:310:310) (361:361:361))
        (PORT datad (317:317:317) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (551:551:551))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (660:660:660) (793:793:793))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1211:1211:1211))
        (PORT datab (339:339:339) (396:396:396))
        (PORT datac (191:191:191) (245:245:245))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (339:339:339) (395:395:395))
        (PORT datac (275:275:275) (314:314:314))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (363:363:363))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1399:1399:1399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1489:1489:1489) (1681:1681:1681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (242:242:242))
        (PORT datac (659:659:659) (775:775:775))
        (PORT datad (733:733:733) (840:840:840))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (541:541:541))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (539:539:539))
        (PORT datab (572:572:572) (678:678:678))
        (PORT datac (655:655:655) (772:772:772))
        (PORT datad (534:534:534) (624:624:624))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (421:421:421))
        (PORT datab (543:543:543) (647:647:647))
        (PORT datac (364:364:364) (426:426:426))
        (PORT datad (371:371:371) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (595:595:595))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (232:232:232) (287:287:287))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (458:458:458))
        (PORT datab (485:485:485) (576:576:576))
        (PORT datac (164:164:164) (220:220:220))
        (PORT datad (174:174:174) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (613:613:613))
        (PORT datab (413:413:413) (502:502:502))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (693:693:693))
        (PORT datab (281:281:281) (328:328:328))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (521:521:521))
        (PORT datab (785:785:785) (917:917:917))
        (PORT datad (486:486:486) (572:572:572))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (922:922:922))
        (PORT datab (616:616:616) (718:718:718))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (433:433:433) (496:496:496))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (832:832:832))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1794:1794:1794))
        (PORT d[1] (1978:1978:1978) (2341:2341:2341))
        (PORT d[2] (1164:1164:1164) (1353:1353:1353))
        (PORT d[3] (1626:1626:1626) (1915:1915:1915))
        (PORT d[4] (916:916:916) (1063:1063:1063))
        (PORT d[5] (1596:1596:1596) (1886:1886:1886))
        (PORT d[6] (1804:1804:1804) (2124:2124:2124))
        (PORT d[7] (1320:1320:1320) (1524:1524:1524))
        (PORT d[8] (1757:1757:1757) (2038:2038:2038))
        (PORT d[9] (1580:1580:1580) (1850:1850:1850))
        (PORT d[10] (1438:1438:1438) (1648:1648:1648))
        (PORT d[11] (1729:1729:1729) (2039:2039:2039))
        (PORT d[12] (1831:1831:1831) (2157:2157:2157))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1077:1077:1077))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (1710:1710:1710) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2766:2766:2766))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2826:2826:2826))
        (PORT d[1] (2277:2277:2277) (2592:2592:2592))
        (PORT d[2] (2643:2643:2643) (3040:3040:3040))
        (PORT d[3] (2786:2786:2786) (3187:3187:3187))
        (PORT d[4] (4406:4406:4406) (4915:4915:4915))
        (PORT d[5] (3292:3292:3292) (3802:3802:3802))
        (PORT d[6] (3880:3880:3880) (4448:4448:4448))
        (PORT d[7] (3486:3486:3486) (3954:3954:3954))
        (PORT d[8] (2709:2709:2709) (3119:3119:3119))
        (PORT d[9] (2508:2508:2508) (2882:2882:2882))
        (PORT d[10] (3872:3872:3872) (4473:4473:4473))
        (PORT d[11] (2837:2837:2837) (3254:3254:3254))
        (PORT d[12] (3559:3559:3559) (4095:4095:4095))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1183:1183:1183))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1598:1598:1598) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1561:1561:1561))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1726:1726:1726))
        (PORT d[1] (1851:1851:1851) (2202:2202:2202))
        (PORT d[2] (1911:1911:1911) (2250:2250:2250))
        (PORT d[3] (1498:1498:1498) (1769:1769:1769))
        (PORT d[4] (2120:2120:2120) (2468:2468:2468))
        (PORT d[5] (2284:2284:2284) (2706:2706:2706))
        (PORT d[6] (2309:2309:2309) (2709:2709:2709))
        (PORT d[7] (1846:1846:1846) (2161:2161:2161))
        (PORT d[8] (1642:1642:1642) (1937:1937:1937))
        (PORT d[9] (1554:1554:1554) (1832:1832:1832))
        (PORT d[10] (2370:2370:2370) (2724:2724:2724))
        (PORT d[11] (2020:2020:2020) (2363:2363:2363))
        (PORT d[12] (1745:1745:1745) (2066:2066:2066))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1315:1315:1315))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (1645:1645:1645) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2977:2977:2977))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4828:4828:4828))
        (PORT d[1] (3459:3459:3459) (3977:3977:3977))
        (PORT d[2] (2223:2223:2223) (2529:2529:2529))
        (PORT d[3] (2906:2906:2906) (3349:3349:3349))
        (PORT d[4] (4892:4892:4892) (5437:5437:5437))
        (PORT d[5] (3471:3471:3471) (4009:4009:4009))
        (PORT d[6] (2443:2443:2443) (2791:2791:2791))
        (PORT d[7] (4552:4552:4552) (5149:5149:5149))
        (PORT d[8] (3250:3250:3250) (3773:3773:3773))
        (PORT d[9] (3148:3148:3148) (3619:3619:3619))
        (PORT d[10] (3402:3402:3402) (3948:3948:3948))
        (PORT d[11] (3110:3110:3110) (3569:3569:3569))
        (PORT d[12] (3204:3204:3204) (3682:3682:3682))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1201:1201:1201))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (2098:2098:2098) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1513:1513:1513))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1949:1949:1949))
        (PORT d[1] (2017:2017:2017) (2386:2386:2386))
        (PORT d[2] (1918:1918:1918) (2263:2263:2263))
        (PORT d[3] (1374:1374:1374) (1638:1638:1638))
        (PORT d[4] (2135:2135:2135) (2485:2485:2485))
        (PORT d[5] (2303:2303:2303) (2725:2725:2725))
        (PORT d[6] (2315:2315:2315) (2711:2711:2711))
        (PORT d[7] (1850:1850:1850) (2176:2176:2176))
        (PORT d[8] (1646:1646:1646) (1936:1936:1936))
        (PORT d[9] (1393:1393:1393) (1647:1647:1647))
        (PORT d[10] (2045:2045:2045) (2383:2383:2383))
        (PORT d[11] (2192:2192:2192) (2554:2554:2554))
        (PORT d[12] (2000:2000:2000) (2346:2346:2346))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1293:1293:1293))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1487:1487:1487) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3176:3176:3176))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4803:4803:4803))
        (PORT d[1] (3265:3265:3265) (3758:3758:3758))
        (PORT d[2] (2256:2256:2256) (2576:2576:2576))
        (PORT d[3] (3292:3292:3292) (3790:3790:3790))
        (PORT d[4] (5087:5087:5087) (5664:5664:5664))
        (PORT d[5] (3657:3657:3657) (4213:4213:4213))
        (PORT d[6] (2570:2570:2570) (2919:2919:2919))
        (PORT d[7] (3609:3609:3609) (4112:4112:4112))
        (PORT d[8] (3427:3427:3427) (3977:3977:3977))
        (PORT d[9] (3040:3040:3040) (3504:3504:3504))
        (PORT d[10] (3371:3371:3371) (3900:3900:3900))
        (PORT d[11] (2806:2806:2806) (3220:3220:3220))
        (PORT d[12] (3374:3374:3374) (3873:3873:3873))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1172:1172:1172))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (2465:2465:2465) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1259:1259:1259))
        (PORT datab (1030:1030:1030) (1176:1176:1176))
        (PORT datac (443:443:443) (502:502:502))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1207:1207:1207))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1562:1562:1562))
        (PORT d[1] (1475:1475:1475) (1733:1733:1733))
        (PORT d[2] (1522:1522:1522) (1759:1759:1759))
        (PORT d[3] (1468:1468:1468) (1735:1735:1735))
        (PORT d[4] (1250:1250:1250) (1450:1450:1450))
        (PORT d[5] (2391:2391:2391) (2823:2823:2823))
        (PORT d[6] (1820:1820:1820) (2142:2142:2142))
        (PORT d[7] (1347:1347:1347) (1558:1558:1558))
        (PORT d[8] (1372:1372:1372) (1592:1592:1592))
        (PORT d[9] (1557:1557:1557) (1838:1838:1838))
        (PORT d[10] (1994:1994:1994) (2323:2323:2323))
        (PORT d[11] (1891:1891:1891) (2225:2225:2225))
        (PORT d[12] (1974:1974:1974) (2321:2321:2321))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1174:1174:1174))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT d[0] (1346:1346:1346) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2529:2529:2529))
        (PORT clk (1307:1307:1307) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2615:2615:2615))
        (PORT d[1] (2439:2439:2439) (2791:2791:2791))
        (PORT d[2] (2837:2837:2837) (3259:3259:3259))
        (PORT d[3] (3324:3324:3324) (3849:3849:3849))
        (PORT d[4] (4337:4337:4337) (4823:4823:4823))
        (PORT d[5] (3109:3109:3109) (3583:3583:3583))
        (PORT d[6] (2651:2651:2651) (3044:3044:3044))
        (PORT d[7] (3839:3839:3839) (4350:4350:4350))
        (PORT d[8] (2739:2739:2739) (3160:3160:3160))
        (PORT d[9] (2859:2859:2859) (3286:3286:3286))
        (PORT d[10] (3681:3681:3681) (4256:4256:4256))
        (PORT d[11] (2797:2797:2797) (3206:3206:3206))
        (PORT d[12] (3215:3215:3215) (3706:3706:3706))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1075:1075:1075))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (PORT d[0] (1542:1542:1542) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (645:645:645))
        (PORT datab (1095:1095:1095) (1299:1299:1299))
        (PORT datac (745:745:745) (881:881:881))
        (PORT datad (858:858:858) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1221:1221:1221))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1753:1753:1753))
        (PORT d[1] (1852:1852:1852) (2202:2202:2202))
        (PORT d[2] (1919:1919:1919) (2266:2266:2266))
        (PORT d[3] (1353:1353:1353) (1609:1609:1609))
        (PORT d[4] (2124:2124:2124) (2470:2470:2470))
        (PORT d[5] (2285:2285:2285) (2702:2702:2702))
        (PORT d[6] (1613:1613:1613) (1894:1894:1894))
        (PORT d[7] (1867:1867:1867) (2199:2199:2199))
        (PORT d[8] (1640:1640:1640) (1930:1930:1930))
        (PORT d[9] (1546:1546:1546) (1817:1817:1817))
        (PORT d[10] (1691:1691:1691) (1984:1984:1984))
        (PORT d[11] (2172:2172:2172) (2529:2529:2529))
        (PORT d[12] (1885:1885:1885) (2218:2218:2218))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1384:1384:1384))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1332:1332:1332) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3125:3125:3125))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4841:4841:4841))
        (PORT d[1] (3442:3442:3442) (3956:3956:3956))
        (PORT d[2] (2091:2091:2091) (2372:2372:2372))
        (PORT d[3] (3105:3105:3105) (3580:3580:3580))
        (PORT d[4] (4904:4904:4904) (5455:5455:5455))
        (PORT d[5] (3643:3643:3643) (4199:4199:4199))
        (PORT d[6] (2598:2598:2598) (2961:2961:2961))
        (PORT d[7] (4539:4539:4539) (5130:5130:5130))
        (PORT d[8] (3420:3420:3420) (3968:3968:3968))
        (PORT d[9] (3328:3328:3328) (3833:3833:3833))
        (PORT d[10] (3245:3245:3245) (3769:3769:3769))
        (PORT d[11] (3280:3280:3280) (3766:3766:3766))
        (PORT d[12] (3163:3163:3163) (3631:3631:3631))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1207:1207:1207))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1724:1724:1724) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (651:651:651))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1563:1563:1563))
        (PORT d[1] (1203:1203:1203) (1413:1413:1413))
        (PORT d[2] (1028:1028:1028) (1204:1204:1204))
        (PORT d[3] (1481:1481:1481) (1745:1745:1745))
        (PORT d[4] (755:755:755) (886:886:886))
        (PORT d[5] (1676:1676:1676) (1998:1998:1998))
        (PORT d[6] (1658:1658:1658) (1954:1954:1954))
        (PORT d[7] (737:737:737) (861:861:861))
        (PORT d[8] (1975:1975:1975) (2291:2291:2291))
        (PORT d[9] (1518:1518:1518) (1784:1784:1784))
        (PORT d[10] (1303:1303:1303) (1503:1503:1503))
        (PORT d[11] (1372:1372:1372) (1627:1627:1627))
        (PORT d[12] (2021:2021:2021) (2387:2387:2387))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (941:941:941))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (1270:1270:1270) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2742:2742:2742))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2896:2896:2896))
        (PORT d[1] (2771:2771:2771) (3171:3171:3171))
        (PORT d[2] (2451:2451:2451) (2808:2808:2808))
        (PORT d[3] (3850:3850:3850) (4443:4443:4443))
        (PORT d[4] (4594:4594:4594) (5131:5131:5131))
        (PORT d[5] (3326:3326:3326) (3843:3843:3843))
        (PORT d[6] (4071:4071:4071) (4661:4661:4661))
        (PORT d[7] (3334:3334:3334) (3775:3775:3775))
        (PORT d[8] (2690:2690:2690) (3098:3098:3098))
        (PORT d[9] (2691:2691:2691) (3094:3094:3094))
        (PORT d[10] (2967:2967:2967) (3428:3428:3428))
        (PORT d[11] (3167:3167:3167) (3624:3624:3624))
        (PORT d[12] (3754:3754:3754) (4318:4318:4318))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1067:1067:1067))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1202:1202:1202) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (860:860:860))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1497:1497:1497))
        (PORT d[1] (1986:1986:1986) (2346:2346:2346))
        (PORT d[2] (1015:1015:1015) (1183:1183:1183))
        (PORT d[3] (1495:1495:1495) (1768:1768:1768))
        (PORT d[4] (759:759:759) (892:892:892))
        (PORT d[5] (1667:1667:1667) (1988:1988:1988))
        (PORT d[6] (1648:1648:1648) (1943:1943:1943))
        (PORT d[7] (1496:1496:1496) (1725:1725:1725))
        (PORT d[8] (1791:1791:1791) (2078:2078:2078))
        (PORT d[9] (1515:1515:1515) (1780:1780:1780))
        (PORT d[10] (1746:1746:1746) (1990:1990:1990))
        (PORT d[11] (1540:1540:1540) (1820:1820:1820))
        (PORT d[12] (2003:2003:2003) (2361:2361:2361))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1141:1141:1141))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (1436:1436:1436) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2929:2929:2929))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2877:2877:2877))
        (PORT d[1] (2600:2600:2600) (2975:2975:2975))
        (PORT d[2] (2297:2297:2297) (2643:2643:2643))
        (PORT d[3] (2650:2650:2650) (3033:3033:3033))
        (PORT d[4] (4589:4589:4589) (5126:5126:5126))
        (PORT d[5] (3305:3305:3305) (3808:3808:3808))
        (PORT d[6] (4050:4050:4050) (4633:4633:4633))
        (PORT d[7] (3461:3461:3461) (3922:3922:3922))
        (PORT d[8] (2730:2730:2730) (3141:3141:3141))
        (PORT d[9] (2624:2624:2624) (3008:3008:3008))
        (PORT d[10] (4050:4050:4050) (4678:4678:4678))
        (PORT d[11] (3013:3013:3013) (3455:3455:3455))
        (PORT d[12] (3734:3734:3734) (4291:4291:4291))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1042:1042:1042))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (PORT d[0] (1520:1520:1520) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (247:247:247))
        (PORT datab (756:756:756) (892:892:892))
        (PORT datac (357:357:357) (416:416:416))
        (PORT datad (942:942:942) (1120:1120:1120))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1023:1023:1023))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1604:1604:1604))
        (PORT d[1] (1643:1643:1643) (1964:1964:1964))
        (PORT d[2] (1361:1361:1361) (1578:1578:1578))
        (PORT d[3] (1488:1488:1488) (1756:1756:1756))
        (PORT d[4] (1097:1097:1097) (1281:1281:1281))
        (PORT d[5] (2208:2208:2208) (2623:2623:2623))
        (PORT d[6] (1811:1811:1811) (2135:2135:2135))
        (PORT d[7] (1107:1107:1107) (1283:1283:1283))
        (PORT d[8] (1406:1406:1406) (1632:1632:1632))
        (PORT d[9] (2060:2060:2060) (2407:2407:2407))
        (PORT d[10] (1629:1629:1629) (1867:1867:1867))
        (PORT d[11] (1697:1697:1697) (2000:2000:2000))
        (PORT d[12] (1850:1850:1850) (2180:2180:2180))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1331:1331:1331))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1488:1488:1488) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2728:2728:2728))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2631:2631:2631))
        (PORT d[1] (2260:2260:2260) (2579:2579:2579))
        (PORT d[2] (2647:2647:2647) (3043:3043:3043))
        (PORT d[3] (3503:3503:3503) (4049:4049:4049))
        (PORT d[4] (4232:4232:4232) (4709:4709:4709))
        (PORT d[5] (3287:3287:3287) (3779:3779:3779))
        (PORT d[6] (3691:3691:3691) (4228:4228:4228))
        (PORT d[7] (3651:3651:3651) (4136:4136:4136))
        (PORT d[8] (2915:2915:2915) (3355:3355:3355))
        (PORT d[9] (2837:2837:2837) (3260:3260:3260))
        (PORT d[10] (3695:3695:3695) (4275:4275:4275))
        (PORT d[11] (2817:2817:2817) (3228:3228:3228))
        (PORT d[12] (3394:3394:3394) (3911:3911:3911))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1225:1225:1225))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1690:1690:1690) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (965:965:965))
        (PORT datab (755:755:755) (890:890:890))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (683:683:683) (775:775:775))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1170:1170:1170))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (335:335:335) (391:391:391))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (733:733:733) (818:818:818))
        (PORT sload (966:966:966) (870:870:870))
        (PORT ena (1169:1169:1169) (1329:1329:1329))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1190:1190:1190))
        (PORT datab (209:209:209) (249:249:249))
        (PORT datac (291:291:291) (328:328:328))
        (PORT datad (116:116:116) (141:141:141))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (434:434:434))
        (PORT datab (131:131:131) (166:166:166))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (143:143:143))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1097:1097:1097) (1223:1223:1223))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1390:1390:1390))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1387:1387:1387))
        (PORT d[1] (2077:2077:2077) (2455:2455:2455))
        (PORT d[2] (1535:1535:1535) (1788:1788:1788))
        (PORT d[3] (1373:1373:1373) (1633:1633:1633))
        (PORT d[4] (2336:2336:2336) (2723:2723:2723))
        (PORT d[5] (1836:1836:1836) (2162:2162:2162))
        (PORT d[6] (1958:1958:1958) (2291:2291:2291))
        (PORT d[7] (2293:2293:2293) (2694:2694:2694))
        (PORT d[8] (1457:1457:1457) (1721:1721:1721))
        (PORT d[9] (1947:1947:1947) (2282:2282:2282))
        (PORT d[10] (1848:1848:1848) (2142:2142:2142))
        (PORT d[11] (1602:1602:1602) (1880:1880:1880))
        (PORT d[12] (1697:1697:1697) (2006:2006:2006))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1333:1333:1333))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1495:1495:1495) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2469:2469:2469))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3773:3773:3773))
        (PORT d[1] (2871:2871:2871) (3299:3299:3299))
        (PORT d[2] (3126:3126:3126) (3600:3600:3600))
        (PORT d[3] (2874:2874:2874) (3311:3311:3311))
        (PORT d[4] (5986:5986:5986) (6683:6683:6683))
        (PORT d[5] (4361:4361:4361) (5030:5030:5030))
        (PORT d[6] (2805:2805:2805) (3201:3201:3201))
        (PORT d[7] (3934:3934:3934) (4446:4446:4446))
        (PORT d[8] (2866:2866:2866) (3298:3298:3298))
        (PORT d[9] (3046:3046:3046) (3511:3511:3511))
        (PORT d[10] (2543:2543:2543) (2931:2931:2931))
        (PORT d[11] (2447:2447:2447) (2807:2807:2807))
        (PORT d[12] (4309:4309:4309) (4960:4960:4960))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1228:1228:1228))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1700:1700:1700) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1388:1388:1388))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1376:1376:1376))
        (PORT d[1] (2083:2083:2083) (2464:2464:2464))
        (PORT d[2] (1748:1748:1748) (2030:2030:2030))
        (PORT d[3] (1731:1731:1731) (2042:2042:2042))
        (PORT d[4] (1520:1520:1520) (1789:1789:1789))
        (PORT d[5] (2043:2043:2043) (2403:2403:2403))
        (PORT d[6] (1996:1996:1996) (2350:2350:2350))
        (PORT d[7] (2293:2293:2293) (2688:2688:2688))
        (PORT d[8] (1442:1442:1442) (1700:1700:1700))
        (PORT d[9] (1607:1607:1607) (1896:1896:1896))
        (PORT d[10] (2040:2040:2040) (2362:2362:2362))
        (PORT d[11] (1814:1814:1814) (2127:2127:2127))
        (PORT d[12] (1697:1697:1697) (2006:2006:2006))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1089:1089:1089))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1307:1307:1307) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3039:3039:3039))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (4001:4001:4001))
        (PORT d[1] (2700:2700:2700) (3094:3094:3094))
        (PORT d[2] (3475:3475:3475) (4001:4001:4001))
        (PORT d[3] (2691:2691:2691) (3100:3100:3100))
        (PORT d[4] (5659:5659:5659) (6323:6323:6323))
        (PORT d[5] (4176:4176:4176) (4820:4820:4820))
        (PORT d[6] (2607:2607:2607) (2979:2979:2979))
        (PORT d[7] (3846:3846:3846) (4356:4356:4356))
        (PORT d[8] (3944:3944:3944) (4557:4557:4557))
        (PORT d[9] (3014:3014:3014) (3461:3461:3461))
        (PORT d[10] (3092:3092:3092) (3564:3564:3564))
        (PORT d[11] (3141:3141:3141) (3595:3595:3595))
        (PORT d[12] (3937:3937:3937) (4530:4530:4530))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1196:1196:1196))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (1408:1408:1408) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1451:1451:1451))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1357:1357:1357))
        (PORT d[1] (1909:1909:1909) (2267:2267:2267))
        (PORT d[2] (1568:1568:1568) (1828:1828:1828))
        (PORT d[3] (1529:1529:1529) (1811:1811:1811))
        (PORT d[4] (2332:2332:2332) (2718:2718:2718))
        (PORT d[5] (1860:1860:1860) (2195:2195:2195))
        (PORT d[6] (1814:1814:1814) (2133:2133:2133))
        (PORT d[7] (2312:2312:2312) (2714:2714:2714))
        (PORT d[8] (1424:1424:1424) (1687:1687:1687))
        (PORT d[9] (1919:1919:1919) (2248:2248:2248))
        (PORT d[10] (1888:1888:1888) (2202:2202:2202))
        (PORT d[11] (1625:1625:1625) (1910:1910:1910))
        (PORT d[12] (1647:1647:1647) (1952:1952:1952))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1093:1093:1093))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1381:1381:1381) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2639:2639:2639))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3798:3798:3798))
        (PORT d[1] (3180:3180:3180) (3652:3652:3652))
        (PORT d[2] (3274:3274:3274) (3770:3770:3770))
        (PORT d[3] (2871:2871:2871) (3300:3300:3300))
        (PORT d[4] (5844:5844:5844) (6534:6534:6534))
        (PORT d[5] (4499:4499:4499) (5188:5188:5188))
        (PORT d[6] (2794:2794:2794) (3191:3191:3191))
        (PORT d[7] (3967:3967:3967) (4485:4485:4485))
        (PORT d[8] (4288:4288:4288) (4946:4946:4946))
        (PORT d[9] (3053:3053:3053) (3515:3515:3515))
        (PORT d[10] (2548:2548:2548) (2932:2932:2932))
        (PORT d[11] (2593:2593:2593) (2968:2968:2968))
        (PORT d[12] (4377:4377:4377) (5025:5025:5025))
        (PORT clk (1299:1299:1299) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1276:1276:1276))
        (PORT clk (1299:1299:1299) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (2069:2069:2069) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1486:1486:1486))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1774:1774:1774))
        (PORT d[1] (696:696:696) (816:816:816))
        (PORT d[2] (2012:2012:2012) (2363:2363:2363))
        (PORT d[3] (1722:1722:1722) (2041:2041:2041))
        (PORT d[4] (1823:1823:1823) (2126:2126:2126))
        (PORT d[5] (888:888:888) (1031:1031:1031))
        (PORT d[6] (834:834:834) (961:961:961))
        (PORT d[7] (2274:2274:2274) (2660:2660:2660))
        (PORT d[8] (718:718:718) (839:839:839))
        (PORT d[9] (715:715:715) (834:834:834))
        (PORT d[10] (1910:1910:1910) (2248:2248:2248))
        (PORT d[11] (1468:1468:1468) (1725:1725:1725))
        (PORT d[12] (1611:1611:1611) (1899:1899:1899))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (906:906:906))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1132:1132:1132) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2537:2537:2537))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3143:3143:3143))
        (PORT d[1] (3035:3035:3035) (3482:3482:3482))
        (PORT d[2] (3424:3424:3424) (3939:3939:3939))
        (PORT d[3] (2449:2449:2449) (2807:2807:2807))
        (PORT d[4] (5337:5337:5337) (5979:5979:5979))
        (PORT d[5] (3702:3702:3702) (4269:4269:4269))
        (PORT d[6] (3037:3037:3037) (3480:3480:3480))
        (PORT d[7] (3633:3633:3633) (4118:4118:4118))
        (PORT d[8] (2538:2538:2538) (2927:2927:2927))
        (PORT d[9] (2720:2720:2720) (3123:3123:3123))
        (PORT d[10] (2749:2749:2749) (3140:3140:3140))
        (PORT d[11] (2402:2402:2402) (2740:2740:2740))
        (PORT d[12] (4318:4318:4318) (4970:4970:4970))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1146:1146:1146))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (1518:1518:1518) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (867:867:867))
        (PORT datab (1030:1030:1030) (1223:1223:1223))
        (PORT datac (460:460:460) (525:525:525))
        (PORT datad (750:750:750) (847:847:847))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (868:868:868))
        (PORT datab (657:657:657) (750:750:750))
        (PORT datac (469:469:469) (532:532:532))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1633:1633:1633))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1991:1991:1991))
        (PORT d[1] (516:516:516) (609:609:609))
        (PORT d[2] (2174:2174:2174) (2554:2554:2554))
        (PORT d[3] (1913:1913:1913) (2262:2262:2262))
        (PORT d[4] (2002:2002:2002) (2326:2326:2326))
        (PORT d[5] (948:948:948) (1113:1113:1113))
        (PORT d[6] (680:680:680) (791:791:791))
        (PORT d[7] (1856:1856:1856) (2193:2193:2193))
        (PORT d[8] (905:905:905) (1054:1054:1054))
        (PORT d[9] (1093:1093:1093) (1275:1275:1275))
        (PORT d[10] (1842:1842:1842) (2155:2155:2155))
        (PORT d[11] (1658:1658:1658) (1944:1944:1944))
        (PORT d[12] (1639:1639:1639) (1935:1935:1935))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (721:721:721))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (1282:1282:1282) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2729:2729:2729))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3166:3166:3166))
        (PORT d[1] (2491:2491:2491) (2852:2852:2852))
        (PORT d[2] (3620:3620:3620) (4162:4162:4162))
        (PORT d[3] (2612:2612:2612) (2985:2985:2985))
        (PORT d[4] (5320:5320:5320) (5961:5961:5961))
        (PORT d[5] (3536:3536:3536) (4081:4081:4081))
        (PORT d[6] (2834:2834:2834) (3244:3244:3244))
        (PORT d[7] (3719:3719:3719) (4215:4215:4215))
        (PORT d[8] (2356:2356:2356) (2715:2715:2715))
        (PORT d[9] (2691:2691:2691) (3097:3097:3097))
        (PORT d[10] (2938:2938:2938) (3360:3360:3360))
        (PORT d[11] (2558:2558:2558) (2912:2912:2912))
        (PORT d[12] (4285:4285:4285) (4928:4928:4928))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1011:1011:1011))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (PORT d[0] (1997:1997:1997) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1666:1666:1666))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1985:1985:1985))
        (PORT d[1] (977:977:977) (1135:1135:1135))
        (PORT d[2] (919:919:919) (1053:1053:1053))
        (PORT d[3] (646:646:646) (751:751:751))
        (PORT d[4] (1993:1993:1993) (2313:2313:2313))
        (PORT d[5] (936:936:936) (1094:1094:1094))
        (PORT d[6] (670:670:670) (778:778:778))
        (PORT d[7] (2043:2043:2043) (2375:2375:2375))
        (PORT d[8] (747:747:747) (883:883:883))
        (PORT d[9] (547:547:547) (644:644:644))
        (PORT d[10] (1844:1844:1844) (2163:2163:2163))
        (PORT d[11] (1800:1800:1800) (2096:2096:2096))
        (PORT d[12] (1790:1790:1790) (2102:2102:2102))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (747:747:747))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (820:820:820) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2882:2882:2882))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3165:3165:3165))
        (PORT d[1] (2780:2780:2780) (3177:3177:3177))
        (PORT d[2] (3620:3620:3620) (4163:4163:4163))
        (PORT d[3] (2629:2629:2629) (3011:3011:3011))
        (PORT d[4] (5152:5152:5152) (5770:5770:5770))
        (PORT d[5] (3525:3525:3525) (4067:4067:4067))
        (PORT d[6] (2818:2818:2818) (3225:3225:3225))
        (PORT d[7] (3368:3368:3368) (3817:3817:3817))
        (PORT d[8] (2329:2329:2329) (2679:2679:2679))
        (PORT d[9] (2795:2795:2795) (3202:3202:3202))
        (PORT d[10] (3092:3092:3092) (3528:3528:3528))
        (PORT d[11] (3719:3719:3719) (4256:4256:4256))
        (PORT d[12] (4137:4137:4137) (4763:4763:4763))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (991:991:991))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (1602:1602:1602) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1237:1237:1237))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1544:1544:1544))
        (PORT d[1] (2070:2070:2070) (2450:2450:2450))
        (PORT d[2] (1740:1740:1740) (2022:2022:2022))
        (PORT d[3] (1705:1705:1705) (2008:2008:2008))
        (PORT d[4] (1520:1520:1520) (1785:1785:1785))
        (PORT d[5] (1882:1882:1882) (2220:2220:2220))
        (PORT d[6] (1795:1795:1795) (2106:2106:2106))
        (PORT d[7] (2147:2147:2147) (2520:2520:2520))
        (PORT d[8] (1569:1569:1569) (1841:1841:1841))
        (PORT d[9] (1766:1766:1766) (2069:2069:2069))
        (PORT d[10] (1899:1899:1899) (2210:2210:2210))
        (PORT d[11] (1791:1791:1791) (2093:2093:2093))
        (PORT d[12] (1696:1696:1696) (2005:2005:2005))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1225:1225:1225))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1612:1612:1612) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (3047:3047:3047))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (4015:4015:4015))
        (PORT d[1] (3382:3382:3382) (3887:3887:3887))
        (PORT d[2] (3298:3298:3298) (3799:3799:3799))
        (PORT d[3] (2869:2869:2869) (3293:3293:3293))
        (PORT d[4] (5642:5642:5642) (6298:6298:6298))
        (PORT d[5] (4187:4187:4187) (4834:4834:4834))
        (PORT d[6] (2618:2618:2618) (2990:2990:2990))
        (PORT d[7] (3832:3832:3832) (4336:4336:4336))
        (PORT d[8] (2693:2693:2693) (3101:3101:3101))
        (PORT d[9] (3016:3016:3016) (3464:3464:3464))
        (PORT d[10] (3096:3096:3096) (3572:3572:3572))
        (PORT d[11] (2613:2613:2613) (2989:2989:2989))
        (PORT d[12] (4405:4405:4405) (5059:5059:5059))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1231:1231:1231))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (2327:2327:2327) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1415:1415:1415))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1635:1635:1635))
        (PORT d[1] (2105:2105:2105) (2485:2485:2485))
        (PORT d[2] (1759:1759:1759) (2047:2047:2047))
        (PORT d[3] (1726:1726:1726) (2034:2034:2034))
        (PORT d[4] (1431:1431:1431) (1680:1680:1680))
        (PORT d[5] (2042:2042:2042) (2398:2398:2398))
        (PORT d[6] (1786:1786:1786) (2097:2097:2097))
        (PORT d[7] (2117:2117:2117) (2476:2476:2476))
        (PORT d[8] (1663:1663:1663) (1962:1962:1962))
        (PORT d[9] (1776:1776:1776) (2086:2086:2086))
        (PORT d[10] (2075:2075:2075) (2409:2409:2409))
        (PORT d[11] (1400:1400:1400) (1648:1648:1648))
        (PORT d[12] (1948:1948:1948) (2284:2284:2284))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (922:922:922))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1302:1302:1302) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2860:2860:2860))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (4029:4029:4029))
        (PORT d[1] (2831:2831:2831) (3239:3239:3239))
        (PORT d[2] (3470:3470:3470) (3993:3993:3993))
        (PORT d[3] (2876:2876:2876) (3307:3307:3307))
        (PORT d[4] (5647:5647:5647) (6306:6306:6306))
        (PORT d[5] (4144:4144:4144) (4784:4784:4784))
        (PORT d[6] (2438:2438:2438) (2784:2784:2784))
        (PORT d[7] (4003:4003:4003) (4531:4531:4531))
        (PORT d[8] (3943:3943:3943) (4556:4556:4556))
        (PORT d[9] (3172:3172:3172) (3635:3635:3635))
        (PORT d[10] (3586:3586:3586) (4148:4148:4148))
        (PORT d[11] (2774:2774:2774) (3168:3168:3168))
        (PORT d[12] (3937:3937:3937) (4528:4528:4528))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1042:1042:1042))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2174:2174:2174) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (826:826:826))
        (PORT datab (714:714:714) (827:827:827))
        (PORT datac (364:364:364) (425:425:425))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (614:614:614))
        (PORT datab (527:527:527) (603:603:603))
        (PORT datac (334:334:334) (375:375:375))
        (PORT datad (486:486:486) (546:546:546))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (995:995:995))
        (PORT datab (890:890:890) (1040:1040:1040))
        (PORT datad (490:490:490) (562:562:562))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT sload (1282:1282:1282) (1151:1151:1151))
        (PORT ena (1105:1105:1105) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (500:500:500))
        (PORT datab (358:358:358) (435:435:435))
        (PORT datac (168:168:168) (204:204:204))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (486:486:486))
        (PORT datab (356:356:356) (433:433:433))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (309:309:309) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1097:1097:1097))
        (PORT datab (746:746:746) (851:851:851))
        (PORT datac (772:772:772) (896:896:896))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (871:871:871))
        (PORT datab (790:790:790) (916:916:916))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (427:427:427) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (593:593:593))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (833:833:833) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (887:887:887))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1549:1549:1549))
        (PORT d[1] (1304:1304:1304) (1500:1500:1500))
        (PORT d[2] (1340:1340:1340) (1565:1565:1565))
        (PORT d[3] (1540:1540:1540) (1833:1833:1833))
        (PORT d[4] (1624:1624:1624) (1897:1897:1897))
        (PORT d[5] (901:901:901) (1046:1046:1046))
        (PORT d[6] (1631:1631:1631) (1858:1858:1858))
        (PORT d[7] (2272:2272:2272) (2660:2660:2660))
        (PORT d[8] (1874:1874:1874) (2201:2201:2201))
        (PORT d[9] (908:908:908) (1058:1058:1058))
        (PORT d[10] (1824:1824:1824) (2134:2134:2134))
        (PORT d[11] (1569:1569:1569) (1849:1849:1849))
        (PORT d[12] (1651:1651:1651) (1949:1949:1949))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1053:1053:1053))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (1282:1282:1282) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2514:2514:2514))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (3159:3159:3159))
        (PORT d[1] (2846:2846:2846) (3267:3267:3267))
        (PORT d[2] (3235:3235:3235) (3719:3719:3719))
        (PORT d[3] (2261:2261:2261) (2585:2585:2585))
        (PORT d[4] (5526:5526:5526) (6196:6196:6196))
        (PORT d[5] (3898:3898:3898) (4496:4496:4496))
        (PORT d[6] (3032:3032:3032) (3471:3471:3471))
        (PORT d[7] (3360:3360:3360) (3807:3807:3807))
        (PORT d[8] (2702:2702:2702) (3109:3109:3109))
        (PORT d[9] (3127:3127:3127) (3575:3575:3575))
        (PORT d[10] (2727:2727:2727) (3115:3115:3115))
        (PORT d[11] (2219:2219:2219) (2532:2532:2532))
        (PORT d[12] (4492:4492:4492) (5166:5166:5166))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1174:1174:1174))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (2103:2103:2103) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1178:1178:1178))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1563:1563:1563))
        (PORT d[1] (1426:1426:1426) (1693:1693:1693))
        (PORT d[2] (2090:2090:2090) (2438:2438:2438))
        (PORT d[3] (1575:1575:1575) (1838:1838:1838))
        (PORT d[4] (2243:2243:2243) (2626:2626:2626))
        (PORT d[5] (1072:1072:1072) (1268:1268:1268))
        (PORT d[6] (931:931:931) (1079:1079:1079))
        (PORT d[7] (1926:1926:1926) (2257:2257:2257))
        (PORT d[8] (1497:1497:1497) (1778:1778:1778))
        (PORT d[9] (931:931:931) (1090:1090:1090))
        (PORT d[10] (670:670:670) (785:785:785))
        (PORT d[11] (1056:1056:1056) (1230:1230:1230))
        (PORT d[12] (979:979:979) (1136:1136:1136))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1111:1111:1111))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT d[0] (1152:1152:1152) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2383:2383:2383))
        (PORT clk (1332:1332:1332) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3336:3336:3336))
        (PORT d[1] (3611:3611:3611) (4154:4154:4154))
        (PORT d[2] (3420:3420:3420) (3931:3931:3931))
        (PORT d[3] (2367:2367:2367) (2707:2707:2707))
        (PORT d[4] (3353:3353:3353) (3758:3758:3758))
        (PORT d[5] (3453:3453:3453) (3960:3960:3960))
        (PORT d[6] (2658:2658:2658) (3037:3037:3037))
        (PORT d[7] (4030:4030:4030) (4565:4565:4565))
        (PORT d[8] (2300:2300:2300) (2645:2645:2645))
        (PORT d[9] (2812:2812:2812) (3238:3238:3238))
        (PORT d[10] (2513:2513:2513) (2884:2884:2884))
        (PORT d[11] (4010:4010:4010) (4583:4583:4583))
        (PORT d[12] (2764:2764:2764) (3161:3161:3161))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (1003:1003:1003))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (PORT d[0] (2283:2283:2283) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (923:923:923))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1534:1534:1534))
        (PORT d[1] (1014:1014:1014) (1165:1165:1165))
        (PORT d[2] (1333:1333:1333) (1556:1556:1556))
        (PORT d[3] (1341:1341:1341) (1602:1602:1602))
        (PORT d[4] (1481:1481:1481) (1736:1736:1736))
        (PORT d[5] (1511:1511:1511) (1800:1800:1800))
        (PORT d[6] (1013:1013:1013) (1167:1167:1167))
        (PORT d[7] (2279:2279:2279) (2679:2679:2679))
        (PORT d[8] (1720:1720:1720) (2035:2035:2035))
        (PORT d[9] (1069:1069:1069) (1235:1235:1235))
        (PORT d[10] (1995:1995:1995) (2328:2328:2328))
        (PORT d[11] (1551:1551:1551) (1827:1827:1827))
        (PORT d[12] (1634:1634:1634) (1915:1915:1915))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1200:1200:1200))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1266:1266:1266) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2495:2495:2495))
        (PORT clk (1291:1291:1291) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3171:3171:3171))
        (PORT d[1] (3000:3000:3000) (3440:3440:3440))
        (PORT d[2] (2930:2930:2930) (3371:3371:3371))
        (PORT d[3] (2537:2537:2537) (2898:2898:2898))
        (PORT d[4] (5712:5712:5712) (6408:6408:6408))
        (PORT d[5] (4084:4084:4084) (4710:4710:4710))
        (PORT d[6] (2185:2185:2185) (2487:2487:2487))
        (PORT d[7] (3530:3530:3530) (4006:4006:4006))
        (PORT d[8] (2720:2720:2720) (3129:3129:3129))
        (PORT d[9] (2234:2234:2234) (2551:2551:2551))
        (PORT d[10] (2733:2733:2733) (3118:3118:3118))
        (PORT d[11] (2491:2491:2491) (2835:2835:2835))
        (PORT d[12] (4812:4812:4812) (5520:5520:5520))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1239:1239:1239))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (PORT d[0] (1808:1808:1808) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (687:687:687))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1801:1801:1801))
        (PORT d[1] (825:825:825) (956:956:956))
        (PORT d[2] (2012:2012:2012) (2364:2364:2364))
        (PORT d[3] (1731:1731:1731) (2053:2053:2053))
        (PORT d[4] (1812:1812:1812) (2111:2111:2111))
        (PORT d[5] (911:911:911) (1066:1066:1066))
        (PORT d[6] (1135:1135:1135) (1304:1304:1304))
        (PORT d[7] (1783:1783:1783) (2084:2084:2084))
        (PORT d[8] (724:724:724) (854:854:854))
        (PORT d[9] (1070:1070:1070) (1244:1244:1244))
        (PORT d[10] (1656:1656:1656) (1947:1947:1947))
        (PORT d[11] (1626:1626:1626) (1905:1905:1905))
        (PORT d[12] (1631:1631:1631) (1923:1923:1923))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (861:861:861))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (952:952:952) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2513:2513:2513))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (3129:3129:3129))
        (PORT d[1] (3047:3047:3047) (3487:3487:3487))
        (PORT d[2] (3610:3610:3610) (4153:4153:4153))
        (PORT d[3] (2452:2452:2452) (2808:2808:2808))
        (PORT d[4] (5342:5342:5342) (5988:5988:5988))
        (PORT d[5] (3702:3702:3702) (4272:4272:4272))
        (PORT d[6] (2855:2855:2855) (3269:3269:3269))
        (PORT d[7] (3655:3655:3655) (4143:4143:4143))
        (PORT d[8] (2364:2364:2364) (2725:2725:2725))
        (PORT d[9] (2704:2704:2704) (3103:3103:3103))
        (PORT d[10] (2930:2930:2930) (3351:3351:3351))
        (PORT d[11] (3898:3898:3898) (4456:4456:4456))
        (PORT d[12] (4305:4305:4305) (4950:4950:4950))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1133:1133:1133))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2673:2673:2673) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (881:881:881))
        (PORT datab (740:740:740) (870:870:870))
        (PORT datac (545:545:545) (631:631:631))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (878:878:878))
        (PORT datab (499:499:499) (578:578:578))
        (PORT datac (678:678:678) (793:793:793))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1185:1185:1185))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1353:1353:1353))
        (PORT d[1] (1453:1453:1453) (1731:1731:1731))
        (PORT d[2] (1920:1920:1920) (2251:2251:2251))
        (PORT d[3] (1399:1399:1399) (1643:1643:1643))
        (PORT d[4] (2445:2445:2445) (2857:2857:2857))
        (PORT d[5] (945:945:945) (1137:1137:1137))
        (PORT d[6] (934:934:934) (1082:1082:1082))
        (PORT d[7] (2021:2021:2021) (2358:2358:2358))
        (PORT d[8] (1353:1353:1353) (1615:1615:1615))
        (PORT d[9] (963:963:963) (1124:1124:1124))
        (PORT d[10] (2217:2217:2217) (2597:2597:2597))
        (PORT d[11] (2203:2203:2203) (2583:2583:2583))
        (PORT d[12] (1591:1591:1591) (1855:1855:1855))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1352:1352:1352))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1687:1687:1687) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2604:2604:2604))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3632:3632:3632))
        (PORT d[1] (3448:3448:3448) (3972:3972:3972))
        (PORT d[2] (3250:3250:3250) (3741:3741:3741))
        (PORT d[3] (2255:2255:2255) (2583:2583:2583))
        (PORT d[4] (3152:3152:3152) (3525:3525:3525))
        (PORT d[5] (3791:3791:3791) (4349:4349:4349))
        (PORT d[6] (2426:2426:2426) (2767:2767:2767))
        (PORT d[7] (3835:3835:3835) (4345:4345:4345))
        (PORT d[8] (2478:2478:2478) (2843:2843:2843))
        (PORT d[9] (2404:2404:2404) (2741:2741:2741))
        (PORT d[10] (2867:2867:2867) (3287:3287:3287))
        (PORT d[11] (2434:2434:2434) (2764:2764:2764))
        (PORT d[12] (2800:2800:2800) (3207:3207:3207))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1108:1108:1108))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2113:2113:2113) (2383:2383:2383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1331:1331:1331))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1274:1274:1274))
        (PORT d[1] (1454:1454:1454) (1730:1730:1730))
        (PORT d[2] (1829:1829:1829) (2152:2152:2152))
        (PORT d[3] (1392:1392:1392) (1644:1644:1644))
        (PORT d[4] (2444:2444:2444) (2856:2856:2856))
        (PORT d[5] (935:935:935) (1125:1125:1125))
        (PORT d[6] (947:947:947) (1100:1100:1100))
        (PORT d[7] (2035:2035:2035) (2378:2378:2378))
        (PORT d[8] (1859:1859:1859) (2189:2189:2189))
        (PORT d[9] (1780:1780:1780) (2055:2055:2055))
        (PORT d[10] (2368:2368:2368) (2765:2765:2765))
        (PORT d[11] (1810:1810:1810) (2126:2126:2126))
        (PORT d[12] (1590:1590:1590) (1854:1854:1854))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1342:1342:1342))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT d[0] (1478:1478:1478) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2776:2776:2776))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3642:3642:3642))
        (PORT d[1] (3591:3591:3591) (4133:4133:4133))
        (PORT d[2] (3239:3239:3239) (3727:3727:3727))
        (PORT d[3] (2255:2255:2255) (2582:2582:2582))
        (PORT d[4] (3121:3121:3121) (3481:3481:3481))
        (PORT d[5] (3791:3791:3791) (4351:4351:4351))
        (PORT d[6] (2410:2410:2410) (2747:2747:2747))
        (PORT d[7] (3688:3688:3688) (4176:4176:4176))
        (PORT d[8] (2795:2795:2795) (3199:3199:3199))
        (PORT d[9] (2409:2409:2409) (2749:2749:2749))
        (PORT d[10] (2880:2880:2880) (3300:3300:3300))
        (PORT d[11] (2428:2428:2428) (2757:2757:2757))
        (PORT d[12] (2788:2788:2788) (3187:3187:3187))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1232:1232:1232))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
        (PORT d[0] (1358:1358:1358) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1158:1158:1158))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1354:1354:1354))
        (PORT d[1] (1545:1545:1545) (1828:1828:1828))
        (PORT d[2] (1911:1911:1911) (2249:2249:2249))
        (PORT d[3] (1565:1565:1565) (1837:1837:1837))
        (PORT d[4] (2042:2042:2042) (2394:2394:2394))
        (PORT d[5] (1088:1088:1088) (1303:1303:1303))
        (PORT d[6] (1098:1098:1098) (1270:1270:1270))
        (PORT d[7] (2080:2080:2080) (2424:2424:2424))
        (PORT d[8] (1878:1878:1878) (2208:2208:2208))
        (PORT d[9] (973:973:973) (1136:1136:1136))
        (PORT d[10] (1321:1321:1321) (1537:1537:1537))
        (PORT d[11] (851:851:851) (983:983:983))
        (PORT d[12] (1748:1748:1748) (2030:2030:2030))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1163:1163:1163))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1310:1310:1310) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2377:2377:2377))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3871:3871:3871))
        (PORT d[1] (3438:3438:3438) (3957:3957:3957))
        (PORT d[2] (2564:2564:2564) (2954:2954:2954))
        (PORT d[3] (2398:2398:2398) (2739:2739:2739))
        (PORT d[4] (3325:3325:3325) (3720:3720:3720))
        (PORT d[5] (3627:3627:3627) (4159:4159:4159))
        (PORT d[6] (4493:4493:4493) (5150:5150:5150))
        (PORT d[7] (3865:3865:3865) (4381:4381:4381))
        (PORT d[8] (2466:2466:2466) (2831:2831:2831))
        (PORT d[9] (2996:2996:2996) (3448:3448:3448))
        (PORT d[10] (2716:2716:2716) (3119:3119:3119))
        (PORT d[11] (2492:2492:2492) (2845:2845:2845))
        (PORT d[12] (2778:2778:2778) (3176:3176:3176))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1171:1171:1171))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1353:1353:1353) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1249:1249:1249))
        (PORT datab (384:384:384) (448:448:448))
        (PORT datac (360:360:360) (420:420:420))
        (PORT datad (1062:1062:1062) (1241:1241:1241))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1079:1079:1079))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1521:1521:1521))
        (PORT d[1] (1029:1029:1029) (1187:1187:1187))
        (PORT d[2] (1987:1987:1987) (2340:2340:2340))
        (PORT d[3] (1479:1479:1479) (1743:1743:1743))
        (PORT d[4] (1608:1608:1608) (1870:1870:1870))
        (PORT d[5] (1670:1670:1670) (1976:1976:1976))
        (PORT d[6] (1180:1180:1180) (1355:1355:1355))
        (PORT d[7] (2100:2100:2100) (2468:2468:2468))
        (PORT d[8] (1553:1553:1553) (1845:1845:1845))
        (PORT d[9] (1084:1084:1084) (1259:1259:1259))
        (PORT d[10] (1997:1997:1997) (2330:2330:2330))
        (PORT d[11] (1556:1556:1556) (1833:1833:1833))
        (PORT d[12] (1638:1638:1638) (1919:1919:1919))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1130:1130:1130))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1461:1461:1461) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2501:2501:2501))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3162:3162:3162))
        (PORT d[1] (2838:2838:2838) (3250:3250:3250))
        (PORT d[2] (3079:3079:3079) (3543:3543:3543))
        (PORT d[3] (2401:2401:2401) (2737:2737:2737))
        (PORT d[4] (5712:5712:5712) (6407:6407:6407))
        (PORT d[5] (4095:4095:4095) (4724:4724:4724))
        (PORT d[6] (2207:2207:2207) (2510:2510:2510))
        (PORT d[7] (3555:3555:3555) (4037:4037:4037))
        (PORT d[8] (2869:2869:2869) (3293:3293:3293))
        (PORT d[9] (2220:2220:2220) (2533:2533:2533))
        (PORT d[10] (2726:2726:2726) (3105:3105:3105))
        (PORT d[11] (2352:2352:2352) (2684:2684:2684))
        (PORT d[12] (3198:3198:3198) (3689:3689:3689))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1172:1172:1172))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (PORT d[0] (1745:1745:1745) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1275:1275:1275))
        (PORT datab (477:477:477) (548:548:548))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (857:857:857) (994:994:994))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (635:635:635))
        (PORT datab (965:965:965) (1118:1118:1118))
        (PORT datad (675:675:675) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (348:348:348) (382:382:382))
        (PORT sload (953:953:953) (861:861:861))
        (PORT ena (851:851:851) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (446:446:446))
        (PORT datab (913:913:913) (1054:1054:1054))
        (PORT datac (676:676:676) (784:784:784))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (808:808:808))
        (PORT datab (938:938:938) (1084:1084:1084))
        (PORT datac (407:407:407) (472:472:472))
        (PORT datad (274:274:274) (313:313:313))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (937:937:937) (1084:1084:1084))
        (PORT datac (408:408:408) (474:474:474))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (952:952:952) (1099:1099:1099))
        (PORT datac (366:366:366) (434:434:434))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (365:365:365) (426:426:426))
        (PORT datac (465:465:465) (529:529:529))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (567:567:567))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (501:501:501))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1381:1381:1381) (1550:1550:1550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (599:599:599))
        (PORT datab (739:739:739) (880:880:880))
        (PORT datac (101:101:101) (127:127:127))
        (PORT datad (565:565:565) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1212:1212:1212))
        (PORT datab (833:833:833) (984:984:984))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (534:534:534))
        (PORT datab (504:504:504) (595:595:595))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (376:376:376) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (398:398:398) (481:481:481))
        (PORT datac (568:568:568) (658:658:658))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (480:480:480))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (235:235:235) (291:291:291))
        (PORT datad (383:383:383) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (437:437:437))
        (PORT datab (500:500:500) (595:595:595))
        (PORT datac (405:405:405) (492:492:492))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (471:471:471))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (421:421:421) (482:482:482))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (724:724:724))
        (PORT datad (351:351:351) (408:408:408))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2139:2139:2139))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1645:1645:1645))
        (PORT d[1] (1985:1985:1985) (2352:2352:2352))
        (PORT d[2] (1892:1892:1892) (2232:2232:2232))
        (PORT d[3] (1519:1519:1519) (1787:1787:1787))
        (PORT d[4] (1938:1938:1938) (2255:2255:2255))
        (PORT d[5] (2120:2120:2120) (2517:2517:2517))
        (PORT d[6] (2031:2031:2031) (2396:2396:2396))
        (PORT d[7] (1876:1876:1876) (2207:2207:2207))
        (PORT d[8] (2209:2209:2209) (2558:2558:2558))
        (PORT d[9] (1490:1490:1490) (1754:1754:1754))
        (PORT d[10] (1736:1736:1736) (2026:2026:2026))
        (PORT d[11] (1991:1991:1991) (2326:2326:2326))
        (PORT d[12] (1671:1671:1671) (1980:1980:1980))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1312:1312:1312))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1641:1641:1641) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (3077:3077:3077))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4978:4978:4978))
        (PORT d[1] (2462:2462:2462) (2816:2816:2816))
        (PORT d[2] (2252:2252:2252) (2563:2563:2563))
        (PORT d[3] (3098:3098:3098) (3574:3574:3574))
        (PORT d[4] (4868:4868:4868) (5409:5409:5409))
        (PORT d[5] (3498:3498:3498) (4035:4035:4035))
        (PORT d[6] (2613:2613:2613) (2980:2980:2980))
        (PORT d[7] (3779:3779:3779) (4294:4294:4294))
        (PORT d[8] (3396:3396:3396) (3948:3948:3948))
        (PORT d[9] (3297:3297:3297) (3794:3794:3794))
        (PORT d[10] (3421:3421:3421) (3970:3970:3970))
        (PORT d[11] (3123:3123:3123) (3595:3595:3595))
        (PORT d[12] (3170:3170:3170) (3637:3637:3637))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1224:1224:1224))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1801:1801:1801) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2362:2362:2362))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1966:1966:1966))
        (PORT d[1] (2026:2026:2026) (2396:2396:2396))
        (PORT d[2] (2108:2108:2108) (2484:2484:2484))
        (PORT d[3] (1361:1361:1361) (1619:1619:1619))
        (PORT d[4] (2299:2299:2299) (2668:2668:2668))
        (PORT d[5] (2464:2464:2464) (2904:2904:2904))
        (PORT d[6] (1807:1807:1807) (2114:2114:2114))
        (PORT d[7] (1881:1881:1881) (2214:2214:2214))
        (PORT d[8] (2252:2252:2252) (2608:2608:2608))
        (PORT d[9] (1522:1522:1522) (1798:1798:1798))
        (PORT d[10] (2038:2038:2038) (2374:2374:2374))
        (PORT d[11] (2349:2349:2349) (2730:2730:2730))
        (PORT d[12] (2075:2075:2075) (2431:2431:2431))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1109:1109:1109))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1508:1508:1508) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2684:2684:2684))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4612:4612:4612))
        (PORT d[1] (3070:3070:3070) (3529:3529:3529))
        (PORT d[2] (2265:2265:2265) (2586:2586:2586))
        (PORT d[3] (2887:2887:2887) (3321:3321:3321))
        (PORT d[4] (5089:5089:5089) (5668:5668:5668))
        (PORT d[5] (3536:3536:3536) (4080:4080:4080))
        (PORT d[6] (2403:2403:2403) (2731:2731:2731))
        (PORT d[7] (4377:4377:4377) (4952:4952:4952))
        (PORT d[8] (3597:3597:3597) (4166:4166:4166))
        (PORT d[9] (3020:3020:3020) (3480:3480:3480))
        (PORT d[10] (3155:3155:3155) (3653:3653:3653))
        (PORT d[11] (3457:3457:3457) (3962:3962:3962))
        (PORT d[12] (3377:3377:3377) (3878:3878:3878))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1167:1167:1167))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2603:2603:2603) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1243:1243:1243))
        (PORT datab (889:889:889) (1022:1022:1022))
        (PORT datac (611:611:611) (690:690:690))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1749:1749:1749))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1551:1551:1551))
        (PORT d[1] (1649:1649:1649) (1951:1951:1951))
        (PORT d[2] (1266:1266:1266) (1488:1488:1488))
        (PORT d[3] (1155:1155:1155) (1372:1372:1372))
        (PORT d[4] (2152:2152:2152) (2503:2503:2503))
        (PORT d[5] (1395:1395:1395) (1643:1643:1643))
        (PORT d[6] (1789:1789:1789) (2097:2097:2097))
        (PORT d[7] (1827:1827:1827) (2162:2162:2162))
        (PORT d[8] (1032:1032:1032) (1238:1238:1238))
        (PORT d[9] (1476:1476:1476) (1731:1731:1731))
        (PORT d[10] (2281:2281:2281) (2633:2633:2633))
        (PORT d[11] (2055:2055:2055) (2417:2417:2417))
        (PORT d[12] (1582:1582:1582) (1844:1844:1844))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1386:1386:1386))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (1556:1556:1556) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3134:3134:3134))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3095:3095:3095))
        (PORT d[1] (2890:2890:2890) (3266:3266:3266))
        (PORT d[2] (3569:3569:3569) (4114:4114:4114))
        (PORT d[3] (2649:2649:2649) (3036:3036:3036))
        (PORT d[4] (4092:4092:4092) (4592:4592:4592))
        (PORT d[5] (2690:2690:2690) (3088:3088:3088))
        (PORT d[6] (3238:3238:3238) (3711:3711:3711))
        (PORT d[7] (4269:4269:4269) (4859:4859:4859))
        (PORT d[8] (2462:2462:2462) (2834:2834:2834))
        (PORT d[9] (2878:2878:2878) (3296:3296:3296))
        (PORT d[10] (2887:2887:2887) (3322:3322:3322))
        (PORT d[11] (2993:2993:2993) (3405:3405:3405))
        (PORT d[12] (2591:2591:2591) (2955:2955:2955))
        (PORT clk (1306:1306:1306) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1353:1353:1353))
        (PORT clk (1306:1306:1306) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT d[0] (1561:1561:1561) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1373:1373:1373))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1794:1794:1794))
        (PORT d[1] (1627:1627:1627) (1944:1944:1944))
        (PORT d[2] (1540:1540:1540) (1780:1780:1780))
        (PORT d[3] (1465:1465:1465) (1722:1722:1722))
        (PORT d[4] (1264:1264:1264) (1466:1466:1466))
        (PORT d[5] (2243:2243:2243) (2654:2654:2654))
        (PORT d[6] (1819:1819:1819) (2140:2140:2140))
        (PORT d[7] (2030:2030:2030) (2382:2382:2382))
        (PORT d[8] (1365:1365:1365) (1582:1582:1582))
        (PORT d[9] (1708:1708:1708) (2007:2007:2007))
        (PORT d[10] (2359:2359:2359) (2713:2713:2713))
        (PORT d[11] (1914:1914:1914) (2259:2259:2259))
        (PORT d[12] (1845:1845:1845) (2186:2186:2186))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1197:1197:1197))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1344:1344:1344) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2688:2688:2688))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2601:2601:2601))
        (PORT d[1] (2594:2594:2594) (2963:2963:2963))
        (PORT d[2] (2962:2962:2962) (3401:3401:3401))
        (PORT d[3] (3165:3165:3165) (3654:3654:3654))
        (PORT d[4] (4554:4554:4554) (5078:5078:5078))
        (PORT d[5] (3180:3180:3180) (3657:3657:3657))
        (PORT d[6] (3664:3664:3664) (4204:4204:4204))
        (PORT d[7] (3996:3996:3996) (4533:4533:4533))
        (PORT d[8] (2745:2745:2745) (3162:3162:3162))
        (PORT d[9] (3145:3145:3145) (3595:3595:3595))
        (PORT d[10] (3505:3505:3505) (4058:4058:4058))
        (PORT d[11] (2623:2623:2623) (3006:3006:3006))
        (PORT d[12] (3478:3478:3478) (3997:3997:3997))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1093:1093:1093))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (1538:1538:1538) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (800:800:800))
        (PORT datab (1240:1240:1240) (1476:1476:1476))
        (PORT datac (955:955:955) (1092:1092:1092))
        (PORT datad (965:965:965) (1096:1096:1096))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2153:2153:2153))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1958:1958:1958))
        (PORT d[1] (2025:2025:2025) (2395:2395:2395))
        (PORT d[2] (2100:2100:2100) (2467:2467:2467))
        (PORT d[3] (1500:1500:1500) (1775:1775:1775))
        (PORT d[4] (2310:2310:2310) (2684:2684:2684))
        (PORT d[5] (2451:2451:2451) (2891:2891:2891))
        (PORT d[6] (1633:1633:1633) (1918:1918:1918))
        (PORT d[7] (1845:1845:1845) (2154:2154:2154))
        (PORT d[8] (2251:2251:2251) (2607:2607:2607))
        (PORT d[9] (1405:1405:1405) (1659:1659:1659))
        (PORT d[10] (1868:1868:1868) (2182:2182:2182))
        (PORT d[11] (2173:2173:2173) (2530:2530:2530))
        (PORT d[12] (2077:2077:2077) (2436:2436:2436))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1457:1457:1457))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1339:1339:1339) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2843:2843:2843))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4824:4824:4824))
        (PORT d[1] (3248:3248:3248) (3735:3735:3735))
        (PORT d[2] (2275:2275:2275) (2601:2601:2601))
        (PORT d[3] (3281:3281:3281) (3775:3775:3775))
        (PORT d[4] (5099:5099:5099) (5681:5681:5681))
        (PORT d[5] (3650:3650:3650) (4211:4211:4211))
        (PORT d[6] (2559:2559:2559) (2907:2907:2907))
        (PORT d[7] (3417:3417:3417) (3887:3887:3887))
        (PORT d[8] (3592:3592:3592) (4161:4161:4161))
        (PORT d[9] (3480:3480:3480) (4001:4001:4001))
        (PORT d[10] (3209:3209:3209) (3722:3722:3722))
        (PORT d[11] (3450:3450:3450) (3956:3956:3956))
        (PORT d[12] (3376:3376:3376) (3877:3877:3877))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1206:1206:1206))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1547:1547:1547) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1197:1197:1197))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1571:1571:1571))
        (PORT d[1] (1653:1653:1653) (1977:1977:1977))
        (PORT d[2] (1342:1342:1342) (1555:1555:1555))
        (PORT d[3] (1493:1493:1493) (1755:1755:1755))
        (PORT d[4] (1090:1090:1090) (1263:1263:1263))
        (PORT d[5] (2389:2389:2389) (2815:2815:2815))
        (PORT d[6] (1813:1813:1813) (2134:2134:2134))
        (PORT d[7] (1338:1338:1338) (1549:1549:1549))
        (PORT d[8] (1418:1418:1418) (1651:1651:1651))
        (PORT d[9] (1890:1890:1890) (2215:2215:2215))
        (PORT d[10] (1629:1629:1629) (1868:1868:1868))
        (PORT d[11] (1708:1708:1708) (2018:2018:2018))
        (PORT d[12] (1843:1843:1843) (2174:2174:2174))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1174:1174:1174))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (1590:1590:1590) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2644:2644:2644))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2639:2639:2639))
        (PORT d[1] (2435:2435:2435) (2784:2784:2784))
        (PORT d[2] (2816:2816:2816) (3222:3222:3222))
        (PORT d[3] (3312:3312:3312) (3831:3831:3831))
        (PORT d[4] (4378:4378:4378) (4879:4879:4879))
        (PORT d[5] (3288:3288:3288) (3785:3785:3785))
        (PORT d[6] (3846:3846:3846) (4410:4410:4410))
        (PORT d[7] (3141:3141:3141) (3553:3553:3553))
        (PORT d[8] (2569:2569:2569) (2964:2964:2964))
        (PORT d[9] (2838:2838:2838) (3256:3256:3256))
        (PORT d[10] (3689:3689:3689) (4266:4266:4266))
        (PORT d[11] (2803:2803:2803) (3208:3208:3208))
        (PORT d[12] (3381:3381:3381) (3896:3896:3896))
        (PORT clk (1313:1313:1313) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1022:1022:1022))
        (PORT clk (1313:1313:1313) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (1057:1057:1057) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1956:1956:1956))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1576:1576:1576))
        (PORT d[1] (1248:1248:1248) (1493:1493:1493))
        (PORT d[2] (1257:1257:1257) (1480:1480:1480))
        (PORT d[3] (1529:1529:1529) (1797:1797:1797))
        (PORT d[4] (2328:2328:2328) (2700:2700:2700))
        (PORT d[5] (1199:1199:1199) (1439:1439:1439))
        (PORT d[6] (1938:1938:1938) (2271:2271:2271))
        (PORT d[7] (1716:1716:1716) (2026:2026:2026))
        (PORT d[8] (1203:1203:1203) (1429:1429:1429))
        (PORT d[9] (1503:1503:1503) (1766:1766:1766))
        (PORT d[10] (2313:2313:2313) (2671:2671:2671))
        (PORT d[11] (2373:2373:2373) (2769:2769:2769))
        (PORT d[12] (1384:1384:1384) (1623:1623:1623))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1386:1386:1386))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1551:1551:1551) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2934:2934:2934))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3305:3305:3305))
        (PORT d[1] (2693:2693:2693) (3047:3047:3047))
        (PORT d[2] (3382:3382:3382) (3899:3899:3899))
        (PORT d[3] (2634:2634:2634) (3022:3022:3022))
        (PORT d[4] (3605:3605:3605) (4043:4043:4043))
        (PORT d[5] (2847:2847:2847) (3261:3261:3261))
        (PORT d[6] (3408:3408:3408) (3900:3900:3900))
        (PORT d[7] (4260:4260:4260) (4843:4843:4843))
        (PORT d[8] (2599:2599:2599) (2985:2985:2985))
        (PORT d[9] (2889:2889:2889) (3308:3308:3308))
        (PORT d[10] (3024:3024:3024) (3481:3481:3481))
        (PORT d[11] (3181:3181:3181) (3624:3624:3624))
        (PORT d[12] (2431:2431:2431) (2783:2783:2783))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1225:1225:1225))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1587:1587:1587) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1951:1951:1951))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1739:1739:1739))
        (PORT d[1] (1220:1220:1220) (1456:1456:1456))
        (PORT d[2] (1268:1268:1268) (1493:1493:1493))
        (PORT d[3] (1165:1165:1165) (1391:1391:1391))
        (PORT d[4] (2335:2335:2335) (2711:2711:2711))
        (PORT d[5] (1338:1338:1338) (1586:1586:1586))
        (PORT d[6] (1914:1914:1914) (2237:2237:2237))
        (PORT d[7] (1846:1846:1846) (2182:2182:2182))
        (PORT d[8] (1196:1196:1196) (1421:1421:1421))
        (PORT d[9] (1546:1546:1546) (1815:1815:1815))
        (PORT d[10] (2309:2309:2309) (2668:2668:2668))
        (PORT d[11] (2229:2229:2229) (2613:2613:2613))
        (PORT d[12] (1392:1392:1392) (1632:1632:1632))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1550:1550:1550))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (1638:1638:1638) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (3116:3116:3116))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (3312:3312:3312))
        (PORT d[1] (2676:2676:2676) (3026:3026:3026))
        (PORT d[2] (3549:3549:3549) (4092:4092:4092))
        (PORT d[3] (2602:2602:2602) (2981:2981:2981))
        (PORT d[4] (4100:4100:4100) (4598:4598:4598))
        (PORT d[5] (2836:2836:2836) (3249:3249:3249))
        (PORT d[6] (3414:3414:3414) (3912:3912:3912))
        (PORT d[7] (4249:4249:4249) (4831:4831:4831))
        (PORT d[8] (2861:2861:2861) (3279:3279:3279))
        (PORT d[9] (2912:2912:2912) (3341:3341:3341))
        (PORT d[10] (2854:2854:2854) (3281:3281:3281))
        (PORT d[11] (3176:3176:3176) (3620:3620:3620))
        (PORT d[12] (2256:2256:2256) (2578:2578:2578))
        (PORT clk (1310:1310:1310) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1174:1174:1174))
        (PORT clk (1310:1310:1310) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (1607:1607:1607) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1921:1921:1921))
        (PORT datab (1524:1524:1524) (1784:1784:1784))
        (PORT datac (336:336:336) (377:377:377))
        (PORT datad (499:499:499) (569:569:569))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (918:918:918))
        (PORT datab (629:629:629) (720:720:720))
        (PORT datac (1282:1282:1282) (1493:1493:1493))
        (PORT datad (598:598:598) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (997:997:997))
        (PORT datab (359:359:359) (422:422:422))
        (PORT datad (510:510:510) (591:591:591))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (471:471:471) (519:519:519))
        (PORT sload (1282:1282:1282) (1151:1151:1151))
        (PORT ena (1105:1105:1105) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1065:1065:1065))
        (PORT datab (640:640:640) (759:759:759))
        (PORT datac (549:549:549) (633:633:633))
        (PORT datad (280:280:280) (318:318:318))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (754:754:754))
        (PORT datab (921:921:921) (1063:1063:1063))
        (PORT datac (326:326:326) (381:381:381))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (758:758:758))
        (PORT datab (325:325:325) (379:379:379))
        (PORT datac (258:258:258) (293:293:293))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (798:798:798))
        (PORT datab (756:756:756) (885:885:885))
        (PORT datac (853:853:853) (996:996:996))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1148:1148:1148))
        (PORT datab (351:351:351) (412:412:412))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (596:596:596))
        (PORT datac (102:102:102) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (833:833:833) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2090:2090:2090))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2355:2355:2355))
        (PORT d[1] (2066:2066:2066) (2447:2447:2447))
        (PORT d[2] (2300:2300:2300) (2700:2700:2700))
        (PORT d[3] (1742:1742:1742) (2060:2060:2060))
        (PORT d[4] (1681:1681:1681) (1971:1971:1971))
        (PORT d[5] (1488:1488:1488) (1765:1765:1765))
        (PORT d[6] (1806:1806:1806) (2131:2131:2131))
        (PORT d[7] (2240:2240:2240) (2619:2619:2619))
        (PORT d[8] (1637:1637:1637) (1931:1931:1931))
        (PORT d[9] (1748:1748:1748) (2050:2050:2050))
        (PORT d[10] (1748:1748:1748) (2050:2050:2050))
        (PORT d[11] (1572:1572:1572) (1842:1842:1842))
        (PORT d[12] (2053:2053:2053) (2415:2415:2415))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1046:1046:1046))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1363:1363:1363) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2540:2540:2540))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (4355:4355:4355))
        (PORT d[1] (2860:2860:2860) (3286:3286:3286))
        (PORT d[2] (3645:3645:3645) (4189:4189:4189))
        (PORT d[3] (2718:2718:2718) (3135:3135:3135))
        (PORT d[4] (5464:5464:5464) (6096:6096:6096))
        (PORT d[5] (3965:3965:3965) (4577:4577:4577))
        (PORT d[6] (2229:2229:2229) (2540:2540:2540))
        (PORT d[7] (4178:4178:4178) (4728:4728:4728))
        (PORT d[8] (3767:3767:3767) (4359:4359:4359))
        (PORT d[9] (3030:3030:3030) (3484:3484:3484))
        (PORT d[10] (3418:3418:3418) (3963:3963:3963))
        (PORT d[11] (2965:2965:2965) (3394:3394:3394))
        (PORT d[12] (3747:3747:3747) (4309:4309:4309))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1227:1227:1227))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (2431:2431:2431) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (830:830:830))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1815:1815:1815))
        (PORT d[1] (1069:1069:1069) (1262:1262:1262))
        (PORT d[2] (461:461:461) (545:545:545))
        (PORT d[3] (495:495:495) (580:580:580))
        (PORT d[4] (1090:1090:1090) (1277:1277:1277))
        (PORT d[5] (2040:2040:2040) (2414:2414:2414))
        (PORT d[6] (1628:1628:1628) (1923:1923:1923))
        (PORT d[7] (884:884:884) (1023:1023:1023))
        (PORT d[8] (681:681:681) (795:795:795))
        (PORT d[9] (747:747:747) (874:874:874))
        (PORT d[10] (1562:1562:1562) (1820:1820:1820))
        (PORT d[11] (1687:1687:1687) (1980:1980:1980))
        (PORT d[12] (2078:2078:2078) (2424:2424:2424))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1080:1080:1080))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1083:1083:1083) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2818:2818:2818))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2920:2920:2920))
        (PORT d[1] (2817:2817:2817) (3222:3222:3222))
        (PORT d[2] (3805:3805:3805) (4373:4373:4373))
        (PORT d[3] (2810:2810:2810) (3213:3213:3213))
        (PORT d[4] (4969:4969:4969) (5558:5558:5558))
        (PORT d[5] (3340:3340:3340) (3851:3851:3851))
        (PORT d[6] (2619:2619:2619) (2994:2994:2994))
        (PORT d[7] (4160:4160:4160) (4717:4717:4717))
        (PORT d[8] (2745:2745:2745) (3169:3169:3169))
        (PORT d[9] (2615:2615:2615) (2997:2997:2997))
        (PORT d[10] (3281:3281:3281) (3746:3746:3746))
        (PORT d[11] (3545:3545:3545) (4057:4057:4057))
        (PORT d[12] (3953:3953:3953) (4552:4552:4552))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (826:826:826))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (PORT d[0] (1055:1055:1055) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (642:642:642))
        (PORT datab (539:539:539) (653:653:653))
        (PORT datac (523:523:523) (590:590:590))
        (PORT datad (344:344:344) (388:388:388))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1765:1765:1765))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2363:2363:2363))
        (PORT d[1] (2073:2073:2073) (2454:2454:2454))
        (PORT d[2] (2110:2110:2110) (2475:2475:2475))
        (PORT d[3] (1723:1723:1723) (2035:2035:2035))
        (PORT d[4] (2328:2328:2328) (2709:2709:2709))
        (PORT d[5] (2214:2214:2214) (2593:2593:2593))
        (PORT d[6] (1805:1805:1805) (2127:2127:2127))
        (PORT d[7] (1918:1918:1918) (2260:2260:2260))
        (PORT d[8] (1421:1421:1421) (1682:1682:1682))
        (PORT d[9] (1808:1808:1808) (2125:2125:2125))
        (PORT d[10] (1747:1747:1747) (2043:2043:2043))
        (PORT d[11] (1591:1591:1591) (1869:1869:1869))
        (PORT d[12] (2048:2048:2048) (2410:2410:2410))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1108:1108:1108))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1274:1274:1274) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2390:2390:2390))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (4201:4201:4201))
        (PORT d[1] (2852:2852:2852) (3269:3269:3269))
        (PORT d[2] (3650:3650:3650) (4197:4197:4197))
        (PORT d[3] (3023:3023:3023) (3472:3472:3472))
        (PORT d[4] (5476:5476:5476) (6113:6113:6113))
        (PORT d[5] (3980:3980:3980) (4595:4595:4595))
        (PORT d[6] (2424:2424:2424) (2769:2769:2769))
        (PORT d[7] (4021:4021:4021) (4552:4552:4552))
        (PORT d[8] (3956:3956:3956) (4577:4577:4577))
        (PORT d[9] (2843:2843:2843) (3272:3272:3272))
        (PORT d[10] (2905:2905:2905) (3350:3350:3350))
        (PORT d[11] (2979:2979:2979) (3414:3414:3414))
        (PORT d[12] (3756:3756:3756) (4320:4320:4320))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1164:1164:1164))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1248:1248:1248) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1497:1497:1497))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1395:1395:1395))
        (PORT d[1] (1917:1917:1917) (2277:2277:2277))
        (PORT d[2] (1542:1542:1542) (1798:1798:1798))
        (PORT d[3] (1520:1520:1520) (1794:1794:1794))
        (PORT d[4] (2347:2347:2347) (2733:2733:2733))
        (PORT d[5] (1847:1847:1847) (2175:2175:2175))
        (PORT d[6] (1836:1836:1836) (2157:2157:2157))
        (PORT d[7] (2297:2297:2297) (2697:2697:2697))
        (PORT d[8] (1477:1477:1477) (1746:1746:1746))
        (PORT d[9] (1917:1917:1917) (2236:2236:2236))
        (PORT d[10] (1870:1870:1870) (2168:2168:2168))
        (PORT d[11] (1586:1586:1586) (1861:1861:1861))
        (PORT d[12] (1701:1701:1701) (2007:2007:2007))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1315:1315:1315))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (PORT d[0] (1490:1490:1490) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2514:2514:2514))
        (PORT clk (1286:1286:1286) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3597:3597:3597))
        (PORT d[1] (3022:3022:3022) (3474:3474:3474))
        (PORT d[2] (3274:3274:3274) (3757:3757:3757))
        (PORT d[3] (3020:3020:3020) (3472:3472:3472))
        (PORT d[4] (6013:6013:6013) (6721:6721:6721))
        (PORT d[5] (4518:4518:4518) (5209:5209:5209))
        (PORT d[6] (2806:2806:2806) (3202:3202:3202))
        (PORT d[7] (3764:3764:3764) (4257:4257:4257))
        (PORT d[8] (4293:4293:4293) (4948:4948:4948))
        (PORT d[9] (2902:2902:2902) (3346:3346:3346))
        (PORT d[10] (2524:2524:2524) (2907:2907:2907))
        (PORT d[11] (2437:2437:2437) (2793:2793:2793))
        (PORT d[12] (4292:4292:4292) (4935:4935:4935))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1205:1205:1205))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1309:1309:1309))
        (PORT d[0] (1857:1857:1857) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (642:642:642))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (700:700:700) (796:796:796))
        (PORT datad (997:997:997) (1160:1160:1160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (575:575:575) (666:666:666))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1999:1999:1999))
        (PORT d[1] (986:986:986) (1145:1145:1145))
        (PORT d[2] (778:778:778) (902:902:902))
        (PORT d[3] (1919:1919:1919) (2268:2268:2268))
        (PORT d[4] (1247:1247:1247) (1448:1448:1448))
        (PORT d[5] (2194:2194:2194) (2587:2587:2587))
        (PORT d[6] (1310:1310:1310) (1500:1500:1500))
        (PORT d[7] (666:666:666) (774:774:774))
        (PORT d[8] (741:741:741) (871:871:871))
        (PORT d[9] (1273:1273:1273) (1483:1483:1483))
        (PORT d[10] (1842:1842:1842) (2159:2159:2159))
        (PORT d[11] (1809:1809:1809) (2107:2107:2107))
        (PORT d[12] (1823:1823:1823) (2144:2144:2144))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (875:875:875))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (658:658:658) (666:666:666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2659:2659:2659))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (3089:3089:3089))
        (PORT d[1] (2643:2643:2643) (3026:3026:3026))
        (PORT d[2] (3784:3784:3784) (4350:4350:4350))
        (PORT d[3] (2633:2633:2633) (3015:3015:3015))
        (PORT d[4] (5162:5162:5162) (5782:5782:5782))
        (PORT d[5] (3522:3522:3522) (4062:4062:4062))
        (PORT d[6] (2655:2655:2655) (3036:3036:3036))
        (PORT d[7] (3830:3830:3830) (4340:4340:4340))
        (PORT d[8] (2326:2326:2326) (2681:2681:2681))
        (PORT d[9] (2650:2650:2650) (3042:3042:3042))
        (PORT d[10] (3118:3118:3118) (3563:3563:3563))
        (PORT d[11] (3715:3715:3715) (4253:4253:4253))
        (PORT d[12] (4123:4123:4123) (4743:4743:4743))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (998:998:998))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (1441:1441:1441) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1739:1739:1739))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1622:1622:1622))
        (PORT d[1] (2100:2100:2100) (2486:2486:2486))
        (PORT d[2] (2193:2193:2193) (2585:2585:2585))
        (PORT d[3] (1833:1833:1833) (2151:2151:2151))
        (PORT d[4] (1607:1607:1607) (1877:1877:1877))
        (PORT d[5] (2062:2062:2062) (2425:2425:2425))
        (PORT d[6] (1778:1778:1778) (2086:2086:2086))
        (PORT d[7] (2297:2297:2297) (2688:2688:2688))
        (PORT d[8] (1436:1436:1436) (1694:1694:1694))
        (PORT d[9] (1765:1765:1765) (2069:2069:2069))
        (PORT d[10] (2059:2059:2059) (2384:2384:2384))
        (PORT d[11] (1536:1536:1536) (1796:1796:1796))
        (PORT d[12] (1949:1949:1949) (2285:2285:2285))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1055:1055:1055))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1000:1000:1000) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2379:2379:2379))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (4160:4160:4160))
        (PORT d[1] (3379:3379:3379) (3877:3877:3877))
        (PORT d[2] (3482:3482:3482) (4009:4009:4009))
        (PORT d[3] (2876:2876:2876) (3306:3306:3306))
        (PORT d[4] (5611:5611:5611) (6259:6259:6259))
        (PORT d[5] (4000:4000:4000) (4621:4621:4621))
        (PORT d[6] (2437:2437:2437) (2783:2783:2783))
        (PORT d[7] (3859:3859:3859) (4382:4382:4382))
        (PORT d[8] (2548:2548:2548) (2937:2937:2937))
        (PORT d[9] (2852:2852:2852) (3283:3283:3283))
        (PORT d[10] (3060:3060:3060) (3526:3526:3526))
        (PORT d[11] (2618:2618:2618) (3002:3002:3002))
        (PORT d[12] (3954:3954:3954) (4554:4554:4554))
        (PORT clk (1320:1320:1320) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1132:1132:1132))
        (PORT clk (1320:1320:1320) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2314:2314:2314) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1402:1402:1402))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1529:1529:1529))
        (PORT d[1] (2091:2091:2091) (2473:2473:2473))
        (PORT d[2] (1568:1568:1568) (1829:1829:1829))
        (PORT d[3] (1550:1550:1550) (1837:1837:1837))
        (PORT d[4] (2333:2333:2333) (2720:2720:2720))
        (PORT d[5] (1860:1860:1860) (2191:2191:2191))
        (PORT d[6] (1980:1980:1980) (2315:2315:2315))
        (PORT d[7] (2313:2313:2313) (2715:2715:2715))
        (PORT d[8] (1569:1569:1569) (1842:1842:1842))
        (PORT d[9] (1751:1751:1751) (2052:2052:2052))
        (PORT d[10] (1867:1867:1867) (2167:2167:2167))
        (PORT d[11] (1413:1413:1413) (1671:1671:1671))
        (PORT d[12] (1688:1688:1688) (1999:1999:1999))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1098:1098:1098))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (1333:1333:1333) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2541:2541:2541))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3783:3783:3783))
        (PORT d[1] (3183:3183:3183) (3655:3655:3655))
        (PORT d[2] (3287:3287:3287) (3785:3785:3785))
        (PORT d[3] (2882:2882:2882) (3315:3315:3315))
        (PORT d[4] (5832:5832:5832) (6517:6517:6517))
        (PORT d[5] (4331:4331:4331) (4994:4994:4994))
        (PORT d[6] (2613:2613:2613) (2982:2982:2982))
        (PORT d[7] (3970:3970:3970) (4493:4493:4493))
        (PORT d[8] (4114:4114:4114) (4749:4749:4749))
        (PORT d[9] (3067:3067:3067) (3535:3535:3535))
        (PORT d[10] (2549:2549:2549) (2933:2933:2933))
        (PORT d[11] (2605:2605:2605) (2981:2981:2981))
        (PORT d[12] (4119:4119:4119) (4739:4739:4739))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1238:1238:1238))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1867:1867:1867) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (872:872:872) (1040:1040:1040))
        (PORT datac (705:705:705) (807:807:807))
        (PORT datad (533:533:533) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (669:669:669))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (360:360:360) (427:427:427))
        (PORT d[1] (1338:1338:1338) (1560:1560:1560))
        (PORT d[2] (1091:1091:1091) (1259:1259:1259))
        (PORT d[3] (616:616:616) (716:716:716))
        (PORT d[4] (1114:1114:1114) (1299:1299:1299))
        (PORT d[5] (2030:2030:2030) (2402:2402:2402))
        (PORT d[6] (1626:1626:1626) (1917:1917:1917))
        (PORT d[7] (816:816:816) (944:944:944))
        (PORT d[8] (1200:1200:1200) (1409:1409:1409))
        (PORT d[9] (746:746:746) (873:873:873))
        (PORT d[10] (1582:1582:1582) (1846:1846:1846))
        (PORT d[11] (1837:1837:1837) (2145:2145:2145))
        (PORT d[12] (1922:1922:1922) (2249:2249:2249))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (891:891:891))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1080:1080:1080) (1147:1147:1147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2829:2829:2829))
        (PORT clk (1347:1347:1347) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2905:2905:2905))
        (PORT d[1] (2662:2662:2662) (3049:3049:3049))
        (PORT d[2] (3804:3804:3804) (4372:4372:4372))
        (PORT d[3] (4030:4030:4030) (4641:4641:4641))
        (PORT d[4] (5139:5139:5139) (5756:5756:5756))
        (PORT d[5] (3341:3341:3341) (3852:3852:3852))
        (PORT d[6] (2635:2635:2635) (3011:3011:3011))
        (PORT d[7] (3655:3655:3655) (4148:4148:4148))
        (PORT d[8] (2492:2492:2492) (2861:2861:2861))
        (PORT d[9] (2652:2652:2652) (3046:3046:3046))
        (PORT d[10] (3126:3126:3126) (3572:3572:3572))
        (PORT d[11] (3567:3567:3567) (4087:4087:4087))
        (PORT d[12] (3067:3067:3067) (3542:3542:3542))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (828:828:828))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT d[0] (2143:2143:2143) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (632:632:632))
        (PORT datab (540:540:540) (654:654:654))
        (PORT datac (643:643:643) (750:750:750))
        (PORT datad (496:496:496) (564:564:564))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (994:994:994))
        (PORT datab (434:434:434) (505:505:505))
        (PORT datad (442:442:442) (509:509:509))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT sload (1282:1282:1282) (1151:1151:1151))
        (PORT ena (1105:1105:1105) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (755:755:755))
        (PORT datab (280:280:280) (330:330:330))
        (PORT datac (654:654:654) (772:772:772))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (753:753:753))
        (PORT datab (920:920:920) (1062:1062:1062))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (330:330:330) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (922:922:922) (1064:1064:1064))
        (PORT datac (646:646:646) (744:744:744))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (875:875:875))
        (PORT datab (765:765:765) (878:878:878))
        (PORT datac (214:214:214) (268:268:268))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (875:875:875))
        (PORT datab (651:651:651) (758:758:758))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (703:703:703) (795:795:795))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (594:594:594))
        (PORT datad (180:180:180) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (833:833:833) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1113:1113:1113))
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1340:1340:1340))
        (PORT d[1] (1418:1418:1418) (1689:1689:1689))
        (PORT d[2] (1091:1091:1091) (1272:1272:1272))
        (PORT d[3] (1507:1507:1507) (1773:1773:1773))
        (PORT d[4] (1173:1173:1173) (1364:1364:1364))
        (PORT d[5] (1733:1733:1733) (2048:2048:2048))
        (PORT d[6] (2172:2172:2172) (2543:2543:2543))
        (PORT d[7] (1816:1816:1816) (2094:2094:2094))
        (PORT d[8] (1170:1170:1170) (1369:1369:1369))
        (PORT d[9] (1509:1509:1509) (1770:1770:1770))
        (PORT d[10] (1194:1194:1194) (1385:1385:1385))
        (PORT d[11] (928:928:928) (1095:1095:1095))
        (PORT d[12] (1199:1199:1199) (1417:1417:1417))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1224:1224:1224))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (PORT d[0] (1325:1325:1325) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2786:2786:2786))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3372:3372:3372))
        (PORT d[1] (2466:2466:2466) (2833:2833:2833))
        (PORT d[2] (2707:2707:2707) (3126:3126:3126))
        (PORT d[3] (2375:2375:2375) (2714:2714:2714))
        (PORT d[4] (4356:4356:4356) (4876:4876:4876))
        (PORT d[5] (3078:3078:3078) (3530:3530:3530))
        (PORT d[6] (3946:3946:3946) (4530:4530:4530))
        (PORT d[7] (3517:3517:3517) (3991:3991:3991))
        (PORT d[8] (2522:2522:2522) (2905:2905:2905))
        (PORT d[9] (2671:2671:2671) (3064:3064:3064))
        (PORT d[10] (2898:2898:2898) (3326:3326:3326))
        (PORT d[11] (3646:3646:3646) (4163:4163:4163))
        (PORT d[12] (3229:3229:3229) (3702:3702:3702))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (892:892:892))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1407:1407:1407) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1283:1283:1283))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1348:1348:1348))
        (PORT d[1] (1428:1428:1428) (1695:1695:1695))
        (PORT d[2] (1622:1622:1622) (1887:1887:1887))
        (PORT d[3] (1109:1109:1109) (1323:1323:1323))
        (PORT d[4] (1363:1363:1363) (1584:1584:1584))
        (PORT d[5] (1093:1093:1093) (1299:1299:1299))
        (PORT d[6] (2180:2180:2180) (2551:2551:2551))
        (PORT d[7] (1952:1952:1952) (2241:2241:2241))
        (PORT d[8] (1338:1338:1338) (1561:1561:1561))
        (PORT d[9] (1129:1129:1129) (1338:1338:1338))
        (PORT d[10] (1288:1288:1288) (1476:1476:1476))
        (PORT d[11] (906:906:906) (1073:1073:1073))
        (PORT d[12] (1014:1014:1014) (1200:1200:1200))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1160:1160:1160))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (1611:1611:1611) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2788:2788:2788))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3364:3364:3364))
        (PORT d[1] (3966:3966:3966) (4553:4553:4553))
        (PORT d[2] (2712:2712:2712) (3117:3117:3117))
        (PORT d[3] (2388:2388:2388) (2730:2730:2730))
        (PORT d[4] (4544:4544:4544) (5096:5096:5096))
        (PORT d[5] (3240:3240:3240) (3717:3717:3717))
        (PORT d[6] (2450:2450:2450) (2805:2805:2805))
        (PORT d[7] (3316:3316:3316) (3750:3750:3750))
        (PORT d[8] (2529:2529:2529) (2913:2913:2913))
        (PORT d[9] (2442:2442:2442) (2813:2813:2813))
        (PORT d[10] (2875:2875:2875) (3299:3299:3299))
        (PORT d[11] (3651:3651:3651) (4174:4174:4174))
        (PORT d[12] (3247:3247:3247) (3722:3722:3722))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (697:697:697))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT d[0] (859:859:859) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1555:1555:1555))
        (PORT datab (1485:1485:1485) (1732:1732:1732))
        (PORT datac (517:517:517) (582:582:582))
        (PORT datad (511:511:511) (580:580:580))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1551:1551:1551))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1788:1788:1788))
        (PORT d[1] (1493:1493:1493) (1763:1763:1763))
        (PORT d[2] (1393:1393:1393) (1644:1644:1644))
        (PORT d[3] (1317:1317:1317) (1557:1557:1557))
        (PORT d[4] (1809:1809:1809) (2114:2114:2114))
        (PORT d[5] (1694:1694:1694) (2009:2009:2009))
        (PORT d[6] (2001:2001:2001) (2358:2358:2358))
        (PORT d[7] (1659:1659:1659) (1915:1915:1915))
        (PORT d[8] (1350:1350:1350) (1564:1564:1564))
        (PORT d[9] (1349:1349:1349) (1595:1595:1595))
        (PORT d[10] (1828:1828:1828) (2100:2100:2100))
        (PORT d[11] (1704:1704:1704) (2006:2006:2006))
        (PORT d[12] (1697:1697:1697) (2004:2004:2004))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1449:1449:1449))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1515:1515:1515) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2550:2550:2550))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3601:3601:3601))
        (PORT d[1] (2462:2462:2462) (2825:2825:2825))
        (PORT d[2] (3327:3327:3327) (3831:3831:3831))
        (PORT d[3] (3376:3376:3376) (3907:3907:3907))
        (PORT d[4] (4110:4110:4110) (4594:4594:4594))
        (PORT d[5] (2853:2853:2853) (3268:3268:3268))
        (PORT d[6] (3359:3359:3359) (3859:3859:3859))
        (PORT d[7] (3094:3094:3094) (3499:3499:3499))
        (PORT d[8] (2714:2714:2714) (3124:3124:3124))
        (PORT d[9] (2644:2644:2644) (3047:3047:3047))
        (PORT d[10] (3304:3304:3304) (3816:3816:3816))
        (PORT d[11] (2870:2870:2870) (3262:3262:3262))
        (PORT d[12] (2977:2977:2977) (3421:3421:3421))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1081:1081:1081))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (PORT d[0] (1182:1182:1182) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2041:2041:2041))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1727:1727:1727))
        (PORT d[1] (1850:1850:1850) (2202:2202:2202))
        (PORT d[2] (1838:1838:1838) (2171:2171:2171))
        (PORT d[3] (1349:1349:1349) (1602:1602:1602))
        (PORT d[4] (1938:1938:1938) (2256:2256:2256))
        (PORT d[5] (2120:2120:2120) (2518:2518:2518))
        (PORT d[6] (2125:2125:2125) (2499:2499:2499))
        (PORT d[7] (1888:1888:1888) (2225:2225:2225))
        (PORT d[8] (2054:2054:2054) (2384:2384:2384))
        (PORT d[9] (1571:1571:1571) (1852:1852:1852))
        (PORT d[10] (2205:2205:2205) (2540:2540:2540))
        (PORT d[11] (2015:2015:2015) (2350:2350:2350))
        (PORT d[12] (1721:1721:1721) (2036:2036:2036))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1289:1289:1289))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1202:1202:1202) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3619:3619:3619))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4804:4804:4804))
        (PORT d[1] (3612:3612:3612) (4144:4144:4144))
        (PORT d[2] (2235:2235:2235) (2542:2542:2542))
        (PORT d[3] (3245:3245:3245) (3733:3733:3733))
        (PORT d[4] (5047:5047:5047) (5616:5616:5616))
        (PORT d[5] (3806:3806:3806) (4382:4382:4382))
        (PORT d[6] (2580:2580:2580) (2936:2936:2936))
        (PORT d[7] (3771:3771:3771) (4286:4286:4286))
        (PORT d[8] (3249:3249:3249) (3772:3772:3772))
        (PORT d[9] (3294:3294:3294) (3791:3791:3791))
        (PORT d[10] (3408:3408:3408) (3951:3951:3951))
        (PORT d[11] (3275:3275:3275) (3764:3764:3764))
        (PORT d[12] (3029:3029:3029) (3487:3487:3487))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1237:1237:1237))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (1565:1565:1565) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1553:1553:1553))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (834:834:834) (943:943:943))
        (PORT datad (948:948:948) (1084:1084:1084))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2372:2372:2372))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1951:1951:1951))
        (PORT d[1] (1689:1689:1689) (2009:2009:2009))
        (PORT d[2] (2117:2117:2117) (2496:2496:2496))
        (PORT d[3] (1656:1656:1656) (1948:1948:1948))
        (PORT d[4] (2317:2317:2317) (2693:2693:2693))
        (PORT d[5] (2471:2471:2471) (2912:2912:2912))
        (PORT d[6] (1813:1813:1813) (2121:2121:2121))
        (PORT d[7] (2049:2049:2049) (2406:2406:2406))
        (PORT d[8] (1641:1641:1641) (1932:1932:1932))
        (PORT d[9] (1523:1523:1523) (1799:1799:1799))
        (PORT d[10] (2041:2041:2041) (2377:2377:2377))
        (PORT d[11] (2355:2355:2355) (2737:2737:2737))
        (PORT d[12] (2055:2055:2055) (2421:2421:2421))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1139:1139:1139))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1504:1504:1504) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (3243:3243:3243))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4611:4611:4611))
        (PORT d[1] (3079:3079:3079) (3544:3544:3544))
        (PORT d[2] (2422:2422:2422) (2761:2761:2761))
        (PORT d[3] (3057:3057:3057) (3510:3510:3510))
        (PORT d[4] (5256:5256:5256) (5854:5854:5854))
        (PORT d[5] (3533:3533:3533) (4084:4084:4084))
        (PORT d[6] (2396:2396:2396) (2723:2723:2723))
        (PORT d[7] (4357:4357:4357) (4927:4927:4927))
        (PORT d[8] (3592:3592:3592) (4162:4162:4162))
        (PORT d[9] (3487:3487:3487) (4007:4007:4007))
        (PORT d[10] (3226:3226:3226) (3745:3745:3745))
        (PORT d[11] (3457:3457:3457) (3963:3963:3963))
        (PORT d[12] (3586:3586:3586) (4127:4127:4127))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1144:1144:1144))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2455:2455:2455) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2239:2239:2239))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1738:1738:1738))
        (PORT d[1] (2031:2031:2031) (2404:2404:2404))
        (PORT d[2] (1928:1928:1928) (2278:2278:2278))
        (PORT d[3] (1483:1483:1483) (1755:1755:1755))
        (PORT d[4] (2134:2134:2134) (2484:2484:2484))
        (PORT d[5] (2292:2292:2292) (2710:2710:2710))
        (PORT d[6] (2317:2317:2317) (2716:2716:2716))
        (PORT d[7] (1701:1701:1701) (1997:1997:1997))
        (PORT d[8] (2247:2247:2247) (2607:2607:2607))
        (PORT d[9] (1706:1706:1706) (1995:1995:1995))
        (PORT d[10] (1862:1862:1862) (2175:2175:2175))
        (PORT d[11] (2166:2166:2166) (2522:2522:2522))
        (PORT d[12] (1905:1905:1905) (2250:2250:2250))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1249:1249:1249))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (1610:1610:1610) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3471:3471:3471))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4820:4820:4820))
        (PORT d[1] (3440:3440:3440) (3956:3956:3956))
        (PORT d[2] (2272:2272:2272) (2590:2590:2590))
        (PORT d[3] (2900:2900:2900) (3348:3348:3348))
        (PORT d[4] (5079:5079:5079) (5655:5655:5655))
        (PORT d[5] (3656:3656:3656) (4215:4215:4215))
        (PORT d[6] (2575:2575:2575) (2925:2925:2925))
        (PORT d[7] (4532:4532:4532) (5123:5123:5123))
        (PORT d[8] (3427:3427:3427) (3976:3976:3976))
        (PORT d[9] (3315:3315:3315) (3814:3814:3814))
        (PORT d[10] (3379:3379:3379) (3917:3917:3917))
        (PORT d[11] (3436:3436:3436) (3938:3938:3938))
        (PORT d[12] (3391:3391:3391) (3899:3899:3899))
        (PORT clk (1314:1314:1314) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1136:1136:1136))
        (PORT clk (1314:1314:1314) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (2103:2103:2103) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (369:369:369))
        (PORT datab (950:950:950) (1113:1113:1113))
        (PORT datac (879:879:879) (1003:1003:1003))
        (PORT datad (354:354:354) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1286:1286:1286))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1363:1363:1363))
        (PORT d[1] (1409:1409:1409) (1681:1681:1681))
        (PORT d[2] (1610:1610:1610) (1870:1870:1870))
        (PORT d[3] (931:931:931) (1118:1118:1118))
        (PORT d[4] (1360:1360:1360) (1584:1584:1584))
        (PORT d[5] (1098:1098:1098) (1314:1314:1314))
        (PORT d[6] (2192:2192:2192) (2570:2570:2570))
        (PORT d[7] (1976:1976:1976) (2275:2275:2275))
        (PORT d[8] (1340:1340:1340) (1567:1567:1567))
        (PORT d[9] (1497:1497:1497) (1751:1751:1751))
        (PORT d[10] (1291:1291:1291) (1496:1496:1496))
        (PORT d[11] (933:933:933) (1107:1107:1107))
        (PORT d[12] (1021:1021:1021) (1208:1208:1208))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1335:1335:1335))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (1287:1287:1287) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2802:2802:2802))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3481:3481:3481))
        (PORT d[1] (3955:3955:3955) (4538:4538:4538))
        (PORT d[2] (2512:2512:2512) (2895:2895:2895))
        (PORT d[3] (2439:2439:2439) (2791:2791:2791))
        (PORT d[4] (4544:4544:4544) (5095:5095:5095))
        (PORT d[5] (3233:3233:3233) (3717:3717:3717))
        (PORT d[6] (4106:4106:4106) (4715:4715:4715))
        (PORT d[7] (3062:3062:3062) (3445:3445:3445))
        (PORT d[8] (2493:2493:2493) (2868:2868:2868))
        (PORT d[9] (2672:2672:2672) (3065:3065:3065))
        (PORT d[10] (2891:2891:2891) (3318:3318:3318))
        (PORT d[11] (3634:3634:3634) (4144:4144:4144))
        (PORT d[12] (3240:3240:3240) (3715:3715:3715))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (847:847:847))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT d[0] (1008:1008:1008) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1573:1573:1573))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1572:1572:1572))
        (PORT d[1] (1545:1545:1545) (1822:1822:1822))
        (PORT d[2] (1513:1513:1513) (1761:1761:1761))
        (PORT d[3] (1334:1334:1334) (1576:1576:1576))
        (PORT d[4] (1937:1937:1937) (2256:2256:2256))
        (PORT d[5] (1611:1611:1611) (1920:1920:1920))
        (PORT d[6] (2017:2017:2017) (2373:2373:2373))
        (PORT d[7] (1481:1481:1481) (1705:1705:1705))
        (PORT d[8] (1189:1189:1189) (1382:1382:1382))
        (PORT d[9] (1522:1522:1522) (1792:1792:1792))
        (PORT d[10] (1502:1502:1502) (1724:1724:1724))
        (PORT d[11] (1684:1684:1684) (1985:1985:1985))
        (PORT d[12] (1661:1661:1661) (1964:1964:1964))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1453:1453:1453))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1723:1723:1723) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2566:2566:2566))
        (PORT clk (1282:1282:1282) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3794:3794:3794))
        (PORT d[1] (2637:2637:2637) (3021:3021:3021))
        (PORT d[2] (3485:3485:3485) (4015:4015:4015))
        (PORT d[3] (3318:3318:3318) (3824:3824:3824))
        (PORT d[4] (4126:4126:4126) (4613:4613:4613))
        (PORT d[5] (3216:3216:3216) (3703:3703:3703))
        (PORT d[6] (3233:3233:3233) (3714:3714:3714))
        (PORT d[7] (3259:3259:3259) (3680:3680:3680))
        (PORT d[8] (2724:2724:2724) (3131:3131:3131))
        (PORT d[9] (2653:2653:2653) (3043:3043:3043))
        (PORT d[10] (3146:3146:3146) (3644:3644:3644))
        (PORT d[11] (2678:2678:2678) (3042:3042:3042))
        (PORT d[12] (3094:3094:3094) (3566:3566:3566))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1092:1092:1092))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (PORT d[0] (1830:1830:1830) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (719:719:719))
        (PORT datab (1486:1486:1486) (1733:1733:1733))
        (PORT datac (515:515:515) (581:581:581))
        (PORT datad (836:836:836) (957:957:957))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (877:877:877))
        (PORT datab (802:802:802) (938:938:938))
        (PORT datad (693:693:693) (784:784:784))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (347:347:347) (375:375:375))
        (PORT sload (1444:1444:1444) (1296:1296:1296))
        (PORT ena (1113:1113:1113) (1247:1247:1247))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (450:450:450))
        (PORT datab (638:638:638) (757:757:757))
        (PORT datac (883:883:883) (1039:1039:1039))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (913:913:913))
        (PORT datab (672:672:672) (812:812:812))
        (PORT datac (441:441:441) (506:506:506))
        (PORT datad (318:318:318) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (907:907:907))
        (PORT datab (674:674:674) (813:813:813))
        (PORT datac (505:505:505) (580:580:580))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1211:1211:1211))
        (PORT datab (337:337:337) (393:393:393))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (267:267:267))
        (PORT datab (339:339:339) (395:395:395))
        (PORT datac (261:261:261) (301:301:301))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (382:382:382))
        (PORT datac (102:102:102) (123:123:123))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1190:1190:1190) (1332:1332:1332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2189:2189:2189))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1320:1320:1320))
        (PORT d[1] (1526:1526:1526) (1804:1804:1804))
        (PORT d[2] (1605:1605:1605) (1892:1892:1892))
        (PORT d[3] (1334:1334:1334) (1580:1580:1580))
        (PORT d[4] (1938:1938:1938) (2255:2255:2255))
        (PORT d[5] (1703:1703:1703) (2014:2014:2014))
        (PORT d[6] (1819:1819:1819) (2149:2149:2149))
        (PORT d[7] (1305:1305:1305) (1509:1509:1509))
        (PORT d[8] (1528:1528:1528) (1769:1769:1769))
        (PORT d[9] (1840:1840:1840) (2142:2142:2142))
        (PORT d[10] (1847:1847:1847) (2119:2119:2119))
        (PORT d[11] (1523:1523:1523) (1800:1800:1800))
        (PORT d[12] (1869:1869:1869) (2204:2204:2204))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1284:1284:1284))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1360:1360:1360) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3089:3089:3089))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3407:3407:3407))
        (PORT d[1] (2438:2438:2438) (2796:2796:2796))
        (PORT d[2] (3116:3116:3116) (3592:3592:3592))
        (PORT d[3] (3576:3576:3576) (4139:4139:4139))
        (PORT d[4] (3813:3813:3813) (4247:4247:4247))
        (PORT d[5] (2676:2676:2676) (3068:3068:3068))
        (PORT d[6] (3544:3544:3544) (4072:4072:4072))
        (PORT d[7] (3651:3651:3651) (4125:4125:4125))
        (PORT d[8] (2690:2690:2690) (3104:3104:3104))
        (PORT d[9] (2645:2645:2645) (3038:3038:3038))
        (PORT d[10] (3510:3510:3510) (4058:4058:4058))
        (PORT d[11] (3050:3050:3050) (3465:3465:3465))
        (PORT d[12] (3158:3158:3158) (3635:3635:3635))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1250:1250:1250))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1971:1971:1971) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2034:2034:2034))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1775:1775:1775))
        (PORT d[1] (1517:1517:1517) (1793:1793:1793))
        (PORT d[2] (1719:1719:1719) (2012:2012:2012))
        (PORT d[3] (1155:1155:1155) (1378:1378:1378))
        (PORT d[4] (1798:1798:1798) (2089:2089:2089))
        (PORT d[5] (1574:1574:1574) (1880:1880:1880))
        (PORT d[6] (1829:1829:1829) (2160:2160:2160))
        (PORT d[7] (1647:1647:1647) (1896:1896:1896))
        (PORT d[8] (1364:1364:1364) (1584:1584:1584))
        (PORT d[9] (1692:1692:1692) (1983:1983:1983))
        (PORT d[10] (1838:1838:1838) (2110:2110:2110))
        (PORT d[11] (1530:1530:1530) (1808:1808:1808))
        (PORT d[12] (1691:1691:1691) (2002:2002:2002))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1455:1455:1455))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1508:1508:1508) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2662:2662:2662))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3599:3599:3599))
        (PORT d[1] (2462:2462:2462) (2824:2824:2824))
        (PORT d[2] (3470:3470:3470) (3998:3998:3998))
        (PORT d[3] (3385:3385:3385) (3918:3918:3918))
        (PORT d[4] (3961:3961:3961) (4423:4423:4423))
        (PORT d[5] (2827:2827:2827) (3236:3236:3236))
        (PORT d[6] (3380:3380:3380) (3887:3887:3887))
        (PORT d[7] (3080:3080:3080) (3478:3478:3478))
        (PORT d[8] (2531:2531:2531) (2914:2914:2914))
        (PORT d[9] (2761:2761:2761) (3176:3176:3176))
        (PORT d[10] (3327:3327:3327) (3847:3847:3847))
        (PORT d[11] (2858:2858:2858) (3243:3243:3243))
        (PORT d[12] (3006:3006:3006) (3470:3470:3470))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1234:1234:1234))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1027:1027:1027) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1913:1913:1913))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1319:1319:1319))
        (PORT d[1] (1102:1102:1102) (1314:1314:1314))
        (PORT d[2] (1306:1306:1306) (1520:1520:1520))
        (PORT d[3] (1298:1298:1298) (1531:1531:1531))
        (PORT d[4] (979:979:979) (1131:1131:1131))
        (PORT d[5] (1546:1546:1546) (1839:1839:1839))
        (PORT d[6] (1822:1822:1822) (2122:2122:2122))
        (PORT d[7] (1831:1831:1831) (2151:2151:2151))
        (PORT d[8] (977:977:977) (1147:1147:1147))
        (PORT d[9] (1897:1897:1897) (2222:2222:2222))
        (PORT d[10] (992:992:992) (1150:1150:1150))
        (PORT d[11] (1114:1114:1114) (1308:1308:1308))
        (PORT d[12] (1763:1763:1763) (2069:2069:2069))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1416:1416:1416))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1652:1652:1652) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2907:2907:2907))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (3129:3129:3129))
        (PORT d[1] (4136:4136:4136) (4741:4741:4741))
        (PORT d[2] (2909:2909:2909) (3358:3358:3358))
        (PORT d[3] (3764:3764:3764) (4350:4350:4350))
        (PORT d[4] (4170:4170:4170) (4666:4666:4666))
        (PORT d[5] (2875:2875:2875) (3290:3290:3290))
        (PORT d[6] (3747:3747:3747) (4302:4302:4302))
        (PORT d[7] (3140:3140:3140) (3550:3550:3550))
        (PORT d[8] (2675:2675:2675) (3088:3088:3088))
        (PORT d[9] (2470:2470:2470) (2836:2836:2836))
        (PORT d[10] (3079:3079:3079) (3531:3531:3531))
        (PORT d[11] (3432:3432:3432) (3912:3912:3912))
        (PORT d[12] (2804:2804:2804) (3228:3228:3228))
        (PORT clk (1329:1329:1329) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1079:1079:1079))
        (PORT clk (1329:1329:1329) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (1227:1227:1227) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1907:1907:1907))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1284:1284:1284))
        (PORT d[1] (1430:1430:1430) (1683:1683:1683))
        (PORT d[2] (1470:1470:1470) (1708:1708:1708))
        (PORT d[3] (1115:1115:1115) (1335:1335:1335))
        (PORT d[4] (1137:1137:1137) (1317:1317:1317))
        (PORT d[5] (1387:1387:1387) (1662:1662:1662))
        (PORT d[6] (1980:1980:1980) (2331:2331:2331))
        (PORT d[7] (1659:1659:1659) (1948:1948:1948))
        (PORT d[8] (1722:1722:1722) (1991:1991:1991))
        (PORT d[9] (1909:1909:1909) (2241:2241:2241))
        (PORT d[10] (1014:1014:1014) (1169:1169:1169))
        (PORT d[11] (1125:1125:1125) (1322:1322:1322))
        (PORT d[12] (1765:1765:1765) (2075:2075:2075))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1370:1370:1370))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (1602:1602:1602) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2902:2902:2902))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3072:3072:3072))
        (PORT d[1] (2627:2627:2627) (3010:3010:3010))
        (PORT d[2] (2912:2912:2912) (3358:3358:3358))
        (PORT d[3] (3763:3763:3763) (4349:4349:4349))
        (PORT d[4] (4169:4169:4169) (4665:4665:4665))
        (PORT d[5] (2868:2868:2868) (3281:3281:3281))
        (PORT d[6] (3760:3760:3760) (4321:4321:4321))
        (PORT d[7] (3305:3305:3305) (3734:3734:3734))
        (PORT d[8] (2668:2668:2668) (3078:3078:3078))
        (PORT d[9] (2458:2458:2458) (2824:2824:2824))
        (PORT d[10] (3870:3870:3870) (4466:4466:4466))
        (PORT d[11] (3414:3414:3414) (3889:3889:3889))
        (PORT d[12] (2779:2779:2779) (3196:3196:3196))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1073:1073:1073))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1483:1483:1483) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1477:1477:1477))
        (PORT datab (1329:1329:1329) (1559:1559:1559))
        (PORT datac (491:491:491) (559:559:559))
        (PORT datad (339:339:339) (383:383:383))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1482:1482:1482))
        (PORT datab (694:694:694) (795:795:795))
        (PORT datac (669:669:669) (758:758:758))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2058:2058:2058))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1129:1129:1129))
        (PORT d[1] (1435:1435:1435) (1686:1686:1686))
        (PORT d[2] (1637:1637:1637) (1894:1894:1894))
        (PORT d[3] (1135:1135:1135) (1354:1354:1354))
        (PORT d[4] (2153:2153:2153) (2501:2501:2501))
        (PORT d[5] (1395:1395:1395) (1662:1662:1662))
        (PORT d[6] (1815:1815:1815) (2146:2146:2146))
        (PORT d[7] (1336:1336:1336) (1545:1545:1545))
        (PORT d[8] (1702:1702:1702) (1965:1965:1965))
        (PORT d[9] (1709:1709:1709) (2006:2006:2006))
        (PORT d[10] (1282:1282:1282) (1475:1475:1475))
        (PORT d[11] (1451:1451:1451) (1696:1696:1696))
        (PORT d[12] (1797:1797:1797) (2101:2101:2101))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1348:1348:1348))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1496:1496:1496) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2530:2530:2530))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (3188:3188:3188))
        (PORT d[1] (2463:2463:2463) (2823:2823:2823))
        (PORT d[2] (2921:2921:2921) (3369:3369:3369))
        (PORT d[3] (3732:3732:3732) (4311:4311:4311))
        (PORT d[4] (3974:3974:3974) (4436:4436:4436))
        (PORT d[5] (2681:2681:2681) (3068:3068:3068))
        (PORT d[6] (3725:3725:3725) (4277:4277:4277))
        (PORT d[7] (3481:3481:3481) (3935:3935:3935))
        (PORT d[8] (2670:2670:2670) (3070:3070:3070))
        (PORT d[9] (2835:2835:2835) (3252:3252:3252))
        (PORT d[10] (3873:3873:3873) (4472:4472:4472))
        (PORT d[11] (3256:3256:3256) (3709:3709:3709))
        (PORT d[12] (3049:3049:3049) (3496:3496:3496))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1213:1213:1213))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1542:1542:1542) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2086:2086:2086))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1306:1306:1306))
        (PORT d[1] (1435:1435:1435) (1708:1708:1708))
        (PORT d[2] (1284:1284:1284) (1496:1496:1496))
        (PORT d[3] (1497:1497:1497) (1762:1762:1762))
        (PORT d[4] (1308:1308:1308) (1510:1510:1510))
        (PORT d[5] (1564:1564:1564) (1859:1859:1859))
        (PORT d[6] (2166:2166:2166) (2541:2541:2541))
        (PORT d[7] (1790:1790:1790) (2058:2058:2058))
        (PORT d[8] (1165:1165:1165) (1364:1364:1364))
        (PORT d[9] (1485:1485:1485) (1739:1739:1739))
        (PORT d[10] (1180:1180:1180) (1367:1367:1367))
        (PORT d[11] (923:923:923) (1087:1087:1087))
        (PORT d[12] (1205:1205:1205) (1419:1419:1419))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1237:1237:1237))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1473:1473:1473) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2772:2772:2772))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3336:3336:3336))
        (PORT d[1] (4121:4121:4121) (4725:4725:4725))
        (PORT d[2] (2718:2718:2718) (3136:3136:3136))
        (PORT d[3] (2450:2450:2450) (2805:2805:2805))
        (PORT d[4] (4352:4352:4352) (4872:4872:4872))
        (PORT d[5] (3247:3247:3247) (3725:3725:3725))
        (PORT d[6] (3955:3955:3955) (4546:4546:4546))
        (PORT d[7] (3118:3118:3118) (3524:3524:3524))
        (PORT d[8] (2504:2504:2504) (2885:2885:2885))
        (PORT d[9] (2453:2453:2453) (2814:2814:2814))
        (PORT d[10] (2913:2913:2913) (3344:3344:3344))
        (PORT d[11] (3633:3633:3633) (4145:4145:4145))
        (PORT d[12] (3067:3067:3067) (3522:3522:3522))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (861:861:861))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1037:1037:1037) (1109:1109:1109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1791:1791:1791))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1172:1172:1172))
        (PORT d[1] (1497:1497:1497) (1785:1785:1785))
        (PORT d[2] (1438:1438:1438) (1682:1682:1682))
        (PORT d[3] (1352:1352:1352) (1597:1597:1597))
        (PORT d[4] (2144:2144:2144) (2491:2491:2491))
        (PORT d[5] (1355:1355:1355) (1609:1609:1609))
        (PORT d[6] (1640:1640:1640) (1937:1937:1937))
        (PORT d[7] (1808:1808:1808) (2128:2128:2128))
        (PORT d[8] (1120:1120:1120) (1322:1322:1322))
        (PORT d[9] (1548:1548:1548) (1819:1819:1819))
        (PORT d[10] (2286:2286:2286) (2644:2644:2644))
        (PORT d[11] (2049:2049:2049) (2410:2410:2410))
        (PORT d[12] (1418:1418:1418) (1661:1661:1661))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1420:1420:1420))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (1547:1547:1547) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2390:2390:2390))
        (PORT clk (1303:1303:1303) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (3093:3093:3093))
        (PORT d[1] (2495:2495:2495) (2821:2821:2821))
        (PORT d[2] (3738:3738:3738) (4308:4308:4308))
        (PORT d[3] (2839:2839:2839) (3248:3248:3248))
        (PORT d[4] (3918:3918:3918) (4391:4391:4391))
        (PORT d[5] (2654:2654:2654) (3041:3041:3041))
        (PORT d[6] (3230:3230:3230) (3702:3702:3702))
        (PORT d[7] (4256:4256:4256) (4839:4839:4839))
        (PORT d[8] (2596:2596:2596) (2982:2982:2982))
        (PORT d[9] (2726:2726:2726) (3128:3128:3128))
        (PORT d[10] (3055:3055:3055) (3515:3515:3515))
        (PORT d[11] (2980:2980:2980) (3392:3392:3392))
        (PORT d[12] (2430:2430:2430) (2784:2784:2784))
        (PORT clk (1300:1300:1300) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1266:1266:1266))
        (PORT clk (1300:1300:1300) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (PORT d[0] (2045:2045:2045) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1475:1475:1475))
        (PORT datab (1330:1330:1330) (1561:1561:1561))
        (PORT datac (494:494:494) (559:559:559))
        (PORT datad (847:847:847) (977:977:977))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1822:1822:1822))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1752:1752:1752))
        (PORT d[1] (1615:1615:1615) (1910:1910:1910))
        (PORT d[2] (1407:1407:1407) (1650:1650:1650))
        (PORT d[3] (1312:1312:1312) (1548:1548:1548))
        (PORT d[4] (1804:1804:1804) (2103:2103:2103))
        (PORT d[5] (1598:1598:1598) (1901:1901:1901))
        (PORT d[6] (2025:2025:2025) (2365:2365:2365))
        (PORT d[7] (1624:1624:1624) (1870:1870:1870))
        (PORT d[8] (1154:1154:1154) (1339:1339:1339))
        (PORT d[9] (1498:1498:1498) (1762:1762:1762))
        (PORT d[10] (1494:1494:1494) (1712:1712:1712))
        (PORT d[11] (1497:1497:1497) (1763:1763:1763))
        (PORT d[12] (1690:1690:1690) (1996:1996:1996))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1457:1457:1457))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (1722:1722:1722) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2827:2827:2827))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3622:3622:3622))
        (PORT d[1] (2646:2646:2646) (3035:3035:3035))
        (PORT d[2] (3485:3485:3485) (4017:4017:4017))
        (PORT d[3] (3189:3189:3189) (3691:3691:3691))
        (PORT d[4] (4128:4128:4128) (4610:4610:4610))
        (PORT d[5] (3064:3064:3064) (3539:3539:3539))
        (PORT d[6] (3179:3179:3179) (3654:3654:3654))
        (PORT d[7] (3263:3263:3263) (3687:3687:3687))
        (PORT d[8] (2723:2723:2723) (3130:3130:3130))
        (PORT d[9] (2647:2647:2647) (3037:3037:3037))
        (PORT d[10] (3312:3312:3312) (3829:3829:3829))
        (PORT d[11] (2846:2846:2846) (3231:3231:3231))
        (PORT d[12] (2974:2974:2974) (3430:3430:3430))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1109:1109:1109))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (1684:1684:1684) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (588:588:588))
        (PORT datab (1329:1329:1329) (1559:1559:1559))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (819:819:819) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (932:932:932))
        (PORT datab (966:966:966) (1119:1119:1119))
        (PORT datad (841:841:841) (986:986:986))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (282:282:282) (303:303:303))
        (PORT sload (953:953:953) (861:861:861))
        (PORT ena (851:851:851) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (765:765:765))
        (PORT datab (309:309:309) (359:359:359))
        (PORT datac (898:898:898) (1026:1026:1026))
        (PORT datad (819:819:819) (930:930:930))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (810:810:810))
        (PORT datab (938:938:938) (1084:1084:1084))
        (PORT datac (622:622:622) (704:704:704))
        (PORT datad (263:263:263) (297:297:297))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (810:810:810))
        (PORT datab (769:769:769) (869:869:869))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (785:785:785))
        (PORT datab (383:383:383) (453:453:453))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (356:356:356) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (445:445:445) (506:506:506))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (481:481:481) (544:544:544))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (483:483:483) (530:530:530))
        (PORT ena (1735:1735:1735) (1956:1956:1956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (391:391:391))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1020:1020:1020) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1408:1408:1408))
        (PORT asdata (515:515:515) (565:565:565))
        (PORT ena (654:654:654) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1392:1392:1392))
        (PORT asdata (515:515:515) (565:565:565))
        (PORT ena (1127:1127:1127) (1245:1245:1245))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (598:598:598))
        (PORT datab (495:495:495) (578:578:578))
        (PORT datac (554:554:554) (640:640:640))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (690:690:690))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datac (435:435:435) (521:521:521))
        (PORT datad (540:540:540) (636:636:636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (783:783:783) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1407:1407:1407))
        (PORT asdata (707:707:707) (775:775:775))
        (PORT ena (940:940:940) (1022:1022:1022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1387:1387:1387))
        (PORT asdata (667:667:667) (736:736:736))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (604:604:604))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (231:231:231))
        (PORT datab (466:466:466) (549:549:549))
        (PORT datac (646:646:646) (759:759:759))
        (PORT datad (154:154:154) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (537:537:537))
        (PORT datab (792:792:792) (931:931:931))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (162:162:162) (208:208:208))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (604:604:604))
        (PORT datab (654:654:654) (771:771:771))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (780:780:780))
        (PORT datab (467:467:467) (551:551:551))
        (PORT datac (609:609:609) (700:700:700))
        (PORT datad (475:475:475) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (538:538:538))
        (PORT datab (791:791:791) (930:930:930))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (477:477:477) (569:569:569))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (286:286:286))
        (PORT datab (368:368:368) (439:439:439))
        (PORT datad (533:533:533) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (819:819:819))
        (PORT datab (551:551:551) (647:647:647))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (653:653:653) (771:771:771))
        (PORT datad (273:273:273) (314:314:314))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (621:621:621))
        (PORT datab (401:401:401) (488:488:488))
        (PORT datac (274:274:274) (311:311:311))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1020:1020:1020) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (378:378:378))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (330:330:330))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (385:385:385))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (934:934:934))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (428:428:428))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (162:162:162) (217:217:217))
        (PORT datad (175:175:175) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (501:501:501) (596:596:596))
        (PORT datac (244:244:244) (304:304:304))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1394:1394:1394))
        (PORT asdata (538:538:538) (602:602:602))
        (PORT ena (819:819:819) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (329:329:329))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (783:783:783) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT asdata (514:514:514) (559:559:559))
        (PORT ena (673:673:673) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (425:425:425))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (656:656:656))
        (PORT datab (380:380:380) (457:457:457))
        (PORT datac (171:171:171) (227:227:227))
        (PORT datad (167:167:167) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (484:484:484))
        (PORT datab (369:369:369) (457:457:457))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (350:350:350) (428:428:428))
        (PORT datad (410:410:410) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (652:652:652))
        (PORT datab (529:529:529) (629:629:629))
        (PORT datac (324:324:324) (390:390:390))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (453:453:453))
        (PORT datab (658:658:658) (769:769:769))
        (PORT datac (513:513:513) (611:611:611))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (618:618:618))
        (PORT datab (495:495:495) (585:585:585))
        (PORT datac (508:508:508) (606:606:606))
        (PORT datad (498:498:498) (583:583:583))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (610:610:610))
        (PORT datab (641:641:641) (749:749:749))
        (PORT datac (806:806:806) (929:929:929))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (424:424:424))
        (PORT datab (682:682:682) (805:805:805))
        (PORT datad (410:410:410) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (809:809:809))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1394:1394:1394))
        (PORT asdata (552:552:552) (611:611:611))
        (PORT ena (819:819:819) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (532:532:532))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1048:1048:1048) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (432:432:432))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (543:543:543) (604:604:604))
        (PORT ena (1216:1216:1216) (1348:1348:1348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (588:588:588))
        (PORT datab (387:387:387) (464:464:464))
        (PORT datac (534:534:534) (626:626:626))
        (PORT datad (408:408:408) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (816:816:816))
        (PORT datab (513:513:513) (613:613:613))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (413:413:413) (495:495:495))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (412:412:412))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (411:411:411))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1020:1020:1020) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (337:337:337) (395:395:395))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1392:1392:1392))
        (PORT asdata (530:530:530) (584:584:584))
        (PORT ena (1127:1127:1127) (1245:1245:1245))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (592:592:592))
        (PORT datab (375:375:375) (454:454:454))
        (PORT datac (532:532:532) (624:624:624))
        (PORT datad (409:409:409) (492:492:492))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (472:472:472))
        (PORT datab (408:408:408) (499:499:499))
        (PORT datac (535:535:535) (626:626:626))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (854:854:854))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (426:426:426))
        (PORT datab (371:371:371) (447:447:447))
        (PORT datad (375:375:375) (450:450:450))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (450:450:450))
        (PORT datab (371:371:371) (460:460:460))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (356:356:356) (424:424:424))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (694:694:694))
        (PORT datab (754:754:754) (888:888:888))
        (PORT datac (723:723:723) (852:852:852))
        (PORT datad (522:522:522) (645:645:645))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (595:595:595))
        (PORT datab (613:613:613) (720:720:720))
        (PORT datac (899:899:899) (1037:1037:1037))
        (PORT datad (300:300:300) (340:340:340))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (808:808:808))
        (PORT datab (276:276:276) (322:322:322))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (629:629:629) (754:754:754))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (809:809:809))
        (PORT datab (316:316:316) (390:390:390))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (545:545:545))
        (PORT datab (204:204:204) (242:242:242))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (705:705:705))
        (PORT datab (301:301:301) (352:352:352))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (389:389:389))
        (PORT datad (328:328:328) (384:384:384))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (777:777:777))
        (PORT datab (958:958:958) (1113:1113:1113))
        (PORT datac (458:458:458) (531:531:531))
        (PORT datad (285:285:285) (326:326:326))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (910:910:910))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1783:1783:1783))
        (PORT d[1] (1194:1194:1194) (1402:1402:1402))
        (PORT d[2] (817:817:817) (949:949:949))
        (PORT d[3] (862:862:862) (1004:1004:1004))
        (PORT d[4] (582:582:582) (690:690:690))
        (PORT d[5] (1314:1314:1314) (1568:1568:1568))
        (PORT d[6] (1810:1810:1810) (2133:2133:2133))
        (PORT d[7] (681:681:681) (790:790:790))
        (PORT d[8] (1191:1191:1191) (1386:1386:1386))
        (PORT d[9] (1689:1689:1689) (1976:1976:1976))
        (PORT d[10] (1160:1160:1160) (1345:1345:1345))
        (PORT d[11] (1527:1527:1527) (1796:1796:1796))
        (PORT d[12] (2198:2198:2198) (2587:2587:2587))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1001:1001:1001))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (1241:1241:1241) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (3048:3048:3048))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2897:2897:2897))
        (PORT d[1] (2771:2771:2771) (3167:3167:3167))
        (PORT d[2] (3996:3996:3996) (4591:4591:4591))
        (PORT d[3] (2482:2482:2482) (2844:2844:2844))
        (PORT d[4] (4765:4765:4765) (5322:5322:5322))
        (PORT d[5] (3332:3332:3332) (3839:3839:3839))
        (PORT d[6] (2651:2651:2651) (3033:3033:3033))
        (PORT d[7] (3442:3442:3442) (3901:3901:3901))
        (PORT d[8] (2681:2681:2681) (3090:3090:3090))
        (PORT d[9] (2495:2495:2495) (2866:2866:2866))
        (PORT d[10] (4219:4219:4219) (4866:4866:4866))
        (PORT d[11] (3188:3188:3188) (3651:3651:3651))
        (PORT d[12] (3764:3764:3764) (4332:4332:4332))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1016:1016:1016))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1177:1177:1177) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1663:1663:1663))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1708:1708:1708))
        (PORT d[1] (1660:1660:1660) (1984:1984:1984))
        (PORT d[2] (1892:1892:1892) (2229:2229:2229))
        (PORT d[3] (1367:1367:1367) (1624:1624:1624))
        (PORT d[4] (1919:1919:1919) (2231:2231:2231))
        (PORT d[5] (2125:2125:2125) (2528:2528:2528))
        (PORT d[6] (2055:2055:2055) (2426:2426:2426))
        (PORT d[7] (2032:2032:2032) (2382:2382:2382))
        (PORT d[8] (2065:2065:2065) (2399:2399:2399))
        (PORT d[9] (1718:1718:1718) (2014:2014:2014))
        (PORT d[10] (2224:2224:2224) (2562:2562:2562))
        (PORT d[11] (1992:1992:1992) (2332:2332:2332))
        (PORT d[12] (1831:1831:1831) (2163:2163:2163))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1307:1307:1307))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1530:1530:1530) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2441:2441:2441))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (5002:5002:5002))
        (PORT d[1] (2489:2489:2489) (2848:2848:2848))
        (PORT d[2] (2264:2264:2264) (2579:2579:2579))
        (PORT d[3] (2915:2915:2915) (3363:3363:3363))
        (PORT d[4] (4569:4569:4569) (5068:5068:5068))
        (PORT d[5] (3515:3515:3515) (4058:4058:4058))
        (PORT d[6] (2436:2436:2436) (2776:2776:2776))
        (PORT d[7] (3792:3792:3792) (4314:4314:4314))
        (PORT d[8] (3227:3227:3227) (3747:3747:3747))
        (PORT d[9] (2991:2991:2991) (3445:3445:3445))
        (PORT d[10] (3413:3413:3413) (3957:3957:3957))
        (PORT d[11] (2935:2935:2935) (3369:3369:3369))
        (PORT d[12] (3005:3005:3005) (3450:3450:3450))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1196:1196:1196))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (1905:1905:1905) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1705:1705:1705))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2146:2146:2146))
        (PORT d[1] (1704:1704:1704) (2026:2026:2026))
        (PORT d[2] (2107:2107:2107) (2481:2481:2481))
        (PORT d[3] (1550:1550:1550) (1836:1836:1836))
        (PORT d[4] (2306:2306:2306) (2678:2678:2678))
        (PORT d[5] (2482:2482:2482) (2927:2927:2927))
        (PORT d[6] (1801:1801:1801) (2104:2104:2104))
        (PORT d[7] (2052:2052:2052) (2404:2404:2404))
        (PORT d[8] (1622:1622:1622) (1906:1906:1906))
        (PORT d[9] (1679:1679:1679) (1969:1969:1969))
        (PORT d[10] (1369:1369:1369) (1610:1610:1610))
        (PORT d[11] (2356:2356:2356) (2737:2737:2737))
        (PORT d[12] (2175:2175:2175) (2545:2545:2545))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1172:1172:1172))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1537:1537:1537) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2686:2686:2686))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (4399:4399:4399))
        (PORT d[1] (3060:3060:3060) (3518:3518:3518))
        (PORT d[2] (2425:2425:2425) (2766:2766:2766))
        (PORT d[3] (3189:3189:3189) (3662:3662:3662))
        (PORT d[4] (5255:5255:5255) (5854:5854:5854))
        (PORT d[5] (3775:3775:3775) (4359:4359:4359))
        (PORT d[6] (2449:2449:2449) (2795:2795:2795))
        (PORT d[7] (3534:3534:3534) (4024:4024:4024))
        (PORT d[8] (3592:3592:3592) (4163:4163:4163))
        (PORT d[9] (2871:2871:2871) (3313:3313:3313))
        (PORT d[10] (3227:3227:3227) (3742:3742:3742))
        (PORT d[11] (2770:2770:2770) (3175:3175:3175))
        (PORT d[12] (3569:3569:3569) (4101:4101:4101))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1097:1097:1097))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2601:2601:2601) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (866:866:866))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1791:1791:1791))
        (PORT d[1] (1180:1180:1180) (1387:1387:1387))
        (PORT d[2] (952:952:952) (1100:1100:1100))
        (PORT d[3] (722:722:722) (853:853:853))
        (PORT d[4] (922:922:922) (1087:1087:1087))
        (PORT d[5] (1852:1852:1852) (2199:2199:2199))
        (PORT d[6] (1849:1849:1849) (2175:2175:2175))
        (PORT d[7] (713:713:713) (835:835:835))
        (PORT d[8] (1365:1365:1365) (1587:1587:1587))
        (PORT d[9] (1699:1699:1699) (1986:1986:1986))
        (PORT d[10] (1310:1310:1310) (1512:1512:1512))
        (PORT d[11] (1524:1524:1524) (1792:1792:1792))
        (PORT d[12] (2223:2223:2223) (2623:2623:2623))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (914:914:914))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d[0] (1118:1118:1118) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2712:2712:2712))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2931:2931:2931))
        (PORT d[1] (2831:2831:2831) (3238:3238:3238))
        (PORT d[2] (3992:3992:3992) (4587:4587:4587))
        (PORT d[3] (2476:2476:2476) (2836:2836:2836))
        (PORT d[4] (4948:4948:4948) (5535:5535:5535))
        (PORT d[5] (3309:3309:3309) (3818:3818:3818))
        (PORT d[6] (2640:2640:2640) (3021:3021:3021))
        (PORT d[7] (3146:3146:3146) (3563:3563:3563))
        (PORT d[8] (2568:2568:2568) (2967:2967:2967))
        (PORT d[9] (2497:2497:2497) (2873:2873:2873))
        (PORT d[10] (4232:4232:4232) (4876:4876:4876))
        (PORT d[11] (3369:3369:3369) (3858:3858:3858))
        (PORT d[12] (3934:3934:3934) (4520:4520:4520))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (796:796:796) (838:838:838))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT d[0] (1550:1550:1550) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (642:642:642))
        (PORT datab (540:540:540) (654:654:654))
        (PORT datac (716:716:716) (815:815:815))
        (PORT datad (515:515:515) (588:588:588))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (642:642:642))
        (PORT datab (535:535:535) (616:616:616))
        (PORT datac (885:885:885) (1032:1032:1032))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1442:1442:1442))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1315:1315:1315))
        (PORT d[1] (1724:1724:1724) (2035:2035:2035))
        (PORT d[2] (1633:1633:1633) (1887:1887:1887))
        (PORT d[3] (1277:1277:1277) (1510:1510:1510))
        (PORT d[4] (2001:2001:2001) (2331:2331:2331))
        (PORT d[5] (1401:1401:1401) (1669:1669:1669))
        (PORT d[6] (1658:1658:1658) (1948:1948:1948))
        (PORT d[7] (1509:1509:1509) (1778:1778:1778))
        (PORT d[8] (1703:1703:1703) (1965:1965:1965))
        (PORT d[9] (1721:1721:1721) (2025:2025:2025))
        (PORT d[10] (1158:1158:1158) (1332:1332:1332))
        (PORT d[11] (1284:1284:1284) (1502:1502:1502))
        (PORT d[12] (1611:1611:1611) (1907:1907:1907))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1375:1375:1375))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT d[0] (1339:1339:1339) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2874:2874:2874))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3180:3180:3180))
        (PORT d[1] (2455:2455:2455) (2815:2815:2815))
        (PORT d[2] (3103:3103:3103) (3581:3581:3581))
        (PORT d[3] (3574:3574:3574) (4136:4136:4136))
        (PORT d[4] (3973:3973:3973) (4435:4435:4435))
        (PORT d[5] (2824:2824:2824) (3225:3225:3225))
        (PORT d[6] (3556:3556:3556) (4084:4084:4084))
        (PORT d[7] (3481:3481:3481) (3930:3930:3930))
        (PORT d[8] (2692:2692:2692) (3105:3105:3105))
        (PORT d[9] (2834:2834:2834) (3251:3251:3251))
        (PORT d[10] (3706:3706:3706) (4284:4284:4284))
        (PORT d[11] (3238:3238:3238) (3685:3685:3685))
        (PORT d[12] (2960:2960:2960) (3403:3403:3403))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1116:1116:1116))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (1394:1394:1394) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1631:1631:1631))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1603:1603:1603))
        (PORT d[1] (1653:1653:1653) (1970:1970:1970))
        (PORT d[2] (1533:1533:1533) (1773:1773:1773))
        (PORT d[3] (1483:1483:1483) (1745:1745:1745))
        (PORT d[4] (1404:1404:1404) (1626:1626:1626))
        (PORT d[5] (2254:2254:2254) (2670:2670:2670))
        (PORT d[6] (1820:1820:1820) (2141:2141:2141))
        (PORT d[7] (1939:1939:1939) (2267:2267:2267))
        (PORT d[8] (1319:1319:1319) (1529:1529:1529))
        (PORT d[9] (1554:1554:1554) (1826:1826:1826))
        (PORT d[10] (2338:2338:2338) (2695:2695:2695))
        (PORT d[11] (1901:1901:1901) (2239:2239:2239))
        (PORT d[12] (1879:1879:1879) (2224:2224:2224))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1191:1191:1191))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1517:1517:1517) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2458:2458:2458))
        (PORT clk (1288:1288:1288) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2597:2597:2597))
        (PORT d[1] (2604:2604:2604) (2974:2974:2974))
        (PORT d[2] (2992:2992:2992) (3421:3421:3421))
        (PORT d[3] (3152:3152:3152) (3638:3638:3638))
        (PORT d[4] (4495:4495:4495) (5004:5004:5004))
        (PORT d[5] (3088:3088:3088) (3554:3554:3554))
        (PORT d[6] (3343:3343:3343) (3833:3833:3833))
        (PORT d[7] (3984:3984:3984) (4512:4512:4512))
        (PORT d[8] (2751:2751:2751) (3168:3168:3168))
        (PORT d[9] (3164:3164:3164) (3620:3620:3620))
        (PORT d[10] (3364:3364:3364) (3903:3903:3903))
        (PORT d[11] (2643:2643:2643) (3030:3030:3030))
        (PORT d[12] (3041:3041:3041) (3510:3510:3510))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1115:1115:1115))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (PORT d[0] (1549:1549:1549) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1659:1659:1659))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1296:1296:1296))
        (PORT d[1] (1902:1902:1902) (2239:2239:2239))
        (PORT d[2] (1481:1481:1481) (1724:1724:1724))
        (PORT d[3] (1290:1290:1290) (1516:1516:1516))
        (PORT d[4] (1998:1998:1998) (2325:2325:2325))
        (PORT d[5] (1568:1568:1568) (1870:1870:1870))
        (PORT d[6] (1501:1501:1501) (1766:1766:1766))
        (PORT d[7] (1828:1828:1828) (2144:2144:2144))
        (PORT d[8] (1708:1708:1708) (1972:1972:1972))
        (PORT d[9] (1879:1879:1879) (2200:2200:2200))
        (PORT d[10] (1173:1173:1173) (1355:1355:1355))
        (PORT d[11] (1308:1308:1308) (1535:1535:1535))
        (PORT d[12] (1607:1607:1607) (1901:1901:1901))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1236:1236:1236))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1520:1520:1520) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2853:2853:2853))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (3156:3156:3156))
        (PORT d[1] (2475:2475:2475) (2840:2840:2840))
        (PORT d[2] (2921:2921:2921) (3368:3368:3368))
        (PORT d[3] (3745:3745:3745) (4327:4327:4327))
        (PORT d[4] (4161:4161:4161) (4655:4655:4655))
        (PORT d[5] (2855:2855:2855) (3268:3268:3268))
        (PORT d[6] (3739:3739:3739) (4293:4293:4293))
        (PORT d[7] (3315:3315:3315) (3747:3747:3747))
        (PORT d[8] (2699:2699:2699) (3110:3110:3110))
        (PORT d[9] (3000:3000:3000) (3439:3439:3439))
        (PORT d[10] (3883:3883:3883) (4485:4485:4485))
        (PORT d[11] (3270:3270:3270) (3730:3730:3730))
        (PORT d[12] (2670:2670:2670) (3077:3077:3077))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1059:1059:1059))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1213:1213:1213) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1416:1416:1416))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1356:1356:1356))
        (PORT d[1] (1864:1864:1864) (2186:2186:2186))
        (PORT d[2] (1749:1749:1749) (2048:2048:2048))
        (PORT d[3] (1135:1135:1135) (1355:1355:1355))
        (PORT d[4] (1813:1813:1813) (2115:2115:2115))
        (PORT d[5] (1735:1735:1735) (2054:2054:2054))
        (PORT d[6] (1951:1951:1951) (2300:2300:2300))
        (PORT d[7] (1187:1187:1187) (1378:1378:1378))
        (PORT d[8] (1538:1538:1538) (1779:1779:1779))
        (PORT d[9] (1688:1688:1688) (1986:1986:1986))
        (PORT d[10] (1311:1311:1311) (1508:1508:1508))
        (PORT d[11] (1481:1481:1481) (1731:1731:1731))
        (PORT d[12] (1456:1456:1456) (1731:1731:1731))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1273:1273:1273))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1383:1383:1383) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (3029:3029:3029))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (3386:3386:3386))
        (PORT d[1] (2268:2268:2268) (2602:2602:2602))
        (PORT d[2] (3131:3131:3131) (3605:3605:3605))
        (PORT d[3] (3572:3572:3572) (4132:4132:4132))
        (PORT d[4] (3965:3965:3965) (4427:4427:4427))
        (PORT d[5] (2649:2649:2649) (3032:3032:3032))
        (PORT d[6] (3548:3548:3548) (4074:4074:4074))
        (PORT d[7] (3502:3502:3502) (3959:3959:3959))
        (PORT d[8] (2525:2525:2525) (2919:2919:2919))
        (PORT d[9] (2651:2651:2651) (3044:3044:3044))
        (PORT d[10] (3675:3675:3675) (4241:4241:4241))
        (PORT d[11] (3058:3058:3058) (3474:3474:3474))
        (PORT d[12] (2806:2806:2806) (3228:3228:3228))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1127:1127:1127))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (1479:1479:1479) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1629:1629:1629))
        (PORT datab (1463:1463:1463) (1708:1708:1708))
        (PORT datac (361:361:361) (419:419:419))
        (PORT datad (492:492:492) (552:552:552))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (591:591:591))
        (PORT datab (1462:1462:1462) (1707:1707:1707))
        (PORT datac (872:872:872) (1006:1006:1006))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (991:991:991))
        (PORT datab (497:497:497) (574:574:574))
        (PORT datad (841:841:841) (953:953:953))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT sload (1376:1376:1376) (1224:1224:1224))
        (PORT ena (1124:1124:1124) (1259:1259:1259))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (725:725:725))
        (PORT datad (331:331:331) (379:379:379))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (535:535:535) (605:605:605))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (723:723:723))
        (PORT datad (344:344:344) (401:401:401))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|pc_reg\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (639:639:639) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|adder_input_1\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (478:478:478) (565:565:565))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (681:681:681))
        (PORT datab (293:293:293) (343:343:343))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (177:177:177) (240:240:240))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (241:241:241))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (263:263:263))
        (PORT datab (668:668:668) (774:774:774))
        (PORT datac (354:354:354) (420:420:420))
        (PORT datad (320:320:320) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (784:784:784))
        (PORT datab (370:370:370) (443:443:443))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (437:437:437))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (633:633:633) (686:686:686))
        (PORT ena (759:759:759) (833:833:833))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (616:616:616))
        (PORT datab (424:424:424) (519:519:519))
        (PORT datad (395:395:395) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (364:364:364) (426:426:426))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (635:635:635))
        (PORT datab (172:172:172) (228:228:228))
        (PORT datac (342:342:342) (410:410:410))
        (PORT datad (531:531:531) (625:625:625))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (438:438:438))
        (PORT datab (396:396:396) (482:482:482))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (358:358:358) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (240:240:240))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (354:354:354) (424:424:424))
        (PORT datad (187:187:187) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (630:630:630))
        (PORT datab (371:371:371) (453:453:453))
        (PORT datad (391:391:391) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT sclr (606:606:606) (587:587:587))
        (PORT sload (757:757:757) (692:692:692))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (548:548:548))
        (PORT datad (350:350:350) (420:420:420))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (1041:1041:1041))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1814:1814:1814))
        (PORT d[1] (1375:1375:1375) (1592:1592:1592))
        (PORT d[2] (968:968:968) (1117:1117:1117))
        (PORT d[3] (696:696:696) (824:824:824))
        (PORT d[4] (921:921:921) (1081:1081:1081))
        (PORT d[5] (2022:2022:2022) (2392:2392:2392))
        (PORT d[6] (1605:1605:1605) (1894:1894:1894))
        (PORT d[7] (890:890:890) (1034:1034:1034))
        (PORT d[8] (1382:1382:1382) (1604:1604:1604))
        (PORT d[9] (1451:1451:1451) (1683:1683:1683))
        (PORT d[10] (1464:1464:1464) (1681:1681:1681))
        (PORT d[11] (1518:1518:1518) (1782:1782:1782))
        (PORT d[12] (2088:2088:2088) (2435:2435:2435))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1041:1041:1041))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (1083:1083:1083) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2962:2962:2962))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2925:2925:2925))
        (PORT d[1] (2965:2965:2965) (3390:3390:3390))
        (PORT d[2] (3981:3981:3981) (4577:4577:4577))
        (PORT d[3] (4046:4046:4046) (4663:4663:4663))
        (PORT d[4] (4968:4968:4968) (5557:5557:5557))
        (PORT d[5] (3519:3519:3519) (4065:4065:4065))
        (PORT d[6] (2445:2445:2445) (2795:2795:2795))
        (PORT d[7] (3490:3490:3490) (3963:3963:3963))
        (PORT d[8] (2577:2577:2577) (2977:2977:2977))
        (PORT d[9] (2449:2449:2449) (2810:2810:2810))
        (PORT d[10] (2761:2761:2761) (3185:3185:3185))
        (PORT d[11] (3531:3531:3531) (4039:4039:4039))
        (PORT d[12] (4087:4087:4087) (4687:4687:4687))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (823:823:823))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (PORT d[0] (2340:2340:2340) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (854:854:854))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1805:1805:1805))
        (PORT d[1] (1076:1076:1076) (1268:1268:1268))
        (PORT d[2] (825:825:825) (961:961:961))
        (PORT d[3] (708:708:708) (837:837:837))
        (PORT d[4] (926:926:926) (1080:1080:1080))
        (PORT d[5] (1377:1377:1377) (1636:1636:1636))
        (PORT d[6] (1844:1844:1844) (2166:2166:2166))
        (PORT d[7] (799:799:799) (926:926:926))
        (PORT d[8] (2179:2179:2179) (2529:2529:2529))
        (PORT d[9] (1712:1712:1712) (2006:2006:2006))
        (PORT d[10] (1302:1302:1302) (1499:1499:1499))
        (PORT d[11] (1551:1551:1551) (1827:1827:1827))
        (PORT d[12] (2206:2206:2206) (2597:2597:2597))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (919:919:919))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (1032:1032:1032) (1100:1100:1100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2771:2771:2771))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2896:2896:2896))
        (PORT d[1] (2953:2953:2953) (3374:3374:3374))
        (PORT d[2] (3985:3985:3985) (4579:4579:4579))
        (PORT d[3] (4023:4023:4023) (4635:4635:4635))
        (PORT d[4] (4779:4779:4779) (5338:5338:5338))
        (PORT d[5] (3318:3318:3318) (3824:3824:3824))
        (PORT d[6] (2612:2612:2612) (2983:2983:2983))
        (PORT d[7] (3996:3996:3996) (4524:4524:4524))
        (PORT d[8] (2562:2562:2562) (2955:2955:2955))
        (PORT d[9] (2641:2641:2641) (3036:3036:3036))
        (PORT d[10] (2761:2761:2761) (3185:3185:3185))
        (PORT d[11] (3376:3376:3376) (3866:3866:3866))
        (PORT d[12] (4089:4089:4089) (4693:4693:4693))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (920:920:920))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (PORT d[0] (1430:1430:1430) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1193:1193:1193))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2310:2310:2310))
        (PORT d[1] (2209:2209:2209) (2604:2604:2604))
        (PORT d[2] (2296:2296:2296) (2691:2691:2691))
        (PORT d[3] (1543:1543:1543) (1825:1825:1825))
        (PORT d[4] (2141:2141:2141) (2500:2500:2500))
        (PORT d[5] (1957:1957:1957) (2310:2310:2310))
        (PORT d[6] (1774:1774:1774) (2089:2089:2089))
        (PORT d[7] (2077:2077:2077) (2438:2438:2438))
        (PORT d[8] (1442:1442:1442) (1703:1703:1703))
        (PORT d[9] (1701:1701:1701) (1998:1998:1998))
        (PORT d[10] (2072:2072:2072) (2416:2416:2416))
        (PORT d[11] (1597:1597:1597) (1880:1880:1880))
        (PORT d[12] (2267:2267:2267) (2654:2654:2654))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1273:1273:1273))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1437:1437:1437) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (3185:3185:3185))
        (PORT clk (1331:1331:1331) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (4408:4408:4408))
        (PORT d[1] (2681:2681:2681) (3074:3074:3074))
        (PORT d[2] (2457:2457:2457) (2806:2806:2806))
        (PORT d[3] (2704:2704:2704) (3112:3112:3112))
        (PORT d[4] (5288:5288:5288) (5898:5898:5898))
        (PORT d[5] (3612:3612:3612) (4163:4163:4163))
        (PORT d[6] (2422:2422:2422) (2757:2757:2757))
        (PORT d[7] (4355:4355:4355) (4928:4928:4928))
        (PORT d[8] (3784:3784:3784) (4385:4385:4385))
        (PORT d[9] (2847:2847:2847) (3280:3280:3280))
        (PORT d[10] (3237:3237:3237) (3753:3753:3753))
        (PORT d[11] (2796:2796:2796) (3207:3207:3207))
        (PORT d[12] (3573:3573:3573) (4105:4105:4105))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1159:1159:1159))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (PORT d[0] (2318:2318:2318) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1693:1693:1693))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2174:2174:2174))
        (PORT d[1] (2221:2221:2221) (2620:2620:2620))
        (PORT d[2] (2302:2302:2302) (2705:2705:2705))
        (PORT d[3] (1551:1551:1551) (1841:1841:1841))
        (PORT d[4] (2136:2136:2136) (2490:2490:2490))
        (PORT d[5] (1329:1329:1329) (1589:1589:1589))
        (PORT d[6] (1630:1630:1630) (1932:1932:1932))
        (PORT d[7] (2064:2064:2064) (2418:2418:2418))
        (PORT d[8] (1652:1652:1652) (1948:1948:1948))
        (PORT d[9] (1587:1587:1587) (1862:1862:1862))
        (PORT d[10] (1559:1559:1559) (1830:1830:1830))
        (PORT d[11] (1563:1563:1563) (1840:1840:1840))
        (PORT d[12] (2268:2268:2268) (2655:2655:2655))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (920:920:920))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1130:1130:1130) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3165:3165:3165))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4400:4400:4400))
        (PORT d[1] (2868:2868:2868) (3296:3296:3296))
        (PORT d[2] (2446:2446:2446) (2791:2791:2791))
        (PORT d[3] (3192:3192:3192) (3660:3660:3660))
        (PORT d[4] (5280:5280:5280) (5887:5887:5887))
        (PORT d[5] (3790:3790:3790) (4371:4371:4371))
        (PORT d[6] (2371:2371:2371) (2691:2691:2691))
        (PORT d[7] (3695:3695:3695) (4198:4198:4198))
        (PORT d[8] (3750:3750:3750) (4340:4340:4340))
        (PORT d[9] (2821:2821:2821) (3249:3249:3249))
        (PORT d[10] (2737:2737:2737) (3157:3157:3157))
        (PORT d[11] (2955:2955:2955) (3385:3385:3385))
        (PORT d[12] (3566:3566:3566) (4099:4099:4099))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1137:1137:1137))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (2498:2498:2498) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1053:1053:1053))
        (PORT datab (729:729:729) (839:839:839))
        (PORT datac (338:338:338) (390:390:390))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (578:578:578))
        (PORT datab (545:545:545) (667:667:667))
        (PORT datac (350:350:350) (393:393:393))
        (PORT datad (512:512:512) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1523:1523:1523))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1804:1804:1804))
        (PORT d[1] (1888:1888:1888) (2241:2241:2241))
        (PORT d[2] (2299:2299:2299) (2699:2699:2699))
        (PORT d[3] (1868:1868:1868) (2196:2196:2196))
        (PORT d[4] (2302:2302:2302) (2678:2678:2678))
        (PORT d[5] (1933:1933:1933) (2276:2276:2276))
        (PORT d[6] (1617:1617:1617) (1909:1909:1909))
        (PORT d[7] (2092:2092:2092) (2456:2456:2456))
        (PORT d[8] (1435:1435:1435) (1695:1695:1695))
        (PORT d[9] (1584:1584:1584) (1865:1865:1865))
        (PORT d[10] (1579:1579:1579) (1858:1858:1858))
        (PORT d[11] (1573:1573:1573) (1848:1848:1848))
        (PORT d[12] (2440:2440:2440) (2851:2851:2851))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1264:1264:1264))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (1298:1298:1298) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3172:3172:3172))
        (PORT clk (1330:1330:1330) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4400:4400:4400))
        (PORT d[1] (2879:2879:2879) (3311:3311:3311))
        (PORT d[2] (3657:3657:3657) (4205:4205:4205))
        (PORT d[3] (2706:2706:2706) (3118:3118:3118))
        (PORT d[4] (5455:5455:5455) (6087:6087:6087))
        (PORT d[5] (3801:3801:3801) (4386:4386:4386))
        (PORT d[6] (2400:2400:2400) (2732:2732:2732))
        (PORT d[7] (3698:3698:3698) (4205:4205:4205))
        (PORT d[8] (3778:3778:3778) (4374:4374:4374))
        (PORT d[9] (2703:2703:2703) (3117:3117:3117))
        (PORT d[10] (2874:2874:2874) (3314:3314:3314))
        (PORT d[11] (2958:2958:2958) (3385:3385:3385))
        (PORT d[12] (3738:3738:3738) (4298:4298:4298))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (968:968:968))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1353:1353:1353))
        (PORT d[0] (1244:1244:1244) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2123:2123:2123))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1396:1396:1396))
        (PORT d[1] (2073:2073:2073) (2450:2450:2450))
        (PORT d[2] (2112:2112:2112) (2470:2470:2470))
        (PORT d[3] (1352:1352:1352) (1607:1607:1607))
        (PORT d[4] (2324:2324:2324) (2708:2708:2708))
        (PORT d[5] (1852:1852:1852) (2180:2180:2180))
        (PORT d[6] (1993:1993:1993) (2335:2335:2335))
        (PORT d[7] (2195:2195:2195) (2583:2583:2583))
        (PORT d[8] (1465:1465:1465) (1729:1729:1729))
        (PORT d[9] (2079:2079:2079) (2419:2419:2419))
        (PORT d[10] (1878:1878:1878) (2180:2180:2180))
        (PORT d[11] (1422:1422:1422) (1677:1677:1677))
        (PORT d[12] (1820:1820:1820) (2149:2149:2149))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1308:1308:1308))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (1330:1330:1330) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2278:2278:2278))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3604:3604:3604))
        (PORT d[1] (2888:2888:2888) (3315:3315:3315))
        (PORT d[2] (3287:3287:3287) (3781:3781:3781))
        (PORT d[3] (3031:3031:3031) (3484:3484:3484))
        (PORT d[4] (6025:6025:6025) (6738:6738:6738))
        (PORT d[5] (4675:4675:4675) (5383:5383:5383))
        (PORT d[6] (2968:2968:2968) (3384:3384:3384))
        (PORT d[7] (3493:3493:3493) (3958:3958:3958))
        (PORT d[8] (4467:4467:4467) (5143:5143:5143))
        (PORT d[9] (3037:3037:3037) (3496:3496:3496))
        (PORT d[10] (2513:2513:2513) (2893:2893:2893))
        (PORT d[11] (2414:2414:2414) (2765:2765:2765))
        (PORT d[12] (4385:4385:4385) (5035:5035:5035))
        (PORT clk (1276:1276:1276) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1206:1206:1206))
        (PORT clk (1276:1276:1276) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1859:1859:1859) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (472:472:472))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1979:1979:1979))
        (PORT d[1] (975:975:975) (1130:1130:1130))
        (PORT d[2] (750:750:750) (866:866:866))
        (PORT d[3] (644:644:644) (742:742:742))
        (PORT d[4] (1109:1109:1109) (1300:1300:1300))
        (PORT d[5] (1128:1128:1128) (1319:1319:1319))
        (PORT d[6] (1637:1637:1637) (1932:1932:1932))
        (PORT d[7] (808:808:808) (933:933:933))
        (PORT d[8] (741:741:741) (872:872:872))
        (PORT d[9] (1260:1260:1260) (1461:1461:1461))
        (PORT d[10] (1582:1582:1582) (1847:1847:1847))
        (PORT d[11] (1843:1843:1843) (2151:2151:2151))
        (PORT d[12] (1921:1921:1921) (2248:2248:2248))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (517:517:517) (535:535:535))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (923:923:923) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2995:2995:2995))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2899:2899:2899))
        (PORT d[1] (2661:2661:2661) (3048:3048:3048))
        (PORT d[2] (3796:3796:3796) (4364:4364:4364))
        (PORT d[3] (2639:2639:2639) (3022:3022:3022))
        (PORT d[4] (5143:5143:5143) (5759:5759:5759))
        (PORT d[5] (3502:3502:3502) (4040:4040:4040))
        (PORT d[6] (2667:2667:2667) (3055:3055:3055))
        (PORT d[7] (3827:3827:3827) (4334:4334:4334))
        (PORT d[8] (2494:2494:2494) (2868:2868:2868))
        (PORT d[9] (2636:2636:2636) (3021:3021:3021))
        (PORT d[10] (3112:3112:3112) (3552:3552:3552))
        (PORT d[11] (3568:3568:3568) (4088:4088:4088))
        (PORT d[12] (4115:4115:4115) (4734:4734:4734))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (849:849:849))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (1730:1730:1730) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1707:1707:1707))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1728:1728:1728))
        (PORT d[1] (2085:2085:2085) (2471:2471:2471))
        (PORT d[2] (2090:2090:2090) (2455:2455:2455))
        (PORT d[3] (1727:1727:1727) (2039:2039:2039))
        (PORT d[4] (1675:1675:1675) (1965:1965:1965))
        (PORT d[5] (1919:1919:1919) (2260:2260:2260))
        (PORT d[6] (1816:1816:1816) (2141:2141:2141))
        (PORT d[7] (2311:2311:2311) (2708:2708:2708))
        (PORT d[8] (1588:1588:1588) (1869:1869:1869))
        (PORT d[9] (1807:1807:1807) (2124:2124:2124))
        (PORT d[10] (1755:1755:1755) (2055:2055:2055))
        (PORT d[11] (1579:1579:1579) (1850:1850:1850))
        (PORT d[12] (1875:1875:1875) (2213:2213:2213))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (724:724:724))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1043:1043:1043) (1088:1088:1088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2500:2500:2500))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (4189:4189:4189))
        (PORT d[1] (2713:2713:2713) (3111:3111:3111))
        (PORT d[2] (3471:3471:3471) (3996:3996:3996))
        (PORT d[3] (2694:2694:2694) (3102:3102:3102))
        (PORT d[4] (5458:5458:5458) (6091:6091:6091))
        (PORT d[5] (3999:3999:3999) (4619:4619:4619))
        (PORT d[6] (2415:2415:2415) (2753:2753:2753))
        (PORT d[7] (3859:3859:3859) (4381:4381:4381))
        (PORT d[8] (3948:3948:3948) (4565:4565:4565))
        (PORT d[9] (2839:2839:2839) (3262:3262:3262))
        (PORT d[10] (2896:2896:2896) (3338:3338:3338))
        (PORT d[11] (2780:2780:2780) (3174:3174:3174))
        (PORT d[12] (3756:3756:3756) (4321:4321:4321))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1235:1235:1235))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (2252:2252:2252) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (435:435:435))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (509:509:509) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (795:795:795))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (961:961:961) (1124:1124:1124))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (989:989:989))
        (PORT datab (489:489:489) (566:566:566))
        (PORT datad (413:413:413) (464:464:464))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (462:462:462) (508:508:508))
        (PORT sload (1376:1376:1376) (1224:1224:1224))
        (PORT ena (1124:1124:1124) (1259:1259:1259))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (803:803:803))
        (PORT datab (736:736:736) (850:850:850))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (444:444:444) (510:510:510))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (804:804:804))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (480:480:480) (565:565:565))
        (PORT datad (271:271:271) (309:309:309))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (766:766:766))
        (PORT datab (636:636:636) (743:743:743))
        (PORT datac (332:332:332) (393:393:393))
        (PORT datad (467:467:467) (537:537:537))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (770:770:770))
        (PORT datab (964:964:964) (1121:1121:1121))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (431:431:431))
        (PORT datad (284:284:284) (320:320:320))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (639:639:639) (708:708:708))
        (PORT ena (759:759:759) (833:833:833))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (616:616:616))
        (PORT datab (424:424:424) (519:519:519))
        (PORT datad (395:395:395) (482:482:482))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (415:415:415))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (427:427:427) (483:483:483))
        (PORT datad (332:332:332) (400:400:400))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (390:390:390))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (385:385:385) (471:471:471))
        (PORT datac (403:403:403) (497:497:497))
        (PORT datad (338:338:338) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (158:158:158))
        (PORT datab (362:362:362) (424:424:424))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (398:398:398) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (497:497:497))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (432:432:432))
        (PORT datab (431:431:431) (530:530:530))
        (PORT datac (158:158:158) (215:215:215))
        (PORT datad (410:410:410) (503:503:503))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (240:240:240))
        (PORT datab (431:431:431) (531:531:531))
        (PORT datac (350:350:350) (420:420:420))
        (PORT datad (288:288:288) (327:327:327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (118:118:118) (153:153:153))
        (PORT datac (690:690:690) (793:793:793))
        (PORT datad (313:313:313) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (417:417:417))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (346:346:346))
        (PORT datab (249:249:249) (312:312:312))
        (PORT datac (394:394:394) (478:478:478))
        (PORT datad (358:358:358) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datab (249:249:249) (313:313:313))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (408:408:408) (495:495:495))
        (PORT datac (359:359:359) (436:436:436))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (434:434:434))
        (PORT datab (434:434:434) (532:532:532))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (409:409:409) (501:501:501))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (440:440:440))
        (PORT datab (440:440:440) (539:539:539))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (406:406:406) (498:498:498))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (225:225:225))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (156:156:156) (210:210:210))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (169:169:169))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (169:169:169))
        (PORT datac (361:361:361) (438:438:438))
        (PORT datad (386:386:386) (468:468:468))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datab (247:247:247) (310:310:310))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (434:434:434))
        (PORT datab (433:433:433) (531:531:531))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (410:410:410) (503:503:503))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[1\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (535:535:535) (630:630:630))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (339:339:339) (365:365:365))
        (PORT sload (519:519:519) (480:480:480))
        (PORT ena (615:615:615) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (352:352:352) (428:428:428))
        (PORT datac (343:343:343) (415:415:415))
        (PORT datad (476:476:476) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1231:1231:1231))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1141:1141:1141))
        (PORT d[1] (1270:1270:1270) (1518:1518:1518))
        (PORT d[2] (1253:1253:1253) (1475:1475:1475))
        (PORT d[3] (1701:1701:1701) (1988:1988:1988))
        (PORT d[4] (2227:2227:2227) (2604:2604:2604))
        (PORT d[5] (1363:1363:1363) (1617:1617:1617))
        (PORT d[6] (1937:1937:1937) (2266:2266:2266))
        (PORT d[7] (1896:1896:1896) (2228:2228:2228))
        (PORT d[8] (1187:1187:1187) (1411:1411:1411))
        (PORT d[9] (1560:1560:1560) (1830:1830:1830))
        (PORT d[10] (1814:1814:1814) (2110:2110:2110))
        (PORT d[11] (2390:2390:2390) (2788:2788:2788))
        (PORT d[12] (1571:1571:1571) (1838:1838:1838))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1428:1428:1428))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1551:1551:1551) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2518:2518:2518))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3678:3678:3678))
        (PORT d[1] (2848:2848:2848) (3225:3225:3225))
        (PORT d[2] (3372:3372:3372) (3889:3889:3889))
        (PORT d[3] (2438:2438:2438) (2787:2787:2787))
        (PORT d[4] (4297:4297:4297) (4828:4828:4828))
        (PORT d[5] (2866:2866:2866) (3286:3286:3286))
        (PORT d[6] (3572:3572:3572) (4087:4087:4087))
        (PORT d[7] (4248:4248:4248) (4822:4822:4822))
        (PORT d[8] (2883:2883:2883) (3312:3312:3312))
        (PORT d[9] (3067:3067:3067) (3515:3515:3515))
        (PORT d[10] (3056:3056:3056) (3520:3520:3520))
        (PORT d[11] (3214:3214:3214) (3668:3668:3668))
        (PORT d[12] (2250:2250:2250) (2575:2575:2575))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1339:1339:1339))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (1782:1782:1782) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1817:1817:1817))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1774:1774:1774))
        (PORT d[1] (1094:1094:1094) (1289:1289:1289))
        (PORT d[2] (982:982:982) (1141:1141:1141))
        (PORT d[3] (1622:1622:1622) (1908:1908:1908))
        (PORT d[4] (736:736:736) (865:865:865))
        (PORT d[5] (1814:1814:1814) (2150:2150:2150))
        (PORT d[6] (1822:1822:1822) (2150:2150:2150))
        (PORT d[7] (1032:1032:1032) (1193:1193:1193))
        (PORT d[8] (1986:1986:1986) (2306:2306:2306))
        (PORT d[9] (1532:1532:1532) (1804:1804:1804))
        (PORT d[10] (1306:1306:1306) (1509:1509:1509))
        (PORT d[11] (1717:1717:1717) (2016:2016:2016))
        (PORT d[12] (2185:2185:2185) (2572:2572:2572))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (939:939:939))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1129:1129:1129) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2948:2948:2948))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2889:2889:2889))
        (PORT d[1] (2783:2783:2783) (3187:3187:3187))
        (PORT d[2] (2451:2451:2451) (2803:2803:2803))
        (PORT d[3] (2597:2597:2597) (2974:2974:2974))
        (PORT d[4] (4774:4774:4774) (5335:5335:5335))
        (PORT d[5] (3331:3331:3331) (3838:3838:3838))
        (PORT d[6] (2652:2652:2652) (3034:3034:3034))
        (PORT d[7] (3484:3484:3484) (3948:3948:3948))
        (PORT d[8] (2514:2514:2514) (2896:2896:2896))
        (PORT d[9] (2681:2681:2681) (3086:3086:3086))
        (PORT d[10] (4224:4224:4224) (4867:4867:4867))
        (PORT d[11] (3161:3161:3161) (3614:3614:3614))
        (PORT d[12] (3750:3750:3750) (4312:4312:4312))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (849:849:849))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (1237:1237:1237) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (848:848:848))
        (PORT datab (711:711:711) (821:821:821))
        (PORT datac (749:749:749) (899:899:899))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1867:1867:1867))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1807:1807:1807))
        (PORT d[1] (1341:1341:1341) (1576:1576:1576))
        (PORT d[2] (1518:1518:1518) (1751:1751:1751))
        (PORT d[3] (1349:1349:1349) (1594:1594:1594))
        (PORT d[4] (1264:1264:1264) (1468:1468:1468))
        (PORT d[5] (2232:2232:2232) (2637:2637:2637))
        (PORT d[6] (1826:1826:1826) (2151:2151:2151))
        (PORT d[7] (1275:1275:1275) (1468:1468:1468))
        (PORT d[8] (1205:1205:1205) (1402:1402:1402))
        (PORT d[9] (1677:1677:1677) (1965:1965:1965))
        (PORT d[10] (1677:1677:1677) (1967:1967:1967))
        (PORT d[11] (1822:1822:1822) (2133:2133:2133))
        (PORT d[12] (1992:1992:1992) (2343:2343:2343))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1201:1201:1201))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1410:1410:1410) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2492:2492:2492))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2621:2621:2621))
        (PORT d[1] (2439:2439:2439) (2790:2790:2790))
        (PORT d[2] (2961:2961:2961) (3400:3400:3400))
        (PORT d[3] (3160:3160:3160) (3647:3647:3647))
        (PORT d[4] (4398:4398:4398) (4903:4903:4903))
        (PORT d[5] (3085:3085:3085) (3552:3552:3552))
        (PORT d[6] (3508:3508:3508) (4020:4020:4020))
        (PORT d[7] (3836:3836:3836) (4345:4345:4345))
        (PORT d[8] (2721:2721:2721) (3131:3131:3131))
        (PORT d[9] (3012:3012:3012) (3455:3455:3455))
        (PORT d[10] (3534:3534:3534) (4096:4096:4096))
        (PORT d[11] (2634:2634:2634) (3024:3024:3024))
        (PORT d[12] (3207:3207:3207) (3696:3696:3696))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1186:1186:1186))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (PORT d[0] (1227:1227:1227) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1904:1904:1904))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1660:1660:1660))
        (PORT d[1] (1639:1639:1639) (1919:1919:1919))
        (PORT d[2] (1364:1364:1364) (1585:1585:1585))
        (PORT d[3] (1470:1470:1470) (1734:1734:1734))
        (PORT d[4] (1107:1107:1107) (1293:1293:1293))
        (PORT d[5] (1727:1727:1727) (2044:2044:2044))
        (PORT d[6] (1819:1819:1819) (2141:2141:2141))
        (PORT d[7] (2024:2024:2024) (2376:2376:2376))
        (PORT d[8] (1472:1472:1472) (1696:1696:1696))
        (PORT d[9] (1879:1879:1879) (2201:2201:2201))
        (PORT d[10] (1807:1807:1807) (2074:2074:2074))
        (PORT d[11] (2088:2088:2088) (2453:2453:2453))
        (PORT d[12] (1841:1841:1841) (2177:2177:2177))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1377:1377:1377))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (1495:1495:1495) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2724:2724:2724))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2625:2625:2625))
        (PORT d[1] (2430:2430:2430) (2780:2780:2780))
        (PORT d[2] (2820:2820:2820) (3229:3229:3229))
        (PORT d[3] (3311:3311:3311) (3830:3830:3830))
        (PORT d[4] (4544:4544:4544) (5063:5063:5063))
        (PORT d[5] (3344:3344:3344) (3838:3838:3838))
        (PORT d[6] (3529:3529:3529) (4048:4048:4048))
        (PORT d[7] (3816:3816:3816) (4322:4322:4322))
        (PORT d[8] (2576:2576:2576) (2973:2973:2973))
        (PORT d[9] (2859:2859:2859) (3285:3285:3285))
        (PORT d[10] (3701:3701:3701) (4285:4285:4285))
        (PORT d[11] (2809:2809:2809) (3220:3220:3220))
        (PORT d[12] (3369:3369:3369) (3881:3881:3881))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1250:1250:1250))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1824:1824:1824) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (849:849:849))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (885:885:885) (1013:1013:1013))
        (PORT datad (787:787:787) (886:886:886))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1626:1626:1626))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1385:1385:1385))
        (PORT d[1] (1844:1844:1844) (2147:2147:2147))
        (PORT d[2] (1018:1018:1018) (1192:1192:1192))
        (PORT d[3] (1606:1606:1606) (1888:1888:1888))
        (PORT d[4] (738:738:738) (865:865:865))
        (PORT d[5] (1665:1665:1665) (1984:1984:1984))
        (PORT d[6] (1671:1671:1671) (1974:1974:1974))
        (PORT d[7] (1660:1660:1660) (1907:1907:1907))
        (PORT d[8] (1966:1966:1966) (2282:2282:2282))
        (PORT d[9] (1511:1511:1511) (1772:1772:1772))
        (PORT d[10] (1754:1754:1754) (2001:2001:2001))
        (PORT d[11] (1533:1533:1533) (1798:1798:1798))
        (PORT d[12] (2036:2036:2036) (2411:2411:2411))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1207:1207:1207))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1672:1672:1672) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2743:2743:2743))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2880:2880:2880))
        (PORT d[1] (2897:2897:2897) (3306:3306:3306))
        (PORT d[2] (2627:2627:2627) (3010:3010:3010))
        (PORT d[3] (2616:2616:2616) (2997:2997:2997))
        (PORT d[4] (4754:4754:4754) (5311:5311:5311))
        (PORT d[5] (3310:3310:3310) (3811:3811:3811))
        (PORT d[6] (4070:4070:4070) (4660:4660:4660))
        (PORT d[7] (3335:3335:3335) (3775:3775:3775))
        (PORT d[8] (2544:2544:2544) (2935:2935:2935))
        (PORT d[9] (2686:2686:2686) (3087:3087:3087))
        (PORT d[10] (4050:4050:4050) (4673:4673:4673))
        (PORT d[11] (2826:2826:2826) (3241:3241:3241))
        (PORT d[12] (3730:3730:3730) (4290:4290:4290))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1008:1008:1008))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1567:1567:1567) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1565:1565:1565))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1394:1394:1394))
        (PORT d[1] (1466:1466:1466) (1746:1746:1746))
        (PORT d[2] (1460:1460:1460) (1711:1711:1711))
        (PORT d[3] (1319:1319:1319) (1555:1555:1555))
        (PORT d[4] (1815:1815:1815) (2126:2126:2126))
        (PORT d[5] (1492:1492:1492) (1749:1749:1749))
        (PORT d[6] (1979:1979:1979) (2317:2317:2317))
        (PORT d[7] (1898:1898:1898) (2230:2230:2230))
        (PORT d[8] (997:997:997) (1187:1187:1187))
        (PORT d[9] (1552:1552:1552) (1821:1821:1821))
        (PORT d[10] (1944:1944:1944) (2248:2248:2248))
        (PORT d[11] (1716:1716:1716) (2031:2031:2031))
        (PORT d[12] (1404:1404:1404) (1642:1642:1642))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1294:1294:1294))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT d[0] (1650:1650:1650) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2530:2530:2530))
        (PORT clk (1282:1282:1282) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3044:3044:3044))
        (PORT d[1] (2311:2311:2311) (2614:2614:2614))
        (PORT d[2] (3922:3922:3922) (4514:4514:4514))
        (PORT d[3] (2461:2461:2461) (2818:2818:2818))
        (PORT d[4] (3891:3891:3891) (4354:4354:4354))
        (PORT d[5] (2685:2685:2685) (3078:3078:3078))
        (PORT d[6] (2872:2872:2872) (3296:3296:3296))
        (PORT d[7] (2902:2902:2902) (3263:3263:3263))
        (PORT d[8] (2582:2582:2582) (2956:2956:2956))
        (PORT d[9] (2666:2666:2666) (3051:3051:3051))
        (PORT d[10] (2902:2902:2902) (3352:3352:3352))
        (PORT d[11] (2625:2625:2625) (2985:2985:2985))
        (PORT d[12] (2435:2435:2435) (2785:2785:2785))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1253:1253:1253))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (PORT d[0] (1849:1849:1849) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1632:1632:1632))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1515:1515:1515))
        (PORT d[1] (1996:1996:1996) (2359:2359:2359))
        (PORT d[2] (1175:1175:1175) (1370:1370:1370))
        (PORT d[3] (1486:1486:1486) (1759:1759:1759))
        (PORT d[4] (907:907:907) (1059:1059:1059))
        (PORT d[5] (1630:1630:1630) (1939:1939:1939))
        (PORT d[6] (1787:1787:1787) (2106:2106:2106))
        (PORT d[7] (1318:1318:1318) (1516:1516:1516))
        (PORT d[8] (1803:1803:1803) (2097:2097:2097))
        (PORT d[9] (1662:1662:1662) (1942:1942:1942))
        (PORT d[10] (1591:1591:1591) (1819:1819:1819))
        (PORT d[11] (1400:1400:1400) (1650:1650:1650))
        (PORT d[12] (1992:1992:1992) (2349:2349:2349))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1156:1156:1156))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1293:1293:1293) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2749:2749:2749))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2865:2865:2865))
        (PORT d[1] (2588:2588:2588) (2958:2958:2958))
        (PORT d[2] (2633:2633:2633) (3014:3014:3014))
        (PORT d[3] (3682:3682:3682) (4254:4254:4254))
        (PORT d[4] (4589:4589:4589) (5125:5125:5125))
        (PORT d[5] (3300:3300:3300) (3802:3802:3802))
        (PORT d[6] (4037:4037:4037) (4620:4620:4620))
        (PORT d[7] (3475:3475:3475) (3938:3938:3938))
        (PORT d[8] (2726:2726:2726) (3143:3143:3143))
        (PORT d[9] (2849:2849:2849) (3269:3269:3269))
        (PORT d[10] (4043:4043:4043) (4665:4665:4665))
        (PORT d[11] (2993:2993:2993) (3428:3428:3428))
        (PORT d[12] (3895:3895:3895) (4477:4477:4477))
        (PORT clk (1333:1333:1333) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1054:1054:1054))
        (PORT clk (1333:1333:1333) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1228:1228:1228) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2299:2299:2299))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1810:1810:1810))
        (PORT d[1] (1667:1667:1667) (1950:1950:1950))
        (PORT d[2] (1166:1166:1166) (1359:1359:1359))
        (PORT d[3] (1330:1330:1330) (1576:1576:1576))
        (PORT d[4] (943:943:943) (1104:1104:1104))
        (PORT d[5] (1470:1470:1470) (1757:1757:1757))
        (PORT d[6] (1798:1798:1798) (2118:2118:2118))
        (PORT d[7] (1315:1315:1315) (1514:1514:1514))
        (PORT d[8] (1782:1782:1782) (2068:2068:2068))
        (PORT d[9] (1565:1565:1565) (1834:1834:1834))
        (PORT d[10] (1598:1598:1598) (1830:1830:1830))
        (PORT d[11] (1545:1545:1545) (1822:1822:1822))
        (PORT d[12] (1835:1835:1835) (2172:2172:2172))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (1001:1001:1001))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1302:1302:1302) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2744:2744:2744))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2856:2856:2856))
        (PORT d[1] (2739:2739:2739) (3126:3126:3126))
        (PORT d[2] (2471:2471:2471) (2843:2843:2843))
        (PORT d[3] (3659:3659:3659) (4225:4225:4225))
        (PORT d[4] (4418:4418:4418) (4931:4931:4931))
        (PORT d[5] (3302:3302:3302) (3809:3809:3809))
        (PORT d[6] (3856:3856:3856) (4414:4414:4414))
        (PORT d[7] (3472:3472:3472) (3933:3933:3933))
        (PORT d[8] (2739:2739:2739) (3158:3158:3158))
        (PORT d[9] (2650:2650:2650) (3048:3048:3048))
        (PORT d[10] (3872:3872:3872) (4474:4474:4474))
        (PORT d[11] (2838:2838:2838) (3255:3255:3255))
        (PORT d[12] (2618:2618:2618) (2997:2997:2997))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1219:1219:1219))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1625:1625:1625) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (555:555:555))
        (PORT datab (959:959:959) (1143:1143:1143))
        (PORT datac (462:462:462) (524:524:524))
        (PORT datad (741:741:741) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (545:545:545))
        (PORT datab (962:962:962) (1145:1145:1145))
        (PORT datac (924:924:924) (1065:1065:1065))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (990:990:990))
        (PORT datab (528:528:528) (611:611:611))
        (PORT datad (754:754:754) (859:859:859))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT sload (1376:1376:1376) (1224:1224:1224))
        (PORT ena (1124:1124:1124) (1259:1259:1259))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (801:801:801))
        (PORT datab (456:456:456) (532:532:532))
        (PORT datac (483:483:483) (568:568:568))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (804:804:804))
        (PORT datab (736:736:736) (850:850:850))
        (PORT datac (169:169:169) (203:203:203))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (768:768:768))
        (PORT datab (484:484:484) (559:559:559))
        (PORT datac (472:472:472) (562:562:562))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (399:399:399))
        (PORT datab (484:484:484) (558:558:558))
        (PORT datac (408:408:408) (464:464:464))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (438:438:438))
        (PORT datad (268:268:268) (300:300:300))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (507:507:507))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (759:759:759) (833:833:833))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (436:436:436))
        (PORT datab (368:368:368) (445:445:445))
        (PORT datac (157:157:157) (211:211:211))
        (PORT datad (408:408:408) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datab (436:436:436) (535:535:535))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (408:408:408) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (266:266:266))
        (PORT datab (118:118:118) (153:153:153))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (321:321:321) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (659:659:659))
        (PORT datab (180:180:180) (238:238:238))
        (PORT datac (349:349:349) (420:420:420))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (695:695:695))
        (PORT datab (696:696:696) (824:824:824))
        (PORT datac (572:572:572) (681:681:681))
        (PORT datad (693:693:693) (823:823:823))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (854:854:854))
        (PORT datab (737:737:737) (875:875:875))
        (PORT datac (316:316:316) (382:382:382))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (687:687:687))
        (PORT datab (700:700:700) (829:829:829))
        (PORT datac (580:580:580) (690:690:690))
        (PORT datad (691:691:691) (820:820:820))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (834:834:834))
        (PORT datab (740:740:740) (881:881:881))
        (PORT datac (317:317:317) (386:386:386))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (332:332:332) (394:394:394))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (418:418:418))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1273:1273:1273) (1415:1415:1415))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1196:1196:1196))
        (PORT asdata (304:304:304) (344:344:344))
        (PORT ena (1018:1018:1018) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1153:1153:1153))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1815:1815:1815))
        (PORT d[1] (1821:1821:1821) (2165:2165:2165))
        (PORT d[2] (1186:1186:1186) (1383:1383:1383))
        (PORT d[3] (1644:1644:1644) (1938:1938:1938))
        (PORT d[4] (935:935:935) (1095:1095:1095))
        (PORT d[5] (1893:1893:1893) (2228:2228:2228))
        (PORT d[6] (1821:1821:1821) (2143:2143:2143))
        (PORT d[7] (1314:1314:1314) (1518:1518:1518))
        (PORT d[8] (1581:1581:1581) (1835:1835:1835))
        (PORT d[9] (2078:2078:2078) (2428:2428:2428))
        (PORT d[10] (1764:1764:1764) (2011:2011:2011))
        (PORT d[11] (1715:1715:1715) (2019:2019:2019))
        (PORT d[12] (1824:1824:1824) (2161:2161:2161))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1318:1318:1318))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (1550:1550:1550) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2589:2589:2589))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2835:2835:2835))
        (PORT d[1] (2426:2426:2426) (2770:2770:2770))
        (PORT d[2] (2644:2644:2644) (3032:3032:3032))
        (PORT d[3] (3488:3488:3488) (4028:4028:4028))
        (PORT d[4] (4565:4565:4565) (5098:5098:5098))
        (PORT d[5] (3308:3308:3308) (3806:3806:3806))
        (PORT d[6] (3856:3856:3856) (4417:4417:4417))
        (PORT d[7] (3643:3643:3643) (4130:4130:4130))
        (PORT d[8] (2734:2734:2734) (3147:3147:3147))
        (PORT d[9] (2803:2803:2803) (3211:3211:3211))
        (PORT d[10] (3900:3900:3900) (4516:4516:4516))
        (PORT d[11] (2817:2817:2817) (3225:3225:3225))
        (PORT d[12] (3416:3416:3416) (3940:3940:3940))
        (PORT clk (1325:1325:1325) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1202:1202:1202))
        (PORT clk (1325:1325:1325) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1257:1257:1257) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1174:1174:1174))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1383:1383:1383))
        (PORT d[1] (1649:1649:1649) (1929:1929:1929))
        (PORT d[2] (1342:1342:1342) (1557:1557:1557))
        (PORT d[3] (1633:1633:1633) (1923:1923:1923))
        (PORT d[4] (1081:1081:1081) (1260:1260:1260))
        (PORT d[5] (2204:2204:2204) (2617:2617:2617))
        (PORT d[6] (1815:1815:1815) (2137:2137:2137))
        (PORT d[7] (1147:1147:1147) (1326:1326:1326))
        (PORT d[8] (2021:2021:2021) (2348:2348:2348))
        (PORT d[9] (2067:2067:2067) (2414:2414:2414))
        (PORT d[10] (1777:1777:1777) (2030:2030:2030))
        (PORT d[11] (1709:1709:1709) (2012:2012:2012))
        (PORT d[12] (1618:1618:1618) (1907:1907:1907))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1172:1172:1172))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1475:1475:1475) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2607:2607:2607))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2619:2619:2619))
        (PORT d[1] (2276:2276:2276) (2602:2602:2602))
        (PORT d[2] (2662:2662:2662) (3062:3062:3062))
        (PORT d[3] (3488:3488:3488) (4027:4027:4027))
        (PORT d[4] (4396:4396:4396) (4906:4906:4906))
        (PORT d[5] (3307:3307:3307) (3806:3806:3806))
        (PORT d[6] (3711:3711:3711) (4256:4256:4256))
        (PORT d[7] (3657:3657:3657) (4148:4148:4148))
        (PORT d[8] (2901:2901:2901) (3338:3338:3338))
        (PORT d[9] (2812:2812:2812) (3224:3224:3224))
        (PORT d[10] (3889:3889:3889) (4501:4501:4501))
        (PORT d[11] (2803:2803:2803) (3210:3210:3210))
        (PORT d[12] (3402:3402:3402) (3919:3919:3919))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1305:1305:1305))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (1835:1835:1835) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2147:2147:2147))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1750:1750:1750))
        (PORT d[1] (1251:1251:1251) (1494:1494:1494))
        (PORT d[2] (1242:1242:1242) (1459:1459:1459))
        (PORT d[3] (1700:1700:1700) (1987:1987:1987))
        (PORT d[4] (2018:2018:2018) (2365:2365:2365))
        (PORT d[5] (1320:1320:1320) (1557:1557:1557))
        (PORT d[6] (1936:1936:1936) (2265:2265:2265))
        (PORT d[7] (1902:1902:1902) (2240:2240:2240))
        (PORT d[8] (1217:1217:1217) (1450:1450:1450))
        (PORT d[9] (1555:1555:1555) (1825:1825:1825))
        (PORT d[10] (2280:2280:2280) (2645:2645:2645))
        (PORT d[11] (1852:1852:1852) (2178:2178:2178))
        (PORT d[12] (1412:1412:1412) (1649:1649:1649))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1236:1236:1236))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1722:1722:1722) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2632:2632:2632))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3306:3306:3306))
        (PORT d[1] (2685:2685:2685) (3039:3039:3039))
        (PORT d[2] (3371:3371:3371) (3885:3885:3885))
        (PORT d[3] (2821:2821:2821) (3229:3229:3229))
        (PORT d[4] (4281:4281:4281) (4810:4810:4810))
        (PORT d[5] (3030:3030:3030) (3477:3477:3477))
        (PORT d[6] (3422:3422:3422) (3921:3921:3921))
        (PORT d[7] (4265:4265:4265) (4848:4848:4848))
        (PORT d[8] (2587:2587:2587) (2967:2967:2967))
        (PORT d[9] (2465:2465:2465) (2813:2813:2813))
        (PORT d[10] (2709:2709:2709) (3123:3123:3123))
        (PORT d[11] (3189:3189:3189) (3633:3633:3633))
        (PORT d[12] (2432:2432:2432) (2784:2784:2784))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1218:1218:1218))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1438:1438:1438) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (1039:1039:1039))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1270:1270:1270))
        (PORT d[1] (1267:1267:1267) (1500:1500:1500))
        (PORT d[2] (1295:1295:1295) (1506:1506:1506))
        (PORT d[3] (1311:1311:1311) (1549:1549:1549))
        (PORT d[4] (1147:1147:1147) (1333:1333:1333))
        (PORT d[5] (1408:1408:1408) (1678:1678:1678))
        (PORT d[6] (1615:1615:1615) (1881:1881:1881))
        (PORT d[7] (1605:1605:1605) (1844:1844:1844))
        (PORT d[8] (1326:1326:1326) (1556:1556:1556))
        (PORT d[9] (1319:1319:1319) (1555:1555:1555))
        (PORT d[10] (1318:1318:1318) (1519:1519:1519))
        (PORT d[11] (1128:1128:1128) (1331:1331:1331))
        (PORT d[12] (1781:1781:1781) (2093:2093:2093))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1352:1352:1352))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (1621:1621:1621) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2696:2696:2696))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (3158:3158:3158))
        (PORT d[1] (2621:2621:2621) (2998:2998:2998))
        (PORT d[2] (2728:2728:2728) (3147:3147:3147))
        (PORT d[3] (3935:3935:3935) (4546:4546:4546))
        (PORT d[4] (4332:4332:4332) (4849:4849:4849))
        (PORT d[5] (2889:2889:2889) (3310:3310:3310))
        (PORT d[6] (3918:3918:3918) (4498:4498:4498))
        (PORT d[7] (3139:3139:3139) (3549:3549:3549))
        (PORT d[8] (2668:2668:2668) (3064:3064:3064))
        (PORT d[9] (2476:2476:2476) (2843:2843:2843))
        (PORT d[10] (3072:3072:3072) (3524:3524:3524))
        (PORT d[11] (3450:3450:3450) (3936:3936:3936))
        (PORT d[12] (2643:2643:2643) (3048:3048:3048))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1097:1097:1097))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (1397:1397:1397) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (800:800:800))
        (PORT datab (753:753:753) (888:888:888))
        (PORT datac (924:924:924) (1106:1106:1106))
        (PORT datad (583:583:583) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (891:891:891))
        (PORT datab (756:756:756) (891:891:891))
        (PORT datac (641:641:641) (726:726:726))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1955:1955:1955))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1341:1341:1341))
        (PORT d[1] (1648:1648:1648) (1953:1953:1953))
        (PORT d[2] (1429:1429:1429) (1677:1677:1677))
        (PORT d[3] (1353:1353:1353) (1598:1598:1598))
        (PORT d[4] (2166:2166:2166) (2518:2518:2518))
        (PORT d[5] (1369:1369:1369) (1624:1624:1624))
        (PORT d[6] (1774:1774:1774) (2082:2082:2082))
        (PORT d[7] (1682:1682:1682) (1994:1994:1994))
        (PORT d[8] (1010:1010:1010) (1207:1207:1207))
        (PORT d[9] (1331:1331:1331) (1578:1578:1578))
        (PORT d[10] (2304:2304:2304) (2665:2665:2665))
        (PORT d[11] (2196:2196:2196) (2572:2572:2572))
        (PORT d[12] (1580:1580:1580) (1837:1837:1837))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1360:1360:1360))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1712:1712:1712) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2656:2656:2656))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (3094:3094:3094))
        (PORT d[1] (2885:2885:2885) (3269:3269:3269))
        (PORT d[2] (3570:3570:3570) (4115:4115:4115))
        (PORT d[3] (2448:2448:2448) (2804:2804:2804))
        (PORT d[4] (3930:3930:3930) (4408:4408:4408))
        (PORT d[5] (2668:2668:2668) (3058:3058:3058))
        (PORT d[6] (3224:3224:3224) (3690:3690:3690))
        (PORT d[7] (4252:4252:4252) (4833:4833:4833))
        (PORT d[8] (2438:2438:2438) (2798:2798:2798))
        (PORT d[9] (2717:2717:2717) (3115:3115:3115))
        (PORT d[10] (3016:3016:3016) (3472:3472:3472))
        (PORT d[11] (2984:2984:2984) (3395:3395:3395))
        (PORT d[12] (2470:2470:2470) (2831:2831:2831))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1241:1241:1241))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1711:1711:1711) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1219:1219:1219))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1132:1132:1132))
        (PORT d[1] (1268:1268:1268) (1499:1499:1499))
        (PORT d[2] (1451:1451:1451) (1679:1679:1679))
        (PORT d[3] (1459:1459:1459) (1710:1710:1710))
        (PORT d[4] (1154:1154:1154) (1337:1337:1337))
        (PORT d[5] (1112:1112:1112) (1333:1333:1333))
        (PORT d[6] (1986:1986:1986) (2334:2334:2334))
        (PORT d[7] (1826:1826:1826) (2137:2137:2137))
        (PORT d[8] (1158:1158:1158) (1355:1355:1355))
        (PORT d[9] (1470:1470:1470) (1722:1722:1722))
        (PORT d[10] (1306:1306:1306) (1501:1501:1501))
        (PORT d[11] (891:891:891) (1042:1042:1042))
        (PORT d[12] (1222:1222:1222) (1440:1440:1440))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1389:1389:1389))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1482:1482:1482) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2534:2534:2534))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (3345:3345:3345))
        (PORT d[1] (2439:2439:2439) (2795:2795:2795))
        (PORT d[2] (2727:2727:2727) (3146:3146:3146))
        (PORT d[3] (2471:2471:2471) (2832:2832:2832))
        (PORT d[4] (4350:4350:4350) (4875:4875:4875))
        (PORT d[5] (3196:3196:3196) (3663:3663:3663))
        (PORT d[6] (3934:3934:3934) (4517:4517:4517))
        (PORT d[7] (3117:3117:3117) (3518:3518:3518))
        (PORT d[8] (2502:2502:2502) (2893:2893:2893))
        (PORT d[9] (2661:2661:2661) (3058:3058:3058))
        (PORT d[10] (3060:3060:3060) (3511:3511:3511))
        (PORT d[11] (3461:3461:3461) (3950:3950:3950))
        (PORT d[12] (2808:2808:2808) (3230:3230:3230))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (871:871:871))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1388:1388:1388) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1671:1671:1671))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1148:1148:1148))
        (PORT d[1] (1723:1723:1723) (2034:2034:2034))
        (PORT d[2] (1644:1644:1644) (1903:1903:1903))
        (PORT d[3] (1281:1281:1281) (1519:1519:1519))
        (PORT d[4] (1983:1983:1983) (2300:2300:2300))
        (PORT d[5] (1558:1558:1558) (1846:1846:1846))
        (PORT d[6] (1636:1636:1636) (1937:1937:1937))
        (PORT d[7] (1320:1320:1320) (1530:1530:1530))
        (PORT d[8] (1551:1551:1551) (1800:1800:1800))
        (PORT d[9] (1700:1700:1700) (1996:1996:1996))
        (PORT d[10] (1311:1311:1311) (1507:1507:1507))
        (PORT d[11] (1492:1492:1492) (1757:1757:1757))
        (PORT d[12] (1876:1876:1876) (2210:2210:2210))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1280:1280:1280))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1554:1554:1554) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2370:2370:2370))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3181:3181:3181))
        (PORT d[1] (2454:2454:2454) (2815:2815:2815))
        (PORT d[2] (3106:3106:3106) (3582:3582:3582))
        (PORT d[3] (3583:3583:3583) (4147:4147:4147))
        (PORT d[4] (4111:4111:4111) (4575:4575:4575))
        (PORT d[5] (2663:2663:2663) (3049:3049:3049))
        (PORT d[6] (3568:3568:3568) (4102:4102:4102))
        (PORT d[7] (3501:3501:3501) (3958:3958:3958))
        (PORT d[8] (2694:2694:2694) (3110:3110:3110))
        (PORT d[9] (2934:2934:2934) (3368:3368:3368))
        (PORT d[10] (3693:3693:3693) (4263:4263:4263))
        (PORT d[11] (3048:3048:3048) (3461:3461:3461))
        (PORT d[12] (2818:2818:2818) (3247:3247:3247))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1122:1122:1122))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1348:1348:1348) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1476:1476:1476))
        (PORT datab (1330:1330:1330) (1560:1560:1560))
        (PORT datac (502:502:502) (563:563:563))
        (PORT datad (499:499:499) (564:564:564))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1947:1947:1947))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1388:1388:1388))
        (PORT d[1] (1598:1598:1598) (1885:1885:1885))
        (PORT d[2] (1468:1468:1468) (1722:1722:1722))
        (PORT d[3] (1341:1341:1341) (1585:1585:1585))
        (PORT d[4] (1975:1975:1975) (2300:2300:2300))
        (PORT d[5] (1363:1363:1363) (1617:1617:1617))
        (PORT d[6] (1817:1817:1817) (2135:2135:2135))
        (PORT d[7] (1726:1726:1726) (2038:2038:2038))
        (PORT d[8] (1080:1080:1080) (1282:1282:1282))
        (PORT d[9] (1565:1565:1565) (1837:1837:1837))
        (PORT d[10] (2092:2092:2092) (2416:2416:2416))
        (PORT d[11] (1863:1863:1863) (2198:2198:2198))
        (PORT d[12] (1423:1423:1423) (1666:1666:1666))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1281:1281:1281))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (1651:1651:1651) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2828:2828:2828))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2873:2873:2873))
        (PORT d[1] (3059:3059:3059) (3461:3461:3461))
        (PORT d[2] (3748:3748:3748) (4316:4316:4316))
        (PORT d[3] (2466:2466:2466) (2827:2827:2827))
        (PORT d[4] (3908:3908:3908) (4383:4383:4383))
        (PORT d[5] (2643:2643:2643) (3025:3025:3025))
        (PORT d[6] (2850:2850:2850) (3262:3262:3262))
        (PORT d[7] (4260:4260:4260) (4839:4839:4839))
        (PORT d[8] (2617:2617:2617) (3010:3010:3010))
        (PORT d[9] (2693:2693:2693) (3088:3088:3088))
        (PORT d[10] (3034:3034:3034) (3493:3493:3493))
        (PORT d[11] (2808:2808:2808) (3195:3195:3195))
        (PORT d[12] (2449:2449:2449) (2801:2801:2801))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1227:1227:1227))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (2009:2009:2009) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1532:1532:1532))
        (PORT datab (765:765:765) (886:886:886))
        (PORT datac (256:256:256) (289:289:289))
        (PORT datad (860:860:860) (994:994:994))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1170:1170:1170))
        (PORT datab (357:357:357) (427:427:427))
        (PORT datad (696:696:696) (812:812:812))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (676:676:676) (746:746:746))
        (PORT sload (966:966:966) (870:870:870))
        (PORT ena (1137:1137:1137) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (969:969:969))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (654:654:654) (769:769:769))
        (PORT datad (276:276:276) (313:313:313))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (457:457:457))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (665:665:665) (785:785:785))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (805:805:805))
        (PORT datab (389:389:389) (467:467:467))
        (PORT datac (675:675:675) (796:796:796))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (918:918:918))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (320:320:320) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (719:719:719))
        (PORT datab (495:495:495) (581:581:581))
        (PORT datac (465:465:465) (551:551:551))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (867:867:867))
        (PORT datab (496:496:496) (582:582:582))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_r\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_r\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SR_r\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SR_r\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SR_r\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (378:378:378) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1689:1689:1689))
        (PORT datab (2013:2013:2013) (1735:1735:1735))
        (PORT datad (205:205:205) (254:254:254))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (460:460:460))
        (PORT datab (1614:1614:1614) (1394:1394:1394))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (455:455:455) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1119:1119:1119))
        (PORT datab (2095:2095:2095) (1806:1806:1806))
        (PORT datad (299:299:299) (353:353:353))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (287:287:287))
        (PORT datab (2014:2014:2014) (1736:1736:1736))
        (PORT datac (359:359:359) (431:431:431))
        (PORT datad (350:350:350) (411:411:411))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2531:2531:2531))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1296:1296:1296))
        (PORT datab (2117:2117:2117) (1841:1841:1841))
        (PORT datad (354:354:354) (421:421:421))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1280:1280:1280))
        (PORT datab (538:538:538) (631:631:631))
        (PORT datac (431:431:431) (493:493:493))
        (PORT datad (810:810:810) (950:950:950))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1647:1647:1647))
        (PORT datab (1535:1535:1535) (1317:1317:1317))
        (PORT datad (639:639:639) (761:761:761))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (450:450:450))
        (PORT datab (1395:1395:1395) (1208:1208:1208))
        (PORT datac (1091:1091:1091) (1251:1251:1251))
        (PORT datad (472:472:472) (536:536:536))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2210:2210:2210) (2508:2508:2508))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1437:1437:1437))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1687:1687:1687))
        (PORT datab (2012:2012:2012) (1735:1735:1735))
        (PORT datad (426:426:426) (490:490:490))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (475:475:475))
        (PORT datab (1615:1615:1615) (1395:1395:1395))
        (PORT datac (474:474:474) (565:565:565))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1464:1464:1464))
        (PORT datab (1679:1679:1679) (1436:1436:1436))
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (2015:2015:2015) (1738:1738:1738))
        (PORT datac (348:348:348) (419:419:419))
        (PORT datad (500:500:500) (586:586:586))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2526:2526:2526))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1691:1691:1691))
        (PORT datab (2015:2015:2015) (1737:1737:1737))
        (PORT datad (511:511:511) (597:597:597))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1693:1693:1693))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (482:482:482) (559:559:559))
        (PORT datad (637:637:637) (735:735:735))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (PORT datab (2112:2112:2112) (1837:1837:1837))
        (PORT datad (2157:2157:2157) (1867:1867:1867))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (717:717:717))
        (PORT datab (2013:2013:2013) (1735:1735:1735))
        (PORT datac (619:619:619) (744:744:744))
        (PORT datad (329:329:329) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2525:2525:2525))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1564:1564:1564))
        (PORT datab (1522:1522:1522) (1296:1296:1296))
        (PORT datad (238:238:238) (292:292:292))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1564:1564:1564))
        (PORT datab (320:320:320) (394:394:394))
        (PORT datac (761:761:761) (873:873:873))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1298:1298:1298))
        (PORT datab (2114:2114:2114) (1839:1839:1839))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (592:592:592))
        (PORT datab (1516:1516:1516) (1291:1291:1291))
        (PORT datac (475:475:475) (555:555:555))
        (PORT datad (317:317:317) (372:372:372))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2647:2647:2647))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1122:1122:1122))
        (PORT datab (2095:2095:2095) (1806:1806:1806))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (467:467:467))
        (PORT datab (1500:1500:1500) (1283:1283:1283))
        (PORT datac (412:412:412) (460:460:460))
        (PORT datad (454:454:454) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1397:1397:1397))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datad (1465:1465:1465) (1258:1258:1258))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1395:1395:1395))
        (PORT datab (374:374:374) (456:456:456))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (496:496:496) (579:579:579))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2502:2502:2502) (2845:2845:2845))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1435:1435:1435))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1644:1644:1644))
        (PORT datab (1538:1538:1538) (1320:1320:1320))
        (PORT datac (195:195:195) (249:249:249))
        (PORT datad (373:373:373) (451:451:451))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1646:1646:1646))
        (PORT datab (399:399:399) (488:488:488))
        (PORT datac (370:370:370) (449:449:449))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1646:1646:1646))
        (PORT datab (383:383:383) (464:464:464))
        (PORT datad (1510:1510:1510) (1302:1302:1302))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (603:603:603))
        (PORT datab (1539:1539:1539) (1321:1321:1321))
        (PORT datac (334:334:334) (396:396:396))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2311:2311:2311) (2632:2632:2632))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1441:1441:1441))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (1860:1860:1860))
        (PORT datab (1717:1717:1717) (1472:1472:1472))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1643:1643:1643))
        (PORT datab (391:391:391) (471:471:471))
        (PORT datac (303:303:303) (361:361:361))
        (PORT datad (264:264:264) (298:298:298))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1643:1643:1643))
        (PORT datab (1539:1539:1539) (1321:1321:1321))
        (PORT datad (389:389:389) (465:465:465))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (283:283:283))
        (PORT datab (1540:1540:1540) (1322:1322:1322))
        (PORT datac (360:360:360) (433:433:433))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2314:2314:2314) (2635:2635:2635))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1441:1441:1441))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1393:1393:1393))
        (PORT datab (1498:1498:1498) (1281:1281:1281))
        (PORT datad (496:496:496) (570:570:570))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1396:1396:1396))
        (PORT datab (875:875:875) (1043:1043:1043))
        (PORT datac (597:597:597) (691:691:691))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (1861:1861:1861))
        (PORT datab (1718:1718:1718) (1473:1473:1473))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1207:1207:1207))
        (PORT datab (948:948:948) (1092:1092:1092))
        (PORT datac (624:624:624) (728:728:728))
        (PORT datad (597:597:597) (673:673:673))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2502:2502:2502) (2844:2844:2844))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1435:1435:1435))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1119:1119:1119))
        (PORT datab (2095:2095:2095) (1806:1806:1806))
        (PORT datad (313:313:313) (378:378:378))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (380:380:380))
        (PORT datab (1502:1502:1502) (1284:1284:1284))
        (PORT datac (515:515:515) (593:593:593))
        (PORT datad (530:530:530) (616:616:616))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1392:1392:1392))
        (PORT datab (1502:1502:1502) (1285:1285:1285))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1391:1391:1391))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (795:795:795) (919:919:919))
        (PORT datad (523:523:523) (611:611:611))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2501:2501:2501) (2844:2844:2844))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1435:1435:1435))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1117:1117:1117))
        (PORT datab (1611:1611:1611) (1390:1390:1390))
        (PORT datad (310:310:310) (371:371:371))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1119:1119:1119))
        (PORT datab (212:212:212) (274:274:274))
        (PORT datac (759:759:759) (881:881:881))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (1854:1854:1854))
        (PORT datab (1712:1712:1712) (1467:1467:1467))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (273:273:273))
        (PORT datab (1610:1610:1610) (1389:1389:1389))
        (PORT datac (304:304:304) (370:370:370))
        (PORT datad (433:433:433) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2217:2217:2217) (2517:2517:2517))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1691:1691:1691))
        (PORT datab (2015:2015:2015) (1737:1737:1737))
        (PORT datad (197:197:197) (248:248:248))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1612:1612:1612) (1393:1393:1393))
        (PORT datac (365:365:365) (433:433:433))
        (PORT datad (476:476:476) (558:558:558))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (1853:1853:1853))
        (PORT datab (1711:1711:1711) (1466:1466:1466))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (563:563:563))
        (PORT datab (2014:2014:2014) (1736:1736:1736))
        (PORT datac (369:369:369) (450:450:450))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2533:2533:2533))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1564:1564:1564))
        (PORT datab (1518:1518:1518) (1293:1293:1293))
        (PORT datad (234:234:234) (287:287:287))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1564:1564:1564))
        (PORT datab (806:806:806) (952:952:952))
        (PORT datac (331:331:331) (396:396:396))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (1862:1862:1862))
        (PORT datab (1719:1719:1719) (1474:1474:1474))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (419:419:419))
        (PORT datab (1518:1518:1518) (1293:1293:1293))
        (PORT datac (286:286:286) (329:329:329))
        (PORT datad (340:340:340) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2648:2648:2648))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1423:1423:1423))
        (PORT datab (1881:1881:1881) (1618:1618:1618))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1646:1646:1646))
        (PORT datab (313:313:313) (378:378:378))
        (PORT datac (366:366:366) (450:450:450))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1645:1645:1645))
        (PORT datab (1536:1536:1536) (1319:1319:1319))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (279:279:279))
        (PORT datab (1538:1538:1538) (1320:1320:1320))
        (PORT datac (371:371:371) (448:448:448))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2313:2313:2313) (2634:2634:2634))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1441:1441:1441))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1396:1396:1396))
        (PORT datab (1490:1490:1490) (1274:1274:1274))
        (PORT datad (206:206:206) (261:261:261))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (632:632:632))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (636:636:636) (743:743:743))
        (PORT datad (1595:1595:1595) (1371:1371:1371))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1420:1420:1420))
        (PORT datab (1882:1882:1882) (1619:1619:1619))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (672:672:672))
        (PORT datab (1499:1499:1499) (1282:1282:1282))
        (PORT datac (511:511:511) (602:602:602))
        (PORT datad (485:485:485) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2503:2503:2503) (2845:2845:2845))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1435:1435:1435))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1279:1279:1279))
        (PORT datab (1393:1393:1393) (1206:1206:1206))
        (PORT datad (347:347:347) (405:405:405))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (458:458:458))
        (PORT datab (1392:1392:1392) (1206:1206:1206))
        (PORT datac (357:357:357) (418:418:418))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1379:1379:1379))
        (PORT datab (1663:1663:1663) (1429:1429:1429))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1278:1278:1278))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (367:367:367) (443:443:443))
        (PORT datad (329:329:329) (383:383:383))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2210:2210:2210) (2508:2508:2508))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|Out_r\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1437:1437:1437))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2110:2110:2110) (2396:2396:2396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT asdata (2495:2495:2495) (2823:2823:2823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (656:656:656))
        (PORT datab (484:484:484) (552:552:552))
        (PORT datac (153:153:153) (208:208:208))
        (PORT datad (780:780:780) (910:910:910))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (1036:1036:1036) (1185:1185:1185))
        (PORT datad (922:922:922) (1019:1019:1019))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1039:1039:1039))
        (PORT datab (464:464:464) (531:531:531))
        (PORT datac (159:159:159) (215:215:215))
        (PORT datad (775:775:775) (905:905:905))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (764:764:764) (871:871:871))
        (PORT datac (749:749:749) (856:856:856))
        (PORT datad (781:781:781) (911:911:911))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT asdata (2430:2430:2430) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (1351:1351:1351) (1579:1579:1579))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (757:757:757))
        (PORT datab (793:793:793) (932:932:932))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (717:717:717) (804:804:804))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (845:845:845) (978:978:978))
        (PORT datac (603:603:603) (692:692:692))
        (PORT datad (776:776:776) (906:906:906))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1439:1439:1439))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (514:514:514) (587:587:587))
        (PORT datad (2229:2229:2229) (2528:2528:2528))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1030:1030:1030))
        (PORT datab (797:797:797) (906:906:906))
        (PORT datac (153:153:153) (208:208:208))
        (PORT datad (621:621:621) (701:701:701))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1352:1352:1352) (1580:1580:1580))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (421:421:421))
        (PORT datab (655:655:655) (745:745:745))
        (PORT datac (1762:1762:1762) (1977:1977:1977))
        (PORT datad (1429:1429:1429) (1622:1622:1622))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (679:679:679))
        (PORT datab (399:399:399) (450:450:450))
        (PORT datac (1324:1324:1324) (1508:1508:1508))
        (PORT datad (704:704:704) (800:800:800))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (2017:2017:2017))
        (PORT datab (1340:1340:1340) (1529:1529:1529))
        (PORT datac (608:608:608) (693:693:693))
        (PORT datad (552:552:552) (616:616:616))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (2018:2018:2018))
        (PORT datab (965:965:965) (1119:1119:1119))
        (PORT datac (474:474:474) (546:546:546))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1435:1435:1435))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (433:433:433))
        (PORT datab (1203:1203:1203) (1417:1417:1417))
        (PORT datac (1637:1637:1637) (1864:1864:1864))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (728:728:728))
        (PORT datab (872:872:872) (1011:1011:1011))
        (PORT datac (703:703:703) (797:797:797))
        (PORT datad (2241:2241:2241) (2550:2550:2550))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (444:444:444))
        (PORT datab (1109:1109:1109) (1258:1258:1258))
        (PORT datac (2512:2512:2512) (2851:2851:2851))
        (PORT datad (678:678:678) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1483:1483:1483))
        (PORT datab (1331:1331:1331) (1525:1525:1525))
        (PORT datac (1095:1095:1095) (1236:1236:1236))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (890:890:890))
        (PORT datac (725:725:725) (824:824:824))
        (PORT datad (1225:1225:1225) (1398:1398:1398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (2017:2017:2017))
        (PORT datab (1341:1341:1341) (1530:1530:1530))
        (PORT datac (798:798:798) (914:914:914))
        (PORT datad (622:622:622) (705:705:705))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (648:648:648))
        (PORT datab (596:596:596) (676:676:676))
        (PORT datac (1325:1325:1325) (1510:1510:1510))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1647:1647:1647))
        (PORT datab (1764:1764:1764) (1988:1988:1988))
        (PORT datac (484:484:484) (549:549:549))
        (PORT datad (517:517:517) (566:566:566))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (605:605:605))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (519:519:519) (594:594:594))
        (PORT datad (1429:1429:1429) (1622:1622:1622))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1238:1238:1238) (1413:1413:1413))
        (PORT datad (700:700:700) (793:793:793))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (596:596:596))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (638:638:638) (752:752:752))
        (PORT datad (1068:1068:1068) (1239:1239:1239))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (929:929:929))
        (PORT datab (195:195:195) (236:236:236))
        (PORT datac (461:461:461) (544:544:544))
        (PORT datad (468:468:468) (536:536:536))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (987:987:987))
        (PORT datab (961:961:961) (1105:1105:1105))
        (PORT datac (854:854:854) (943:943:943))
        (PORT datad (2378:2378:2378) (2697:2697:2697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2389:2389:2389) (2720:2720:2720))
        (PORT datab (873:873:873) (985:985:985))
        (PORT datac (977:977:977) (1086:1086:1086))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (650:650:650))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (1001:1001:1001) (1177:1177:1177))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2724:2724:2724))
        (PORT datab (371:371:371) (429:429:429))
        (PORT datac (946:946:946) (1085:1085:1085))
        (PORT datad (445:445:445) (500:500:500))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2724:2724:2724))
        (PORT datab (468:468:468) (539:539:539))
        (PORT datac (690:690:690) (780:780:780))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (399:399:399))
        (PORT datab (2348:2348:2348) (2662:2662:2662))
        (PORT datac (1390:1390:1390) (1569:1569:1569))
        (PORT datad (506:506:506) (577:577:577))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (712:712:712))
        (PORT datab (961:961:961) (1105:1105:1105))
        (PORT datac (616:616:616) (714:714:714))
        (PORT datad (438:438:438) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (999:999:999) (1175:1175:1175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (826:826:826))
        (PORT datab (1266:1266:1266) (1468:1468:1468))
        (PORT datac (827:827:827) (931:931:931))
        (PORT datad (1146:1146:1146) (1341:1341:1341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (925:925:925))
        (PORT datab (1264:1264:1264) (1465:1465:1465))
        (PORT datac (1019:1019:1019) (1154:1154:1154))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (561:561:561))
        (PORT datab (1265:1265:1265) (1467:1467:1467))
        (PORT datac (489:489:489) (556:556:556))
        (PORT datad (1145:1145:1145) (1340:1340:1340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1384:1384:1384))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1238:1238:1238) (1431:1431:1431))
        (PORT datad (1145:1145:1145) (1340:1340:1340))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1576:1576:1576) (1849:1849:1849))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1168:1168:1168))
        (PORT datab (648:648:648) (746:746:746))
        (PORT datac (1038:1038:1038) (1220:1220:1220))
        (PORT datad (1445:1445:1445) (1666:1666:1666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (717:717:717))
        (PORT datab (1462:1462:1462) (1690:1690:1690))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (612:612:612) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (823:823:823))
        (PORT datab (1463:1463:1463) (1691:1691:1691))
        (PORT datac (1041:1041:1041) (1224:1224:1224))
        (PORT datad (884:884:884) (1018:1018:1018))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (697:697:697))
        (PORT datab (867:867:867) (990:990:990))
        (PORT datac (1039:1039:1039) (1221:1221:1221))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1595:1595:1595) (1878:1878:1878))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (504:504:504))
        (PORT datab (1464:1464:1464) (1692:1692:1692))
        (PORT datac (1040:1040:1040) (1222:1222:1222))
        (PORT datad (593:593:593) (663:663:663))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (688:688:688))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1042:1042:1042) (1225:1225:1225))
        (PORT datad (803:803:803) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (742:742:742))
        (PORT datab (645:645:645) (741:741:741))
        (PORT datac (1042:1042:1042) (1225:1225:1225))
        (PORT datad (1442:1442:1442) (1664:1664:1664))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1117:1117:1117))
        (PORT datab (1464:1464:1464) (1692:1692:1692))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (596:596:596) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1582:1582:1582) (1859:1859:1859))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (715:715:715))
        (PORT datab (1464:1464:1464) (1692:1692:1692))
        (PORT datac (1039:1039:1039) (1222:1222:1222))
        (PORT datad (462:462:462) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (586:586:586) (664:664:664))
        (PORT datac (1038:1038:1038) (1220:1220:1220))
        (PORT datad (772:772:772) (878:878:878))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (681:681:681))
        (PORT datab (1060:1060:1060) (1249:1249:1249))
        (PORT datac (610:610:610) (693:693:693))
        (PORT datad (1442:1442:1442) (1664:1664:1664))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1013:1013:1013))
        (PORT datab (1463:1463:1463) (1692:1692:1692))
        (PORT datac (858:858:858) (981:981:981))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (1579:1579:1579) (1856:1856:1856))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1405:1405:1405))
        (PORT datab (1270:1270:1270) (1472:1472:1472))
        (PORT datac (647:647:647) (733:733:733))
        (PORT datad (1148:1148:1148) (1343:1343:1343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1271:1271:1271) (1473:1473:1473))
        (PORT datac (681:681:681) (780:780:780))
        (PORT datad (624:624:624) (706:706:706))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (828:828:828))
        (PORT datab (1267:1267:1267) (1469:1469:1469))
        (PORT datac (737:737:737) (837:837:837))
        (PORT datad (1146:1146:1146) (1341:1341:1341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1328:1328:1328))
        (PORT datab (1164:1164:1164) (1369:1369:1369))
        (PORT datac (1369:1369:1369) (1536:1536:1536))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (1576:1576:1576) (1849:1849:1849))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (609:609:609))
        (PORT datab (1160:1160:1160) (1364:1364:1364))
        (PORT datac (456:456:456) (522:522:522))
        (PORT datad (1244:1244:1244) (1438:1438:1438))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1022:1022:1022))
        (PORT datab (1160:1160:1160) (1365:1365:1365))
        (PORT datac (730:730:730) (832:832:832))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (848:848:848))
        (PORT datab (1269:1269:1269) (1472:1472:1472))
        (PORT datac (481:481:481) (550:550:550))
        (PORT datad (1148:1148:1148) (1343:1343:1343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1271:1271:1271) (1474:1474:1474))
        (PORT datac (486:486:486) (548:548:548))
        (PORT datad (452:452:452) (509:509:509))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (1579:1579:1579) (1851:1851:1851))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2724:2724:2724))
        (PORT datab (354:354:354) (416:416:416))
        (PORT datac (946:946:946) (1086:1086:1086))
        (PORT datad (302:302:302) (342:342:342))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (419:419:419))
        (PORT datab (957:957:957) (1100:1100:1100))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1416:1416:1416) (1615:1615:1615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2725:2725:2725))
        (PORT datab (1345:1345:1345) (1519:1519:1519))
        (PORT datac (947:947:947) (1087:1087:1087))
        (PORT datad (627:627:627) (715:715:715))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (608:608:608))
        (PORT datab (532:532:532) (612:612:612))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (2377:2377:2377) (2697:2697:2697))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1202:1202:1202))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (2018:2018:2018))
        (PORT datab (1341:1341:1341) (1530:1530:1530))
        (PORT datac (614:614:614) (704:704:704))
        (PORT datad (555:555:555) (623:623:623))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (2019:2019:2019))
        (PORT datab (637:637:637) (725:725:725))
        (PORT datac (1048:1048:1048) (1217:1217:1217))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (2019:2019:2019))
        (PORT datab (1343:1343:1343) (1532:1532:1532))
        (PORT datac (617:617:617) (701:701:701))
        (PORT datad (623:623:623) (704:704:704))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (681:681:681))
        (PORT datab (565:565:565) (641:641:641))
        (PORT datac (1325:1325:1325) (1510:1510:1510))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (1223:1223:1223) (1396:1396:1396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (854:854:854))
        (PORT datab (921:921:921) (1066:1066:1066))
        (PORT datac (746:746:746) (863:863:863))
        (PORT datad (505:505:505) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (674:674:674))
        (PORT datab (910:910:910) (1037:1037:1037))
        (PORT datac (1199:1199:1199) (1389:1389:1389))
        (PORT datad (779:779:779) (909:909:909))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (361:361:361))
        (PORT datab (609:609:609) (693:693:693))
        (PORT datac (155:155:155) (212:212:212))
        (PORT datad (777:777:777) (908:908:908))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (536:536:536))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (158:158:158) (214:214:214))
        (PORT datad (1077:1077:1077) (1220:1220:1220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1352:1352:1352) (1580:1580:1580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
