# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cache.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" \
"../../../../cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../cache.v" \
"../../../../mem_wrap.v" \

sv xil_defaultlib  \
"../../../../driver.sv" \

verilog xil_defaultlib  \
"../../../../testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
