// Seed: 3257427272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output uwire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = id_6 < id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    if (1) assign id_5 = id_9;
    else assign id_12 = id_6[1'b0];
  endgenerate
  module_0 modCall_1 (
      id_12,
      id_5,
      id_5,
      id_5,
      id_12,
      id_2,
      id_7,
      id_11,
      id_12,
      id_5,
      id_10
  );
  supply0 id_14 = -1;
  wire id_15;
endmodule
