<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lm_ctl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lm_ctl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lm_ctl')">kv_lm_ctl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.19</td>
<td class="s10 cl rt"><a href="mod812.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod812.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod812.html#Toggle" >  9.03</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod812.html#Branch" > 93.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_38687"  onclick="showContent('inst_tag_38687')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></td>
<td class="s3 cl rt"> 38.07</td>
<td class="s3 cl rt"><a href="mod812.html#inst_tag_38687_Line" > 38.24</a></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38687_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod812.html#inst_tag_38687_Toggle" >  7.79</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38687_Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_38686"  onclick="showContent('inst_tag_38686')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></td>
<td class="s6 cl rt"> 63.50</td>
<td class="s10 cl rt"><a href="mod812.html#inst_tag_38686_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38686_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod812.html#inst_tag_38686_Toggle" > 10.26</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod812.html#inst_tag_38686_Branch" > 93.75</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_38687'>
<hr>
<a name="inst_tag_38687"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_38687" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s3 cl rt"><a href="mod812.html#inst_tag_38687_Line" > 38.24</a></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38687_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod812.html#inst_tag_38687_Toggle" >  7.79</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38687_Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.56</td>
<td class="s4 cl rt"> 43.90</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.21</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3485.html#inst_tag_262726" >u_dlm0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3223_1.html#inst_tag_240198" id="tag_urg_inst_240198">u_arb</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1075.html#inst_tag_69728" id="tag_urg_inst_69728">u_d_valid</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235217" id="tag_urg_inst_235217">u_m2_ram_recc</a></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686.html#inst_tag_207580" id="tag_urg_inst_207580">u_m2_sb_rmask_bit</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686.html#inst_tag_207581" id="tag_urg_inst_207581">u_m2_wmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_49.html#inst_tag_207958" id="tag_urg_inst_207958">u_ram_out</a></td>
<td class="s4 cl rt"> 42.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_38686'>
<hr>
<a name="inst_tag_38686"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_38686" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.50</td>
<td class="s10 cl rt"><a href="mod812.html#inst_tag_38686_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod812.html#inst_tag_38686_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod812.html#inst_tag_38686_Toggle" > 10.26</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod812.html#inst_tag_38686_Branch" > 93.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.04</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.70</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3485.html#inst_tag_262725" >u_ilm0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3223_1.html#inst_tag_240189" id="tag_urg_inst_240189">u_arb</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1075.html#inst_tag_69727" id="tag_urg_inst_69727">u_d_valid</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235216" id="tag_urg_inst_235216">u_m2_ram_recc</a></td>
<td class="s0 cl rt">  6.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686.html#inst_tag_207576" id="tag_urg_inst_207576">u_m2_sb_rmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686.html#inst_tag_207577" id="tag_urg_inst_207577">u_m2_wmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_46.html#inst_tag_207947" id="tag_urg_inst_207947">u_ram_out</a></td>
<td class="s4 cl rt"> 40.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lm_ctl'>
<a name="Line"></a>
Line Coverage for Module : <a name="1136720911"></a>
<a href="mod812.html" >kv_lm_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   always @(posedge lm_clk or negedge lm_reset_n) begin
68074      1/1              if (!lm_reset_n) begin
68075      1/1                  s20 &lt;= 1'b0;
68076                       end
68077      1/1              else if (~s62) begin
68078      1/1                  s20 &lt;= s19;
68079                       end
                        MISSING_ELSE
68080                   end
68081                   
68082                   always @(posedge lm_clk) begin
68083      1/1              if (s35) begin
68084      1/1                  s21 &lt;= s9;
68085      1/1                  s22 &lt;= s10;
68086      1/1                  s23 &lt;= s11;
68087      1/1                  s24 &lt;= s12;
68088      1/1                  s25 &lt;= s14;
68089      1/1                  s26 &lt;= s15;
68090      1/1                  s27 &lt;= s16;
68091      1/1                  s33 &lt;= s14 &amp; s17;
68092                       end
                        MISSING_ELSE
68093                   end
68094                   
68095                   assign s35 = s19 &amp; ~s62;
68096                   assign sb_cmp_addr = s21;
68097                   assign s28 = sb_hit_data;
68098                   assign s29 = sb_hit_mask;
68099                   assign s30 = sb_hit;
68100                   assign s34 = s36 &amp; s59;
68101                   generate
68102                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_m1_ram_recc_32
68103                           assign s32 = ram0_rdata[38:32];
68104                       end
68105                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_m1_ram_recc_64
68106                           assign s32 = ram0_rdata[71:64];
68107                       end
68108                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_m1_ram_recc_32x2
68109                           assign s32 = {ram1_rdata[38:32],ram0_rdata[38:32]};
68110                       end
68111                       else begin:gen_m1_ram_recc_stub
68112                           assign s32 = {(ECCW * BLOCKS){1'b0}};
68113                       end
68114                   endgenerate
68115                   always @(posedge lm_clk or negedge lm_reset_n) begin
68116      1/1              if (!lm_reset_n) begin
68117      1/1                  s36 &lt;= 1'b0;
68118                       end
68119      1/1              else if (~s62) begin
68120      1/1                  s36 &lt;= s20;
68121                       end
                        MISSING_ELSE
68122                   end
68123                   
68124                   always @(posedge lm_clk) begin
68125      1/1              if (s60) begin
68126      1/1                  s37 &lt;= s21;
68127      1/1                  s38 &lt;= s22;
68128      1/1                  s39 &lt;= s23;
68129      1/1                  s40 &lt;= s24;
68130      1/1                  s42 &lt;= s26;
68131      1/1                  s43 &lt;= s27;
68132      1/1                  s41 &lt;= s25;
68133      1/1                  s45 &lt;= s30;
68134      1/1                  s65 &lt;= s33;
68135                       end
                        MISSING_ELSE
68136                   end
68137                   
68138                   always @(posedge lm_clk) begin
68139      1/1              if (s56) begin
68140      1/1                  s57 &lt;= s58;
68141                       end
                        MISSING_ELSE
68142                   end
68143                   
68144                   always @(posedge lm_clk) begin
68145      1/1              if (s61) begin
68146      1/1                  s49 &lt;= s31;
68147      1/1                  s48 &lt;= s28;
68148      1/1                  s44 &lt;= s29;
68149                       end
                        MISSING_ELSE
68150                   end
68151                   
68152                   kv_dff_gen #(
68153                       .EXPRESSION((ECC_TYPE_INT == 2)),
68154                       .W(ECCW * BLOCKS)
68155                   ) u_m2_ram_recc (
68156                       .clk(lm_clk),
68157                       .en(s61),
68158                       .d(s32),
68159                       .q(s50)
68160                   );
68161                   kv_bit_expand #(
68162                       .N(DW / 8),
68163                       .M(8)
68164                   ) u_m2_sb_rmask_bit (
68165                       .out(s47),
68166                       .in(s44)
68167                   );
68168                   assign s60 = s20 &amp; ~s62;
68169                   assign s61 = s20 &amp; ~s62 &amp; s25;
68170                   assign s52 = (~s47 &amp; s49[DW - 1:0]) | (s48[DW - 1:0]);
68171                   assign s53 = (~s47 &amp; s51[DW - 1:0]) | (s48[DW - 1:0]);
68172                   assign s89 = 1'b0;
68173                   assign s62 = (s36 &amp; s42 &amp; ~w_valid) | (~lm_clk_en) | s89;
68174                   assign s59 = s57 | (s42 &amp; sb_full);
68175                   assign s56 = (s36 &amp; s62) | s60;
68176                   assign s58 = s62 ? s59 : s34;
68177                   generate
68178                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_eccdec32
68179                           wire [(BLOCKS * ECCW) - 1:0] s90;
68180                           wire [(BLOCKS * ECCW) - 1:0] s91;
68181                           wire s92;
68182                           wire s93;
68183                           wire [6:0] nds_unused_parout;
68184                           wire nds_unused_error;
68185                           wire nds_unused_invalidate;
68186                           wire nds_unused_replay;
68187                           wire nds_unused_xcpt;
68188                           kv_eccdec32 u_eccdec32(
68189                               .data(s49[31:0]),
68190                               .parin(s50[6:0]),
68191                               .check_en(s65),
68192                               .correct_1bit(1'b0),
68193                               .report_1bit(1'b0),
68194                               .report_2bit(1'b1),
68195                               .dataout(s51[31:0]),
68196                               .parout(nds_unused_parout),
68197                               .sec(s92),
68198                               .ded(s93),
68199                               .error(nds_unused_error),
68200                               .invalidate(nds_unused_invalidate),
68201                               .replay(nds_unused_replay),
68202                               .xcpt(nds_unused_xcpt)
68203                           );
68204                           kv_eccenc32 u_sb_ecc_bits(
68205                               .data(s48),
68206                               .dataout(s90)
68207                           );
68208                           assign s91 = s50[6:0];
68209                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68210                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68211                           assign s82 = s46 &amp; s44[0] ? {1'b0,s90} : {1'b0,s91};
68212                           assign s80 = s84[0];
68213                           assign s81 = s85[0];
68214                           assign s83 = {2{s84[0] | s85[0]}};
68215                           assign s54 = s84[0];
68216                           assign s55 = {4{s41}};
68217                           wire [BLOCKS - 1:0] s94 = s38;
68218                       end
68219                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_ecc64
68220                           wire [(BLOCKS * ECCW) - 1:0] s90;
68221                           wire [(BLOCKS * ECCW) - 1:0] s91;
68222                           wire s92;
68223                           wire s93;
68224                           wire [7:0] nds_unused_parout;
68225                           wire nds_unused_error;
68226                           wire nds_unused_invalidate;
68227                           wire nds_unused_replay;
68228                           wire nds_unused_xcpt;
68229                           kv_eccdec64 u_eccdec64(
68230                               .data(s49[63:0]),
68231                               .parin(s50[7:0]),
68232                               .check_en(s65),
68233                               .correct_1bit(1'b0),
68234                               .report_1bit(1'b0),
68235                               .report_2bit(1'b1),
68236                               .dataout(s51[63:0]),
68237                               .parout(nds_unused_parout),
68238                               .sec(s92),
68239                               .ded(s93),
68240                               .error(nds_unused_error),
68241                               .invalidate(nds_unused_invalidate),
68242                               .replay(nds_unused_replay),
68243                               .xcpt(nds_unused_xcpt)
68244                           );
68245                           kv_eccenc64 u_sb_ecc_bits(
68246                               .data(s48),
68247                               .dataout(s90)
68248                           );
68249                           assign s91 = s50[7:0];
68250                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68251                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68252                           assign s80 = s84[0];
68253                           assign s81 = s85[0];
68254                           assign s83 = {2{s84[0] | s85[0]}};
68255                           assign s82 = s46 &amp; s44[0] ? s90 : s91;
68256                           assign s54 = s84[0];
68257                           assign s55 = {8{s41}};
68258                           wire [BLOCKS - 1:0] s94 = s38;
68259                       end
68260                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_ecc32x2
68261                           wire [7:0] s95;
68262                           wire [7:0] s96;
68263                           wire [(ECCW * BLOCKS) - 1:0] s97;
68264                           wire [1:0] s92;
68265                           wire [1:0] s93;
68266                           wire [6:0] nds_unused_b0_parout;
68267                           wire nds_unused_b0_error;
68268                           wire nds_unused_b0_invalidate;
68269                           wire nds_unused_b0_replay;
68270                           wire nds_unused_b0_xcpt;
68271                           wire [6:0] nds_unused_b1_parout;
68272                           wire nds_unused_b1_error;
68273                           wire nds_unused_b1_invalidate;
68274                           wire nds_unused_b1_replay;
68275                           wire nds_unused_b1_xcpt;
68276                           kv_eccdec32 u_eccdec32_bank0(
68277                               .data(s49[31:0]),
68278                               .parin(s50[6:0]),
68279                               .check_en(s65),
68280                               .correct_1bit(1'b0),
68281                               .report_1bit(1'b0),
68282                               .report_2bit(1'b1),
68283                               .dataout(s51[31:0]),
68284                               .parout(nds_unused_b0_parout),
68285                               .sec(s92[0]),
68286                               .ded(s93[0]),
68287                               .error(nds_unused_b0_error),
68288                               .invalidate(nds_unused_b0_invalidate),
68289                               .replay(nds_unused_b0_replay),
68290                               .xcpt(nds_unused_b0_xcpt)
68291                           );
68292                           kv_eccdec32 u_eccdec32_bank1(
68293                               .data(s49[63:32]),
68294                               .parin(s50[13:7]),
68295                               .check_en(s65),
68296                               .correct_1bit(1'b0),
68297                               .report_1bit(1'b0),
68298                               .report_2bit(1'b1),
68299                               .dataout(s51[63:32]),
68300                               .parout(nds_unused_b1_parout),
68301                               .sec(s92[1]),
68302                               .ded(s93[1]),
68303                               .error(nds_unused_b1_error),
68304                               .invalidate(nds_unused_b1_invalidate),
68305                               .replay(nds_unused_b1_replay),
68306                               .xcpt(nds_unused_b1_xcpt)
68307                           );
68308                           kv_eccenc32 u_sb_ecc_bank0(
68309                               .data(s48[31:0]),
68310                               .dataout(s97[0 +:ECCW])
68311                           );
68312                           kv_eccenc32 u_sb_ecc_bank1(
68313                               .data(s48[63:32]),
68314                               .dataout(s97[ECCW +:ECCW])
68315                           );
68316                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92[0];
68317                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93[0];
68318                           assign s84[1] = ~(s46 &amp; s44[4]) &amp; s92[1];
68319                           assign s85[1] = ~(s46 &amp; s44[4]) &amp; s93[1];
68320                           assign s83 = {{s84[1] | s85[1]},{s84[0] | s85[0]}};
68321                           assign s95 = s46 &amp; s44[0] ? {1'b0,s97[6:0]} : {1'b0,s50[6:0]};
68322                           assign s96 = s46 &amp; s44[4] ? {1'b0,s97[13:7]} : {1'b0,s50[13:7]};
68323                           assign s80 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68324                           assign s81 = (s38[0] &amp; s85[0]) | (s38[1] &amp; s85[1]);
68325                           assign s82 = s38[0] ? s95 : s96;
68326                           assign s54 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68327                           assign s55[3:0] = {4{s41 &amp; s38[0]}};
68328                           assign s55[7:4] = {4{s41 &amp; s38[1]}};
68329                       end
68330                       else begin:gen_ecc_none
68331                           assign s51 = s49[DW - 1:0];
68332                           assign s84 = {BLOCKS{1'b0}};
68333                           assign s85 = {BLOCKS{1'b0}};
68334                           assign s82 = 8'd0;
68335                           assign s54 = 1'b0;
68336                           assign s55 = {(DW / 8){1'b0}};
68337                           assign s80 = 1'b0;
68338                           assign s81 = 1'b0;
68339                           assign s83 = 2'b0;
68340                           wire [BLOCKS - 1:0] s98 = s84;
68341                           wire [BLOCKS - 1:0] s99 = s85;
68342                           wire nds_unused_m2_read = s41;
68343                           wire [(ECCW * BLOCKS) - 1:0] s100 = s50;
68344                           wire nds_unused_m2_check_en = s65;
68345                           wire [BLOCKS - 1:0] s94 = s38;
68346                           wire nds_unused_m2_sb_hit_any = s46;
68347                       end
68348                   endgenerate
68349                   assign d_data = s52;
68350                   assign d_user = s39;
68351                   assign d_status[0] = s79;
68352                   assign d_status[1] = s80;
68353                   assign d_status[2] = s81;
68354                   assign d_status[3 +:8] = s82;
68355                   assign d_status[11 +:2] = s83;
68356                   assign d_status[13] = 1'b0;
68357                   assign lm_async_write_error = 1'b0;
68358                   assign s88 = s36 &amp; lm_clk_en;
68359                   kv_stall_filter u_d_valid(
68360                       .clk(lm_clk),
68361                       .reset_n(lm_reset_n),
68362                       .valid_pre(s88),
68363                       .stall(s62),
68364                       .valid(d_valid)
68365                   );
68366                   assign w_ready = s36 &amp; s42 &amp; lm_clk_en;
68367                   assign s66[ARB_REQ] = s7 &amp; s14 &amp; ~s18;
68368                   assign s66[ARB_DRN] = sb_drn_valid;
68369                   kv_arb_fp #(
68370                       .N(ARB_BITS)
68371                   ) u_arb (
68372                       .valid(s66),
68373                       .ready(s67),
68374                       .grant(s68)
68375                   );
68376                   kv_mux_onehot #(
68377                       .N(2),
68378                       .W(2 + RAM_AW + (DW / 8) + 2)
68379                   ) u_ram_out (
68380                       .out({s1,s2,s3,s4,s6}),
68381                       .in({s69,s70,s71,s72,s73,s74,s75,s76,s77,s78}),
68382                       .sel({s68[ARB_DRN],s68[ARB_REQ]})
68383                   );
68384                   assign s74 = s7 &amp; s14 &amp; ~s8 &amp; ~s62;
68385                   assign s76 = s9;
68386                   assign s75 = 1'b0;
68387                   assign s77 = {(DW / 8){1'b0}};
68388                   assign s78 = s12;
68389                   assign s69 = sb_drn_valid &amp; ~s62;
68390                   assign s71 = sb_drn_addr;
68391                   assign s70 = 1'b1;
68392                   assign s72 = sb_drn_mask;
68393                   assign s73 = sb_drn_data[(DW + 1) -:2];
68394                   assign s5[DW - 1:0] = sb_drn_data[DW - 1:0];
68395                   always @(posedge lm_clk) begin
68396      1/1              lm_pfm_event &lt;= s1 &amp; lm_clk_en;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1136720911"></a>
<a href="mod812.html" >kv_lm_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="738382251"></a>
<a href="mod812.html" >kv_lm_ctl ( parameter DW=64,BLOCKS=2,RAM_AW=13,RAM_DW=32,RAM_BWEW=4,ECC_TYPE_INT=0,UW=6,SB_DEPTH=4,SOURCE_BITS=2,SW=2,ECCW=7,ARB_REQ=0,ARB_DRN=1,ARB_BITS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.50</td>
<td class="s1 cl rt"> 10.26</td>
</tr></table>
<span class=inst><a href="mod812.html#inst_tag_38685_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1296</td>
<td class="rt">133</td>
<td class="rt">10.26 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">68</td>
<td class="rt">10.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1296</td>
<td class="rt">133</td>
<td class="rt">10.26 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">68</td>
<td class="rt">10.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[65:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1003909255"></a>
<a href="mod812.html" >kv_lm_ctl ( parameter DW=32,BLOCKS=1,RAM_AW=14,RAM_DW=32,RAM_BWEW=4,ECC_TYPE_INT=0,UW=3,SB_DEPTH=6,SOURCE_BITS=2,SW=2,ECCW=7,ARB_REQ=0,ARB_DRN=1,ARB_BITS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s0 cl rt">  7.79</td>
</tr></table>
<span class=inst><a href="mod812.html#inst_tag_38686_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1136720911"></a>
<a href="mod812.html" >kv_lm_ctl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">15</td>
<td class="rt">93.75 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      assign s58 = s62 ? s59 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68075              s20 <= 1'b0;
           <font color = "green">        ==></font>
68076          end
68077          else if (~s62) begin
                    <font color = "green">-2-</font>  
68078              s20 <= s19;
           <font color = "green">        ==></font>
68079          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083          if (s35) begin
               <font color = "green">-1-</font>  
68084              s21 <= s9;
           <font color = "green">        ==></font>
68085              s22 <= s10;
68086              s23 <= s11;
68087              s24 <= s12;
68088              s25 <= s14;
68089              s26 <= s15;
68090              s27 <= s16;
68091              s33 <= s14 & s17;
68092          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68117              s36 <= 1'b0;
           <font color = "green">        ==></font>
68118          end
68119          else if (~s62) begin
                    <font color = "green">-2-</font>  
68120              s36 <= s20;
           <font color = "green">        ==></font>
68121          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125          if (s60) begin
               <font color = "green">-1-</font>  
68126              s37 <= s21;
           <font color = "green">        ==></font>
68127              s38 <= s22;
68128              s39 <= s23;
68129              s40 <= s24;
68130              s42 <= s26;
68131              s43 <= s27;
68132              s41 <= s25;
68133              s45 <= s30;
68134              s65 <= s33;
68135          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139          if (s56) begin
               <font color = "green">-1-</font>  
68140              s57 <= s58;
           <font color = "green">        ==></font>
68141          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145          if (s61) begin
               <font color = "green">-1-</font>  
68146              s49 <= s31;
           <font color = "green">        ==></font>
68147              s48 <= s28;
68148              s44 <= s29;
68149          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38687'>
<a name="inst_tag_38687_Line"></a>
<b>Line Coverage for Instance : <a href="mod812.html#inst_tag_38687" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>34</td><td>13</td><td>38.24</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>1</td><td>11.11</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>1</td><td>10.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   always @(posedge lm_clk or negedge lm_reset_n) begin
68074      1/1              if (!lm_reset_n) begin
68075      1/1                  s20 &lt;= 1'b0;
68076                       end
68077      1/1              else if (~s62) begin
68078      1/1                  s20 &lt;= s19;
68079                       end
                   <font color = "red">==>  MISSING_ELSE</font>
68080                   end
68081                   
68082                   always @(posedge lm_clk) begin
68083      1/1              if (s35) begin
68084      <font color = "red">0/1     ==>          s21 &lt;= s9;</font>
68085      <font color = "red">0/1     ==>          s22 &lt;= s10;</font>
68086      <font color = "red">0/1     ==>          s23 &lt;= s11;</font>
68087      <font color = "red">0/1     ==>          s24 &lt;= s12;</font>
68088      <font color = "red">0/1     ==>          s25 &lt;= s14;</font>
68089      <font color = "red">0/1     ==>          s26 &lt;= s15;</font>
68090      <font color = "red">0/1     ==>          s27 &lt;= s16;</font>
68091      <font color = "red">0/1     ==>          s33 &lt;= s14 &amp; s17;</font>
68092                       end
                        MISSING_ELSE
68093                   end
68094                   
68095                   assign s35 = s19 &amp; ~s62;
68096                   assign sb_cmp_addr = s21;
68097                   assign s28 = sb_hit_data;
68098                   assign s29 = sb_hit_mask;
68099                   assign s30 = sb_hit;
68100                   assign s34 = s36 &amp; s59;
68101                   generate
68102                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_m1_ram_recc_32
68103                           assign s32 = ram0_rdata[38:32];
68104                       end
68105                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_m1_ram_recc_64
68106                           assign s32 = ram0_rdata[71:64];
68107                       end
68108                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_m1_ram_recc_32x2
68109                           assign s32 = {ram1_rdata[38:32],ram0_rdata[38:32]};
68110                       end
68111                       else begin:gen_m1_ram_recc_stub
68112                           assign s32 = {(ECCW * BLOCKS){1'b0}};
68113                       end
68114                   endgenerate
68115                   always @(posedge lm_clk or negedge lm_reset_n) begin
68116      1/1              if (!lm_reset_n) begin
68117      1/1                  s36 &lt;= 1'b0;
68118                       end
68119      1/1              else if (~s62) begin
68120      1/1                  s36 &lt;= s20;
68121                       end
                   <font color = "red">==>  MISSING_ELSE</font>
68122                   end
68123                   
68124                   always @(posedge lm_clk) begin
68125      1/1              if (s60) begin
68126      <font color = "red">0/1     ==>          s37 &lt;= s21;</font>
68127      <font color = "red">0/1     ==>          s38 &lt;= s22;</font>
68128      <font color = "red">0/1     ==>          s39 &lt;= s23;</font>
68129      <font color = "red">0/1     ==>          s40 &lt;= s24;</font>
68130      <font color = "red">0/1     ==>          s42 &lt;= s26;</font>
68131      <font color = "red">0/1     ==>          s43 &lt;= s27;</font>
68132      <font color = "red">0/1     ==>          s41 &lt;= s25;</font>
68133      <font color = "red">0/1     ==>          s45 &lt;= s30;</font>
68134      <font color = "red">0/1     ==>          s65 &lt;= s33;</font>
68135                       end
                        MISSING_ELSE
68136                   end
68137                   
68138                   always @(posedge lm_clk) begin
68139      1/1              if (s56) begin
68140      <font color = "red">0/1     ==>          s57 &lt;= s58;</font>
68141                       end
                        MISSING_ELSE
68142                   end
68143                   
68144                   always @(posedge lm_clk) begin
68145      1/1              if (s61) begin
68146      <font color = "red">0/1     ==>          s49 &lt;= s31;</font>
68147      <font color = "red">0/1     ==>          s48 &lt;= s28;</font>
68148      <font color = "red">0/1     ==>          s44 &lt;= s29;</font>
68149                       end
                        MISSING_ELSE
68150                   end
68151                   
68152                   kv_dff_gen #(
68153                       .EXPRESSION((ECC_TYPE_INT == 2)),
68154                       .W(ECCW * BLOCKS)
68155                   ) u_m2_ram_recc (
68156                       .clk(lm_clk),
68157                       .en(s61),
68158                       .d(s32),
68159                       .q(s50)
68160                   );
68161                   kv_bit_expand #(
68162                       .N(DW / 8),
68163                       .M(8)
68164                   ) u_m2_sb_rmask_bit (
68165                       .out(s47),
68166                       .in(s44)
68167                   );
68168                   assign s60 = s20 &amp; ~s62;
68169                   assign s61 = s20 &amp; ~s62 &amp; s25;
68170                   assign s52 = (~s47 &amp; s49[DW - 1:0]) | (s48[DW - 1:0]);
68171                   assign s53 = (~s47 &amp; s51[DW - 1:0]) | (s48[DW - 1:0]);
68172                   assign s89 = 1'b0;
68173                   assign s62 = (s36 &amp; s42 &amp; ~w_valid) | (~lm_clk_en) | s89;
68174                   assign s59 = s57 | (s42 &amp; sb_full);
68175                   assign s56 = (s36 &amp; s62) | s60;
68176                   assign s58 = s62 ? s59 : s34;
68177                   generate
68178                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_eccdec32
68179                           wire [(BLOCKS * ECCW) - 1:0] s90;
68180                           wire [(BLOCKS * ECCW) - 1:0] s91;
68181                           wire s92;
68182                           wire s93;
68183                           wire [6:0] nds_unused_parout;
68184                           wire nds_unused_error;
68185                           wire nds_unused_invalidate;
68186                           wire nds_unused_replay;
68187                           wire nds_unused_xcpt;
68188                           kv_eccdec32 u_eccdec32(
68189                               .data(s49[31:0]),
68190                               .parin(s50[6:0]),
68191                               .check_en(s65),
68192                               .correct_1bit(1'b0),
68193                               .report_1bit(1'b0),
68194                               .report_2bit(1'b1),
68195                               .dataout(s51[31:0]),
68196                               .parout(nds_unused_parout),
68197                               .sec(s92),
68198                               .ded(s93),
68199                               .error(nds_unused_error),
68200                               .invalidate(nds_unused_invalidate),
68201                               .replay(nds_unused_replay),
68202                               .xcpt(nds_unused_xcpt)
68203                           );
68204                           kv_eccenc32 u_sb_ecc_bits(
68205                               .data(s48),
68206                               .dataout(s90)
68207                           );
68208                           assign s91 = s50[6:0];
68209                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68210                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68211                           assign s82 = s46 &amp; s44[0] ? {1'b0,s90} : {1'b0,s91};
68212                           assign s80 = s84[0];
68213                           assign s81 = s85[0];
68214                           assign s83 = {2{s84[0] | s85[0]}};
68215                           assign s54 = s84[0];
68216                           assign s55 = {4{s41}};
68217                           wire [BLOCKS - 1:0] s94 = s38;
68218                       end
68219                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_ecc64
68220                           wire [(BLOCKS * ECCW) - 1:0] s90;
68221                           wire [(BLOCKS * ECCW) - 1:0] s91;
68222                           wire s92;
68223                           wire s93;
68224                           wire [7:0] nds_unused_parout;
68225                           wire nds_unused_error;
68226                           wire nds_unused_invalidate;
68227                           wire nds_unused_replay;
68228                           wire nds_unused_xcpt;
68229                           kv_eccdec64 u_eccdec64(
68230                               .data(s49[63:0]),
68231                               .parin(s50[7:0]),
68232                               .check_en(s65),
68233                               .correct_1bit(1'b0),
68234                               .report_1bit(1'b0),
68235                               .report_2bit(1'b1),
68236                               .dataout(s51[63:0]),
68237                               .parout(nds_unused_parout),
68238                               .sec(s92),
68239                               .ded(s93),
68240                               .error(nds_unused_error),
68241                               .invalidate(nds_unused_invalidate),
68242                               .replay(nds_unused_replay),
68243                               .xcpt(nds_unused_xcpt)
68244                           );
68245                           kv_eccenc64 u_sb_ecc_bits(
68246                               .data(s48),
68247                               .dataout(s90)
68248                           );
68249                           assign s91 = s50[7:0];
68250                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68251                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68252                           assign s80 = s84[0];
68253                           assign s81 = s85[0];
68254                           assign s83 = {2{s84[0] | s85[0]}};
68255                           assign s82 = s46 &amp; s44[0] ? s90 : s91;
68256                           assign s54 = s84[0];
68257                           assign s55 = {8{s41}};
68258                           wire [BLOCKS - 1:0] s94 = s38;
68259                       end
68260                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_ecc32x2
68261                           wire [7:0] s95;
68262                           wire [7:0] s96;
68263                           wire [(ECCW * BLOCKS) - 1:0] s97;
68264                           wire [1:0] s92;
68265                           wire [1:0] s93;
68266                           wire [6:0] nds_unused_b0_parout;
68267                           wire nds_unused_b0_error;
68268                           wire nds_unused_b0_invalidate;
68269                           wire nds_unused_b0_replay;
68270                           wire nds_unused_b0_xcpt;
68271                           wire [6:0] nds_unused_b1_parout;
68272                           wire nds_unused_b1_error;
68273                           wire nds_unused_b1_invalidate;
68274                           wire nds_unused_b1_replay;
68275                           wire nds_unused_b1_xcpt;
68276                           kv_eccdec32 u_eccdec32_bank0(
68277                               .data(s49[31:0]),
68278                               .parin(s50[6:0]),
68279                               .check_en(s65),
68280                               .correct_1bit(1'b0),
68281                               .report_1bit(1'b0),
68282                               .report_2bit(1'b1),
68283                               .dataout(s51[31:0]),
68284                               .parout(nds_unused_b0_parout),
68285                               .sec(s92[0]),
68286                               .ded(s93[0]),
68287                               .error(nds_unused_b0_error),
68288                               .invalidate(nds_unused_b0_invalidate),
68289                               .replay(nds_unused_b0_replay),
68290                               .xcpt(nds_unused_b0_xcpt)
68291                           );
68292                           kv_eccdec32 u_eccdec32_bank1(
68293                               .data(s49[63:32]),
68294                               .parin(s50[13:7]),
68295                               .check_en(s65),
68296                               .correct_1bit(1'b0),
68297                               .report_1bit(1'b0),
68298                               .report_2bit(1'b1),
68299                               .dataout(s51[63:32]),
68300                               .parout(nds_unused_b1_parout),
68301                               .sec(s92[1]),
68302                               .ded(s93[1]),
68303                               .error(nds_unused_b1_error),
68304                               .invalidate(nds_unused_b1_invalidate),
68305                               .replay(nds_unused_b1_replay),
68306                               .xcpt(nds_unused_b1_xcpt)
68307                           );
68308                           kv_eccenc32 u_sb_ecc_bank0(
68309                               .data(s48[31:0]),
68310                               .dataout(s97[0 +:ECCW])
68311                           );
68312                           kv_eccenc32 u_sb_ecc_bank1(
68313                               .data(s48[63:32]),
68314                               .dataout(s97[ECCW +:ECCW])
68315                           );
68316                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92[0];
68317                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93[0];
68318                           assign s84[1] = ~(s46 &amp; s44[4]) &amp; s92[1];
68319                           assign s85[1] = ~(s46 &amp; s44[4]) &amp; s93[1];
68320                           assign s83 = {{s84[1] | s85[1]},{s84[0] | s85[0]}};
68321                           assign s95 = s46 &amp; s44[0] ? {1'b0,s97[6:0]} : {1'b0,s50[6:0]};
68322                           assign s96 = s46 &amp; s44[4] ? {1'b0,s97[13:7]} : {1'b0,s50[13:7]};
68323                           assign s80 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68324                           assign s81 = (s38[0] &amp; s85[0]) | (s38[1] &amp; s85[1]);
68325                           assign s82 = s38[0] ? s95 : s96;
68326                           assign s54 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68327                           assign s55[3:0] = {4{s41 &amp; s38[0]}};
68328                           assign s55[7:4] = {4{s41 &amp; s38[1]}};
68329                       end
68330                       else begin:gen_ecc_none
68331                           assign s51 = s49[DW - 1:0];
68332                           assign s84 = {BLOCKS{1'b0}};
68333                           assign s85 = {BLOCKS{1'b0}};
68334                           assign s82 = 8'd0;
68335                           assign s54 = 1'b0;
68336                           assign s55 = {(DW / 8){1'b0}};
68337                           assign s80 = 1'b0;
68338                           assign s81 = 1'b0;
68339                           assign s83 = 2'b0;
68340                           wire [BLOCKS - 1:0] s98 = s84;
68341                           wire [BLOCKS - 1:0] s99 = s85;
68342                           wire nds_unused_m2_read = s41;
68343                           wire [(ECCW * BLOCKS) - 1:0] s100 = s50;
68344                           wire nds_unused_m2_check_en = s65;
68345                           wire [BLOCKS - 1:0] s94 = s38;
68346                           wire nds_unused_m2_sb_hit_any = s46;
68347                       end
68348                   endgenerate
68349                   assign d_data = s52;
68350                   assign d_user = s39;
68351                   assign d_status[0] = s79;
68352                   assign d_status[1] = s80;
68353                   assign d_status[2] = s81;
68354                   assign d_status[3 +:8] = s82;
68355                   assign d_status[11 +:2] = s83;
68356                   assign d_status[13] = 1'b0;
68357                   assign lm_async_write_error = 1'b0;
68358                   assign s88 = s36 &amp; lm_clk_en;
68359                   kv_stall_filter u_d_valid(
68360                       .clk(lm_clk),
68361                       .reset_n(lm_reset_n),
68362                       .valid_pre(s88),
68363                       .stall(s62),
68364                       .valid(d_valid)
68365                   );
68366                   assign w_ready = s36 &amp; s42 &amp; lm_clk_en;
68367                   assign s66[ARB_REQ] = s7 &amp; s14 &amp; ~s18;
68368                   assign s66[ARB_DRN] = sb_drn_valid;
68369                   kv_arb_fp #(
68370                       .N(ARB_BITS)
68371                   ) u_arb (
68372                       .valid(s66),
68373                       .ready(s67),
68374                       .grant(s68)
68375                   );
68376                   kv_mux_onehot #(
68377                       .N(2),
68378                       .W(2 + RAM_AW + (DW / 8) + 2)
68379                   ) u_ram_out (
68380                       .out({s1,s2,s3,s4,s6}),
68381                       .in({s69,s70,s71,s72,s73,s74,s75,s76,s77,s78}),
68382                       .sel({s68[ARB_DRN],s68[ARB_REQ]})
68383                   );
68384                   assign s74 = s7 &amp; s14 &amp; ~s8 &amp; ~s62;
68385                   assign s76 = s9;
68386                   assign s75 = 1'b0;
68387                   assign s77 = {(DW / 8){1'b0}};
68388                   assign s78 = s12;
68389                   assign s69 = sb_drn_valid &amp; ~s62;
68390                   assign s71 = sb_drn_addr;
68391                   assign s70 = 1'b1;
68392                   assign s72 = sb_drn_mask;
68393                   assign s73 = sb_drn_data[(DW + 1) -:2];
68394                   assign s5[DW - 1:0] = sb_drn_data[DW - 1:0];
68395                   always @(posedge lm_clk) begin
68396      1/1              lm_pfm_event &lt;= s1 &amp; lm_clk_en;
</pre>
<hr>
<a name="inst_tag_38687_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod812.html#inst_tag_38687" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38687_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod812.html#inst_tag_38687" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38687_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod812.html#inst_tag_38687" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      assign s58 = s62 ? s59 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68075              s20 <= 1'b0;
           <font color = "green">        ==></font>
68076          end
68077          else if (~s62) begin
                    <font color = "red">-2-</font>  
68078              s20 <= s19;
           <font color = "green">        ==></font>
68079          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083          if (s35) begin
               <font color = "red">-1-</font>  
68084              s21 <= s9;
           <font color = "red">        ==></font>
68085              s22 <= s10;
68086              s23 <= s11;
68087              s24 <= s12;
68088              s25 <= s14;
68089              s26 <= s15;
68090              s27 <= s16;
68091              s33 <= s14 & s17;
68092          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68117              s36 <= 1'b0;
           <font color = "green">        ==></font>
68118          end
68119          else if (~s62) begin
                    <font color = "red">-2-</font>  
68120              s36 <= s20;
           <font color = "green">        ==></font>
68121          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125          if (s60) begin
               <font color = "red">-1-</font>  
68126              s37 <= s21;
           <font color = "red">        ==></font>
68127              s38 <= s22;
68128              s39 <= s23;
68129              s40 <= s24;
68130              s42 <= s26;
68131              s43 <= s27;
68132              s41 <= s25;
68133              s45 <= s30;
68134              s65 <= s33;
68135          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139          if (s56) begin
               <font color = "red">-1-</font>  
68140              s57 <= s58;
           <font color = "red">        ==></font>
68141          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145          if (s61) begin
               <font color = "red">-1-</font>  
68146              s49 <= s31;
           <font color = "red">        ==></font>
68147              s48 <= s28;
68148              s44 <= s29;
68149          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38686'>
<a name="inst_tag_38686_Line"></a>
<b>Line Coverage for Instance : <a href="mod812.html#inst_tag_38686" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   always @(posedge lm_clk or negedge lm_reset_n) begin
68074      1/1              if (!lm_reset_n) begin
68075      1/1                  s20 &lt;= 1'b0;
68076                       end
68077      1/1              else if (~s62) begin
68078      1/1                  s20 &lt;= s19;
68079                       end
                        MISSING_ELSE
68080                   end
68081                   
68082                   always @(posedge lm_clk) begin
68083      1/1              if (s35) begin
68084      1/1                  s21 &lt;= s9;
68085      1/1                  s22 &lt;= s10;
68086      1/1                  s23 &lt;= s11;
68087      1/1                  s24 &lt;= s12;
68088      1/1                  s25 &lt;= s14;
68089      1/1                  s26 &lt;= s15;
68090      1/1                  s27 &lt;= s16;
68091      1/1                  s33 &lt;= s14 &amp; s17;
68092                       end
                        MISSING_ELSE
68093                   end
68094                   
68095                   assign s35 = s19 &amp; ~s62;
68096                   assign sb_cmp_addr = s21;
68097                   assign s28 = sb_hit_data;
68098                   assign s29 = sb_hit_mask;
68099                   assign s30 = sb_hit;
68100                   assign s34 = s36 &amp; s59;
68101                   generate
68102                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_m1_ram_recc_32
68103                           assign s32 = ram0_rdata[38:32];
68104                       end
68105                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_m1_ram_recc_64
68106                           assign s32 = ram0_rdata[71:64];
68107                       end
68108                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_m1_ram_recc_32x2
68109                           assign s32 = {ram1_rdata[38:32],ram0_rdata[38:32]};
68110                       end
68111                       else begin:gen_m1_ram_recc_stub
68112                           assign s32 = {(ECCW * BLOCKS){1'b0}};
68113                       end
68114                   endgenerate
68115                   always @(posedge lm_clk or negedge lm_reset_n) begin
68116      1/1              if (!lm_reset_n) begin
68117      1/1                  s36 &lt;= 1'b0;
68118                       end
68119      1/1              else if (~s62) begin
68120      1/1                  s36 &lt;= s20;
68121                       end
                        MISSING_ELSE
68122                   end
68123                   
68124                   always @(posedge lm_clk) begin
68125      1/1              if (s60) begin
68126      1/1                  s37 &lt;= s21;
68127      1/1                  s38 &lt;= s22;
68128      1/1                  s39 &lt;= s23;
68129      1/1                  s40 &lt;= s24;
68130      1/1                  s42 &lt;= s26;
68131      1/1                  s43 &lt;= s27;
68132      1/1                  s41 &lt;= s25;
68133      1/1                  s45 &lt;= s30;
68134      1/1                  s65 &lt;= s33;
68135                       end
                        MISSING_ELSE
68136                   end
68137                   
68138                   always @(posedge lm_clk) begin
68139      1/1              if (s56) begin
68140      1/1                  s57 &lt;= s58;
68141                       end
                        MISSING_ELSE
68142                   end
68143                   
68144                   always @(posedge lm_clk) begin
68145      1/1              if (s61) begin
68146      1/1                  s49 &lt;= s31;
68147      1/1                  s48 &lt;= s28;
68148      1/1                  s44 &lt;= s29;
68149                       end
                        MISSING_ELSE
68150                   end
68151                   
68152                   kv_dff_gen #(
68153                       .EXPRESSION((ECC_TYPE_INT == 2)),
68154                       .W(ECCW * BLOCKS)
68155                   ) u_m2_ram_recc (
68156                       .clk(lm_clk),
68157                       .en(s61),
68158                       .d(s32),
68159                       .q(s50)
68160                   );
68161                   kv_bit_expand #(
68162                       .N(DW / 8),
68163                       .M(8)
68164                   ) u_m2_sb_rmask_bit (
68165                       .out(s47),
68166                       .in(s44)
68167                   );
68168                   assign s60 = s20 &amp; ~s62;
68169                   assign s61 = s20 &amp; ~s62 &amp; s25;
68170                   assign s52 = (~s47 &amp; s49[DW - 1:0]) | (s48[DW - 1:0]);
68171                   assign s53 = (~s47 &amp; s51[DW - 1:0]) | (s48[DW - 1:0]);
68172                   assign s89 = 1'b0;
68173                   assign s62 = (s36 &amp; s42 &amp; ~w_valid) | (~lm_clk_en) | s89;
68174                   assign s59 = s57 | (s42 &amp; sb_full);
68175                   assign s56 = (s36 &amp; s62) | s60;
68176                   assign s58 = s62 ? s59 : s34;
68177                   generate
68178                       if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 32)) begin:gen_eccdec32
68179                           wire [(BLOCKS * ECCW) - 1:0] s90;
68180                           wire [(BLOCKS * ECCW) - 1:0] s91;
68181                           wire s92;
68182                           wire s93;
68183                           wire [6:0] nds_unused_parout;
68184                           wire nds_unused_error;
68185                           wire nds_unused_invalidate;
68186                           wire nds_unused_replay;
68187                           wire nds_unused_xcpt;
68188                           kv_eccdec32 u_eccdec32(
68189                               .data(s49[31:0]),
68190                               .parin(s50[6:0]),
68191                               .check_en(s65),
68192                               .correct_1bit(1'b0),
68193                               .report_1bit(1'b0),
68194                               .report_2bit(1'b1),
68195                               .dataout(s51[31:0]),
68196                               .parout(nds_unused_parout),
68197                               .sec(s92),
68198                               .ded(s93),
68199                               .error(nds_unused_error),
68200                               .invalidate(nds_unused_invalidate),
68201                               .replay(nds_unused_replay),
68202                               .xcpt(nds_unused_xcpt)
68203                           );
68204                           kv_eccenc32 u_sb_ecc_bits(
68205                               .data(s48),
68206                               .dataout(s90)
68207                           );
68208                           assign s91 = s50[6:0];
68209                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68210                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68211                           assign s82 = s46 &amp; s44[0] ? {1'b0,s90} : {1'b0,s91};
68212                           assign s80 = s84[0];
68213                           assign s81 = s85[0];
68214                           assign s83 = {2{s84[0] | s85[0]}};
68215                           assign s54 = s84[0];
68216                           assign s55 = {4{s41}};
68217                           wire [BLOCKS - 1:0] s94 = s38;
68218                       end
68219                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 1)) begin:gen_ecc64
68220                           wire [(BLOCKS * ECCW) - 1:0] s90;
68221                           wire [(BLOCKS * ECCW) - 1:0] s91;
68222                           wire s92;
68223                           wire s93;
68224                           wire [7:0] nds_unused_parout;
68225                           wire nds_unused_error;
68226                           wire nds_unused_invalidate;
68227                           wire nds_unused_replay;
68228                           wire nds_unused_xcpt;
68229                           kv_eccdec64 u_eccdec64(
68230                               .data(s49[63:0]),
68231                               .parin(s50[7:0]),
68232                               .check_en(s65),
68233                               .correct_1bit(1'b0),
68234                               .report_1bit(1'b0),
68235                               .report_2bit(1'b1),
68236                               .dataout(s51[63:0]),
68237                               .parout(nds_unused_parout),
68238                               .sec(s92),
68239                               .ded(s93),
68240                               .error(nds_unused_error),
68241                               .invalidate(nds_unused_invalidate),
68242                               .replay(nds_unused_replay),
68243                               .xcpt(nds_unused_xcpt)
68244                           );
68245                           kv_eccenc64 u_sb_ecc_bits(
68246                               .data(s48),
68247                               .dataout(s90)
68248                           );
68249                           assign s91 = s50[7:0];
68250                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92;
68251                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93;
68252                           assign s80 = s84[0];
68253                           assign s81 = s85[0];
68254                           assign s83 = {2{s84[0] | s85[0]}};
68255                           assign s82 = s46 &amp; s44[0] ? s90 : s91;
68256                           assign s54 = s84[0];
68257                           assign s55 = {8{s41}};
68258                           wire [BLOCKS - 1:0] s94 = s38;
68259                       end
68260                       else if (((ECC_TYPE_INT == 2)) &amp;&amp; (DW == 64) &amp;&amp; (BLOCKS == 2)) begin:gen_ecc32x2
68261                           wire [7:0] s95;
68262                           wire [7:0] s96;
68263                           wire [(ECCW * BLOCKS) - 1:0] s97;
68264                           wire [1:0] s92;
68265                           wire [1:0] s93;
68266                           wire [6:0] nds_unused_b0_parout;
68267                           wire nds_unused_b0_error;
68268                           wire nds_unused_b0_invalidate;
68269                           wire nds_unused_b0_replay;
68270                           wire nds_unused_b0_xcpt;
68271                           wire [6:0] nds_unused_b1_parout;
68272                           wire nds_unused_b1_error;
68273                           wire nds_unused_b1_invalidate;
68274                           wire nds_unused_b1_replay;
68275                           wire nds_unused_b1_xcpt;
68276                           kv_eccdec32 u_eccdec32_bank0(
68277                               .data(s49[31:0]),
68278                               .parin(s50[6:0]),
68279                               .check_en(s65),
68280                               .correct_1bit(1'b0),
68281                               .report_1bit(1'b0),
68282                               .report_2bit(1'b1),
68283                               .dataout(s51[31:0]),
68284                               .parout(nds_unused_b0_parout),
68285                               .sec(s92[0]),
68286                               .ded(s93[0]),
68287                               .error(nds_unused_b0_error),
68288                               .invalidate(nds_unused_b0_invalidate),
68289                               .replay(nds_unused_b0_replay),
68290                               .xcpt(nds_unused_b0_xcpt)
68291                           );
68292                           kv_eccdec32 u_eccdec32_bank1(
68293                               .data(s49[63:32]),
68294                               .parin(s50[13:7]),
68295                               .check_en(s65),
68296                               .correct_1bit(1'b0),
68297                               .report_1bit(1'b0),
68298                               .report_2bit(1'b1),
68299                               .dataout(s51[63:32]),
68300                               .parout(nds_unused_b1_parout),
68301                               .sec(s92[1]),
68302                               .ded(s93[1]),
68303                               .error(nds_unused_b1_error),
68304                               .invalidate(nds_unused_b1_invalidate),
68305                               .replay(nds_unused_b1_replay),
68306                               .xcpt(nds_unused_b1_xcpt)
68307                           );
68308                           kv_eccenc32 u_sb_ecc_bank0(
68309                               .data(s48[31:0]),
68310                               .dataout(s97[0 +:ECCW])
68311                           );
68312                           kv_eccenc32 u_sb_ecc_bank1(
68313                               .data(s48[63:32]),
68314                               .dataout(s97[ECCW +:ECCW])
68315                           );
68316                           assign s84[0] = ~(s46 &amp; s44[0]) &amp; s92[0];
68317                           assign s85[0] = ~(s46 &amp; s44[0]) &amp; s93[0];
68318                           assign s84[1] = ~(s46 &amp; s44[4]) &amp; s92[1];
68319                           assign s85[1] = ~(s46 &amp; s44[4]) &amp; s93[1];
68320                           assign s83 = {{s84[1] | s85[1]},{s84[0] | s85[0]}};
68321                           assign s95 = s46 &amp; s44[0] ? {1'b0,s97[6:0]} : {1'b0,s50[6:0]};
68322                           assign s96 = s46 &amp; s44[4] ? {1'b0,s97[13:7]} : {1'b0,s50[13:7]};
68323                           assign s80 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68324                           assign s81 = (s38[0] &amp; s85[0]) | (s38[1] &amp; s85[1]);
68325                           assign s82 = s38[0] ? s95 : s96;
68326                           assign s54 = (s38[0] &amp; s84[0]) | (s38[1] &amp; s84[1]);
68327                           assign s55[3:0] = {4{s41 &amp; s38[0]}};
68328                           assign s55[7:4] = {4{s41 &amp; s38[1]}};
68329                       end
68330                       else begin:gen_ecc_none
68331                           assign s51 = s49[DW - 1:0];
68332                           assign s84 = {BLOCKS{1'b0}};
68333                           assign s85 = {BLOCKS{1'b0}};
68334                           assign s82 = 8'd0;
68335                           assign s54 = 1'b0;
68336                           assign s55 = {(DW / 8){1'b0}};
68337                           assign s80 = 1'b0;
68338                           assign s81 = 1'b0;
68339                           assign s83 = 2'b0;
68340                           wire [BLOCKS - 1:0] s98 = s84;
68341                           wire [BLOCKS - 1:0] s99 = s85;
68342                           wire nds_unused_m2_read = s41;
68343                           wire [(ECCW * BLOCKS) - 1:0] s100 = s50;
68344                           wire nds_unused_m2_check_en = s65;
68345                           wire [BLOCKS - 1:0] s94 = s38;
68346                           wire nds_unused_m2_sb_hit_any = s46;
68347                       end
68348                   endgenerate
68349                   assign d_data = s52;
68350                   assign d_user = s39;
68351                   assign d_status[0] = s79;
68352                   assign d_status[1] = s80;
68353                   assign d_status[2] = s81;
68354                   assign d_status[3 +:8] = s82;
68355                   assign d_status[11 +:2] = s83;
68356                   assign d_status[13] = 1'b0;
68357                   assign lm_async_write_error = 1'b0;
68358                   assign s88 = s36 &amp; lm_clk_en;
68359                   kv_stall_filter u_d_valid(
68360                       .clk(lm_clk),
68361                       .reset_n(lm_reset_n),
68362                       .valid_pre(s88),
68363                       .stall(s62),
68364                       .valid(d_valid)
68365                   );
68366                   assign w_ready = s36 &amp; s42 &amp; lm_clk_en;
68367                   assign s66[ARB_REQ] = s7 &amp; s14 &amp; ~s18;
68368                   assign s66[ARB_DRN] = sb_drn_valid;
68369                   kv_arb_fp #(
68370                       .N(ARB_BITS)
68371                   ) u_arb (
68372                       .valid(s66),
68373                       .ready(s67),
68374                       .grant(s68)
68375                   );
68376                   kv_mux_onehot #(
68377                       .N(2),
68378                       .W(2 + RAM_AW + (DW / 8) + 2)
68379                   ) u_ram_out (
68380                       .out({s1,s2,s3,s4,s6}),
68381                       .in({s69,s70,s71,s72,s73,s74,s75,s76,s77,s78}),
68382                       .sel({s68[ARB_DRN],s68[ARB_REQ]})
68383                   );
68384                   assign s74 = s7 &amp; s14 &amp; ~s8 &amp; ~s62;
68385                   assign s76 = s9;
68386                   assign s75 = 1'b0;
68387                   assign s77 = {(DW / 8){1'b0}};
68388                   assign s78 = s12;
68389                   assign s69 = sb_drn_valid &amp; ~s62;
68390                   assign s71 = sb_drn_addr;
68391                   assign s70 = 1'b1;
68392                   assign s72 = sb_drn_mask;
68393                   assign s73 = sb_drn_data[(DW + 1) -:2];
68394                   assign s5[DW - 1:0] = sb_drn_data[DW - 1:0];
68395                   always @(posedge lm_clk) begin
68396      1/1              lm_pfm_event &lt;= s1 &amp; lm_clk_en;
</pre>
<hr>
<a name="inst_tag_38686_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod812.html#inst_tag_38686" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38686_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod812.html#inst_tag_38686" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1296</td>
<td class="rt">133</td>
<td class="rt">10.26 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">68</td>
<td class="rt">10.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1296</td>
<td class="rt">133</td>
<td class="rt">10.26 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">68</td>
<td class="rt">10.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[65:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38686_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod812.html#inst_tag_38686" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">15</td>
<td class="rt">93.75 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      assign s58 = s62 ? s59 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68075              s20 <= 1'b0;
           <font color = "green">        ==></font>
68076          end
68077          else if (~s62) begin
                    <font color = "green">-2-</font>  
68078              s20 <= s19;
           <font color = "green">        ==></font>
68079          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083          if (s35) begin
               <font color = "green">-1-</font>  
68084              s21 <= s9;
           <font color = "green">        ==></font>
68085              s22 <= s10;
68086              s23 <= s11;
68087              s24 <= s12;
68088              s25 <= s14;
68089              s26 <= s15;
68090              s27 <= s16;
68091              s33 <= s14 & s17;
68092          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68117              s36 <= 1'b0;
           <font color = "green">        ==></font>
68118          end
68119          else if (~s62) begin
                    <font color = "green">-2-</font>  
68120              s36 <= s20;
           <font color = "green">        ==></font>
68121          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125          if (s60) begin
               <font color = "green">-1-</font>  
68126              s37 <= s21;
           <font color = "green">        ==></font>
68127              s38 <= s22;
68128              s39 <= s23;
68129              s40 <= s24;
68130              s42 <= s26;
68131              s43 <= s27;
68132              s41 <= s25;
68133              s45 <= s30;
68134              s65 <= s33;
68135          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139          if (s56) begin
               <font color = "green">-1-</font>  
68140              s57 <= s58;
           <font color = "green">        ==></font>
68141          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145          if (s61) begin
               <font color = "green">-1-</font>  
68146              s49 <= s31;
           <font color = "green">        ==></font>
68147              s48 <= s28;
68148              s44 <= s29;
68149          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_38686">
    <li>
      <a href="#inst_tag_38686_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38686_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38686_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38686_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_38687">
    <li>
      <a href="#inst_tag_38687_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38687_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38687_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38687_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lm_ctl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
