module alu(logic input a, b, logic output z);



endmodule
