--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X12Y25.Y    SLICE_X13Y16.F2  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X12Y25.Y    SLICE_X14Y16.F4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X12Y25.Y    SLICE_X12Y25.G1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 559587 paths analyzed, 1613 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.845ns.
--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X12Y15.F4), 15127 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.841ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y41.F2       net (fanout=12)       0.912   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y41.X        Tilo                  0.660   N105
                                                       graph_unit/rom_data_alien_boss<4>_SW0
    SLICE_X2Y33.G2       net (fanout=1)        0.840   N105
    SLICE_X2Y33.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.F4       net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.F3       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X13Y14.F3      net (fanout=6)        1.772   miss
    SLICE_X13Y14.X       Tilo                  0.612   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>21
    SLICE_X12Y15.F4      net (fanout=1)        0.515   ball_reg_mux0000<0>21
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.841ns (7.427ns logic, 10.414ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.BX       net (fanout=12)       1.191   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.F1       net (fanout=1)        0.617   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X13Y14.F3      net (fanout=6)        1.772   miss
    SLICE_X13Y14.X       Tilo                  0.612   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>21
    SLICE_X12Y15.F4      net (fanout=1)        0.515   ball_reg_mux0000<0>21
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.765ns (7.360ns logic, 10.405ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.629ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y41.BX       net (fanout=12)       1.319   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y41.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.G4       net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X13Y14.F3      net (fanout=6)        1.772   miss
    SLICE_X13Y14.X       Tilo                  0.612   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>21
    SLICE_X12Y15.F4      net (fanout=1)        0.515   ball_reg_mux0000<0>21
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.629ns (7.418ns logic, 10.211ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X12Y15.F3), 15125 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.471ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y41.F2       net (fanout=12)       0.912   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y41.X        Tilo                  0.660   N105
                                                       graph_unit/rom_data_alien_boss<4>_SW0
    SLICE_X2Y33.G2       net (fanout=1)        0.840   N105
    SLICE_X2Y33.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.F4       net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.F3       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X12Y15.G2      net (fanout=6)        1.849   miss
    SLICE_X12Y15.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>2_SW0
    SLICE_X12Y15.F3      net (fanout=1)        0.020   ball_reg_mux0000<0>2_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.471ns (7.475ns logic, 9.996ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.395ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.BX       net (fanout=12)       1.191   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.F1       net (fanout=1)        0.617   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X12Y15.G2      net (fanout=6)        1.849   miss
    SLICE_X12Y15.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>2_SW0
    SLICE_X12Y15.F3      net (fanout=1)        0.020   ball_reg_mux0000<0>2_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.395ns (7.408ns logic, 9.987ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.259ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y41.BX       net (fanout=12)       1.319   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y41.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.G4       net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y19.F1      net (fanout=8)        1.143   graph_unit/N59
    SLICE_X18Y19.X       Tilo                  0.660   miss
                                                       graph_unit/miss31
    SLICE_X12Y15.G2      net (fanout=6)        1.849   miss
    SLICE_X12Y15.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>2_SW0
    SLICE_X12Y15.F3      net (fanout=1)        0.020   ball_reg_mux0000<0>2_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>25
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.259ns (7.466ns logic, 9.793ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_2 (SLICE_X18Y33.G1), 3074 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/ship_y_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.992ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.040 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/ship_y_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y41.F2       net (fanout=12)       0.912   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y41.X        Tilo                  0.660   N105
                                                       graph_unit/rom_data_alien_boss<4>_SW0
    SLICE_X2Y33.G2       net (fanout=1)        0.840   N105
    SLICE_X2Y33.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.F4       net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y33.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.F3       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X23Y30.G4      net (fanout=8)        1.105   graph_unit/N59
    SLICE_X23Y30.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X23Y30.F1      net (fanout=7)        0.455   graph_unit/ship_x_reg_or0001
    SLICE_X23Y30.X       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_y_reg_mux0000<7>11
    SLICE_X18Y33.G1      net (fanout=4)        1.069   graph_unit/N21
    SLICE_X18Y33.CLK     Tgck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<7>34
                                                       graph_unit/ship_y_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.992ns (7.379ns logic, 9.613ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/ship_y_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.916ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.040 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/ship_y_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.BX       net (fanout=12)       1.191   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.F1       net (fanout=1)        0.617   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X23Y30.G4      net (fanout=8)        1.105   graph_unit/N59
    SLICE_X23Y30.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X23Y30.F1      net (fanout=7)        0.455   graph_unit/ship_x_reg_or0001
    SLICE_X23Y30.X       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_y_reg_mux0000<7>11
    SLICE_X18Y33.G1      net (fanout=4)        1.069   graph_unit/N21
    SLICE_X18Y33.CLK     Tgck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<7>34
                                                       graph_unit/ship_y_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.916ns (7.312ns logic, 9.604ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/ship_y_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.780ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.040 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/ship_y_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X3Y16.F4       net (fanout=44)       2.723   vga_sync_unit/v_count_reg<5>
    SLICE_X3Y16.X        Tilo                  0.612   N284
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.898   N284
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y41.BX       net (fanout=12)       1.319   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y41.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.G4       net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X0Y36.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.G4       net (fanout=1)        0.239   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X1Y33.Y        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X1Y33.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X1Y33.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X14Y24.F2      net (fanout=7)        1.287   graph_unit/rd_alien_boss_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X23Y30.G4      net (fanout=8)        1.105   graph_unit/N59
    SLICE_X23Y30.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X23Y30.F1      net (fanout=7)        0.455   graph_unit/ship_x_reg_or0001
    SLICE_X23Y30.X       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_y_reg_mux0000<7>11
    SLICE_X18Y33.G1      net (fanout=4)        1.069   graph_unit/N21
    SLICE_X18Y33.CLK     Tgck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<7>34
                                                       graph_unit/ship_y_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.780ns (7.370ns logic, 9.410ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X8Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X8Y40.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X8Y40.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_6 (SLICE_X12Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.XQ      Tcko                  0.412   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X12Y42.CE      net (fanout=7)        0.431   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X12Y42.CLK     Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<6>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.483ns logic, 0.431ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_7 (SLICE_X12Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.XQ      Tcko                  0.412   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X12Y42.CE      net (fanout=7)        0.431   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X12Y42.CLK     Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<6>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.483ns logic, 0.431ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X13Y19.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X13Y19.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<3>/SR
  Logical resource: graph_unit/shoot_counter_reg_3/SR
  Location pin: SLICE_X29Y0.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.845|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 559587 paths, 0 nets, and 5896 connections

Design statistics:
   Minimum period:  17.845ns{1}   (Maximum frequency:  56.038MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 05:05:02 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



