DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Usimpktdec1"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0019#"
)
]
mwi 0
uid 118,0
)
(Instance
name "Usimpktdec"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0019#"
)
]
mwi 0
uid 191,0
)
(Instance
name "Utstr"
duLibraryName "hsio"
duName "rx_packet_decoder_tester"
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
mwi 0
uid 264,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 369,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 386,0
)
(Instance
name "Utxpktfmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 410,0
)
(Instance
name "Urxpktfmt"
duLibraryName "hsio"
duName "net_rx_pktfmt16"
elements [
]
mwi 0
uid 475,0
)
(Instance
name "Uclkstop"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
mwi 0
uid 545,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 598,0
)
(Instance
name "Ullsbreak"
duLibraryName "hsio"
duName "lls_break"
elements [
]
mwi 0
uid 626,0
)
(Instance
name "Ullsmake"
duLibraryName "hsio"
duName "lls_make"
elements [
]
mwi 0
uid 655,0
)
(Instance
name "Uticksgen"
duLibraryName "hsio"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 766,0
)
(Instance
name "Udut"
duLibraryName "hsio"
duName "control_top"
elements [
]
mwi 0
uid 2686,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3098,0
)
(Instance
name "Umux256"
duLibraryName "hsio"
duName "ll_syncmux256"
elements [
]
mwi 0
uid 3953,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
frameInstances [
(FrameInstance
name "g1"
insts [
(Instance
name "Utwowiretri"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 1117,0
)
]
)
(FrameInstance
name "g2"
emInsts [
(EmbeddedInstance
name "eb2"
number "2"
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb"
)
(vvPair
variable "date"
value "07/21/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "entity_name"
value "control_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/21/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:48:14"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "control_top_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:14:51"
)
(vvPair
variable "unit"
value "control_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-31000,71000,-14000,72000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-30800,71000,-20900,72000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,67000,-10000,68000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-13800,67000,-10900,68000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-31000,69000,-14000,70000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-30800,69000,-20900,70000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-35000,69000,-31000,70000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-34800,69000,-33100,70000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,68000,6000,72000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-13800,68200,-4700,69200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-10000,67000,6000,68000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-9800,67000,-8200,68000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-35000,67000,-14000,69000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-27950,67500,-21050,68500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-35000,70000,-31000,71000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-34800,70000,-32800,71000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-35000,71000,-31000,72000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-34800,71000,-32100,72000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-31000,70000,-14000,71000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-30800,70000,-19200,71000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-35000,67000,6000,72000"
)
oxt "14000,66000,55000,71000"
)
*12 (HdlText
uid 109,0
optionalChildren [
*13 (EmbeddedText
uid 114,0
commentText (CommentText
uid 115,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-139000,58000,-121000,63000"
)
oxt "0,0,18000,5000"
text (MLText
uid 117,0
va (VaSet
font "clean,8,0"
)
xt "-138800,58200,-125300,61400"
st "
-- eb2 2
tx_ll_data_swapped <= 
 tx_ll_data(7 downto 0) & 
 tx_ll_data(15 downto 8);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-132000,63000,-121000,73000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 112,0
va (VaSet
font "charter,8,0"
)
xt "-131700,63000,-130300,64000"
st "eb6"
blo "-131700,63800"
tm "HdlTextNameMgr"
)
*15 (Text
uid 113,0
va (VaSet
font "charter,8,0"
)
xt "-131700,64000,-131200,65000"
st "6"
blo "-131700,64800"
tm "HdlTextNumberMgr"
)
]
)
)
*16 (SaComponent
uid 118,0
optionalChildren [
*17 (CptPort
uid 127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,66625,-90250,67375"
)
tg (CPTG
uid 129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 130,0
va (VaSet
)
xt "-94100,66500,-92000,67500"
st "cbcnt"
ju 2
blo "-92000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
)
)
)
*18 (CptPort
uid 131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,60625,-105000,61375"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "-104000,60500,-103000,61500"
st "clk"
blo "-104000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
)
)
)
*19 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,67625,-105000,68375"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "-104000,67500,-101700,68500"
st "data_i"
blo "-104000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
)
)
)
*20 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,66625,-105000,67375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "-104000,66500,-100400,67500"
st "dst_rdy_i"
blo "-104000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
)
)
)
*21 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,65625,-105000,66375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "-104000,65500,-102100,66500"
st "eof_i"
blo "-104000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
)
)
)
*22 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,65625,-90250,66375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "-93100,65500,-92000,66500"
st "len"
ju 2
blo "-92000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
)
)
)
*23 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,63625,-90250,64375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "-94600,63500,-92000,64500"
st "magicn"
ju 2
blo "-92000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
)
)
)
*24 (CptPort
uid 155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,68625,-90250,69375"
)
tg (CPTG
uid 157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 158,0
va (VaSet
)
xt "-94200,68500,-92000,69500"
st "ocseq"
ju 2
blo "-92000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
)
)
)
*25 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,67625,-90250,68375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "-94800,67500,-92000,68500"
st "opcode"
ju 2
blo "-92000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
)
)
)
*26 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,61625,-105000,62375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "-104000,61500,-103000,62500"
st "rst"
blo "-104000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
)
)
)
*27 (CptPort
uid 167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,64625,-90250,65375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "-93300,64500,-92000,65500"
st "seq"
ju 2
blo "-92000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
)
)
)
*28 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,69625,-90250,70375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "-93400,69500,-92000,70500"
st "size"
ju 2
blo "-92000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
)
)
)
*29 (CptPort
uid 175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,64625,-105000,65375"
)
tg (CPTG
uid 177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 178,0
va (VaSet
)
xt "-104000,64500,-102100,65500"
st "sof_i"
blo "-104000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
)
)
)
*30 (CptPort
uid 179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,63625,-105000,64375"
)
tg (CPTG
uid 181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "-104000,63500,-100500,64500"
st "src_rdy_i"
blo "-104000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
)
)
)
*31 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,70625,-90250,71375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "-94300,70500,-92000,71500"
st "words"
ju 2
blo "-92000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
)
)
)
*32 (CptPort
uid 187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,72625,-90250,73375"
)
tg (CPTG
uid 189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "-98800,72500,-92000,73500"
st "opcode_catch_o"
ju 2
blo "-92000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 119,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-105000,60000,-91000,74000"
)
oxt "15000,12000,24000,26000"
ttg (MlTextGroup
uid 120,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 121,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,60000,-98050,61000"
st "hsio"
blo "-99750,60800"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 122,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,61000,-91250,62000"
st "sim_packet_decode"
blo "-99750,61800"
tm "CptNameMgr"
)
*35 (Text
uid 123,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,62000,-94050,63000"
st "Usimpktdec1"
blo "-99750,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 124,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 125,0
text (MLText
uid 126,0
va (VaSet
)
xt "-105000,58000,-87600,60000"
st "OC_HEADER_ONLY = 0           ( integer )  
OPCODE_CATCH   = 16#0019#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0019#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 191,0
optionalChildren [
*37 (CptPort
uid 200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,49625,-90250,50375"
)
tg (CPTG
uid 202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 203,0
va (VaSet
)
xt "-94100,49500,-92000,50500"
st "cbcnt"
ju 2
blo "-92000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
)
)
)
*38 (CptPort
uid 204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,43625,-105000,44375"
)
tg (CPTG
uid 206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 207,0
va (VaSet
)
xt "-104000,43500,-103000,44500"
st "clk"
blo "-104000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
)
)
)
*39 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,50625,-105000,51375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
)
xt "-104000,50500,-101700,51500"
st "data_i"
blo "-104000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
)
)
)
*40 (CptPort
uid 212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,49625,-105000,50375"
)
tg (CPTG
uid 214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 215,0
va (VaSet
)
xt "-104000,49500,-100400,50500"
st "dst_rdy_i"
blo "-104000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
)
)
)
*41 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,48625,-105000,49375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "-104000,48500,-102100,49500"
st "eof_i"
blo "-104000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
)
)
)
*42 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,48625,-90250,49375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 223,0
va (VaSet
)
xt "-93100,48500,-92000,49500"
st "len"
ju 2
blo "-92000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
)
)
)
*43 (CptPort
uid 224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,46625,-90250,47375"
)
tg (CPTG
uid 226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "-94600,46500,-92000,47500"
st "magicn"
ju 2
blo "-92000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
)
)
)
*44 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,51625,-90250,52375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "-94200,51500,-92000,52500"
st "ocseq"
ju 2
blo "-92000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
)
)
)
*45 (CptPort
uid 232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,50625,-90250,51375"
)
tg (CPTG
uid 234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "-94800,50500,-92000,51500"
st "opcode"
ju 2
blo "-92000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
)
)
)
*46 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,44625,-105000,45375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "-104000,44500,-103000,45500"
st "rst"
blo "-104000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
)
)
)
*47 (CptPort
uid 240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,47625,-90250,48375"
)
tg (CPTG
uid 242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 243,0
va (VaSet
)
xt "-93300,47500,-92000,48500"
st "seq"
ju 2
blo "-92000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
)
)
)
*48 (CptPort
uid 244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,52625,-90250,53375"
)
tg (CPTG
uid 246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 247,0
va (VaSet
)
xt "-93400,52500,-92000,53500"
st "size"
ju 2
blo "-92000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
)
)
)
*49 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,47625,-105000,48375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "-104000,47500,-102100,48500"
st "sof_i"
blo "-104000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
)
)
)
*50 (CptPort
uid 252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,46625,-105000,47375"
)
tg (CPTG
uid 254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 255,0
va (VaSet
)
xt "-104000,46500,-100500,47500"
st "src_rdy_i"
blo "-104000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
)
)
)
*51 (CptPort
uid 256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,53625,-90250,54375"
)
tg (CPTG
uid 258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "-94300,53500,-92000,54500"
st "words"
ju 2
blo "-92000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
)
)
)
*52 (CptPort
uid 260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-91000,55625,-90250,56375"
)
tg (CPTG
uid 262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 263,0
va (VaSet
)
xt "-98800,55500,-92000,56500"
st "opcode_catch_o"
ju 2
blo "-92000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 192,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-105000,43000,-91000,57000"
)
oxt "15000,12000,24000,26000"
ttg (MlTextGroup
uid 193,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 194,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,43000,-98050,44000"
st "hsio"
blo "-99750,43800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 195,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,44000,-91250,45000"
st "sim_packet_decode"
blo "-99750,44800"
tm "CptNameMgr"
)
*55 (Text
uid 196,0
va (VaSet
font "helvetica,8,1"
)
xt "-99750,45000,-94550,46000"
st "Usimpktdec"
blo "-99750,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 197,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 198,0
text (MLText
uid 199,0
va (VaSet
)
xt "-105000,41000,-87600,43000"
st "OC_HEADER_ONLY = 1           ( integer )  
OPCODE_CATCH   = 16#0019#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0019#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 264,0
optionalChildren [
*57 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-21375,-118250,-20625"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "-124700,-21500,-120000,-20500"
st "clk125_out"
ju 2
blo "-120000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk125_out"
t "std_logic"
o 16
)
)
)
*58 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-20375,-118250,-19625"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "-124700,-20500,-120000,-19500"
st "clk156_out"
ju 2
blo "-120000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk156_out"
t "std_logic"
o 17
)
)
)
*59 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-15375,-118250,-14625"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
)
xt "-121000,-15500,-120000,-14500"
st "rst"
ju 2
blo "-120000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
o 24
)
)
)
*60 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,7625,-118250,8375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "-124700,7500,-120000,8500"
st "rx_dst_rdy"
ju 2
blo "-120000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 1
)
)
)
*61 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,6625,-118250,7375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
)
xt "-122500,6500,-120000,7500"
st "rx_eof"
ju 2
blo "-120000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof"
t "std_logic"
o 3
)
)
)
*62 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,5625,-118250,6375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "-122500,5500,-120000,6500"
st "rx_sof"
ju 2
blo "-120000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof"
t "std_logic"
o 4
)
)
)
*63 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,4625,-118250,5375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "-124600,4500,-120000,5500"
st "rx_src_rdy"
ju 2
blo "-120000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 5
)
)
)
*64 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,29625,-118250,30375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
)
xt "-127000,29500,-120000,30500"
st "tx_data_i : (15:0)"
ju 2
blo "-120000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
)
)
)
*65 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,28625,-118250,29375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
)
xt "-125700,28500,-120000,29500"
st "tx_dst_rdy_o"
ju 2
blo "-120000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 6
)
)
)
*66 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,27625,-118250,28375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
)
xt "-123200,27500,-120000,28500"
st "tx_eof_i"
ju 2
blo "-120000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 8
)
)
)
*67 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,26625,-118250,27375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "-123200,26500,-120000,27500"
st "tx_sof_i"
ju 2
blo "-120000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 9
)
)
)
*68 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,25625,-118250,26375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "-125300,25500,-120000,26500"
st "tx_src_rdy_i"
ju 2
blo "-120000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 10
)
)
)
*69 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-18375,-118250,-17625"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
)
xt "-123700,-18500,-120000,-17500"
st "clk40_out"
ju 2
blo "-120000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_out"
t "std_logic"
o 11
)
)
)
*70 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139750,-21375,-139000,-20625"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
)
xt "-138000,-21500,-134800,-20500"
st "clk80_in"
blo "-138000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "clk80_in"
t "std_logic"
o 13
)
)
)
*71 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-19375,-118250,-18625"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
)
xt "-123700,-19500,-120000,-18500"
st "clk80_out"
ju 2
blo "-120000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_out"
t "std_logic"
o 12
)
)
)
*72 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139750,-19375,-139000,-18625"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "-138000,-19500,-130700,-18500"
st "clks_main_ready_i"
blo "-138000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "clks_main_ready_i"
t "std_logic"
o 15
)
)
)
*73 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-12375,-118250,-11625"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "-127200,-12500,-120000,-11500"
st "clks_top_ready_o"
ju 2
blo "-120000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 14
)
)
)
*74 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,36625,-118250,37375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "-125700,36500,-120000,37500"
st "pattern_go_o"
ju 2
blo "-120000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pattern_go_o"
t "std_logic"
o 19
)
)
)
*75 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,-16375,-118250,-15625"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
)
xt "-121300,-16500,-120000,-15500"
st "por"
ju 2
blo "-120000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "por"
t "std_logic"
o 23
)
)
)
*76 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,8625,-118250,9375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "-127300,8500,-120000,9500"
st "rx_data_o : (15:0)"
ju 2
blo "-120000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 2
)
)
)
*77 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Diamond
uid 354,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139750,23625,-139000,24375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "-138000,23500,-135600,24500"
st "sck_io"
blo "-138000,24300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sck_io"
t "std_logic"
o 21
)
)
)
*78 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Diamond
uid 358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139750,24625,-139000,25375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "-138000,24500,-135500,25500"
st "sda_io"
blo "-138000,25300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_io"
t "std_logic"
o 20
)
)
)
*79 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Diamond
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,19625,-118250,20375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "-125500,19500,-120000,20500"
st "sma_io : (8:1)"
ju 2
blo "-120000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
o 22
)
)
)
*80 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-119000,20625,-118250,21375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "-129100,20500,-120000,21500"
st "st_hyb_data_o : (23:0)"
ju 2
blo "-120000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "st_hyb_data_o"
t "std_logic_vector"
b "(23 downto 0)"
o 18
)
)
)
]
shape (Rectangle
uid 265,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-139000,-22000,-119000,38000"
)
oxt "15000,-27000,35000,33000"
ttg (MlTextGroup
uid 266,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 267,0
va (VaSet
font "helvetica,8,1"
)
xt "-137100,-3000,-135400,-2000"
st "hsio"
blo "-137100,-2200"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 268,0
va (VaSet
font "helvetica,8,1"
)
xt "-137100,-2000,-125900,-1000"
st "rx_packet_decoder_tester"
blo "-137100,-1200"
tm "CptNameMgr"
)
*83 (Text
uid 269,0
va (VaSet
font "helvetica,8,1"
)
xt "-137100,-1000,-135100,0"
st "Utstr"
blo "-137100,-200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 270,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 271,0
text (MLText
uid 272,0
va (VaSet
)
xt "-137000,-23000,-120400,-22000"
st "USE_EXTERNAL_CLK80 = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 369,0
optionalChildren [
*85 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-45000,68625,-44250,69375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
)
xt "-46700,68500,-46000,69500"
st "hi"
ju 2
blo "-46000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*86 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-45000,69625,-44250,70375"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
)
xt "-46700,69500,-46000,70500"
st "lo"
ju 2
blo "-46000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 370,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-52000,68000,-45000,71000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 371,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 372,0
va (VaSet
font "helvetica,8,1"
)
xt "-49400,70000,-47700,71000"
st "utils"
blo "-49400,70800"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 373,0
va (VaSet
font "helvetica,8,1"
)
xt "-49400,71000,-45800,72000"
st "m_power"
blo "-49400,71800"
tm "CptNameMgr"
)
*89 (Text
uid 374,0
va (VaSet
font "helvetica,8,1"
)
xt "-49400,72000,-45700,73000"
st "Umpower"
blo "-49400,72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 375,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 376,0
text (MLText
uid 377,0
va (VaSet
font "clean,8,0"
)
xt "-48500,60000,-48500,60000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*90 (MWC
uid 386,0
optionalChildren [
*91 (CptPort
uid 395,0
optionalChildren [
*92 (Line
uid 400,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-105000,-16000,-103999,-16000"
pts [
"-105000,-16000"
"-103999,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-105750,-16375,-105000,-15625"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 398,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-108000,-16500,-106500,-15600"
st "din"
blo "-108000,-15800"
)
s (Text
uid 399,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-108000,-15600,-108000,-15600"
blo "-108000,-15600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_ulogic"
o 30
)
)
)
*93 (CptPort
uid 401,0
optionalChildren [
*94 (Line
uid 406,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-100250,-16000,-100000,-16000"
pts [
"-100000,-16000"
"-100250,-16000"
]
)
*95 (Circle
uid 407,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-101000,-16375,-100250,-15625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-100000,-16375,-99250,-15625"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-98250,-16500,-96250,-15600"
st "dout"
ju 2
blo "-96250,-15800"
)
s (Text
uid 405,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-96250,-15600,-96250,-15600"
ju 2
blo "-96250,-15600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_ulogic"
o 31
)
)
)
*96 (CommentGraphic
uid 408,0
shape (CustomPolygon
pts [
"-104000,-18000"
"-101000,-16000"
"-104000,-14000"
"-104000,-18000"
]
uid 409,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-104000,-18000,-101000,-14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 387,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-105000,-18000,-100000,-14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 388,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 389,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-102650,-15800,-97150,-14900"
st "moduleware"
blo "-102650,-15100"
)
*98 (Text
uid 390,0
va (VaSet
font "courier,8,0"
)
xt "-102650,-14900,-101150,-14000"
st "inv"
blo "-102650,-14200"
)
*99 (Text
uid 391,0
va (VaSet
font "courier,8,0"
)
xt "-102650,-14000,-101150,-13100"
st "U_1"
blo "-102650,-13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 392,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 393,0
text (MLText
uid 394,0
va (VaSet
font "courier,8,0"
)
xt "-108000,-36700,-108000,-36700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*100 (SaComponent
uid 410,0
optionalChildren [
*101 (CptPort
uid 419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,22625,-105000,23375"
)
tg (CPTG
uid 421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 422,0
va (VaSet
)
xt "-104000,22500,-103000,23500"
st "clk"
blo "-104000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
)
)
)
*102 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,29625,-87250,30375"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "-94700,29500,-89000,30500"
st "data_i : (15:0)"
ju 2
blo "-89000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- input interface"
preAdd 0
o 1
)
)
)
*103 (CptPort
uid 427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,33625,-87250,34375"
)
tg (CPTG
uid 429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 430,0
va (VaSet
)
xt "-92900,33500,-89000,34500"
st "dst_rdy_o"
ju 2
blo "-89000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
)
)
)
*104 (CptPort
uid 431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,27625,-87250,28375"
)
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
)
xt "-90900,27500,-89000,28500"
st "eof_i"
ju 2
blo "-89000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
)
)
)
*105 (CptPort
uid 435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,29625,-105000,30375"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 438,0
va (VaSet
)
xt "-104000,29500,-97100,30500"
st "ll_data_o : (15:0)"
blo "-104000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0); -- Erdem"
preAdd 0
posAdd 0
o 8
)
)
)
*106 (CptPort
uid 439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,28625,-105000,29375"
)
tg (CPTG
uid 441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 442,0
va (VaSet
)
xt "-104000,28500,-99000,29500"
st "ll_dst_rdy_i"
blo "-104000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
)
)
)
*107 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,27625,-105000,28375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "-104000,27500,-100900,28500"
st "ll_eof_o"
blo "-104000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
)
)
)
*108 (CptPort
uid 447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 448,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,26625,-105000,27375"
)
tg (CPTG
uid 449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
)
xt "-104000,26500,-100900,27500"
st "ll_sof_o"
blo "-104000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
)
)
)
*109 (CptPort
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,25625,-105000,26375"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 454,0
va (VaSet
)
xt "-104000,25500,-98800,26500"
st "ll_src_rdy_o"
blo "-104000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
)
)
)
*110 (CptPort
uid 455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,33625,-105000,34375"
)
tg (CPTG
uid 457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 458,0
va (VaSet
)
xt "-104000,33500,-96400,34500"
st "mac_dest_i : (47:0)"
blo "-104000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
)
)
)
*111 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,32625,-105000,33375"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
)
xt "-104000,32500,-95600,33500"
st "mac_source_i : (47:0)"
blo "-104000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
)
)
)
*112 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,23625,-105000,24375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
)
xt "-104000,23500,-103000,24500"
st "rst"
blo "-104000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
)
)
)
*113 (CptPort
uid 467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 468,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,26625,-87250,27375"
)
tg (CPTG
uid 469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "-90900,26500,-89000,27500"
st "sof_i"
ju 2
blo "-89000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
)
)
)
*114 (CptPort
uid 471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 472,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,25625,-87250,26375"
)
tg (CPTG
uid 473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 474,0
va (VaSet
)
xt "-92500,25500,-89000,26500"
st "src_rdy_i"
ju 2
blo "-89000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
)
)
)
]
shape (Rectangle
uid 411,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-105000,22000,-88000,35000"
)
oxt "15000,13000,35000,26000"
ttg (MlTextGroup
uid 412,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 413,0
va (VaSet
font "helvetica,8,1"
)
xt "-99550,22000,-97850,23000"
st "hsio"
blo "-99550,22800"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 414,0
va (VaSet
font "helvetica,8,1"
)
xt "-99550,23000,-92250,24000"
st "net_tx_pktfmt16"
blo "-99550,23800"
tm "CptNameMgr"
)
*117 (Text
uid 415,0
va (VaSet
font "helvetica,8,1"
)
xt "-99550,24000,-95450,25000"
st "Utxpktfmt"
blo "-99550,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 416,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 417,0
text (MLText
uid 418,0
va (VaSet
)
xt "-100000,18000,-100000,18000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*118 (SaComponent
uid 475,0
optionalChildren [
*119 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,625,-105000,1375"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
)
xt "-104000,500,-103000,1500"
st "clk"
blo "-104000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
)
)
)
*120 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,7625,-87250,8375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "-94200,7500,-89000,8500"
st "hsio_data_o"
ju 2
blo "-89000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
prec "-- hsio side side (output) interface"
preAdd 0
o 6
i "x\"0000\""
)
)
)
*121 (CptPort
uid 492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 493,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,11625,-87250,12375"
)
tg (CPTG
uid 494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 495,0
va (VaSet
)
xt "-95200,11500,-89000,12500"
st "hsio_dst_rdy_i"
ju 2
blo "-89000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 9
)
)
)
*122 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,6625,-87250,7375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
)
xt "-93800,6500,-89000,7500"
st "hsio_eof_o"
ju 2
blo "-89000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 8
)
)
)
*123 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,5625,-87250,6375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "-93800,5500,-89000,6500"
st "hsio_sof_o"
ju 2
blo "-89000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 7
)
)
)
*124 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,4625,-87250,5375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "-95400,4500,-89000,5500"
st "hsio_src_rdy_o"
ju 2
blo "-89000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 10
)
)
)
*125 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,8625,-105000,9375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "-104000,8500,-99500,9500"
st "net_data_i"
blo "-104000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "net_data_i"
t "slv16"
prec "-- net side input interface"
eolc "-- Erdem slv8;"
preAdd 0
posAdd 0
o 1
)
)
)
*126 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,7625,-105000,8375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "-104000,7500,-97900,8500"
st "net_dst_rdy_o"
blo "-104000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 4
)
)
)
*127 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,6625,-105000,7375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "-104000,6500,-100400,7500"
st "net_eof_i"
blo "-104000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 3
)
)
)
*128 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,5625,-105000,6375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "-104000,5500,-100400,6500"
st "net_sof_i"
blo "-104000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "net_sof_i"
t "std_logic"
preAdd 0
o 2
)
)
)
*129 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,4625,-105000,5375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "-104000,4500,-98300,5500"
st "net_src_rdy_i"
blo "-104000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "net_src_rdy_i"
t "std_logic"
posAdd 0
o 5
)
)
)
*130 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105750,1625,-105000,2375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "-104000,1500,-103000,2500"
st "rst"
blo "-104000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
)
)
)
*131 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88000,1625,-87250,2375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
)
xt "-94800,1500,-89000,2500"
st "rx_src_mac_o"
ju 2
blo "-89000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 11
)
)
)
]
shape (Rectangle
uid 476,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-105000,0,-88000,13000"
)
oxt "15000,15000,32000,26000"
ttg (MlTextGroup
uid 477,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 478,0
va (VaSet
font "helvetica,8,1"
)
xt "-101650,0,-99950,1000"
st "hsio"
blo "-101650,800"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 479,0
va (VaSet
font "helvetica,8,1"
)
xt "-101650,1000,-94350,2000"
st "net_rx_pktfmt16"
blo "-101650,1800"
tm "CptNameMgr"
)
*134 (Text
uid 480,0
va (VaSet
font "helvetica,8,1"
)
xt "-101650,2000,-97550,3000"
st "Urxpktfmt"
blo "-101650,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 481,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 482,0
text (MLText
uid 483,0
va (VaSet
)
xt "-434000,7000,-434000,7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*135 (HdlText
uid 536,0
optionalChildren [
*136 (EmbeddedText
uid 541,0
commentText (CommentText
uid 542,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 543,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-105000,16000,-88000,20000"
)
oxt "0,0,18000,5000"
text (MLText
uid 544,0
va (VaSet
font "clean,8,0"
)
xt "-104800,16200,-87800,20200"
st "
-- eb1 1
mac_source <= x\"505152535455\";
--mac_dest   <= x\"d0d1d2d3d4d5\";
                                        

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
)
]
shape (Rectangle
uid 537,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-106000,15000,-87000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 538,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
uid 539,0
va (VaSet
font "charter,8,0"
)
xt "-105700,15000,-104300,16000"
st "eb7"
blo "-105700,15800"
tm "HdlTextNameMgr"
)
*138 (Text
uid 540,0
va (VaSet
font "charter,8,0"
)
xt "-105700,16000,-105200,17000"
st "7"
blo "-105700,16800"
tm "HdlTextNumberMgr"
)
]
)
)
*139 (SaComponent
uid 545,0
optionalChildren [
*140 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-89750,-21375,-89000,-20625"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "-88000,-21500,-85500,-20500"
st "clk125"
blo "-88000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
)
)
)
*141 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-10375,-69250,-9625"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "-78200,-10500,-71000,-9500"
st "clks_top_ready_o"
ju 2
blo "-71000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 9
)
)
)
*142 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-89750,-5375,-89000,-4625"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "-88000,-5500,-82000,-4500"
st "net_usb_ready"
blo "-88000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 3
)
)
)
*143 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-89750,-16375,-89000,-15625"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
)
xt "-88000,-16500,-84000,-15500"
st "por_sw_ni"
blo "-88000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 4
)
)
)
*144 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-89750,-10375,-89000,-9625"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
)
xt "-88000,-10500,-83600,-9500"
st "rst_local_i"
blo "-88000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 5
)
)
)
*145 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-89750,-20375,-89000,-19625"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
)
xt "-88000,-20500,-85500,-19500"
st "clk156"
blo "-88000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
)
)
)
*146 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-14375,-69250,-13625"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "-75100,-14500,-71000,-13500"
st "clk_idelay"
ju 2
blo "-71000,-13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_idelay"
t "std_logic"
o 8
)
)
)
*147 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-6375,-69250,-5625"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "-73500,-6500,-71000,-5500"
st "rst125"
ju 2
blo "-71000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 10
)
)
)
*148 (CptPort
uid 3835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-17375,-69250,-16625"
)
tg (CPTG
uid 3837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3838,0
va (VaSet
)
xt "-74000,-17500,-71000,-16500"
st "clk40_o"
ju 2
blo "-71000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 6
suid 74,0
)
)
)
*149 (CptPort
uid 3839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-16375,-69250,-15625"
)
tg (CPTG
uid 3841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3842,0
va (VaSet
)
xt "-74000,-16500,-71000,-15500"
st "clk80_o"
ju 2
blo "-71000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 7
suid 73,0
)
)
)
*150 (CptPort
uid 3843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-13375,-69250,-12625"
)
tg (CPTG
uid 3845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3846,0
va (VaSet
)
xt "-73000,-13500,-71000,-12500"
st "rst_o"
ju 2
blo "-71000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 11
suid 72,0
)
)
)
*151 (CptPort
uid 3847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70000,-5375,-69250,-4625"
)
tg (CPTG
uid 3849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3850,0
va (VaSet
)
xt "-75900,-5500,-71000,-4500"
st "strobe40_o"
ju 2
blo "-71000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 12
suid 71,0
)
)
)
]
shape (Rectangle
uid 546,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-89000,-22000,-70000,-3000"
)
oxt "15000,23000,32000,35000"
ttg (MlTextGroup
uid 547,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 548,0
va (VaSet
font "helvetica,8,1"
)
xt "-83150,-21000,-81450,-20000"
st "hsio"
blo "-83150,-20200"
tm "BdLibraryNameMgr"
)
*153 (Text
uid 549,0
va (VaSet
font "helvetica,8,1"
)
xt "-83150,-20000,-78350,-19000"
st "clocks_top"
blo "-83150,-19200"
tm "CptNameMgr"
)
*154 (Text
uid 550,0
va (VaSet
font "helvetica,8,1"
)
xt "-83150,-19000,-79650,-18000"
st "Uclkstop"
blo "-83150,-18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 551,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 552,0
text (MLText
uid 553,0
va (VaSet
)
xt "-86000,-23000,-74900,-22000"
st "SIM_MODE = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*155 (MWC
uid 598,0
optionalChildren [
*156 (CptPort
uid 607,0
optionalChildren [
*157 (Line
uid 612,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-77000,34000,-75999,34000"
pts [
"-77000,34000"
"-75999,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 608,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-77750,33625,-77000,34375"
)
tg (CPTG
uid 609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 610,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-900000,33500,-898500,34400"
st "din"
blo "-900000,34200"
)
s (Text
uid 611,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-900000,34400,-900000,34400"
blo "-900000,34400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 67
)
)
)
*158 (CptPort
uid 613,0
optionalChildren [
*159 (Line
uid 618,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-72999,34000,-72000,34000"
pts [
"-72000,34000"
"-72999,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-72000,33625,-71250,34375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 616,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-891000,33500,-889000,34400"
st "dout"
ju 2
blo "-889000,34200"
)
s (Text
uid 617,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-889000,34400,-889000,34400"
ju 2
blo "-889000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 75
)
)
)
*160 (Grouping
uid 619,0
optionalChildren [
*161 (CommentGraphic
uid 621,0
shape (CustomPolygon
pts [
"-76000,32000"
"-73000,34000"
"-76000,36000"
"-76000,32000"
]
uid 622,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-76000,32000,-73000,36000"
)
oxt "7000,6000,10000,10000"
)
*162 (CommentText
uid 623,0
shape (Rectangle
uid 624,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-76000,33000,-73750,35000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 625,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-75875,33550,-73875,34450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 620,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-76000,32000,-73000,36000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 599,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-77000,32000,-72000,36000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 601,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-74650,34200,-69150,35100"
st "moduleware"
blo "-74650,34900"
)
*164 (Text
uid 602,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-74650,35100,-72650,36000"
st "buff"
blo "-74650,35800"
)
*165 (Text
uid 603,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-74650,35100,-73150,36000"
st "U_4"
blo "-74650,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 605,0
text (MLText
uid 606,0
va (VaSet
font "courier,8,0"
)
xt "-80000,13300,-80000,13300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*166 (SaComponent
uid 626,0
optionalChildren [
*167 (CptPort
uid 635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 636,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,29625,-77000,30375"
)
tg (CPTG
uid 637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "-76000,29500,-70000,30500"
st "data_o : (15:0)"
blo "-76000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*168 (CptPort
uid 639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 640,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,27625,-77000,28375"
)
tg (CPTG
uid 641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 642,0
va (VaSet
)
xt "-76000,27500,-73800,28500"
st "eof_o"
blo "-76000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
)
)
)
*169 (CptPort
uid 643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 644,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,26625,-77000,27375"
)
tg (CPTG
uid 645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "-76000,26500,-73800,27500"
st "sof_o"
blo "-76000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*170 (CptPort
uid 647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 648,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,25625,-77000,26375"
)
tg (CPTG
uid 649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 650,0
va (VaSet
)
xt "-76000,25500,-72200,26500"
st "src_rdy_o"
blo "-76000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 4
)
)
)
*171 (CptPort
uid 651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-66000,25625,-65250,26375"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 654,0
va (VaSet
)
xt "-68500,25500,-67000,26500"
st "lls_i"
ju 2
blo "-67000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 5
)
)
)
]
shape (Rectangle
uid 627,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-77000,25000,-66000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 628,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 629,0
va (VaSet
font "helvetica,8,1"
)
xt "-71350,26000,-69650,27000"
st "hsio"
blo "-71350,26800"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 630,0
va (VaSet
font "helvetica,8,1"
)
xt "-71350,27000,-67650,28000"
st "lls_break"
blo "-71350,27800"
tm "CptNameMgr"
)
*174 (Text
uid 631,0
va (VaSet
font "helvetica,8,1"
)
xt "-71350,28000,-67550,29000"
st "Ullsbreak"
blo "-71350,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 632,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 633,0
text (MLText
uid 634,0
va (VaSet
font "clean,8,0"
)
xt "-71500,25000,-71500,25000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*175 (SaComponent
uid 655,0
optionalChildren [
*176 (CptPort
uid 664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-67000,4625,-66250,5375"
)
tg (CPTG
uid 666,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 667,0
va (VaSet
)
xt "-68800,4500,-68000,5500"
st "lls"
ju 2
blo "-68000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls"
t "t_llsrc"
o 1
)
)
)
*177 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,4625,-77000,5375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "-76000,4500,-72500,5500"
st "src_rdy_i"
blo "-76000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 2
)
)
)
*178 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,5625,-77000,6375"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 675,0
va (VaSet
)
xt "-76000,5500,-74100,6500"
st "sof_i"
blo "-76000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
)
)
)
*179 (CptPort
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,6625,-77000,7375"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 679,0
va (VaSet
)
xt "-76000,6500,-74100,7500"
st "eof_i"
blo "-76000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
)
)
)
*180 (CptPort
uid 680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-77750,7625,-77000,8375"
)
tg (CPTG
uid 682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 683,0
va (VaSet
)
xt "-76000,7500,-70300,8500"
st "data_i : (15:0)"
blo "-76000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 656,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-77000,4000,-67000,9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 657,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 658,0
va (VaSet
font "helvetica,8,1"
)
xt "-70800,6000,-69100,7000"
st "hsio"
blo "-70800,6800"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 659,0
va (VaSet
font "helvetica,8,1"
)
xt "-70800,7000,-67200,8000"
st "lls_make"
blo "-70800,7800"
tm "CptNameMgr"
)
*183 (Text
uid 660,0
va (VaSet
font "helvetica,8,1"
)
xt "-70800,8000,-67100,9000"
st "Ullsmake"
blo "-70800,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 661,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 662,0
text (MLText
uid 663,0
va (VaSet
font "clean,8,0"
)
xt "-72000,4000,-72000,4000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*184 (HdlText
uid 684,0
optionalChildren [
*185 (EmbeddedText
uid 689,0
commentText (CommentText
uid 690,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 691,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-65000,52000,-41000,57000"
)
oxt "0,0,18000,5000"
text (MLText
uid 692,0
va (VaSet
font "clean,8,0"
)
xt "-64800,52200,-44800,53800"
st "
-- eb1 1
stat(i) <= conv_std_logic_vector(i,16);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 685,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-66000,51000,-40000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 686,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 687,0
va (VaSet
font "charter,8,0"
)
xt "-65700,51000,-64300,52000"
st "eb2"
blo "-65700,51800"
tm "HdlTextNameMgr"
)
*187 (Text
uid 688,0
va (VaSet
font "charter,8,0"
)
xt "-65700,52000,-65200,53000"
st "2"
blo "-65700,52800"
tm "HdlTextNumberMgr"
)
]
)
)
*188 (SaComponent
uid 766,0
optionalChildren [
*189 (CptPort
uid 775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31000,-20375,-30250,-19625"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "-41900,-20500,-32000,-19500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-32000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*190 (CptPort
uid 779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31000,-19375,-30250,-18625"
)
tg (CPTG
uid 781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 782,0
va (VaSet
)
xt "-43000,-19500,-32000,-18500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-32000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*191 (CptPort
uid 783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,-20375,-46000,-19625"
)
tg (CPTG
uid 785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "-45000,-20500,-44000,-19500"
st "clk"
blo "-45000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*192 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,-19375,-46000,-18625"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "-45000,-19500,-44000,-18500"
st "rst"
blo "-45000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 767,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-46000,-21000,-31000,-15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 768,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 769,0
va (VaSet
font "helvetica,8,1"
)
xt "-40450,-18000,-38750,-17000"
st "hsio"
blo "-40450,-17200"
tm "BdLibraryNameMgr"
)
*194 (Text
uid 770,0
va (VaSet
font "helvetica,8,1"
)
xt "-40450,-17000,-36550,-16000"
st "ticks_gen"
blo "-40450,-16200"
tm "CptNameMgr"
)
*195 (Text
uid 771,0
va (VaSet
font "helvetica,8,1"
)
xt "-40450,-16000,-36450,-15000"
st "Uticksgen"
blo "-40450,-15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 772,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 773,0
text (MLText
uid 774,0
va (VaSet
font "clean,8,0"
)
xt "-43000,-22600,-27500,-21000"
st "SIM_MODE = 1     ( integer )  
CLK_MHZ  = 80    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*196 (SaComponent
uid 1117,0
optionalChildren [
*197 (CptPort
uid 1126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5750,44625,-5000,45375"
)
tg (CPTG
uid 1128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1129,0
va (VaSet
)
xt "-4000,44500,-2100,45500"
st "sck_i"
blo "-4000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*198 (CptPort
uid 1130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5750,45625,-5000,46375"
)
tg (CPTG
uid 1132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1133,0
va (VaSet
)
xt "-4000,45500,-1800,46500"
st "sck_ti"
blo "-4000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*199 (CptPort
uid 1134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,44625,5750,45375"
)
tg (CPTG
uid 1136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1137,0
va (VaSet
)
xt "1100,44500,4000,45500"
st "sck_pin"
ju 2
blo "4000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*200 (CptPort
uid 1138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5750,47625,-5000,48375"
)
tg (CPTG
uid 1140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1141,0
va (VaSet
)
xt "-4000,47500,-2000,48500"
st "sda_i"
blo "-4000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*201 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5750,48625,-5000,49375"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1145,0
va (VaSet
)
xt "-4000,48500,-1700,49500"
st "sda_o"
blo "-4000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*202 (CptPort
uid 1146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5750,49625,-5000,50375"
)
tg (CPTG
uid 1148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1149,0
va (VaSet
)
xt "-4000,49500,-1700,50500"
st "sda_ti"
blo "-4000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*203 (CptPort
uid 1150,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,47625,5750,48375"
)
tg (CPTG
uid 1152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1153,0
va (VaSet
)
xt "1000,47500,4000,48500"
st "sda_pin"
ju 2
blo "4000,48300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 1118,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-5000,44000,5000,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1119,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 1120,0
va (VaSet
font "helvetica,8,1"
)
xt "-400,50000,1300,51000"
st "utils"
blo "-400,50800"
tm "BdLibraryNameMgr"
)
*205 (Text
uid 1121,0
va (VaSet
font "helvetica,8,1"
)
xt "-400,51000,4400,52000"
st "twowire_tri"
blo "-400,51800"
tm "CptNameMgr"
)
*206 (Text
uid 1122,0
va (VaSet
font "helvetica,8,1"
)
xt "-400,52000,4500,53000"
st "Utwowiretri"
blo "-400,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1123,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1124,0
text (MLText
uid 1125,0
va (VaSet
font "clean,8,0"
)
xt "0,44000,0,44000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*207 (Frame
uid 1154,0
shape (RectFrame
uid 1155,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-14000,42000,12000,54000"
)
title (TextAssociate
uid 1156,0
ps "TopLeftStrategy"
text (MLText
uid 1157,0
va (VaSet
font "charter,10,0"
)
xt "-14000,40400,2000,41600"
st "g1: FOR i IN 0 TO 15 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 1158,0
ps "TopLeftStrategy"
shape (Rectangle
uid 1159,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-13500,42200,-12500,43800"
)
num (Text
uid 1160,0
va (VaSet
font "charter,10,0"
)
xt "-13300,42400,-12700,43600"
st "2"
blo "-13300,43400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 1161,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
uid 1162,0
va (VaSet
font "charter,10,1"
)
xt "3000,54000,14200,55300"
st "Frame Declarations"
blo "3000,55000"
)
*209 (MLText
uid 1163,0
va (VaSet
font "charter,10,0"
)
xt "3000,55300,3000,55300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*210 (Frame
uid 1196,0
shape (RectFrame
uid 1197,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-68000,50000,-31000,59000"
)
title (TextAssociate
uid 1198,0
ps "TopLeftStrategy"
text (MLText
uid 1199,0
va (VaSet
font "charter,10,0"
)
xt "-68000,48400,-52000,49600"
st "g2: FOR i IN 0 TO 31 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 1200,0
ps "TopLeftStrategy"
shape (Rectangle
uid 1201,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-67500,50200,-66500,51800"
)
num (Text
uid 1202,0
va (VaSet
font "charter,10,0"
)
xt "-67300,50400,-66700,51600"
st "3"
blo "-67300,51400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 1203,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
uid 1204,0
va (VaSet
font "charter,10,1"
)
xt "-40000,59000,-28800,60300"
st "Frame Declarations"
blo "-40000,60000"
)
*212 (MLText
uid 1205,0
va (VaSet
font "charter,10,0"
)
xt "-40000,60300,-40000,60300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*213 (Net
uid 2186,0
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 1,0
)
declText (MLText
uid 2187,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,86000,47500,87200"
st "signal sck                : std_logic_vector(15 DOWNTO 0)"
)
)
*214 (Net
uid 2188,0
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 2,0
)
declText (MLText
uid 2189,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,89600,47700,90800"
st "signal sck_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*215 (Net
uid 2190,0
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 3,0
)
declText (MLText
uid 2191,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,94400,48600,95600"
st "signal sda_out            : std_logic_vector(15 DOWNTO 0)"
)
)
*216 (Net
uid 2192,0
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 56
suid 4,0
)
declText (MLText
uid 2193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,96800,47900,98000"
st "signal sda_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*217 (Net
uid 2194,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 78
suid 5,0
)
declText (MLText
uid 2195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,122000,37600,123200"
st "signal tx_src_rdy         : std_logic"
)
)
*218 (Net
uid 2196,0
lang 2
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 67
suid 6,0
)
declText (MLText
uid 2197,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,108800,37700,110000"
st "signal tx_dst_rdy         : std_logic"
)
)
*219 (Net
uid 2198,0
decl (Decl
n "tx_eof"
t "std_logic"
o 68
suid 7,0
)
declText (MLText
uid 2199,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,110000,36800,111200"
st "signal tx_eof             : std_logic"
)
)
*220 (Net
uid 2200,0
decl (Decl
n "magicn"
t "slv16"
o 23
suid 8,0
)
declText (MLText
uid 2201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,29600,35700,30800"
st "signal magicn             : slv16"
)
)
*221 (Net
uid 2214,0
decl (Decl
n "sda_pin"
t "std_logic"
o 55
suid 15,0
)
declText (MLText
uid 2215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,95600,37400,96800"
st "signal sda_pin            : std_logic"
)
)
*222 (Net
uid 2218,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 64
suid 17,0
)
declText (MLText
uid 2219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,105200,51700,106400"
st "signal tick               : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*223 (Net
uid 2220,0
decl (Decl
n "rst"
t "std_logic"
o 34
suid 18,0
)
declText (MLText
uid 2221,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,46400,36100,47600"
st "signal rst                : std_logic"
)
)
*224 (Net
uid 2222,0
decl (Decl
n "clk_idelay"
t "std_logic"
o 7
suid 19,0
)
declText (MLText
uid 2223,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,9200,37500,10400"
st "signal clk_idelay         : std_logic"
)
)
*225 (Net
uid 2224,0
decl (Decl
n "clk156"
t "std_logic"
o 6
suid 20,0
)
declText (MLText
uid 2225,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,8000,37200,9200"
st "signal clk156             : std_logic"
)
)
*226 (Net
uid 2226,0
decl (Decl
n "clk"
t "std_logic"
o 4
suid 21,0
)
declText (MLText
uid 2227,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,5600,36300,6800"
st "signal clk                : std_logic"
)
)
*227 (Net
uid 2228,0
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 22,0
)
declText (MLText
uid 2229,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,3200,36600,4400"
st "signal LO                 : std_logic"
)
)
*228 (Net
uid 2242,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 46
suid 29,0
)
declText (MLText
uid 2243,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,77600,48100,80000"
st "-- decoded out
signal rx_src_mac         : std_logic_vector(47 downto 0)"
)
)
*229 (Net
uid 2244,0
decl (Decl
n "clks_top_ready"
t "std_logic"
o 8
suid 30,0
)
declText (MLText
uid 2245,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,10400,38500,11600"
st "signal clks_top_ready     : std_logic"
)
)
*230 (Net
uid 2246,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 31,0
)
declText (MLText
uid 2247,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,36500,3200"
st "signal HI                 : std_logic"
)
)
*231 (Net
uid 2248,0
decl (Decl
n "seq"
t "slv16"
o 57
suid 32,0
)
declText (MLText
uid 2249,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,99200,34800,100400"
st "signal seq                : slv16"
)
)
*232 (Net
uid 2250,0
decl (Decl
n "len"
t "slv16"
o 13
suid 33,0
)
declText (MLText
uid 2251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14000,34700,15200"
st "signal len                : slv16"
)
)
*233 (Net
uid 2252,0
decl (Decl
n "cbcnt"
t "slv16"
o 3
suid 34,0
)
declText (MLText
uid 2253,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,4400,35200,5600"
st "signal cbcnt              : slv16"
)
)
*234 (Net
uid 2262,0
decl (Decl
n "ll_size"
t "slv16"
o 20
suid 39,0
)
declText (MLText
uid 2263,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,22400,34900,23600"
st "signal ll_size            : slv16"
)
)
*235 (Net
uid 2264,0
decl (Decl
n "ll_len"
t "slv16"
o 15
suid 40,0
)
declText (MLText
uid 2265,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16400,34900,17600"
st "signal ll_len             : slv16"
)
)
*236 (Net
uid 2266,0
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 69
suid 41,0
)
declText (MLText
uid 2267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,111200,48400,113600"
st "-- net client side (output) interface
signal tx_ll_data         : std_logic_vector(15 DOWNTO 0)"
)
)
*237 (Net
uid 2270,0
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 59
suid 43,0
)
declText (MLText
uid 2271,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,101600,44100,104000"
st "-- status words in
signal stat               : slv16_array(31 downto 0)"
)
)
*238 (Net
uid 2272,0
decl (Decl
n "tx_ll_data_swapped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 70
suid 44,0
)
declText (MLText
uid 2273,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,113600,50600,116000"
st "-- net client side (output) interface
signal tx_ll_data_swapped : std_logic_vector(15 DOWNTO 0)"
)
)
*239 (Net
uid 2274,0
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 72
suid 45,0
)
declText (MLText
uid 2275,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,117200,37000,118400"
st "signal tx_ll_eof          : std_logic"
)
)
*240 (Net
uid 2276,0
decl (Decl
n "ll_words"
t "slv16"
o 21
suid 46,0
)
declText (MLText
uid 2277,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,23600,35800,24800"
st "signal ll_words           : slv16"
)
)
*241 (Net
uid 2278,0
decl (Decl
n "ll_seq"
t "slv16"
o 19
suid 47,0
)
declText (MLText
uid 2279,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,21200,35000,22400"
st "signal ll_seq             : slv16"
)
)
*242 (Net
uid 2280,0
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 74
suid 48,0
)
declText (MLText
uid 2281,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,119600,37800,120800"
st "signal tx_ll_src_rdy      : std_logic"
)
)
*243 (Net
uid 2284,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 47
suid 50,0
)
declText (MLText
uid 2285,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,80000,37700,81200"
st "signal rx_src_rdy         : std_logic"
)
)
*244 (Net
uid 2286,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 35
suid 51,0
)
declText (MLText
uid 2287,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,57200,47300,59600"
st "-- hsio side side (output) interface
signal rx_data            : std_logic_vector(15 downto 0)"
)
)
*245 (Net
uid 2288,0
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 42
suid 52,0
)
declText (MLText
uid 2289,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,68000,37900,69200"
st "signal rx_ll_src_rdy      : std_logic"
)
)
*246 (Net
uid 2290,0
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 41
suid 53,0
)
declText (MLText
uid 2291,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,66800,37000,68000"
st "signal rx_ll_sof          : std_logic"
)
)
*247 (Net
uid 2292,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 66
suid 54,0
)
declText (MLText
uid 2293,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,107600,47200,108800"
st "signal tx_data            : std_logic_vector(15 downto 0)"
)
)
*248 (Net
uid 2294,0
decl (Decl
n "clk125"
t "std_logic"
o 5
suid 55,0
)
declText (MLText
uid 2295,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,6800,37200,8000"
st "signal clk125             : std_logic"
)
)
*249 (Net
uid 2296,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 36
suid 56,0
)
declText (MLText
uid 2297,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,59600,37800,60800"
st "signal rx_dst_rdy         : std_logic"
)
)
*250 (Net
uid 2298,0
decl (Decl
n "rx_eof"
t "std_logic"
o 37
suid 57,0
)
declText (MLText
uid 2299,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,60800,36900,62000"
st "signal rx_eof             : std_logic"
)
)
*251 (Net
uid 2300,0
decl (Decl
n "rx_sof"
t "std_logic"
o 45
suid 58,0
)
declText (MLText
uid 2301,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,76400,36800,77600"
st "signal rx_sof             : std_logic"
)
)
*252 (Net
uid 2302,0
decl (Decl
n "ll_cbcnt"
t "slv16"
o 14
suid 59,0
)
declText (MLText
uid 2303,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,15200,35400,16400"
st "signal ll_cbcnt           : slv16"
)
)
*253 (Net
uid 2304,0
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 71
suid 60,0
)
declText (MLText
uid 2305,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,116000,37900,117200"
st "signal tx_ll_dst_rdy      : std_logic"
)
)
*254 (Net
uid 2306,0
decl (Decl
n "ll_opcode"
t "slv16"
o 18
suid 61,0
)
declText (MLText
uid 2307,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,20000,36100,21200"
st "signal ll_opcode          : slv16"
)
)
*255 (Net
uid 2308,0
decl (Decl
n "ll_magicn"
t "slv16"
o 16
suid 62,0
)
declText (MLText
uid 2309,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,35900,18800"
st "signal ll_magicn          : slv16"
)
)
*256 (Net
uid 2310,0
decl (Decl
n "words"
t "slv16"
o 79
suid 63,0
)
declText (MLText
uid 2311,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,123200,35600,124400"
st "signal words              : slv16"
)
)
*257 (Net
uid 2312,0
decl (Decl
n "ll_ocseq"
t "slv16"
o 17
suid 64,0
)
declText (MLText
uid 2313,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,18800,35500,20000"
st "signal ll_ocseq           : slv16"
)
)
*258 (Net
uid 2314,0
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 73
suid 65,0
)
declText (MLText
uid 2315,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,118400,36900,119600"
st "signal tx_ll_sof          : std_logic"
)
)
*259 (Net
uid 2316,0
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 40
suid 66,0
)
declText (MLText
uid 2317,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,65600,37100,66800"
st "signal rx_ll_eof          : std_logic"
)
)
*260 (Net
uid 2318,0
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 39
suid 67,0
)
declText (MLText
uid 2319,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,64400,38000,65600"
st "signal rx_ll_dst_rdy      : std_logic"
)
)
*261 (Net
uid 2320,0
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 38
suid 68,0
)
declText (MLText
uid 2321,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,63200,48500,64400"
st "signal rx_ll_data         : std_logic_vector(15 DOWNTO 0)"
)
)
*262 (Net
uid 2322,0
decl (Decl
n "pattern_go"
t "std_logic"
o 29
suid 69,0
)
declText (MLText
uid 2323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,40400,37700,41600"
st "signal pattern_go         : std_logic"
)
)
*263 (Net
uid 2324,0
decl (Decl
n "opcode_catch0"
t "std_logic"
o 27
suid 70,0
)
declText (MLText
uid 2325,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,38000,39100,39200"
st "signal opcode_catch0      : std_logic"
)
)
*264 (Net
uid 2326,0
decl (Decl
n "opcode_catch1"
t "std_logic"
o 28
suid 71,0
)
declText (MLText
uid 2327,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,39200,39100,40400"
st "signal opcode_catch1      : std_logic"
)
)
*265 (Net
uid 2328,0
decl (Decl
n "sck_pin"
t "std_logic"
o 51
suid 72,0
)
declText (MLText
uid 2329,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,88400,37200,89600"
st "signal sck_pin            : std_logic"
)
)
*266 (Net
uid 2330,0
decl (Decl
n "opcode"
t "slv16"
o 26
suid 73,0
)
declText (MLText
uid 2331,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,36800,35900,38000"
st "signal opcode             : slv16"
)
)
*267 (Net
uid 2332,0
decl (Decl
n "ocseq"
t "slv16"
o 25
suid 74,0
)
declText (MLText
uid 2333,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,35600,35300,36800"
st "signal ocseq              : slv16"
)
)
*268 (Net
uid 2334,0
decl (Decl
n "size"
t "slv16"
o 58
suid 75,0
)
declText (MLText
uid 2335,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,100400,34700,101600"
st "signal size               : slv16"
)
)
*269 (Net
uid 2336,0
decl (Decl
n "strobe40"
t "std_logic"
o 63
suid 76,0
)
declText (MLText
uid 2337,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,104000,37500,105200"
st "signal strobe40           : std_logic"
)
)
*270 (Net
uid 2338,0
decl (Decl
n "tx_sof"
t "std_logic"
o 77
suid 77,0
)
declText (MLText
uid 2339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,120800,36700,122000"
st "signal tx_sof             : std_logic"
)
)
*271 (Net
uid 2340,0
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 22
suid 78,0
)
declText (MLText
uid 2341,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,28400,48500,29600"
st "signal mac_source         : std_logic_vector(47 downto 0)"
)
)
*272 (Net
uid 2342,0
decl (Decl
n "por"
t "std_ulogic"
o 30
suid 79,0
)
declText (MLText
uid 2343,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,41600,37300,42800"
st "signal por                : std_ulogic"
)
)
*273 (Net
uid 2344,0
decl (Decl
n "rx_lls"
t "t_llsrc"
o 44
suid 80,0
)
declText (MLText
uid 2345,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,69200,35100,70400"
st "signal rx_lls             : t_llsrc"
)
)
*274 (Net
uid 2346,0
decl (Decl
n "toggle"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 65
suid 81,0
)
declText (MLText
uid 2347,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,106400,52200,107600"
st "signal toggle             : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*275 (Net
uid 2358,0
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 53
suid 87,0
)
declText (MLText
uid 2359,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,92000,48200,93200"
st "signal sda_in             : std_logic_vector(15 DOWNTO 0)"
)
)
*276 (Net
uid 2366,0
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 31
suid 91,0
)
declText (MLText
uid 2367,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,42800,38600,44000"
st "signal por_sw_n           : std_ulogic"
)
)
*277 (SaComponent
uid 2686,0
optionalChildren [
*278 (CptPort
uid 2550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,-2375,-42000,-1625"
)
tg (CPTG
uid 2552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2553,0
va (VaSet
)
xt "-41000,-2500,-40000,-1500"
st "clk"
blo "-41000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 1,0
)
)
)
*279 (CptPort
uid 2554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,6625,-42000,7375"
)
tg (CPTG
uid 2556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2557,0
va (VaSet
)
xt "-41000,6500,-35400,7500"
st "rx_fifo_rst_o"
blo "-41000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 25
suid 2,0
)
)
)
*280 (CptPort
uid 2558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,27625,-18250,28375"
)
tg (CPTG
uid 2560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2561,0
va (VaSet
)
xt "-25200,27500,-20000,28500"
st "spiser_clk_o"
ju 2
blo "-20000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 31
suid 3,0
)
)
)
*281 (CptPort
uid 2562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,28625,-18250,29375"
)
tg (CPTG
uid 2564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2565,0
va (VaSet
)
xt "-25700,28500,-20000,29500"
st "spiser_com_o"
ju 2
blo "-20000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 32
suid 4,0
)
)
)
*282 (CptPort
uid 2566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,-1375,-42000,-625"
)
tg (CPTG
uid 2568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2569,0
va (VaSet
)
xt "-41000,-1500,-40000,-500"
st "rst"
blo "-41000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 6,0
)
)
)
*283 (CptPort
uid 2570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,27625,-42000,28375"
)
tg (CPTG
uid 2572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2573,0
va (VaSet
)
xt "-41000,27500,-31400,28500"
st "tick_i : (MAX_TICTOG:0)"
blo "-41000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic_vector"
b "(MAX_TICTOG DOWNTO 0)"
o 8
suid 7,0
)
)
)
*284 (CptPort
uid 2574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,26625,-18250,27375"
)
tg (CPTG
uid 2576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2577,0
va (VaSet
)
xt "-27900,26500,-20000,27500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "-20000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 8,0
)
)
)
*285 (CptPort
uid 2578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,25625,-18250,26375"
)
tg (CPTG
uid 2580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2581,0
va (VaSet
)
xt "-28200,25500,-20000,26500"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "-20000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 9,0
)
)
)
*286 (CptPort
uid 2582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,20625,-18250,21375"
)
tg (CPTG
uid 2584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2585,0
va (VaSet
)
xt "-22200,20500,-20000,21500"
st "sck_o"
ju 2
blo "-20000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 27
suid 10,0
)
)
)
*287 (CptPort
uid 2586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,21625,-18250,22375"
)
tg (CPTG
uid 2588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2589,0
va (VaSet
)
xt "-22500,21500,-20000,22500"
st "sck_to"
ju 2
blo "-20000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 28
suid 11,0
)
)
)
*288 (CptPort
uid 2590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,22625,-18250,23375"
)
tg (CPTG
uid 2592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2593,0
va (VaSet
)
xt "-22300,22500,-20000,23500"
st "sda_o"
ju 2
blo "-20000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 29
suid 12,0
)
)
)
*289 (CptPort
uid 2594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,24625,-18250,25375"
)
tg (CPTG
uid 2596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2597,0
va (VaSet
)
xt "-22600,24500,-20000,25500"
st "sda_to"
ju 2
blo "-20000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 30
suid 13,0
)
)
)
*290 (CptPort
uid 2598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2599,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,23625,-18250,24375"
)
tg (CPTG
uid 2600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2601,0
va (VaSet
)
xt "-22000,23500,-20000,24500"
st "sda_i"
ju 2
blo "-20000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 6
suid 14,0
)
)
)
*291 (CptPort
uid 2602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2603,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,11625,-42000,12375"
)
tg (CPTG
uid 2604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2605,0
va (VaSet
)
xt "-41000,11500,-37800,12500"
st "rx_lld_o"
blo "-41000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 26
suid 15,0
)
)
)
*292 (CptPort
uid 2606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,4625,-42000,5375"
)
tg (CPTG
uid 2608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2609,0
va (VaSet
)
xt "-41000,4500,-38200,5500"
st "rx_lls_i"
blo "-41000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 4
suid 16,0
)
)
)
*293 (CptPort
uid 2610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,11625,-18250,12375"
)
tg (CPTG
uid 2612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2613,0
va (VaSet
)
xt "-27900,11500,-20000,12500"
st "command_o : (15:0)"
ju 2
blo "-20000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "command_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 11
suid 17,0
)
)
)
*294 (CptPort
uid 2614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,13625,-18250,14375"
)
tg (CPTG
uid 2616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2617,0
va (VaSet
)
xt "-24300,13500,-20000,14500"
st "rst_trig_o"
ju 2
blo "-20000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_trig_o"
t "std_logic"
o 24
suid 18,0
)
)
)
*295 (CptPort
uid 2618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,14625,-18250,15375"
)
tg (CPTG
uid 2620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2621,0
va (VaSet
)
xt "-23300,14500,-20000,15500"
st "rst_ro_o"
ju 2
blo "-20000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ro_o"
t "std_logic"
o 23
suid 19,0
)
)
)
*296 (CptPort
uid 2622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,15625,-18250,16375"
)
tg (CPTG
uid 2624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2625,0
va (VaSet
)
xt "-23700,15500,-20000,16500"
st "rst_feo_o"
ju 2
blo "-20000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_feo_o"
t "std_logic"
o 20
suid 20,0
)
)
)
*297 (CptPort
uid 2626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,16625,-18250,17375"
)
tg (CPTG
uid 2628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2629,0
va (VaSet
)
xt "-24600,16500,-20000,17500"
st "rst_disp_o"
ju 2
blo "-20000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_disp_o"
t "std_logic"
o 18
suid 21,0
)
)
)
*298 (CptPort
uid 2630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,17625,-18250,18375"
)
tg (CPTG
uid 2632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2633,0
va (VaSet
)
xt "-25000,17500,-20000,18500"
st "rst_netrx_o"
ju 2
blo "-20000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 21
suid 22,0
)
)
)
*299 (CptPort
uid 2634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,18625,-18250,19375"
)
tg (CPTG
uid 2636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2637,0
va (VaSet
)
xt "-25000,18500,-20000,19500"
st "rst_nettx_o"
ju 2
blo "-20000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 22
suid 23,0
)
)
)
*300 (CptPort
uid 2638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,22625,-42000,23375"
)
tg (CPTG
uid 2640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2641,0
va (VaSet
)
xt "-41000,22500,-35500,23500"
st "stat_i : (31:0)"
blo "-41000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 7
suid 24,0
)
)
)
*301 (CptPort
uid 2646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,2625,-18250,3375"
)
tg (CPTG
uid 2648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2649,0
va (VaSet
)
xt "-27500,2500,-20000,3500"
st "db_data_o : (15:0)"
ju 2
blo "-20000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
suid 26,0
)
)
)
*302 (CptPort
uid 2650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,1625,-18250,2375"
)
tg (CPTG
uid 2652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2653,0
va (VaSet
)
xt "-26800,1500,-20000,2500"
st "db_wr_o : (31:0)"
ju 2
blo "-20000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 13
suid 27,0
)
)
)
*303 (CptPort
uid 2662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,625,-18250,1375"
)
tg (CPTG
uid 2664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2665,0
va (VaSet
)
xt "-22200,500,-20000,1500"
st "reg_o"
ju 2
blo "-20000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 17
suid 31,0
)
)
)
*304 (CptPort
uid 2666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,-2375,-18250,-1625"
)
tg (CPTG
uid 2668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2669,0
va (VaSet
)
xt "-25100,-2500,-20000,-1500"
st "c_lls : (15:0)"
ju 2
blo "-20000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "c_lls"
t "t_llsrc_array"
b "(15 DOWNTO 0)"
o 10
suid 32,0
)
)
)
*305 (CptPort
uid 2670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,-1375,-18250,-625"
)
tg (CPTG
uid 2672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2673,0
va (VaSet
)
xt "-25200,-1500,-20000,-500"
st "c_lld : (15:0)"
ju 2
blo "-20000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "c_lld"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 33,0
)
)
)
*306 (CptPort
uid 2674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,4625,-18250,5375"
)
tg (CPTG
uid 2676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2677,0
va (VaSet
)
xt "-28200,4500,-20000,5500"
st "strm_reg_o : (143:0)"
ju 2
blo "-20000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_reg_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 36
suid 34,0
)
)
)
*307 (CptPort
uid 2678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,6625,-18250,7375"
)
tg (CPTG
uid 2680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2681,0
va (VaSet
)
xt "-30100,6500,-20000,7500"
st "strm_req_stat_o : (143:0)"
ju 2
blo "-20000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_req_stat_o"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 37
suid 35,0
)
)
)
*308 (CptPort
uid 2682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,5625,-18250,6375"
)
tg (CPTG
uid 2684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2685,0
va (VaSet
)
xt "-28500,5500,-20000,6500"
st "strm_cmd_o : (143:0)"
ju 2
blo "-20000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_cmd_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 35
suid 36,0
)
)
)
*309 (CptPort
uid 3584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,30625,-18250,31375"
)
tg (CPTG
uid 3586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3587,0
va (VaSet
)
xt "-27200,30500,-20000,31500"
st "rawsigs_o : (15:0)"
ju 2
blo "-20000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 38,0
)
)
)
*310 (CptPort
uid 4181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,8625,-18250,9375"
)
tg (CPTG
uid 4183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4184,0
va (VaSet
)
xt "-25000,8500,-20000,9500"
st "idelay_ctl_o"
ju 2
blo "-20000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 14
suid 46,0
)
)
)
*311 (CptPort
uid 4185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,9625,-18250,10375"
)
tg (CPTG
uid 4187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4188,0
va (VaSet
)
xt "-25900,9500,-20000,10500"
st "ocraw_start_o"
ju 2
blo "-20000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocraw_start_o"
t "std_logic"
o 15
suid 41,0
)
)
)
*312 (CptPort
uid 4189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,29625,-18250,30375"
)
tg (CPTG
uid 4191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4192,0
va (VaSet
)
xt "-23800,29500,-20000,30500"
st "rst_drv_o"
ju 2
blo "-20000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 19
suid 47,0
)
)
)
*313 (CptPort
uid 4193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,625,-42000,1375"
)
tg (CPTG
uid 4195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4196,0
va (VaSet
)
xt "-41000,500,-39600,1500"
st "s40"
blo "-41000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "s40"
t "std_logic"
o 5
suid 50,0
)
)
)
*314 (CptPort
uid 4201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,31625,-18250,32375"
)
tg (CPTG
uid 4203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4204,0
va (VaSet
)
xt "-27500,31500,-20000,32500"
st "sq_addr_o : (15:0)"
ju 2
blo "-20000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 43,0
)
)
)
*315 (CptPort
uid 4205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,32625,-18250,33375"
)
tg (CPTG
uid 4207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4208,0
va (VaSet
)
xt "-26700,32500,-20000,33500"
st "sq_stat_o : (7:0)"
ju 2
blo "-20000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 44,0
)
)
)
*316 (CptPort
uid 4209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,32625,-42000,33375"
)
tg (CPTG
uid 4211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4212,0
va (VaSet
)
xt "-41000,32500,-32200,33500"
st "trg_all_mask_i : (15:0)"
blo "-41000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "trg_all_mask_i"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 39,0
)
)
)
]
shape (Rectangle
uid 2687,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-42000,-3000,-19000,34000"
)
oxt "3000,14000,26000,48000"
ttg (MlTextGroup
uid 2688,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 2689,0
va (VaSet
font "helvetica,8,1"
)
xt "-31150,-3000,-29450,-2000"
st "hsio"
blo "-31150,-2200"
tm "BdLibraryNameMgr"
)
*318 (Text
uid 2690,0
va (VaSet
font "helvetica,8,1"
)
xt "-31150,-2000,-26150,-1000"
st "control_top"
blo "-31150,-1200"
tm "CptNameMgr"
)
*319 (Text
uid 2691,0
va (VaSet
font "helvetica,8,1"
)
xt "-31150,-1000,-29250,0"
st "Udut"
blo "-31150,-200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2692,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2693,0
text (MLText
uid 2694,0
va (VaSet
)
xt "-35000,-3000,-35000,-3000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*320 (Net
uid 2969,0
decl (Decl
n "command"
t "slv16"
prec "-- payload output"
preAdd 0
o 10
suid 124,0
)
declText (MLText
uid 2970,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*321 (Net
uid 2971,0
decl (Decl
n "ocrawcom_start"
t "std_logic"
o 24
suid 125,0
)
declText (MLText
uid 2972,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*322 (Net
uid 2975,0
decl (Decl
n "strm_req_stat"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 62
suid 127,0
)
declText (MLText
uid 2976,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*323 (Net
uid 2977,0
decl (Decl
n "strm_cmd"
t "slv16_array"
b "(143 DOWNTO 0)"
o 60
suid 128,0
)
declText (MLText
uid 2978,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*324 (Net
uid 2979,0
decl (Decl
n "strm_reg"
t "slv16_array"
b "(143 DOWNTO 0)"
o 61
suid 129,0
)
declText (MLText
uid 2980,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*325 (Net
uid 2981,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 33
suid 130,0
)
declText (MLText
uid 2982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*326 (Net
uid 2983,0
decl (Decl
n "db_wr"
t "slv32"
preAdd 0
o 12
suid 131,0
)
declText (MLText
uid 2984,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*327 (Net
uid 2985,0
decl (Decl
n "db_data"
t "slv16"
posAdd 0
o 11
suid 132,0
)
declText (MLText
uid 2986,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*328 (Net
uid 3088,0
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 48
suid 134,0
)
declText (MLText
uid 3089,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*329 (Net
uid 3090,0
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 49
suid 135,0
)
declText (MLText
uid 3091,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*330 (Net
uid 3094,0
decl (Decl
n "tx_lls"
t "t_llsrc"
o 76
suid 137,0
)
declText (MLText
uid 3095,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*331 (Net
uid 3096,0
decl (Decl
n "tx_lld"
t "std_logic"
o 75
suid 138,0
)
declText (MLText
uid 3097,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*332 (MWC
uid 3098,0
optionalChildren [
*333 (CptPort
uid 3107,0
optionalChildren [
*334 (Line
uid 3112,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-69999,12000,-69000,12000"
pts [
"-69000,12000"
"-69999,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3108,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-69000,11625,-68250,12375"
)
tg (CPTG
uid 3109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3110,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1034250,11500,-1032750,12400"
st "din"
ju 2
blo "-1032750,12200"
)
s (Text
uid 3111,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1032750,12400,-1032750,12400"
ju 2
blo "-1032750,12400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 43
)
)
)
*335 (CptPort
uid 3113,0
optionalChildren [
*336 (Line
uid 3118,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-74000,12000,-72999,12000"
pts [
"-74000,12000"
"-72999,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3114,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-74750,11625,-74000,12375"
)
tg (CPTG
uid 3115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3116,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1036750,11500,-1034750,12400"
st "dout"
blo "-1036750,12200"
)
s (Text
uid 3117,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1036750,12400,-1036750,12400"
blo "-1036750,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 36
)
)
)
*337 (Grouping
uid 3119,0
optionalChildren [
*338 (CommentGraphic
uid 3121,0
shape (CustomPolygon
pts [
"-70000,10000"
"-70000,14000"
"-73000,12000"
"-70000,10000"
]
uid 3122,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-73000,10000,-70000,14000"
)
oxt "7000,6000,10000,10000"
)
*339 (CommentText
uid 3123,0
shape (Rectangle
uid 3124,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-72250,11000,-70000,13000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 3125,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-72125,11550,-70125,12450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3120,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-73000,10000,-70000,14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3099,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-74000,10000,-69000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3100,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
uid 3101,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-71650,12200,-66150,13100"
st "moduleware"
blo "-71650,12900"
)
*341 (Text
uid 3102,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-71650,13100,-69650,14000"
st "buff"
blo "-71650,13800"
)
*342 (Text
uid 3103,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-71650,13100,-70150,14000"
st "U_5"
blo "-71650,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3104,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3105,0
text (MLText
uid 3106,0
va (VaSet
font "courier,8,0"
)
xt "-77000,-8700,-77000,-8700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*343 (Net
uid 3134,0
decl (Decl
n "rx_lld"
t "std_logic"
o 43
suid 140,0
)
declText (MLText
uid 3135,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*344 (Net
uid 3596,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 32
suid 142,0
)
declText (MLText
uid 3597,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*345 (SaComponent
uid 3953,0
optionalChildren [
*346 (CptPort
uid 3925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-13375,-15000,-12625"
)
tg (CPTG
uid 3927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3928,0
va (VaSet
)
xt "-14000,-13500,-13000,-12500"
st "clk"
blo "-14000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*347 (CptPort
uid 3929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-12375,-15000,-11625"
)
tg (CPTG
uid 3931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3932,0
va (VaSet
)
xt "-14000,-12500,-13000,-11500"
st "rst"
blo "-14000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 6,0
)
)
)
*348 (CptPort
uid 3933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-7375,1750,-6625"
)
tg (CPTG
uid 3935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3936,0
va (VaSet
)
xt "-8400,-7500,0,-6500"
st "selected_str_o : (7:0)"
ju 2
blo "0,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*349 (CptPort
uid 3937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-10375,-15000,-9625"
)
tg (CPTG
uid 3939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3940,0
va (VaSet
)
xt "-14000,-10500,-7700,-9500"
st "s_lls_i : (255:0)"
blo "-14000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 4
suid 18,0
)
)
)
*350 (CptPort
uid 3941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-9375,1750,-8625"
)
tg (CPTG
uid 3943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3944,0
va (VaSet
)
xt "-1600,-9500,0,-8500"
st "lld_i"
ju 2
blo "0,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 19,0
)
)
)
*351 (CptPort
uid 3945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-10375,1750,-9625"
)
tg (CPTG
uid 3947,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3948,0
va (VaSet
)
xt "-1800,-10500,0,-9500"
st "lls_o"
ju 2
blo "0,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 5
suid 20,0
)
)
)
*352 (CptPort
uid 3949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3950,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-9375,-15000,-8625"
)
tg (CPTG
uid 3951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3952,0
va (VaSet
)
xt "-14000,-9500,-7300,-8500"
st "s_lld_o : (255:0)"
blo "-14000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_lld_o"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 21,0
)
)
)
]
shape (Rectangle
uid 3954,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,-14000,1000,-6000"
)
oxt "1000,22000,19000,30000"
ttg (MlTextGroup
uid 3955,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*353 (Text
uid 3956,0
va (VaSet
font "helvetica,8,1"
)
xt "-6050,-14000,-4350,-13000"
st "hsio"
blo "-6050,-13200"
tm "BdLibraryNameMgr"
)
*354 (Text
uid 3957,0
va (VaSet
font "helvetica,8,1"
)
xt "-6050,-13000,550,-12000"
st "ll_syncmux256"
blo "-6050,-12200"
tm "CptNameMgr"
)
*355 (Text
uid 3958,0
va (VaSet
font "helvetica,8,1"
)
xt "-6050,-12000,-2150,-11000"
st "Umux256"
blo "-6050,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3959,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3960,0
text (MLText
uid 3961,0
va (VaSet
)
xt "-135000,15000,-135000,15000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*356 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
)
xt "-120250,47000,-105750,47000"
pts [
"-120250,47000"
"-105750,47000"
]
)
end &50
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1235,0
va (VaSet
)
xt "-119000,46000,-114400,47000"
st "tx_src_rdy"
blo "-119000,46800"
tm "WireNameMgr"
)
)
on &217
)
*357 (Wire
uid 1236,0
shape (OrthoPolyLine
uid 1237,0
va (VaSet
vasetType 3
)
xt "-120250,50000,-105750,50000"
pts [
"-120250,50000"
"-105750,50000"
]
)
end &40
ss 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "-119000,49000,-114300,50000"
st "tx_dst_rdy"
blo "-119000,49800"
tm "WireNameMgr"
)
)
on &218
)
*358 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "-120250,49000,-105750,49000"
pts [
"-120250,49000"
"-105750,49000"
]
)
end &41
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "-119000,48000,-116500,49000"
st "tx_eof"
blo "-119000,48800"
tm "WireNameMgr"
)
)
on &219
)
*359 (Wire
uid 1248,0
shape (OrthoPolyLine
uid 1249,0
va (VaSet
vasetType 3
)
xt "-90250,47000,-85000,47000"
pts [
"-90250,47000"
"-85000,47000"
]
)
start &43
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
)
xt "-89000,46000,-86400,47000"
st "magicn"
blo "-89000,46800"
tm "WireNameMgr"
)
)
on &220
)
*360 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,48000,11000,48000"
pts [
"5750,48000"
"11000,48000"
]
)
start &203
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1295,0
va (VaSet
)
xt "6000,47000,9000,48000"
st "sda_pin"
blo "6000,47800"
tm "WireNameMgr"
)
)
on &221
)
*361 (Wire
uid 1308,0
shape (OrthoPolyLine
uid 1309,0
va (VaSet
vasetType 3
)
xt "-69250,-13000,-60750,-13000"
pts [
"-69250,-13000"
"-60750,-13000"
]
)
start &150
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1313,0
va (VaSet
)
xt "-68000,-14000,-67000,-13000"
st "rst"
blo "-68000,-13200"
tm "WireNameMgr"
)
)
on &223
)
*362 (Wire
uid 1314,0
shape (OrthoPolyLine
uid 1315,0
va (VaSet
vasetType 3
)
xt "-69250,-14000,-60750,-14000"
pts [
"-69250,-14000"
"-60750,-14000"
]
)
start &146
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1319,0
va (VaSet
)
xt "-68000,-15000,-63900,-14000"
st "clk_idelay"
blo "-68000,-14200"
tm "WireNameMgr"
)
)
on &224
)
*363 (Wire
uid 1320,0
shape (OrthoPolyLine
uid 1321,0
va (VaSet
vasetType 3
)
xt "-118250,-20000,-89750,-20000"
pts [
"-118250,-20000"
"-89750,-20000"
]
)
start &58
end &145
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1323,0
va (VaSet
)
xt "-108000,-21000,-105500,-20000"
st "clk156"
blo "-108000,-20200"
tm "WireNameMgr"
)
)
on &225
)
*364 (Wire
uid 1324,0
shape (OrthoPolyLine
uid 1325,0
va (VaSet
vasetType 3
)
xt "-110000,23000,-105750,23000"
pts [
"-110000,23000"
"-105750,23000"
]
)
end &101
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1329,0
va (VaSet
)
xt "-108000,22000,-107000,23000"
st "clk"
blo "-108000,22800"
tm "WireNameMgr"
)
)
on &226
)
*365 (Wire
uid 1390,0
shape (OrthoPolyLine
uid 1391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-116000,34000,-105750,34000"
pts [
"-116000,34000"
"-105750,34000"
]
)
end &110
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1395,0
va (VaSet
)
xt "-115000,33000,-107300,34000"
st "rx_src_mac : (47:0)"
blo "-115000,33800"
tm "WireNameMgr"
)
)
on &228
)
*366 (Wire
uid 1396,0
shape (OrthoPolyLine
uid 1397,0
va (VaSet
vasetType 3
)
xt "-94000,-5000,-89750,-5000"
pts [
"-94000,-5000"
"-89750,-5000"
]
)
end &142
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1401,0
va (VaSet
)
xt "-93000,-6000,-92200,-5000"
st "HI"
blo "-93000,-5200"
tm "WireNameMgr"
)
)
on &230
)
*367 (Wire
uid 1402,0
shape (OrthoPolyLine
uid 1403,0
va (VaSet
vasetType 3
)
xt "-149000,-19000,-139750,-19000"
pts [
"-149000,-19000"
"-139750,-19000"
]
)
end &72
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1407,0
va (VaSet
)
xt "-148000,-20000,-141800,-19000"
st "clks_top_ready"
blo "-148000,-19200"
tm "WireNameMgr"
)
)
on &229
)
*368 (Wire
uid 1408,0
shape (OrthoPolyLine
uid 1409,0
va (VaSet
vasetType 3
)
xt "-90250,48000,-85000,48000"
pts [
"-90250,48000"
"-85000,48000"
]
)
start &47
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1413,0
va (VaSet
)
xt "-89000,47000,-87700,48000"
st "seq"
blo "-89000,47800"
tm "WireNameMgr"
)
)
on &231
)
*369 (Wire
uid 1414,0
shape (OrthoPolyLine
uid 1415,0
va (VaSet
vasetType 3
)
xt "-90250,49000,-85000,49000"
pts [
"-90250,49000"
"-85000,49000"
]
)
start &42
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
)
xt "-89000,48000,-87900,49000"
st "len"
blo "-89000,48800"
tm "WireNameMgr"
)
)
on &232
)
*370 (Wire
uid 1420,0
shape (OrthoPolyLine
uid 1421,0
va (VaSet
vasetType 3
)
xt "-90250,50000,-85000,50000"
pts [
"-90250,50000"
"-85000,50000"
]
)
start &37
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1425,0
va (VaSet
)
xt "-89000,49000,-86900,50000"
st "cbcnt"
blo "-89000,49800"
tm "WireNameMgr"
)
)
on &233
)
*371 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
)
xt "-90250,70000,-85000,70000"
pts [
"-90250,70000"
"-85000,70000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1467,0
va (VaSet
)
xt "-89000,69000,-86700,70000"
st "ll_size"
blo "-89000,69800"
tm "WireNameMgr"
)
)
on &234
)
*372 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "-90250,66000,-85000,66000"
pts [
"-90250,66000"
"-85000,66000"
]
)
start &22
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1473,0
va (VaSet
)
xt "-89000,65000,-87000,66000"
st "ll_len"
blo "-89000,65800"
tm "WireNameMgr"
)
)
on &235
)
*373 (Wire
uid 1474,0
shape (OrthoPolyLine
uid 1475,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-142000,68000,-132000,68000"
pts [
"-142000,68000"
"-132000,68000"
]
)
end &12
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1481,0
va (VaSet
)
xt "-140000,67000,-132800,68000"
st "tx_ll_data : (15:0)"
blo "-140000,67800"
tm "WireNameMgr"
)
)
on &236
)
*374 (Wire
uid 1482,0
shape (OrthoPolyLine
uid 1483,0
va (VaSet
vasetType 3
)
xt "-65250,26000,-60000,26000"
pts [
"-60000,26000"
"-65250,26000"
]
)
end &171
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1487,0
va (VaSet
)
xt "-64000,25000,-61900,26000"
st "tx_lls"
blo "-64000,25800"
tm "WireNameMgr"
)
)
on &330
)
*375 (Wire
uid 1488,0
shape (OrthoPolyLine
uid 1489,0
va (VaSet
vasetType 3
)
xt "-72000,34000,-60000,34000"
pts [
"-72000,34000"
"-60000,34000"
]
)
start &158
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1492,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1493,0
va (VaSet
)
xt "-64000,33000,-61800,34000"
st "tx_lld"
blo "-64000,33800"
tm "WireNameMgr"
)
)
on &331
)
*376 (Wire
uid 1530,0
shape (OrthoPolyLine
uid 1531,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-121000,68000,-105750,68000"
pts [
"-105750,68000"
"-121000,68000"
]
)
start &19
end &12
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1535,0
va (VaSet
)
xt "-119000,67000,-108000,68000"
st "tx_ll_data_swapped : (15:0)"
blo "-119000,67800"
tm "WireNameMgr"
)
)
on &238
)
*377 (Wire
uid 1536,0
shape (OrthoPolyLine
uid 1537,0
va (VaSet
vasetType 3
)
xt "-120250,66000,-105750,66000"
pts [
"-120250,66000"
"-105750,66000"
]
)
end &21
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1541,0
va (VaSet
)
xt "-119000,65000,-115600,66000"
st "tx_ll_eof"
blo "-119000,65800"
tm "WireNameMgr"
)
)
on &239
)
*378 (Wire
uid 1542,0
shape (OrthoPolyLine
uid 1543,0
va (VaSet
vasetType 3
)
xt "-90250,71000,-85000,71000"
pts [
"-90250,71000"
"-85000,71000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1547,0
va (VaSet
)
xt "-89000,70000,-85800,71000"
st "ll_words"
blo "-89000,70800"
tm "WireNameMgr"
)
)
on &240
)
*379 (Wire
uid 1548,0
shape (OrthoPolyLine
uid 1549,0
va (VaSet
vasetType 3
)
xt "-90250,65000,-85000,65000"
pts [
"-90250,65000"
"-85000,65000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "-89000,64000,-86800,65000"
st "ll_seq"
blo "-89000,64800"
tm "WireNameMgr"
)
)
on &241
)
*380 (Wire
uid 1554,0
shape (OrthoPolyLine
uid 1555,0
va (VaSet
vasetType 3
)
xt "-120250,64000,-105750,64000"
pts [
"-120250,64000"
"-105750,64000"
]
)
end &30
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1559,0
va (VaSet
)
xt "-119000,63000,-113500,64000"
st "tx_ll_src_rdy"
blo "-119000,63800"
tm "WireNameMgr"
)
)
on &242
)
*381 (Wire
uid 1560,0
shape (OrthoPolyLine
uid 1561,0
va (VaSet
vasetType 3
)
xt "-109000,62000,-105750,62000"
pts [
"-109000,62000"
"-105750,62000"
]
)
end &26
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1565,0
va (VaSet
)
xt "-108000,61000,-107000,62000"
st "rst"
blo "-108000,61800"
tm "WireNameMgr"
)
)
on &223
)
*382 (Wire
uid 1584,0
shape (OrthoPolyLine
uid 1585,0
va (VaSet
vasetType 3
)
xt "-87250,5000,-77750,5000"
pts [
"-87250,5000"
"-77750,5000"
]
)
start &124
end &177
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1587,0
va (VaSet
)
xt "-86000,4000,-81400,5000"
st "rx_src_rdy"
blo "-86000,4800"
tm "WireNameMgr"
)
)
on &243
)
*383 (Wire
uid 1588,0
shape (OrthoPolyLine
uid 1589,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,8000,-77750,8000"
pts [
"-87250,8000"
"-77750,8000"
]
)
start &120
end &180
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
)
xt "-86000,7000,-79700,8000"
st "rx_data : (15:0)"
blo "-86000,7800"
tm "WireNameMgr"
)
)
on &244
)
*384 (Wire
uid 1592,0
shape (OrthoPolyLine
uid 1593,0
va (VaSet
vasetType 3
)
xt "-118250,5000,-105750,5000"
pts [
"-118250,5000"
"-105750,5000"
]
)
start &63
end &129
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
)
xt "-117000,4000,-111500,5000"
st "rx_ll_src_rdy"
blo "-117000,4800"
tm "WireNameMgr"
)
)
on &245
)
*385 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
)
xt "-118250,6000,-105750,6000"
pts [
"-118250,6000"
"-105750,6000"
]
)
start &62
end &128
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1599,0
va (VaSet
)
xt "-117000,5000,-113600,6000"
st "rx_ll_sof"
blo "-117000,5800"
tm "WireNameMgr"
)
)
on &246
)
*386 (Wire
uid 1600,0
shape (OrthoPolyLine
uid 1601,0
va (VaSet
vasetType 3
)
xt "-87250,28000,-77750,28000"
pts [
"-77750,28000"
"-87250,28000"
]
)
start &168
end &104
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1603,0
va (VaSet
)
xt "-86000,27000,-83500,28000"
st "tx_eof"
blo "-86000,27800"
tm "WireNameMgr"
)
)
on &219
)
*387 (Wire
uid 1604,0
shape (OrthoPolyLine
uid 1605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,30000,-77750,30000"
pts [
"-77750,30000"
"-87250,30000"
]
)
start &167
end &102
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1607,0
va (VaSet
)
xt "-86000,29000,-79700,30000"
st "tx_data : (15:0)"
blo "-86000,29800"
tm "WireNameMgr"
)
)
on &247
)
*388 (Wire
uid 1608,0
shape (OrthoPolyLine
uid 1609,0
va (VaSet
vasetType 3
)
xt "-87250,34000,-77000,34000"
pts [
"-87250,34000"
"-77000,34000"
]
)
start &103
end &156
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
)
xt "-86000,33000,-81300,34000"
st "tx_dst_rdy"
blo "-86000,33800"
tm "WireNameMgr"
)
)
on &218
)
*389 (Wire
uid 1612,0
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
)
xt "-118250,-21000,-89750,-21000"
pts [
"-118250,-21000"
"-89750,-21000"
]
)
start &57
end &140
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1615,0
va (VaSet
)
xt "-108000,-22000,-105500,-21000"
st "clk125"
blo "-108000,-21200"
tm "WireNameMgr"
)
)
on &248
)
*390 (Wire
uid 1616,0
shape (OrthoPolyLine
uid 1617,0
va (VaSet
vasetType 3
)
xt "-87250,12000,-74000,12000"
pts [
"-74000,12000"
"-87250,12000"
]
)
start &335
end &121
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1619,0
va (VaSet
)
xt "-84000,11000,-79300,12000"
st "rx_dst_rdy"
blo "-84000,11800"
tm "WireNameMgr"
)
)
on &249
)
*391 (Wire
uid 1620,0
shape (OrthoPolyLine
uid 1621,0
va (VaSet
vasetType 3
)
xt "-87250,7000,-77750,7000"
pts [
"-87250,7000"
"-77750,7000"
]
)
start &122
end &179
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1623,0
va (VaSet
)
xt "-86000,6000,-83500,7000"
st "rx_eof"
blo "-86000,6800"
tm "WireNameMgr"
)
)
on &250
)
*392 (Wire
uid 1624,0
shape (OrthoPolyLine
uid 1625,0
va (VaSet
vasetType 3
)
xt "-87250,6000,-77750,6000"
pts [
"-87250,6000"
"-77750,6000"
]
)
start &123
end &178
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1627,0
va (VaSet
)
xt "-86000,5000,-83500,6000"
st "rx_sof"
blo "-86000,5800"
tm "WireNameMgr"
)
)
on &251
)
*393 (Wire
uid 1628,0
shape (OrthoPolyLine
uid 1629,0
va (VaSet
vasetType 3
)
xt "-44250,69000,-41000,69000"
pts [
"-44250,69000"
"-41000,69000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
)
xt "-43000,68000,-42200,69000"
st "HI"
blo "-43000,68800"
tm "WireNameMgr"
)
)
on &230
)
*394 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
)
xt "-44250,70000,-41000,70000"
pts [
"-44250,70000"
"-41000,70000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
)
xt "-43000,69000,-41900,70000"
st "LO"
blo "-43000,69800"
tm "WireNameMgr"
)
)
on &227
)
*395 (Wire
uid 1670,0
shape (OrthoPolyLine
uid 1671,0
va (VaSet
vasetType 3
)
xt "-90250,67000,-85000,67000"
pts [
"-90250,67000"
"-85000,67000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1675,0
va (VaSet
)
xt "-89000,66000,-86000,67000"
st "ll_cbcnt"
blo "-89000,66800"
tm "WireNameMgr"
)
)
on &252
)
*396 (Wire
uid 1676,0
shape (OrthoPolyLine
uid 1677,0
va (VaSet
vasetType 3
)
xt "-120250,67000,-105750,67000"
pts [
"-120250,67000"
"-105750,67000"
]
)
end &20
ss 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1681,0
va (VaSet
)
xt "-119000,66000,-113400,67000"
st "tx_ll_dst_rdy"
blo "-119000,66800"
tm "WireNameMgr"
)
)
on &253
)
*397 (Wire
uid 1682,0
shape (OrthoPolyLine
uid 1683,0
va (VaSet
vasetType 3
)
xt "-90250,68000,-85000,68000"
pts [
"-90250,68000"
"-85000,68000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1687,0
va (VaSet
)
xt "-89000,67000,-85300,68000"
st "ll_opcode"
blo "-89000,67800"
tm "WireNameMgr"
)
)
on &254
)
*398 (Wire
uid 1688,0
shape (OrthoPolyLine
uid 1689,0
va (VaSet
vasetType 3
)
xt "-90250,64000,-85000,64000"
pts [
"-90250,64000"
"-85000,64000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
)
xt "-89000,63000,-85500,64000"
st "ll_magicn"
blo "-89000,63800"
tm "WireNameMgr"
)
)
on &255
)
*399 (Wire
uid 1694,0
shape (OrthoPolyLine
uid 1695,0
va (VaSet
vasetType 3
)
xt "-90250,54000,-85000,54000"
pts [
"-90250,54000"
"-85000,54000"
]
)
start &51
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1699,0
va (VaSet
)
xt "-89000,53000,-86700,54000"
st "words"
blo "-89000,53800"
tm "WireNameMgr"
)
)
on &256
)
*400 (Wire
uid 1700,0
shape (OrthoPolyLine
uid 1701,0
va (VaSet
vasetType 3
)
xt "-109000,44000,-105750,44000"
pts [
"-109000,44000"
"-105750,44000"
]
)
end &38
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1705,0
va (VaSet
)
xt "-108000,43000,-107000,44000"
st "clk"
blo "-108000,43800"
tm "WireNameMgr"
)
)
on &226
)
*401 (Wire
uid 1706,0
shape (OrthoPolyLine
uid 1707,0
va (VaSet
vasetType 3
)
xt "-109000,45000,-105750,45000"
pts [
"-109000,45000"
"-105750,45000"
]
)
end &46
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
)
xt "-108000,44000,-107000,45000"
st "rst"
blo "-108000,44800"
tm "WireNameMgr"
)
)
on &223
)
*402 (Wire
uid 1712,0
shape (OrthoPolyLine
uid 1713,0
va (VaSet
vasetType 3
)
xt "-110000,24000,-105750,24000"
pts [
"-110000,24000"
"-105750,24000"
]
)
end &112
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1717,0
va (VaSet
)
xt "-108000,23000,-107000,24000"
st "rst"
blo "-108000,23800"
tm "WireNameMgr"
)
)
on &223
)
*403 (Wire
uid 1718,0
shape (OrthoPolyLine
uid 1719,0
va (VaSet
vasetType 3
)
xt "-90250,69000,-85000,69000"
pts [
"-90250,69000"
"-85000,69000"
]
)
start &24
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
va (VaSet
)
xt "-89000,68000,-85900,69000"
st "ll_ocseq"
blo "-89000,68800"
tm "WireNameMgr"
)
)
on &257
)
*404 (Wire
uid 1724,0
shape (OrthoPolyLine
uid 1725,0
va (VaSet
vasetType 3
)
xt "-109000,61000,-105750,61000"
pts [
"-109000,61000"
"-105750,61000"
]
)
end &18
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1729,0
va (VaSet
)
xt "-108000,60000,-107000,61000"
st "clk"
blo "-108000,60800"
tm "WireNameMgr"
)
)
on &226
)
*405 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "-120250,65000,-105750,65000"
pts [
"-120250,65000"
"-105750,65000"
]
)
end &29
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1735,0
va (VaSet
)
xt "-119000,64000,-115600,65000"
st "tx_ll_sof"
blo "-119000,64800"
tm "WireNameMgr"
)
)
on &258
)
*406 (Wire
uid 1736,0
shape (OrthoPolyLine
uid 1737,0
va (VaSet
vasetType 3
)
xt "-118250,7000,-105750,7000"
pts [
"-118250,7000"
"-105750,7000"
]
)
start &61
end &127
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1739,0
va (VaSet
)
xt "-117000,6000,-113600,7000"
st "rx_ll_eof"
blo "-117000,6800"
tm "WireNameMgr"
)
)
on &259
)
*407 (Wire
uid 1740,0
shape (OrthoPolyLine
uid 1741,0
va (VaSet
vasetType 3
)
xt "-118250,8000,-105750,8000"
pts [
"-105750,8000"
"-118250,8000"
]
)
start &126
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
)
xt "-117000,7000,-111400,8000"
st "rx_ll_dst_rdy"
blo "-117000,7800"
tm "WireNameMgr"
)
)
on &260
)
*408 (Wire
uid 1744,0
shape (OrthoPolyLine
uid 1745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-118250,9000,-105750,9000"
pts [
"-118250,9000"
"-105750,9000"
]
)
start &76
end &125
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1747,0
va (VaSet
)
xt "-117000,8000,-109800,9000"
st "rx_ll_data : (15:0)"
blo "-117000,8800"
tm "WireNameMgr"
)
)
on &261
)
*409 (Wire
uid 1748,0
shape (OrthoPolyLine
uid 1749,0
va (VaSet
vasetType 3
)
xt "-69250,-10000,-60750,-10000"
pts [
"-69250,-10000"
"-60750,-10000"
]
)
start &141
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
va (VaSet
)
xt "-68000,-11000,-61800,-10000"
st "clks_top_ready"
blo "-68000,-10200"
tm "WireNameMgr"
)
)
on &229
)
*410 (Wire
uid 1760,0
shape (OrthoPolyLine
uid 1761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40000,54000,-31750,54000"
pts [
"-40000,54000"
"-31750,54000"
]
)
start &184
sat 2
eat 16
sty 1
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 1766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1767,0
va (VaSet
)
xt "-38000,53000,-32400,54000"
st "stat(i) : (31:0)"
blo "-38000,53800"
tm "WireNameMgr"
)
)
on &237
)
*411 (Wire
uid 1822,0
shape (OrthoPolyLine
uid 1823,0
va (VaSet
vasetType 3
)
xt "-118250,37000,-110000,37000"
pts [
"-118250,37000"
"-110000,37000"
]
)
start &74
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1827,0
va (VaSet
)
xt "-117000,36000,-112300,37000"
st "pattern_go"
blo "-117000,36800"
tm "WireNameMgr"
)
)
on &262
)
*412 (Wire
uid 1888,0
shape (OrthoPolyLine
uid 1889,0
va (VaSet
vasetType 3
)
xt "-90250,56000,-81000,56000"
pts [
"-90250,56000"
"-81000,56000"
]
)
start &52
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1893,0
va (VaSet
)
xt "-89000,55000,-82700,56000"
st "opcode_catch0"
blo "-89000,55800"
tm "WireNameMgr"
)
)
on &263
)
*413 (Wire
uid 1894,0
shape (OrthoPolyLine
uid 1895,0
va (VaSet
vasetType 3
)
xt "-90250,73000,-81000,73000"
pts [
"-90250,73000"
"-81000,73000"
]
)
start &32
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1899,0
va (VaSet
)
xt "-89000,72000,-82700,73000"
st "opcode_catch1"
blo "-89000,72800"
tm "WireNameMgr"
)
)
on &264
)
*414 (Wire
uid 1918,0
shape (OrthoPolyLine
uid 1919,0
va (VaSet
vasetType 3
)
xt "-50000,-20000,-46750,-20000"
pts [
"-50000,-20000"
"-46750,-20000"
]
)
end &191
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1923,0
va (VaSet
)
xt "-49000,-21000,-48000,-20000"
st "clk"
blo "-49000,-20200"
tm "WireNameMgr"
)
)
on &226
)
*415 (Wire
uid 1924,0
shape (OrthoPolyLine
uid 1925,0
va (VaSet
vasetType 3
)
xt "-50000,-19000,-46750,-19000"
pts [
"-50000,-19000"
"-46750,-19000"
]
)
end &192
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1929,0
va (VaSet
)
xt "-49000,-20000,-48000,-19000"
st "rst"
blo "-49000,-19200"
tm "WireNameMgr"
)
)
on &223
)
*416 (Wire
uid 1930,0
shape (OrthoPolyLine
uid 1931,0
va (VaSet
vasetType 3
)
xt "-147000,25000,-139750,25000"
pts [
"-139750,25000"
"-147000,25000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1935,0
va (VaSet
)
xt "-146000,24000,-143000,25000"
st "sda_pin"
blo "-146000,24800"
tm "WireNameMgr"
)
)
on &221
)
*417 (Wire
uid 1936,0
shape (OrthoPolyLine
uid 1937,0
va (VaSet
vasetType 3
)
xt "-147000,24000,-139750,24000"
pts [
"-139750,24000"
"-147000,24000"
]
)
start &77
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1941,0
va (VaSet
)
xt "-146000,23000,-143100,24000"
st "sck_pin"
blo "-146000,23800"
tm "WireNameMgr"
)
)
on &265
)
*418 (Wire
uid 1942,0
shape (OrthoPolyLine
uid 1943,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30250,-20000,-18000,-20000"
pts [
"-30250,-20000"
"-18000,-20000"
]
)
start &189
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1947,0
va (VaSet
)
xt "-29000,-21000,-20100,-20000"
st "tick : (MAX_TICTOG:0)"
blo "-29000,-20200"
tm "WireNameMgr"
)
)
on &222
)
*419 (Wire
uid 1948,0
shape (OrthoPolyLine
uid 1949,0
va (VaSet
vasetType 3
)
xt "-90250,51000,-85000,51000"
pts [
"-90250,51000"
"-85000,51000"
]
)
start &45
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1953,0
va (VaSet
)
xt "-89000,50000,-86200,51000"
st "opcode"
blo "-89000,50800"
tm "WireNameMgr"
)
)
on &266
)
*420 (Wire
uid 1954,0
shape (OrthoPolyLine
uid 1955,0
va (VaSet
vasetType 3
)
xt "-90250,52000,-85000,52000"
pts [
"-90250,52000"
"-85000,52000"
]
)
start &44
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1959,0
va (VaSet
)
xt "-89000,51000,-86800,52000"
st "ocseq"
blo "-89000,51800"
tm "WireNameMgr"
)
)
on &267
)
*421 (Wire
uid 1960,0
shape (OrthoPolyLine
uid 1961,0
va (VaSet
vasetType 3
)
xt "-90250,53000,-85000,53000"
pts [
"-90250,53000"
"-85000,53000"
]
)
start &48
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1965,0
va (VaSet
)
xt "-89000,52000,-87600,53000"
st "size"
blo "-89000,52800"
tm "WireNameMgr"
)
)
on &268
)
*422 (Wire
uid 1966,0
shape (OrthoPolyLine
uid 1967,0
va (VaSet
vasetType 3
)
xt "-69250,-5000,-60750,-5000"
pts [
"-69250,-5000"
"-60750,-5000"
]
)
start &151
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1971,0
va (VaSet
)
xt "-68000,-6000,-64600,-5000"
st "strobe40"
blo "-68000,-5200"
tm "WireNameMgr"
)
)
on &269
)
*423 (Wire
uid 1972,0
shape (OrthoPolyLine
uid 1973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-120250,51000,-105750,51000"
pts [
"-120250,51000"
"-105750,51000"
]
)
end &39
ss 0
es 0
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1977,0
va (VaSet
)
xt "-119000,50000,-112700,51000"
st "tx_data : (15:0)"
blo "-119000,50800"
tm "WireNameMgr"
)
)
on &247
)
*424 (Wire
uid 1978,0
shape (OrthoPolyLine
uid 1979,0
va (VaSet
vasetType 3
)
xt "-120250,48000,-105750,48000"
pts [
"-120250,48000"
"-105750,48000"
]
)
end &49
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1983,0
va (VaSet
)
xt "-119000,47000,-116500,48000"
st "tx_sof"
blo "-119000,47800"
tm "WireNameMgr"
)
)
on &270
)
*425 (Wire
uid 1984,0
shape (OrthoPolyLine
uid 1985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-116000,33000,-105750,33000"
pts [
"-116000,33000"
"-105750,33000"
]
)
end &111
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1989,0
va (VaSet
)
xt "-115000,32000,-107300,33000"
st "mac_source : (47:0)"
blo "-115000,32800"
tm "WireNameMgr"
)
)
on &271
)
*426 (Wire
uid 1990,0
shape (OrthoPolyLine
uid 1991,0
va (VaSet
vasetType 3
)
xt "-118250,-16000,-105000,-16000"
pts [
"-118250,-16000"
"-105000,-16000"
]
)
start &75
end &91
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1993,0
va (VaSet
)
xt "-117000,-17000,-115700,-16000"
st "por"
blo "-117000,-16200"
tm "WireNameMgr"
)
)
on &272
)
*427 (Wire
uid 1994,0
shape (OrthoPolyLine
uid 1995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-118250,30000,-105750,30000"
pts [
"-105750,30000"
"-118250,30000"
]
)
start &105
end &64
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1997,0
va (VaSet
)
xt "-115000,29000,-107800,30000"
st "tx_ll_data : (15:0)"
blo "-115000,29800"
tm "WireNameMgr"
)
)
on &236
)
*428 (Wire
uid 1998,0
shape (OrthoPolyLine
uid 1999,0
va (VaSet
vasetType 3
)
xt "-118250,29000,-105750,29000"
pts [
"-118250,29000"
"-105750,29000"
]
)
start &65
end &106
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2001,0
va (VaSet
)
xt "-116000,28000,-110400,29000"
st "tx_ll_dst_rdy"
blo "-116000,28800"
tm "WireNameMgr"
)
)
on &253
)
*429 (Wire
uid 2002,0
shape (OrthoPolyLine
uid 2003,0
va (VaSet
vasetType 3
)
xt "-118250,28000,-105750,28000"
pts [
"-105750,28000"
"-118250,28000"
]
)
start &107
end &66
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2005,0
va (VaSet
)
xt "-116000,27000,-112600,28000"
st "tx_ll_eof"
blo "-116000,27800"
tm "WireNameMgr"
)
)
on &239
)
*430 (Wire
uid 2006,0
shape (OrthoPolyLine
uid 2007,0
va (VaSet
vasetType 3
)
xt "-118250,27000,-105750,27000"
pts [
"-105750,27000"
"-118250,27000"
]
)
start &108
end &67
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2009,0
va (VaSet
)
xt "-116000,26000,-112600,27000"
st "tx_ll_sof"
blo "-116000,26800"
tm "WireNameMgr"
)
)
on &258
)
*431 (Wire
uid 2010,0
shape (OrthoPolyLine
uid 2011,0
va (VaSet
vasetType 3
)
xt "-118250,26000,-105750,26000"
pts [
"-105750,26000"
"-118250,26000"
]
)
start &109
end &68
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2013,0
va (VaSet
)
xt "-116000,25000,-110500,26000"
st "tx_ll_src_rdy"
blo "-116000,25800"
tm "WireNameMgr"
)
)
on &242
)
*432 (Wire
uid 2014,0
shape (OrthoPolyLine
uid 2015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,2000,-77000,2000"
pts [
"-87250,2000"
"-77000,2000"
]
)
start &131
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2019,0
va (VaSet
)
xt "-85000,1000,-80200,2000"
st "rx_src_mac"
blo "-85000,1800"
tm "WireNameMgr"
)
)
on &228
)
*433 (Wire
uid 2020,0
shape (OrthoPolyLine
uid 2021,0
va (VaSet
vasetType 3
)
xt "-109000,1000,-105750,1000"
pts [
"-109000,1000"
"-105750,1000"
]
)
end &119
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2025,0
va (VaSet
)
xt "-108000,0,-107000,1000"
st "clk"
blo "-108000,800"
tm "WireNameMgr"
)
)
on &226
)
*434 (Wire
uid 2026,0
shape (OrthoPolyLine
uid 2027,0
va (VaSet
vasetType 3
)
xt "-109000,2000,-105750,2000"
pts [
"-109000,2000"
"-105750,2000"
]
)
end &130
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2031,0
va (VaSet
)
xt "-108000,1000,-107000,2000"
st "rst"
blo "-108000,1800"
tm "WireNameMgr"
)
)
on &223
)
*435 (Wire
uid 2044,0
shape (OrthoPolyLine
uid 2045,0
va (VaSet
vasetType 3
)
xt "-87250,26000,-77750,26000"
pts [
"-77750,26000"
"-87250,26000"
]
)
start &170
end &114
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2047,0
va (VaSet
)
xt "-86000,25000,-81400,26000"
st "tx_src_rdy"
blo "-86000,25800"
tm "WireNameMgr"
)
)
on &217
)
*436 (Wire
uid 2048,0
shape (OrthoPolyLine
uid 2049,0
va (VaSet
vasetType 3
)
xt "-87250,27000,-77750,27000"
pts [
"-77750,27000"
"-87250,27000"
]
)
start &169
end &113
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2051,0
va (VaSet
)
xt "-86000,26000,-83500,27000"
st "tx_sof"
blo "-86000,26800"
tm "WireNameMgr"
)
)
on &270
)
*437 (Wire
uid 2052,0
shape (OrthoPolyLine
uid 2053,0
va (VaSet
vasetType 3
)
xt "-149000,-21000,-139750,-21000"
pts [
"-149000,-21000"
"-139750,-21000"
]
)
end &70
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2057,0
va (VaSet
)
xt "-148000,-22000,-147000,-21000"
st "clk"
blo "-148000,-21200"
tm "WireNameMgr"
)
)
on &226
)
*438 (Wire
uid 2058,0
shape (OrthoPolyLine
uid 2059,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66250,5000,-42750,5000"
pts [
"-66250,5000"
"-42750,5000"
]
)
start &176
end &292
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2061,0
va (VaSet
)
xt "-60000,4000,-57900,5000"
st "rx_lls"
blo "-60000,4800"
tm "WireNameMgr"
)
)
on &273
)
*439 (Wire
uid 2062,0
shape (OrthoPolyLine
uid 2063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30250,-19000,-18000,-19000"
pts [
"-30250,-19000"
"-18000,-19000"
]
)
start &190
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2067,0
va (VaSet
)
xt "-29000,-20000,-19000,-19000"
st "toggle : (MAX_TICTOG:0)"
blo "-29000,-19200"
tm "WireNameMgr"
)
)
on &274
)
*440 (Wire
uid 2080,0
shape (OrthoPolyLine
uid 2081,0
va (VaSet
vasetType 3
)
xt "-13000,46000,-5750,46000"
pts [
"-13000,46000"
"-5750,46000"
]
)
end &198
sat 16
eat 32
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 2084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2085,0
va (VaSet
)
xt "-12000,45000,-5800,46000"
st "sck_t(i) : (15:0)"
blo "-12000,45800"
tm "WireNameMgr"
)
)
on &214
)
*441 (Wire
uid 2086,0
shape (OrthoPolyLine
uid 2087,0
va (VaSet
vasetType 3
)
xt "-13000,50000,-5750,50000"
pts [
"-13000,50000"
"-5750,50000"
]
)
end &202
sat 16
eat 32
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 2090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2091,0
va (VaSet
)
xt "-12000,49000,-5700,50000"
st "sda_t(i) : (15:0)"
blo "-12000,49800"
tm "WireNameMgr"
)
)
on &216
)
*442 (Wire
uid 2092,0
shape (OrthoPolyLine
uid 2093,0
va (VaSet
vasetType 3
)
xt "-13000,48000,-5750,48000"
pts [
"-13000,48000"
"-5750,48000"
]
)
end &200
sat 16
eat 32
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 2096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2097,0
va (VaSet
)
xt "-12000,47000,-4800,48000"
st "sda_out(i) : (15:0)"
blo "-12000,47800"
tm "WireNameMgr"
)
)
on &215
)
*443 (Wire
uid 2098,0
shape (OrthoPolyLine
uid 2099,0
va (VaSet
vasetType 3
)
xt "5750,45000,11000,45000"
pts [
"5750,45000"
"11000,45000"
]
)
start &199
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2102,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2103,0
va (VaSet
)
xt "6000,44000,8900,45000"
st "sck_pin"
blo "6000,44800"
tm "WireNameMgr"
)
)
on &265
)
*444 (Wire
uid 2134,0
shape (OrthoPolyLine
uid 2135,0
va (VaSet
vasetType 3
)
xt "-13000,45000,-5750,45000"
pts [
"-13000,45000"
"-5750,45000"
]
)
end &197
sat 16
eat 32
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 2138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2139,0
va (VaSet
)
xt "-12000,44000,-6600,45000"
st "sck(i) : (15:0)"
blo "-12000,44800"
tm "WireNameMgr"
)
)
on &213
)
*445 (Wire
uid 2140,0
shape (OrthoPolyLine
uid 2141,0
va (VaSet
vasetType 3
)
xt "-13000,49000,-5750,49000"
pts [
"-5750,49000"
"-13000,49000"
]
)
start &201
ss 0
es 0
sat 32
eat 16
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 2144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "-19000,48000,-12300,49000"
st "sda_in(i) : (15:0)"
blo "-19000,48800"
tm "WireNameMgr"
)
)
on &275
)
*446 (Wire
uid 2170,0
shape (OrthoPolyLine
uid 2171,0
va (VaSet
vasetType 3
)
xt "-100000,-16000,-89750,-16000"
pts [
"-100000,-16000"
"-89750,-16000"
]
)
start &93
end &143
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2173,0
va (VaSet
)
xt "-99000,-17000,-95200,-16000"
st "por_sw_n"
blo "-99000,-16200"
tm "WireNameMgr"
)
)
on &276
)
*447 (Wire
uid 2174,0
shape (OrthoPolyLine
uid 2175,0
va (VaSet
vasetType 3
)
xt "-94000,-10000,-89750,-10000"
pts [
"-94000,-10000"
"-89750,-10000"
]
)
end &144
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2179,0
va (VaSet
)
xt "-93000,-11000,-91900,-10000"
st "LO"
blo "-93000,-10200"
tm "WireNameMgr"
)
)
on &227
)
*448 (Wire
uid 2180,0
shape (OrthoPolyLine
uid 2181,0
va (VaSet
vasetType 3
)
xt "-69250,-17000,-60750,-17000"
pts [
"-69250,-17000"
"-60750,-17000"
]
)
start &148
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2185,0
va (VaSet
)
xt "-68000,-18000,-67000,-17000"
st "clk"
blo "-68000,-17200"
tm "WireNameMgr"
)
)
on &226
)
*449 (Wire
uid 2729,0
shape (OrthoPolyLine
uid 2730,0
va (VaSet
vasetType 3
)
xt "-18250,21000,-6000,21000"
pts [
"-18250,21000"
"-6000,21000"
]
)
start &286
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2734,0
va (VaSet
)
xt "-17000,20000,-12400,21000"
st "sck : (15:0)"
blo "-17000,20800"
tm "WireNameMgr"
)
)
on &213
)
*450 (Wire
uid 2737,0
shape (OrthoPolyLine
uid 2738,0
va (VaSet
vasetType 3
)
xt "-18250,22000,-6000,22000"
pts [
"-18250,22000"
"-6000,22000"
]
)
start &287
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2742,0
va (VaSet
)
xt "-17000,21000,-11600,22000"
st "sck_t : (15:0)"
blo "-17000,21800"
tm "WireNameMgr"
)
)
on &214
)
*451 (Wire
uid 2745,0
shape (OrthoPolyLine
uid 2746,0
va (VaSet
vasetType 3
)
xt "-18250,23000,-6000,23000"
pts [
"-18250,23000"
"-6000,23000"
]
)
start &288
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2750,0
va (VaSet
)
xt "-17000,22000,-10600,23000"
st "sda_out : (15:0)"
blo "-17000,22800"
tm "WireNameMgr"
)
)
on &215
)
*452 (Wire
uid 2753,0
shape (OrthoPolyLine
uid 2754,0
va (VaSet
vasetType 3
)
xt "-18250,25000,-6000,25000"
pts [
"-18250,25000"
"-6000,25000"
]
)
start &289
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2758,0
va (VaSet
)
xt "-17000,24000,-11500,25000"
st "sda_t : (15:0)"
blo "-17000,24800"
tm "WireNameMgr"
)
)
on &216
)
*453 (Wire
uid 2761,0
shape (OrthoPolyLine
uid 2762,0
va (VaSet
vasetType 3
)
xt "-18250,24000,-6000,24000"
pts [
"-6000,24000"
"-18250,24000"
]
)
end &290
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2766,0
va (VaSet
)
xt "-17000,23000,-11100,24000"
st "sda_in : (15:0)"
blo "-17000,23800"
tm "WireNameMgr"
)
)
on &275
)
*454 (Wire
uid 2769,0
shape (OrthoPolyLine
uid 2770,0
va (VaSet
vasetType 3
)
xt "-18250,12000,-6000,12000"
pts [
"-18250,12000"
"-6000,12000"
]
)
start &293
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2774,0
va (VaSet
)
xt "-17000,11000,-13500,12000"
st "command"
blo "-17000,11800"
tm "WireNameMgr"
)
)
on &320
)
*455 (Wire
uid 2825,0
shape (OrthoPolyLine
uid 2826,0
va (VaSet
vasetType 3
)
xt "-18250,3000,-6000,3000"
pts [
"-18250,3000"
"-6000,3000"
]
)
start &301
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2830,0
va (VaSet
)
xt "-17000,2000,-13900,3000"
st "db_data"
blo "-17000,2800"
tm "WireNameMgr"
)
)
on &327
)
*456 (Wire
uid 2833,0
shape (OrthoPolyLine
uid 2834,0
va (VaSet
vasetType 3
)
xt "-18250,2000,-6000,2000"
pts [
"-18250,2000"
"-6000,2000"
]
)
start &302
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2838,0
va (VaSet
)
xt "-17000,1000,-14600,2000"
st "db_wr"
blo "-17000,1800"
tm "WireNameMgr"
)
)
on &326
)
*457 (Wire
uid 2849,0
shape (OrthoPolyLine
uid 2850,0
va (VaSet
vasetType 3
)
xt "-18250,10000,-6000,10000"
pts [
"-18250,10000"
"-6000,10000"
]
)
start &311
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2854,0
va (VaSet
)
xt "-17000,9000,-10600,10000"
st "ocrawcom_start"
blo "-17000,9800"
tm "WireNameMgr"
)
)
on &321
)
*458 (Wire
uid 2857,0
shape (OrthoPolyLine
uid 2858,0
va (VaSet
vasetType 3
)
xt "-18250,1000,-6000,1000"
pts [
"-18250,1000"
"-6000,1000"
]
)
start &303
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2862,0
va (VaSet
)
xt "-17000,0,-15800,1000"
st "reg"
blo "-17000,800"
tm "WireNameMgr"
)
)
on &325
)
*459 (Wire
uid 2865,0
shape (OrthoPolyLine
uid 2866,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-2000,-6000,-2000"
pts [
"-18250,-2000"
"-6000,-2000"
]
)
start &304
sat 32
eat 16
sty 1
sl "(255 downto 240)"
st 0
sf 1
tg (WTG
uid 2869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2870,0
va (VaSet
)
xt "-17000,-3000,-7600,-2000"
st "s_lls(255:240) : (255:0)"
blo "-17000,-2200"
tm "WireNameMgr"
)
)
on &329
)
*460 (Wire
uid 2873,0
shape (OrthoPolyLine
uid 2874,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-1000,-6000,-1000"
pts [
"-6000,-1000"
"-18250,-1000"
]
)
end &305
sat 16
eat 32
sty 1
sl "(255 downto 240)"
st 0
sf 1
tg (WTG
uid 2877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2878,0
va (VaSet
)
xt "-17000,-2000,-7500,-1000"
st "s_lld(255:240) : (255:0)"
blo "-17000,-1200"
tm "WireNameMgr"
)
)
on &328
)
*461 (Wire
uid 2881,0
shape (OrthoPolyLine
uid 2882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,5000,-6000,5000"
pts [
"-18250,5000"
"-6000,5000"
]
)
start &306
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2886,0
va (VaSet
)
xt "-17000,4000,-9800,5000"
st "strm_reg : (143:0)"
blo "-17000,4800"
tm "WireNameMgr"
)
)
on &324
)
*462 (Wire
uid 2889,0
shape (OrthoPolyLine
uid 2890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,7000,-6000,7000"
pts [
"-18250,7000"
"-6000,7000"
]
)
start &307
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2894,0
va (VaSet
)
xt "-17000,6000,-7900,7000"
st "strm_req_stat : (143:0)"
blo "-17000,6800"
tm "WireNameMgr"
)
)
on &322
)
*463 (Wire
uid 2897,0
shape (OrthoPolyLine
uid 2898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,6000,-6000,6000"
pts [
"-18250,6000"
"-6000,6000"
]
)
start &308
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2902,0
va (VaSet
)
xt "-17000,5000,-9500,6000"
st "strm_cmd : (143:0)"
blo "-17000,5800"
tm "WireNameMgr"
)
)
on &323
)
*464 (Wire
uid 2903,0
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "-55000,-2000,-42750,-2000"
pts [
"-55000,-2000"
"-42750,-2000"
]
)
end &278
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
)
xt "-54000,-3000,-53000,-2000"
st "clk"
blo "-54000,-2200"
tm "WireNameMgr"
)
)
on &226
)
*465 (Wire
uid 2917,0
shape (OrthoPolyLine
uid 2918,0
va (VaSet
vasetType 3
)
xt "-55000,-1000,-42750,-1000"
pts [
"-55000,-1000"
"-42750,-1000"
]
)
end &282
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2922,0
va (VaSet
)
xt "-54000,-2000,-53000,-1000"
st "rst"
blo "-54000,-1200"
tm "WireNameMgr"
)
)
on &223
)
*466 (Wire
uid 2925,0
shape (OrthoPolyLine
uid 2926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55000,28000,-42750,28000"
pts [
"-55000,28000"
"-42750,28000"
]
)
end &283
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2930,0
va (VaSet
)
xt "-54000,27000,-45100,28000"
st "tick : (MAX_TICTOG:0)"
blo "-54000,27800"
tm "WireNameMgr"
)
)
on &222
)
*467 (Wire
uid 2949,0
shape (OrthoPolyLine
uid 2950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55000,23000,-42750,23000"
pts [
"-55000,23000"
"-42750,23000"
]
)
end &300
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2954,0
va (VaSet
)
xt "-54000,22000,-49200,23000"
st "stat : (31:0)"
blo "-54000,22800"
tm "WireNameMgr"
)
)
on &237
)
*468 (Wire
uid 2955,0
shape (OrthoPolyLine
uid 2956,0
va (VaSet
vasetType 3
)
xt "-55000,1000,-42750,1000"
pts [
"-55000,1000"
"-42750,1000"
]
)
end &313
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2960,0
va (VaSet
)
xt "-54000,0,-50600,1000"
st "strobe40"
blo "-54000,800"
tm "WireNameMgr"
)
)
on &269
)
*469 (Wire
uid 3050,0
shape (OrthoPolyLine
uid 3051,0
va (VaSet
vasetType 3
)
xt "-21000,-12000,-15750,-12000"
pts [
"-21000,-12000"
"-15750,-12000"
]
)
end &347
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3055,0
va (VaSet
)
xt "-20000,-13000,-19000,-12000"
st "rst"
blo "-20000,-12200"
tm "WireNameMgr"
)
)
on &223
)
*470 (Wire
uid 3056,0
shape (OrthoPolyLine
uid 3057,0
va (VaSet
vasetType 3
)
xt "-21000,-13000,-15750,-13000"
pts [
"-21000,-13000"
"-15750,-13000"
]
)
end &346
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3061,0
va (VaSet
)
xt "-20000,-14000,-19000,-13000"
st "clk"
blo "-20000,-13200"
tm "WireNameMgr"
)
)
on &226
)
*471 (Wire
uid 3062,0
shape (OrthoPolyLine
uid 3063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-10000,10000,-10000"
pts [
"1750,-10000"
"10000,-10000"
]
)
start &351
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3067,0
va (VaSet
)
xt "3000,-11000,5100,-10000"
st "tx_lls"
blo "3000,-10200"
tm "WireNameMgr"
)
)
on &330
)
*472 (Wire
uid 3068,0
shape (OrthoPolyLine
uid 3069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25000,-9000,-15750,-9000"
pts [
"-15750,-9000"
"-25000,-9000"
]
)
start &352
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3073,0
va (VaSet
)
xt "-24000,-10000,-18300,-9000"
st "s_lld : (255:0)"
blo "-24000,-9200"
tm "WireNameMgr"
)
)
on &328
)
*473 (Wire
uid 3074,0
shape (OrthoPolyLine
uid 3075,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25000,-10000,-15750,-10000"
pts [
"-25000,-10000"
"-15750,-10000"
]
)
end &349
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3079,0
va (VaSet
)
xt "-24000,-11000,-18400,-10000"
st "s_lls : (255:0)"
blo "-24000,-10200"
tm "WireNameMgr"
)
)
on &329
)
*474 (Wire
uid 3080,0
shape (OrthoPolyLine
uid 3081,0
va (VaSet
vasetType 3
)
xt "1750,-9000,10000,-9000"
pts [
"10000,-9000"
"1750,-9000"
]
)
end &350
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3085,0
va (VaSet
)
xt "3000,-10000,5200,-9000"
st "tx_lld"
blo "3000,-9200"
tm "WireNameMgr"
)
)
on &331
)
*475 (Wire
uid 3128,0
shape (OrthoPolyLine
uid 3129,0
va (VaSet
vasetType 3
)
xt "-69000,12000,-42750,12000"
pts [
"-42750,12000"
"-69000,12000"
]
)
start &291
end &333
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3133,0
va (VaSet
)
xt "-68000,11000,-65800,12000"
st "rx_lld"
blo "-68000,11800"
tm "WireNameMgr"
)
)
on &343
)
*476 (Wire
uid 3590,0
shape (OrthoPolyLine
uid 3591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,31000,-9000,31000"
pts [
"-18250,31000"
"-9000,31000"
]
)
start &309
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 3594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3595,0
va (VaSet
)
xt "-17000,30000,-10800,31000"
st "rawsigs : (15:0)"
blo "-17000,30800"
tm "WireNameMgr"
)
)
on &344
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *477 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "-72000,63100,-65500,64000"
st "Package List"
blo "-72000,63800"
)
*479 (MLText
uid 44,0
va (VaSet
)
xt "-72000,64000,-59900,74000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*480 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*481 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*482 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*483 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*484 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*485 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*486 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-73611,-16502,12904,47837"
cachedDiagramExtent "-1036750,-23000,52200,124400"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 4212,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*488 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*489 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*491 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*492 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*493 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*494 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*495 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*497 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*498 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*500 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*501 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*502 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*503 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*504 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*505 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*506 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*507 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 142,0
usingSuid 1
emptyRow *508 (LEmptyRow
)
uid 54,0
optionalChildren [
*509 (RefLabelRowHdr
)
*510 (TitleRowHdr
)
*511 (FilterRowHdr
)
*512 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*513 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*514 (GroupColHdr
tm "GroupColHdrMgr"
)
*515 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*516 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*517 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*518 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*519 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*520 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*521 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 1,0
)
)
uid 2368,0
)
*522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 2,0
)
)
uid 2370,0
)
*523 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 3,0
)
)
uid 2372,0
)
*524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 56
suid 4,0
)
)
uid 2374,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 78
suid 5,0
)
)
uid 2376,0
)
*526 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 67
suid 6,0
)
)
uid 2378,0
)
*527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 68
suid 7,0
)
)
uid 2380,0
)
*528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "magicn"
t "slv16"
o 23
suid 8,0
)
)
uid 2382,0
)
*529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pin"
t "std_logic"
o 55
suid 15,0
)
)
uid 2396,0
)
*530 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 64
suid 17,0
)
)
uid 2400,0
)
*531 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 34
suid 18,0
)
)
uid 2402,0
)
*532 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_idelay"
t "std_logic"
o 7
suid 19,0
)
)
uid 2404,0
)
*533 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 6
suid 20,0
)
)
uid 2406,0
)
*534 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 4
suid 21,0
)
)
uid 2408,0
)
*535 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 22,0
)
)
uid 2410,0
)
*536 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 46
suid 29,0
)
)
uid 2424,0
)
*537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready"
t "std_logic"
o 8
suid 30,0
)
)
uid 2426,0
)
*538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 31,0
)
)
uid 2428,0
)
*539 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "seq"
t "slv16"
o 57
suid 32,0
)
)
uid 2430,0
)
*540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len"
t "slv16"
o 13
suid 33,0
)
)
uid 2432,0
)
*541 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cbcnt"
t "slv16"
o 3
suid 34,0
)
)
uid 2434,0
)
*542 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_size"
t "slv16"
o 20
suid 39,0
)
)
uid 2444,0
)
*543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_len"
t "slv16"
o 15
suid 40,0
)
)
uid 2446,0
)
*544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 69
suid 41,0
)
)
uid 2448,0
)
*545 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 59
suid 43,0
)
)
uid 2452,0
)
*546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data_swapped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 70
suid 44,0
)
)
uid 2454,0
)
*547 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 72
suid 45,0
)
)
uid 2456,0
)
*548 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_words"
t "slv16"
o 21
suid 46,0
)
)
uid 2458,0
)
*549 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_seq"
t "slv16"
o 19
suid 47,0
)
)
uid 2460,0
)
*550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 74
suid 48,0
)
)
uid 2462,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 47
suid 50,0
)
)
uid 2466,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 35
suid 51,0
)
)
uid 2468,0
)
*553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 42
suid 52,0
)
)
uid 2470,0
)
*554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 41
suid 53,0
)
)
uid 2472,0
)
*555 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 66
suid 54,0
)
)
uid 2474,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 5
suid 55,0
)
)
uid 2476,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 36
suid 56,0
)
)
uid 2478,0
)
*558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 37
suid 57,0
)
)
uid 2480,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 45
suid 58,0
)
)
uid 2482,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_cbcnt"
t "slv16"
o 14
suid 59,0
)
)
uid 2484,0
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 71
suid 60,0
)
)
uid 2486,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_opcode"
t "slv16"
o 18
suid 61,0
)
)
uid 2488,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_magicn"
t "slv16"
o 16
suid 62,0
)
)
uid 2490,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "words"
t "slv16"
o 79
suid 63,0
)
)
uid 2492,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_ocseq"
t "slv16"
o 17
suid 64,0
)
)
uid 2494,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 73
suid 65,0
)
)
uid 2496,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 40
suid 66,0
)
)
uid 2498,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 39
suid 67,0
)
)
uid 2500,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 38
suid 68,0
)
)
uid 2502,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pattern_go"
t "std_logic"
o 29
suid 69,0
)
)
uid 2504,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch0"
t "std_logic"
o 27
suid 70,0
)
)
uid 2506,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch1"
t "std_logic"
o 28
suid 71,0
)
)
uid 2508,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_pin"
t "std_logic"
o 51
suid 72,0
)
)
uid 2510,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode"
t "slv16"
o 26
suid 73,0
)
)
uid 2512,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocseq"
t "slv16"
o 25
suid 74,0
)
)
uid 2514,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "size"
t "slv16"
o 58
suid 75,0
)
)
uid 2516,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 63
suid 76,0
)
)
uid 2518,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 77
suid 77,0
)
)
uid 2520,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 22
suid 78,0
)
)
uid 2522,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por"
t "std_ulogic"
o 30
suid 79,0
)
)
uid 2524,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lls"
t "t_llsrc"
o 44
suid 80,0
)
)
uid 2526,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "toggle"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 65
suid 81,0
)
)
uid 2528,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 53
suid 87,0
)
)
uid 2540,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 31
suid 91,0
)
)
uid 2548,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "slv16"
prec "-- payload output"
preAdd 0
o 10
suid 124,0
)
)
uid 2995,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocrawcom_start"
t "std_logic"
o 24
suid 125,0
)
)
uid 2997,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_req_stat"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 62
suid 127,0
)
)
uid 3001,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_cmd"
t "slv16_array"
b "(143 DOWNTO 0)"
o 60
suid 128,0
)
)
uid 3003,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_reg"
t "slv16_array"
b "(143 DOWNTO 0)"
o 61
suid 129,0
)
)
uid 3005,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 33
suid 130,0
)
)
uid 3007,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_wr"
t "slv32"
preAdd 0
o 12
suid 131,0
)
)
uid 3009,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_data"
t "slv16"
posAdd 0
o 11
suid 132,0
)
)
uid 3011,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 48
suid 134,0
)
)
uid 3136,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 49
suid 135,0
)
)
uid 3138,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lls"
t "t_llsrc"
o 76
suid 137,0
)
)
uid 3140,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lld"
t "std_logic"
o 75
suid 138,0
)
)
uid 3142,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lld"
t "std_logic"
o 43
suid 140,0
)
)
uid 3144,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 32
suid 142,0
)
)
uid 3598,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*599 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *600 (MRCItem
litem &508
pos 78
dimension 20
)
uid 69,0
optionalChildren [
*601 (MRCItem
litem &509
pos 0
dimension 20
uid 70,0
)
*602 (MRCItem
litem &510
pos 1
dimension 23
uid 71,0
)
*603 (MRCItem
litem &511
pos 2
hidden 1
dimension 20
uid 72,0
)
*604 (MRCItem
litem &521
pos 0
dimension 20
uid 2369,0
)
*605 (MRCItem
litem &522
pos 1
dimension 20
uid 2371,0
)
*606 (MRCItem
litem &523
pos 2
dimension 20
uid 2373,0
)
*607 (MRCItem
litem &524
pos 3
dimension 20
uid 2375,0
)
*608 (MRCItem
litem &525
pos 4
dimension 20
uid 2377,0
)
*609 (MRCItem
litem &526
pos 5
dimension 20
uid 2379,0
)
*610 (MRCItem
litem &527
pos 6
dimension 20
uid 2381,0
)
*611 (MRCItem
litem &528
pos 7
dimension 20
uid 2383,0
)
*612 (MRCItem
litem &529
pos 8
dimension 20
uid 2397,0
)
*613 (MRCItem
litem &530
pos 9
dimension 20
uid 2401,0
)
*614 (MRCItem
litem &531
pos 10
dimension 20
uid 2403,0
)
*615 (MRCItem
litem &532
pos 11
dimension 20
uid 2405,0
)
*616 (MRCItem
litem &533
pos 12
dimension 20
uid 2407,0
)
*617 (MRCItem
litem &534
pos 13
dimension 20
uid 2409,0
)
*618 (MRCItem
litem &535
pos 14
dimension 20
uid 2411,0
)
*619 (MRCItem
litem &536
pos 15
dimension 20
uid 2425,0
)
*620 (MRCItem
litem &537
pos 16
dimension 20
uid 2427,0
)
*621 (MRCItem
litem &538
pos 17
dimension 20
uid 2429,0
)
*622 (MRCItem
litem &539
pos 18
dimension 20
uid 2431,0
)
*623 (MRCItem
litem &540
pos 19
dimension 20
uid 2433,0
)
*624 (MRCItem
litem &541
pos 20
dimension 20
uid 2435,0
)
*625 (MRCItem
litem &542
pos 21
dimension 20
uid 2445,0
)
*626 (MRCItem
litem &543
pos 22
dimension 20
uid 2447,0
)
*627 (MRCItem
litem &544
pos 23
dimension 20
uid 2449,0
)
*628 (MRCItem
litem &545
pos 24
dimension 20
uid 2453,0
)
*629 (MRCItem
litem &546
pos 25
dimension 20
uid 2455,0
)
*630 (MRCItem
litem &547
pos 26
dimension 20
uid 2457,0
)
*631 (MRCItem
litem &548
pos 27
dimension 20
uid 2459,0
)
*632 (MRCItem
litem &549
pos 28
dimension 20
uid 2461,0
)
*633 (MRCItem
litem &550
pos 29
dimension 20
uid 2463,0
)
*634 (MRCItem
litem &551
pos 30
dimension 20
uid 2467,0
)
*635 (MRCItem
litem &552
pos 31
dimension 20
uid 2469,0
)
*636 (MRCItem
litem &553
pos 32
dimension 20
uid 2471,0
)
*637 (MRCItem
litem &554
pos 33
dimension 20
uid 2473,0
)
*638 (MRCItem
litem &555
pos 34
dimension 20
uid 2475,0
)
*639 (MRCItem
litem &556
pos 35
dimension 20
uid 2477,0
)
*640 (MRCItem
litem &557
pos 36
dimension 20
uid 2479,0
)
*641 (MRCItem
litem &558
pos 37
dimension 20
uid 2481,0
)
*642 (MRCItem
litem &559
pos 38
dimension 20
uid 2483,0
)
*643 (MRCItem
litem &560
pos 39
dimension 20
uid 2485,0
)
*644 (MRCItem
litem &561
pos 40
dimension 20
uid 2487,0
)
*645 (MRCItem
litem &562
pos 41
dimension 20
uid 2489,0
)
*646 (MRCItem
litem &563
pos 42
dimension 20
uid 2491,0
)
*647 (MRCItem
litem &564
pos 43
dimension 20
uid 2493,0
)
*648 (MRCItem
litem &565
pos 44
dimension 20
uid 2495,0
)
*649 (MRCItem
litem &566
pos 45
dimension 20
uid 2497,0
)
*650 (MRCItem
litem &567
pos 46
dimension 20
uid 2499,0
)
*651 (MRCItem
litem &568
pos 47
dimension 20
uid 2501,0
)
*652 (MRCItem
litem &569
pos 48
dimension 20
uid 2503,0
)
*653 (MRCItem
litem &570
pos 49
dimension 20
uid 2505,0
)
*654 (MRCItem
litem &571
pos 50
dimension 20
uid 2507,0
)
*655 (MRCItem
litem &572
pos 51
dimension 20
uid 2509,0
)
*656 (MRCItem
litem &573
pos 52
dimension 20
uid 2511,0
)
*657 (MRCItem
litem &574
pos 53
dimension 20
uid 2513,0
)
*658 (MRCItem
litem &575
pos 54
dimension 20
uid 2515,0
)
*659 (MRCItem
litem &576
pos 55
dimension 20
uid 2517,0
)
*660 (MRCItem
litem &577
pos 56
dimension 20
uid 2519,0
)
*661 (MRCItem
litem &578
pos 57
dimension 20
uid 2521,0
)
*662 (MRCItem
litem &579
pos 58
dimension 20
uid 2523,0
)
*663 (MRCItem
litem &580
pos 59
dimension 20
uid 2525,0
)
*664 (MRCItem
litem &581
pos 60
dimension 20
uid 2527,0
)
*665 (MRCItem
litem &582
pos 61
dimension 20
uid 2529,0
)
*666 (MRCItem
litem &583
pos 62
dimension 20
uid 2541,0
)
*667 (MRCItem
litem &584
pos 63
dimension 20
uid 2549,0
)
*668 (MRCItem
litem &585
pos 64
dimension 20
uid 2996,0
)
*669 (MRCItem
litem &586
pos 65
dimension 20
uid 2998,0
)
*670 (MRCItem
litem &587
pos 66
dimension 20
uid 3002,0
)
*671 (MRCItem
litem &588
pos 67
dimension 20
uid 3004,0
)
*672 (MRCItem
litem &589
pos 68
dimension 20
uid 3006,0
)
*673 (MRCItem
litem &590
pos 69
dimension 20
uid 3008,0
)
*674 (MRCItem
litem &591
pos 70
dimension 20
uid 3010,0
)
*675 (MRCItem
litem &592
pos 71
dimension 20
uid 3012,0
)
*676 (MRCItem
litem &593
pos 72
dimension 20
uid 3137,0
)
*677 (MRCItem
litem &594
pos 73
dimension 20
uid 3139,0
)
*678 (MRCItem
litem &595
pos 74
dimension 20
uid 3141,0
)
*679 (MRCItem
litem &596
pos 75
dimension 20
uid 3143,0
)
*680 (MRCItem
litem &597
pos 76
dimension 20
uid 3145,0
)
*681 (MRCItem
litem &598
pos 77
dimension 20
uid 3599,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*682 (MRCItem
litem &512
pos 0
dimension 20
uid 74,0
)
*683 (MRCItem
litem &514
pos 1
dimension 50
uid 75,0
)
*684 (MRCItem
litem &515
pos 2
dimension 100
uid 76,0
)
*685 (MRCItem
litem &516
pos 3
dimension 50
uid 77,0
)
*686 (MRCItem
litem &517
pos 4
dimension 100
uid 78,0
)
*687 (MRCItem
litem &518
pos 5
dimension 100
uid 79,0
)
*688 (MRCItem
litem &519
pos 6
dimension 50
uid 80,0
)
*689 (MRCItem
litem &520
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *690 (LEmptyRow
)
uid 83,0
optionalChildren [
*691 (RefLabelRowHdr
)
*692 (TitleRowHdr
)
*693 (FilterRowHdr
)
*694 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*695 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*696 (GroupColHdr
tm "GroupColHdrMgr"
)
*697 (NameColHdr
tm "GenericNameColHdrMgr"
)
*698 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*699 (InitColHdr
tm "GenericValueColHdrMgr"
)
*700 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*701 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*702 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *703 (MRCItem
litem &690
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*704 (MRCItem
litem &691
pos 0
dimension 20
uid 98,0
)
*705 (MRCItem
litem &692
pos 1
dimension 23
uid 99,0
)
*706 (MRCItem
litem &693
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*707 (MRCItem
litem &694
pos 0
dimension 20
uid 102,0
)
*708 (MRCItem
litem &696
pos 1
dimension 50
uid 103,0
)
*709 (MRCItem
litem &697
pos 2
dimension 100
uid 104,0
)
*710 (MRCItem
litem &698
pos 3
dimension 100
uid 105,0
)
*711 (MRCItem
litem &699
pos 4
dimension 50
uid 106,0
)
*712 (MRCItem
litem &700
pos 5
dimension 50
uid 107,0
)
*713 (MRCItem
litem &701
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 2
)
