# Documentation

This directory contains technical documentation for the Hack Computer implementation.

## ğŸ“š Contents

- [Module Specifications](module-specs.md) - Quick reference for all modules with links to Nand2Tetris resources
- [Development Guide](../CONTRIBUTING.md) - How to contribute

## ğŸ—ºï¸ Project Structure

```
hack-verilog-n2t/
â”œâ”€â”€ rtl/                    # RTL source files
â”‚   â”œâ”€â”€ nand_gate/         # NAND gate implementation
â”‚   â”‚   â”œâ”€â”€ nand_gate.sv   # Module source
â”‚   â”‚   â”œâ”€â”€ nand_gate_tb.sv # Testbench
â”‚   â”‚   â””â”€â”€ Makefile       # Build script
â”‚   â””â”€â”€ [future modules]/  # Additional primitives
â”œâ”€â”€ docs/                   # Documentation
â”œâ”€â”€ .github/               # CI/CD workflows
â”œâ”€â”€ Makefile               # Top-level build script
â””â”€â”€ README.md              # Project overview
```

## ğŸ¯ Hack Computer Architecture

The Hack computer is built hierarchically in layers:

1. **Logic Gates** - NAND (primitive), NOT, AND, OR, XOR, MUX, DMUX
2. **Arithmetic** - Half Adder, Full Adder, 16-bit Adder, Incrementer, ALU
3. **Sequential Logic** - DFF, Bit, Register, Program Counter
4. **Memory** - RAM8, RAM64, RAM512, RAM4K, RAM16K, ROM32K
5. **Computer** - CPU, Memory, Complete Hack Computer

## ğŸ“– References

- **Nand2Tetris Course**: https://www.nand2tetris.org/
- **Course Book**: "The Elements of Computing Systems" by Noam Nisan and Shimon Schocken
- **SystemVerilog IEEE 1800-2017**: https://ieeexplore.ieee.org/document/8299595
- **Icarus Verilog**: http://iverilog.icarus.com/
