,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/alexforencich/verilog-pcie.git,2019-01-08 05:28:51+00:00,Verilog PCI express components,254,alexforencich/verilog-pcie,164569208,Verilog,verilog-pcie,1926,933,2024-04-09 07:57:18+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/nandland/nandland.git,2018-12-22 14:33:23+00:00,All code found on nandland is here.  underconstruction.gif,71,nandland/nandland,162818173,Verilog,nandland,340,280,2024-04-12 02:01:31+00:00,[],None
2,https://github.com/Trinkle23897/mips32-cpu.git,2019-01-05 13:39:26+00:00,奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）,33,Trinkle23897/mips32-cpu,164218252,Verilog,mips32-cpu,871,125,2024-03-27 14:09:44+00:00,"['verilog', 'mips32cpu']",None
3,https://github.com/davidthings/tinyfpga_bx_usbserial.git,2019-01-19 14:34:20+00:00,USB Serial on the TinyFPGA BX,34,davidthings/tinyfpga_bx_usbserial,166556094,Verilog,tinyfpga_bx_usbserial,5725,125,2024-03-31 16:54:28+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/liuqdev/8-bits-RISC-CPU-Verilog.git,2019-01-20 02:20:17+00:00,Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。,40,liuqdev/8-bits-RISC-CPU-Verilog,166614783,Verilog,8-bits-RISC-CPU-Verilog,7421,121,2024-04-04 01:21:57+00:00,"['verilog', 'fsm', 'risc', 'cpu']",https://api.github.com/licenses/mit
5,https://github.com/icebreaker-fpga/icebreaker-workshop.git,2018-12-29 12:08:04+00:00,iCEBreaker Workshop,24,icebreaker-fpga/icebreaker-workshop,163508085,Verilog,icebreaker-workshop,1932,112,2024-04-10 10:29:43+00:00,[],None
6,https://github.com/neelkshah/MIPS-Processor.git,2018-12-21 05:58:31+00:00,5-stage pipelined 32-bit MIPS microprocessor in Verilog,13,neelkshah/MIPS-Processor,162672365,Verilog,MIPS-Processor,141,102,2024-04-05 11:37:00+00:00,"['computer-architecture', 'computer-organization', 'computer-organisation', 'microprocessor', 'microprocessors', 'bits-pilani', 'verilog', 'verilog-hdl', 'verilog-project', 'verilog-programs', 'verilog-components', 'verilog-snippets', 'verilog-simulator', 'mips-processor', 'mips-architecture', 'mips-instructions']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/esa-tu-darmstadt/tapasco.git,2019-01-15 12:10:16+00:00,The Task Parallel System Composer (TaPaSCo),24,esa-tu-darmstadt/tapasco,165844818,Verilog,tapasco,109321,94,2024-03-28 07:29:15+00:00,"['hardware-acceleration', 'hardware', 'fpga', 'fpga-soc']",https://api.github.com/licenses/lgpl-3.0
8,https://github.com/OpenTimer/Parser-Verilog.git,2019-01-04 15:55:32+00:00,A Standalone Structural Verilog Parser,32,OpenTimer/Parser-Verilog,164126589,Verilog,Parser-Verilog,6593,73,2024-04-09 20:00:08+00:00,"['cpp17', 'flex', 'bison-yacc', 'computer-aided-design', 'electronic-design-automation', 'eda', 'verilog', 'vlsi-physical-design', 'vlsi-circuits', 'circuit']",https://api.github.com/licenses/mit
9,https://github.com/ehw-fit/evoapproxlib.git,2018-12-20 11:37:22+00:00,Library of approximate arithmetic circuits,16,ehw-fit/evoapproxlib,162571337,Verilog,evoapproxlib,60659,45,2024-03-13 13:52:25+00:00,"['approximate-computing', 'arithmetic', 'vlsi-circuits', 'fpga']",https://api.github.com/licenses/mit
10,https://github.com/jzkmath/MIDI-Stepper-Synth-V2.git,2019-01-07 19:34:06+00:00,Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors.,8,jzkmath/MIDI-Stepper-Synth-V2,164482394,Verilog,MIDI-Stepper-Synth-V2,57775,41,2024-03-10 02:30:50+00:00,[],https://api.github.com/licenses/gpl-3.0
11,https://github.com/thunderclap-io/thunderclap-fpga-arria10.git,2019-01-02 22:21:08+00:00,Thunderclap hardware for Intel Arria 10 FPGA,3,thunderclap-io/thunderclap-fpga-arria10,163895643,Verilog,thunderclap-fpga-arria10,351,27,2023-11-04 16:47:26+00:00,[],None
12,https://github.com/Arlet/cpld-6502.git,2018-12-31 13:20:51+00:00,6502 CPU in 4 small CPLDs,4,Arlet/cpld-6502,163670715,Verilog,cpld-6502,335,22,2023-03-23 12:49:53+00:00,[],https://api.github.com/licenses/bsd-2-clause
13,https://github.com/qrp73/ali_trx.git,2019-01-14 13:12:32+00:00,Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress,3,qrp73/ali_trx,165663914,Verilog,ali_trx,2307,20,2024-04-01 02:22:21+00:00,[],https://api.github.com/licenses/lgpl-3.0
14,https://github.com/chrisneuf/Deep-Neural-Network-Hardware-Accelerator.git,2019-01-16 03:43:11+00:00,"My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket",4,chrisneuf/Deep-Neural-Network-Hardware-Accelerator,165968719,Verilog,Deep-Neural-Network-Hardware-Accelerator,4929,17,2024-02-14 02:46:38+00:00,[],None
15,https://github.com/MiSTer-devel/PDP1_MiSTer.git,2018-12-20 23:47:45+00:00,PDP-1 for MiSTer,4,MiSTer-devel/PDP1_MiSTer,162642967,Verilog,PDP1_MiSTer,4755,17,2023-09-08 17:48:28+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/rzhang2285/Coppelia.git,2018-12-23 02:20:23+00:00,Code repository for Coppelia tool,9,rzhang2285/Coppelia,162856122,Verilog,Coppelia,224,16,2024-04-04 05:15:32+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/sandy2008/CNN-FPGA.git,2018-12-19 07:22:20+00:00,,10,sandy2008/CNN-FPGA,162398520,Verilog,CNN-FPGA,11939,15,2023-07-26 08:29:00+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/damdoy/simple_riscv_cpu.git,2019-01-01 19:07:14+00:00,Verilog implementation of a simple riscv cpu,5,damdoy/simple_riscv_cpu,163759920,Verilog,simple_riscv_cpu,24,14,2024-04-03 11:49:55+00:00,['risc-v'],https://api.github.com/licenses/lgpl-3.0
19,https://github.com/AdityaGovardhan/FPGA-SVPWM-implementation.git,2019-01-06 07:17:45+00:00,Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an implemented power circuit.,13,AdityaGovardhan/FPGA-SVPWM-implementation,164284485,Verilog,FPGA-SVPWM-implementation,4480,14,2024-04-11 07:06:43+00:00,[],None
20,https://github.com/MiSTer-devel/Arcade-GnG_MiSTer.git,2019-01-20 04:21:50+00:00,Arcade Ghosts'n Goblins for MiSTer,9,MiSTer-devel/Arcade-GnG_MiSTer,166622587,Verilog,Arcade-GnG_MiSTer,7068,14,2023-10-24 20:03:36+00:00,[],None
21,https://github.com/f-secure-foundry/jobun.git,2019-01-08 14:48:32+00:00,"FPGA board with integrated 802.3u PHY for Ethernet ""soft"" MAC experimentation",6,f-secure-foundry/jobun,164670067,Verilog,jobun,226,12,2024-02-16 19:15:57+00:00,[],
22,https://github.com/Nancy-Chauhan/HDMI-data-streams-Spartan-6.git,2018-12-31 11:15:20+00:00,Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of  High-Definition Multimedia Interface (HDMI) and Digital Visual Interface (DVI) data streams to HDMI and DVI capable monitors . Monitor displays the colored pattern,6,Nancy-Chauhan/HDMI-data-streams-Spartan-6,163662747,Verilog,HDMI-data-streams-Spartan-6,7196,11,2022-12-26 18:52:23+00:00,[],None
23,https://github.com/charkster/spi_slave_verilog.git,2018-12-29 06:12:38+00:00,SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs,10,charkster/spi_slave_verilog,163481941,Verilog,spi_slave_verilog,31,11,2023-08-20 12:01:47+00:00,"['xilinx-fpga', 'spi', 'digilent']",None
24,https://github.com/isuckatdrifting/FusionAccel.git,2019-01-11 09:35:27+00:00,RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.,10,isuckatdrifting/FusionAccel,165217789,Verilog,FusionAccel,196145,11,2024-04-03 09:31:17+00:00,"['verilog', 'fpga', 'accelerator']",https://api.github.com/licenses/apache-2.0
25,https://github.com/Icenowy/bfcpu.git,2019-01-16 17:52:57+00:00,A simple CPU that runs Br**nf*ck code.,2,Icenowy/bfcpu,166085290,Verilog,bfcpu,49,11,2019-12-20 14:04:48+00:00,[],https://api.github.com/licenses/wtfpl
26,https://github.com/CountingLogic/ECG-Verilog-FPGA.git,2019-01-06 15:18:50+00:00,"An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog. ",2,CountingLogic/ECG-Verilog-FPGA,164319248,Verilog,ECG-Verilog-FPGA,266,10,2023-12-14 01:39:08+00:00,[],None
27,https://github.com/makaimann/ride-core-demo.git,2018-12-20 16:57:14+00:00,"A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core",0,makaimann/ride-core-demo,162607766,Verilog,ride-core-demo,2567,10,2024-03-13 03:19:06+00:00,[],
28,https://github.com/lawrie/hdmi_examples.git,2018-12-31 17:49:30+00:00,Ice40 open source HDMI examples on BlackIce II,0,lawrie/hdmi_examples,163687806,Verilog,hdmi_examples,18,10,2024-04-03 08:55:25+00:00,[],None
29,https://github.com/laszloC/Thesis_SGM_FPGA.git,2019-01-05 11:16:30+00:00,"FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis",2,laszloC/Thesis_SGM_FPGA,164207906,Verilog,Thesis_SGM_FPGA,76681,10,2023-08-16 09:20:03+00:00,[],None
30,https://github.com/Arkowski24/sdram-controller.git,2018-12-30 22:08:12+00:00,Simple SDRAM Controller for DE10-Lite.,3,Arkowski24/sdram-controller,163620870,Verilog,sdram-controller,73,9,2023-10-25 08:15:20+00:00,"['fpga', 'sdram', 'sdram-controller', 'verilog']",None
31,https://github.com/Verdvana/Oscilloscope.git,2018-12-29 09:17:47+00:00,基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。,7,Verdvana/Oscilloscope,163496805,Verilog,Oscilloscope,3,9,2023-10-10 12:55:55+00:00,[],None
32,https://github.com/Akhil-Yada/Adaptive-Filter.git,2019-01-03 22:46:35+00:00,"An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the Delayed Least Mean Squared Algorithm. Concepts of VLSI and Digital Design such as Carry Save Addition, Fixed Point Arithmetic, Offset Binary Coding, Distributed Arithmetic and Low power optimization techniques were incorporated. Three models were proposed which excel in particular aspects such as throughput, delay, area and power. Better throughput was achieved compared to an existing design for an Order-4 Filter. The architecture required to store the pre computed values of weight combinations in a Look Up Table was greatly reduced due to the implementation of Offset Binary Coding. Proposed design was coded and verified in Verilog HDL.",2,Akhil-Yada/Adaptive-Filter,164030625,Verilog,Adaptive-Filter,30,9,2024-02-27 09:06:42+00:00,[],None
33,https://github.com/im-tomu/fomu-tests.git,2019-01-02 11:27:07+00:00,Test cases and scripts for Fomu,6,im-tomu/fomu-tests,163832361,Verilog,fomu-tests,64,8,2023-05-17 16:12:25+00:00,[],https://api.github.com/licenses/apache-2.0
34,https://github.com/Keytoyze/FPGA-SuperMario.git,2019-01-09 14:18:01+00:00,Super mario running on FPGA,0,Keytoyze/FPGA-SuperMario,164876227,Verilog,FPGA-SuperMario,24074,8,2023-12-24 10:35:47+00:00,[],None
35,https://github.com/zzemu-cn/LASER310_FPGA.git,2019-01-19 15:02:15+00:00,LASER310 FPGA VZ200 VZ300 DE0 DE1 DE2 MC6847,5,zzemu-cn/LASER310_FPGA,166558975,Verilog,LASER310_FPGA,24845,8,2024-03-17 15:11:43+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/LutingWang/FPGA.git,2019-01-19 08:29:17+00:00,BUAA Computer Organization Project8 FPGA,2,LutingWang/FPGA,166524459,Verilog,FPGA,10903,8,2023-04-20 08:38:58+00:00,"['fpga', 'computer-architecture', 'mips32cpu', 'verilog-project']",None
37,https://github.com/dormando/verilog-raycaster.git,2019-01-01 10:26:43+00:00,FPGA raycaster engine written in verilog,0,dormando/verilog-raycaster,163728837,Verilog,verilog-raycaster,831,8,2021-08-10 02:04:59+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/haykp/UDEMY_AXI_InfrastructureBasedonXilinx.git,2019-01-19 04:01:21+00:00,Udemy Lectures Materials,3,haykp/UDEMY_AXI_InfrastructureBasedonXilinx,166504218,Verilog,UDEMY_AXI_InfrastructureBasedonXilinx,93,8,2024-01-21 09:03:49+00:00,[],None
39,https://github.com/IvanaXu/MyLearn.git,2019-01-11 01:51:45+00:00,"❄️❄️❄️ Where There Is A Will, There Is A Way.",3,IvanaXu/MyLearn,165160692,Verilog,MyLearn,132757,7,2022-04-02 06:22:25+00:00,['notebook'],https://api.github.com/licenses/gpl-3.0
40,https://github.com/simonace/deep-learning-fpga.git,2018-12-20 02:44:59+00:00,Source code for Final Year Thesis on implementations of deep learning accelerators on FPGAs.,2,simonace/deep-learning-fpga,162517368,Verilog,deep-learning-fpga,207107,7,2024-03-22 06:55:02+00:00,[],None
41,https://github.com/NayanaBannur/8-bit-RISC-Processor.git,2019-01-12 15:07:13+00:00,A Verilog RTL model of a simple 8-bit RISC processor,3,NayanaBannur/8-bit-RISC-Processor,165400973,Verilog,8-bit-RISC-Processor,149,7,2024-01-14 14:24:47+00:00,"['risc-processor', 'verilog-rtl-model']",None
42,https://github.com/Shilong1210/Adaptive-Filter.git,2018-12-26 19:57:01+00:00,Adaptive Filter for ECG Signal Processing,0,Shilong1210/Adaptive-Filter,163213196,Verilog,Adaptive-Filter,39,7,2024-02-27 09:06:54+00:00,[],None
43,https://github.com/ahesse93/PyRPL-Modification.git,2019-01-14 16:47:14+00:00,"Modifies the FPGA for a RedPitaya of PyRPL, so that the built in lock in amplifier can output a sinusoidally frequency modulated oscillation",1,ahesse93/PyRPL-Modification,165697764,Verilog,PyRPL-Modification,2044,7,2024-04-07 14:50:00+00:00,"['redpitaya', 'fpga', 'lock-in-amplifier', 'pyrpl']",https://api.github.com/licenses/gpl-3.0
44,https://github.com/ComradeProgrammer/Verilog_MIPS_CPU_BUAA.git,2019-01-20 12:59:37+00:00,BUAA Computer_Organizations Projects,1,ComradeProgrammer/Verilog_MIPS_CPU_BUAA,166661632,Verilog,Verilog_MIPS_CPU_BUAA,7385,6,2022-10-02 13:22:37+00:00,"['buaa', 'mips32cpu', 'scse', 'verilog', 'buaa-co']",https://api.github.com/licenses/gpl-3.0
45,https://github.com/chhss17/Accelator_conv.git,2019-01-21 03:10:19+00:00,Accelator for conv on FPGA,2,chhss17/Accelator_conv,166740576,Verilog,Accelator_conv,39462,6,2023-10-17 09:18:31+00:00,[],None
46,https://github.com/emard/prjtrellis-picorv32.git,2019-01-02 23:31:18+00:00,attempt to get picorv32 running,5,emard/prjtrellis-picorv32,163900272,Verilog,prjtrellis-picorv32,81,6,2020-12-15 05:53:12+00:00,[],None
47,https://github.com/styczynski/fpga-verilog.git,2019-01-15 12:21:19+00:00,Collection of my projects that was made as a part of Warsaw University FPGA course,0,styczynski/fpga-verilog,165846232,Verilog,fpga-verilog,452,6,2024-03-20 15:51:54+00:00,"['fpga', 'verilog', 'hardware', 'vga', 'uart', 'fpga-board', 'fpga-programming']",https://api.github.com/licenses/mit
48,https://github.com/alpha1027/jpeg_ls.git,2018-12-26 00:28:18+00:00,JPEG_LS Verilog Code,1,alpha1027/jpeg_ls,163119564,Verilog,jpeg_ls,43,6,2023-06-06 07:04:42+00:00,[],None
49,https://github.com/eupn/siphash-verilog.git,2019-01-22 11:18:04+00:00,Verilog implementation of pipelined 64-bit SipHash2-4 hash function,5,eupn/siphash-verilog,166981199,Verilog,siphash-verilog,819,6,2022-11-29 15:56:05+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/hbdeng/FreeModbus_Verilog.git,2019-01-17 16:01:37+00:00,Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working),3,hbdeng/FreeModbus_Verilog,166253634,Verilog,FreeModbus_Verilog,24,6,2024-01-18 07:10:03+00:00,"['verilog', 'modbus', 'freemodbus']",https://api.github.com/licenses/gpl-3.0
51,https://github.com/EmreKumas/Processor_Design.git,2019-01-11 13:23:41+00:00,This is an implementation of a simple CPU in Logisim and Verilog.,0,EmreKumas/Processor_Design,165247543,Verilog,Processor_Design,175,5,2023-09-02 03:57:18+00:00,"['cpu', 'cpu-design', 'cpu-simulation', 'register-file', 'data-memory', 'address-memory', 'instructions', 'alu', 'control-unit', 'assembler', 'logisim', 'modelsim']",None
52,https://github.com/nicolacimmino/FunctionGenerator.git,2019-01-13 10:09:58+00:00,"A function generator employing DDS, with FSK, PSK, ASK capabilities.",1,nicolacimmino/FunctionGenerator,165490876,Verilog,FunctionGenerator,1167,5,2023-09-13 07:36:12+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/hxfycy/1024-point-fft.git,2019-01-16 08:40:09+00:00,Radix-4 1024 point fft in verilog,1,hxfycy/1024-point-fft,166004881,Verilog,1024-point-fft,2241,5,2023-06-29 09:44:27+00:00,[],None
54,https://github.com/stffrdhrn/mor1kx-generic.git,2019-01-05 20:17:46+00:00,mor1kx OpenRISC generic test harness support verilator and iverilog,5,stffrdhrn/mor1kx-generic,164248026,Verilog,mor1kx-generic,22,5,2022-01-29 23:48:27+00:00,[],None
55,https://github.com/ahn-github/dnnbp.git,2019-01-16 03:31:48+00:00,Deep Neural Network with back propagation implemented in Verilog.,10,ahn-github/dnnbp,165967345,Verilog,dnnbp,333,5,2023-11-08 18:03:47+00:00,[],None
56,https://github.com/meerstern/HDMI_BearkOut.git,2019-01-19 01:10:43+00:00,Breakout board of TFP410,0,meerstern/HDMI_BearkOut,166492247,Verilog,HDMI_BearkOut,1181,5,2023-12-11 12:58:25+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/MiSTer-devel/Orao_MiSTer.git,2018-12-31 16:15:33+00:00,Orao FPGA core implementation for MiSTer,5,MiSTer-devel/Orao_MiSTer,163682220,Verilog,Orao_MiSTer,4239,5,2024-02-08 19:06:11+00:00,[],None
58,https://github.com/doowzs/BuggyOS.git,2018-12-27 09:17:55+00:00,A simple and buggy OS with single-clock MIPS CPU to run on FPGA.,3,doowzs/BuggyOS,163273736,Verilog,BuggyOS,4196,5,2023-07-18 03:22:28+00:00,[],
59,https://github.com/gsoosk/MIPS-MultiCycle.git,2018-12-28 20:20:41+00:00,A multi cycle design of MIPS ,0,gsoosk/MIPS-MultiCycle,163446452,Verilog,MIPS-MultiCycle,9,4,2023-05-01 03:59:14+00:00,[],None
60,https://github.com/mcleod-ideafix/pano_logic.git,2018-12-23 21:24:16+00:00,Various cores and experiments for Pano Logic Zero Client G1 and G2,2,mcleod-ideafix/pano_logic,162924824,Verilog,pano_logic,2772,4,2023-01-11 04:41:29+00:00,[],https://api.github.com/licenses/gpl-3.0
61,https://github.com/ThunderMikey/poets_digital_circuit_simulator.git,2019-01-04 22:29:12+00:00,,0,ThunderMikey/poets_digital_circuit_simulator,164160953,Verilog,poets_digital_circuit_simulator,3241,4,2019-06-23 15:57:43+00:00,[],None
62,https://github.com/shuaitq/MIPS-CPU.git,2019-01-22 07:12:06+00:00,A MIPS32 CPU written in Verilog,1,shuaitq/MIPS-CPU,166945863,Verilog,MIPS-CPU,33,4,2019-12-11 09:58:38+00:00,[],None
63,https://github.com/LEAUQEAAN/e203_Four-stageToFive-stage.git,2019-01-09 04:07:53+00:00,e203_Four-stageToFive-stage,0,LEAUQEAAN/e203_Four-stageToFive-stage,164785393,Verilog,e203_Four-stageToFive-stage,1128,4,2023-03-19 14:30:33+00:00,[],None
64,https://github.com/semahawk/icarium.git,2019-01-07 19:44:57+00:00,Trying to implement a soft core SoC,0,semahawk/icarium,164484080,Verilog,icarium,572,4,2022-10-26 10:16:46+00:00,"['verilog', 'verilog-hdl', 'system-on-chip', 'wishbone', 'wishbone-bus', 'softcore', 'soft-core']",https://api.github.com/licenses/bsd-3-clause
65,https://github.com/shijingz/2-core-MIPS-R10K-processor.git,2019-01-19 22:53:41+00:00,2-core MIPS R10K style OoO Processor with Snooping MSI and Pipeline Bus,2,shijingz/2-core-MIPS-R10K-processor,166602028,Verilog,2-core-MIPS-R10K-processor,10892,4,2024-02-18 02:03:54+00:00,[],None
66,https://github.com/Jordi-Jaspers/ARMv8_Pipeline.git,2018-12-28 20:14:56+00:00,An Arm V8 processor with pipelining made via the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey,3,Jordi-Jaspers/ARMv8_Pipeline,163446101,Verilog,ARMv8_Pipeline,18,4,2023-10-10 02:45:29+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/qxdn/Taxi-fare.git,2018-12-22 03:07:19+00:00,一个基于FPGA的出租车计价，武汉理工数电课设，用FPGA偷偷懒,0,qxdn/Taxi-fare,162777284,Verilog,Taxi-fare,11271,4,2022-11-01 05:09:44+00:00,"['verilog', 'whut']",https://api.github.com/licenses/mit
68,https://github.com/marsohod4you/Led-control-WS2812B.git,2018-12-25 07:37:18+00:00,FPGA controls tape of intellectual LEDs based on WS2812B chip,0,marsohod4you/Led-control-WS2812B,163058769,Verilog,Led-control-WS2812B,25,4,2023-10-17 11:10:53+00:00,[],None
69,https://github.com/abbati-simone/Yoshis-Nightmare-Altera.git,2019-01-15 15:21:07+00:00,Yoshi's Nightmare porting for Altera FPGA (EP4CE6E22C8N on Zr-Tech WXEDA board),0,abbati-simone/Yoshis-Nightmare-Altera,165873996,Verilog,Yoshis-Nightmare-Altera,41264,4,2022-06-25 03:31:27+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/gongfna/npu.git,2019-01-21 16:31:31+00:00,npu,2,gongfna/npu,166845810,Verilog,npu,30543,4,2023-04-10 06:35:48+00:00,[],None
71,https://github.com/AndrewCapon/Ultra96FanControl.git,2018-12-30 10:54:08+00:00,Fan Control IP,3,AndrewCapon/Ultra96FanControl,163580464,Verilog,Ultra96FanControl,29,4,2022-09-05 08:56:21+00:00,[],None
72,https://github.com/billswartz7/utd-SystemVerilog.git,2019-01-17 19:15:52+00:00,,0,billswartz7/utd-SystemVerilog,166282012,Verilog,utd-SystemVerilog,9900,4,2019-06-22 22:34:14+00:00,[],
73,https://github.com/GoogleFellow/ADC128S022.git,2019-01-20 08:02:16+00:00,ADC128S022器件是一款低功耗，8通道CMOS 12位模数转换器，转换吞吐速率为50 ksps至200 ksps。该转换器基于具有内部采样保持电路的逐次逼近寄存器架构。它可以配置为在输入IN0至IN7接受最多八个输入信号。  输出串行数据是直接二进制，并与多种标准兼容，如SPI，QSPI，MICROWIRE和许多常见的DSP串行接口。  ADC128S022可以使用独立的模拟和数字电源工作。模拟电源（V 甲）的范围可以从2.7 V至5.25 V，和数字电源（V d）的范围可以从2.7 V至V 甲。使用3 V或5 V电源的正常功耗分别为1.2 mW和7.5 mW。省电功能使用3 V电源将功耗降至0.06μW，使用5 V电源则降至0.25μW。  ADC128S022采用16引脚TSSOP封装。可确保在-40°C至+ 105°C的扩展工业温度范围内工作。,2,GoogleFellow/ADC128S022,166637279,Verilog,ADC128S022,6,4,2024-03-21 16:54:32+00:00,[],None
74,https://github.com/LutingWang/CPU_monocycle.git,2019-01-17 14:13:41+00:00,BUAA Computer Organization Project4 CPU monocycle,0,LutingWang/CPU_monocycle,166236953,Verilog,CPU_monocycle,46,3,2023-05-15 14:46:46+00:00,"['computer-architecture', 'mips32cpu', 'verilog-project', 'logisim']",None
75,https://github.com/esden/icebreaker-temp.git,2018-12-21 23:10:14+00:00,,0,esden/icebreaker-temp,162765475,Verilog,icebreaker-temp,469,3,2022-03-17 22:58:38+00:00,[],None
76,https://github.com/DTennant/fpga_final.git,2018-12-24 13:29:03+00:00,,0,DTennant/fpga_final,162993406,Verilog,fpga_final,48,3,2020-05-07 16:35:32+00:00,[],None
77,https://github.com/Jaina-96/5stage-pipeline-architecture.git,2018-12-25 21:03:16+00:00,Design and Implementation of 5 stage pipeline architecture using verilog,0,Jaina-96/5stage-pipeline-architecture,163111341,Verilog,5stage-pipeline-architecture,11,3,2023-03-25 16:26:40+00:00,"['verilog-project', 'pipeline-processor', 'processor-architecture']",None
78,https://github.com/BooooL/FPGA-HDMI-Image-Overlay.git,2018-12-23 08:20:45+00:00,This is a student project based on the DE-10 Nano development board to process a HDMI video signal and overlay and image.,1,BooooL/FPGA-HDMI-Image-Overlay,162874044,Verilog,FPGA-HDMI-Image-Overlay,54560,3,2024-03-14 08:56:17+00:00,[],https://api.github.com/licenses/gpl-3.0
79,https://github.com/2php/downsampling_processor_fpga.git,2018-12-23 09:36:54+00:00,"[2018] A custom processor, ISA and implement an algorithm to filter and downsample a given image and implement it on an Altera de2-115. Additional credit is given for implementation of a cache memory and DSP functionalities.",2,2php/downsampling_processor_fpga,162878461,Verilog,downsampling_processor_fpga,69169,3,2022-12-03 02:13:31+00:00,[],None
80,https://github.com/KBurst/MIPS_Pro_32.git,2018-12-25 05:12:38+00:00,,0,KBurst/MIPS_Pro_32,163048020,Verilog,MIPS_Pro_32,10,3,2023-11-26 10:56:27+00:00,[],None
81,https://github.com/AkshayXPatil/MSDAP.git,2018-12-31 22:53:55+00:00,Complete design of a Mini Stereo Digital Audio Processor,4,AkshayXPatil/MSDAP,163701644,Verilog,MSDAP,5543,3,2023-11-30 11:18:46+00:00,"['asic', 'rtl', 'gdsii', 'scripting', 'perl', 'tcl', 'fir-filter', 'convolution']",None
82,https://github.com/siddu1998/sem6_labs.git,2019-01-21 08:52:14+00:00,Labs,1,siddu1998/sem6_labs,166779799,Verilog,sem6_labs,44,3,2019-05-06 08:49:11+00:00,[],None
83,https://github.com/LEAUQEAAN/e203_Two-stageToThree-stage.git,2019-01-09 07:07:22+00:00,e203_Two-stageToThree-stage,1,LEAUQEAAN/e203_Two-stageToThree-stage,164808288,Verilog,e203_Two-stageToThree-stage,1230,3,2023-04-19 08:06:08+00:00,[],None
84,https://github.com/stffrdhrn/de0_nano.git,2019-01-05 20:34:14+00:00,OpenRISC SOC for the De0 Nano FPGA dev board,3,stffrdhrn/de0_nano,164249081,Verilog,de0_nano,40,3,2022-01-29 23:49:14+00:00,[],None
85,https://github.com/C-Elegans/ddr3_controller.git,2019-01-04 00:21:19+00:00,,2,C-Elegans/ddr3_controller,164036740,Verilog,ddr3_controller,184,3,2021-04-19 09:33:37+00:00,[],None
86,https://github.com/salcanmor/SDRAM-tester-for-Papilio-Pro.git,2018-12-21 00:20:35+00:00,Tester for MT48LC4M16A2 SDRAM in Papilio Pro,2,salcanmor/SDRAM-tester-for-Papilio-Pro,162644945,Verilog,SDRAM-tester-for-Papilio-Pro,111,3,2023-04-16 02:34:13+00:00,[],None
87,https://github.com/dooly107/ASIC-Design.git,2018-12-25 20:42:49+00:00,CAN-AHB Lite Bus Transfer Project,2,dooly107/ASIC-Design,163110397,Verilog,ASIC-Design,2542,3,2023-09-07 14:13:54+00:00,[],None
88,https://github.com/jacky141283/UVM_10GbE_MAC.git,2019-01-02 06:09:57+00:00,,1,jacky141283/UVM_10GbE_MAC,163801281,Verilog,UVM_10GbE_MAC,51,3,2023-04-24 14:39:42+00:00,[],None
89,https://github.com/HenryLittle/FPGA-LifeGame.git,2019-01-10 15:56:32+00:00,An implementation of Conway's Game of Life on a Xilinx FPGA board with Verilog HDL,0,HenryLittle/FPGA-LifeGame,165088352,Verilog,FPGA-LifeGame,6356,3,2022-12-20 15:44:25+00:00,[],None
90,https://github.com/Allen-Wu/EECS470.git,2019-01-14 17:04:08+00:00,EECS470 Computer Architecture @UMich,3,Allen-Wu/EECS470,165700611,Verilog,EECS470,2747,3,2024-04-05 08:11:02+00:00,[],None
91,https://github.com/AnthonyAllwood/ARMLEGv8Processor.git,2019-01-15 02:45:01+00:00,"This project involves the creation of a detailed design and layout of an ARM LEGv8 processor. Given a set of unique instructions for the processor to perform, the data path of each class of instruction as well as the overall datapath of the processor was constructed. Efficient control logic was developed in order support each given instruction, along with a precise and detailed functional table that makes control implementable in a field-programmable gate array (FPGA). In order to perform these specific instructions for the ARM LEGv8 processor, a Register File and an Arithmetic Logic Unit (ALU) along with a variety of other components must be incorporated within the processor and datapath. A detailed layout of the register file and a detailed design of an ALU were also established. All designs and complex layouts mentioned above were carefully constructed using the Altera Quartus II 15.0 (64-Bit) programmable logic device design software program.",1,AnthonyAllwood/ARMLEGv8Processor,165772917,Verilog,ARMLEGv8Processor,1006,3,2024-02-22 00:00:25+00:00,[],None
92,https://github.com/AirWSW/FPGA-Signal-Generator.git,2018-12-23 22:40:32+00:00,FPGA Signal Generator Using Basys 2,0,AirWSW/FPGA-Signal-Generator,162928820,Verilog,FPGA-Signal-Generator,1999,3,2023-03-27 08:45:39+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/achjqz/SingleCPU.git,2018-12-21 09:20:32+00:00,cs assignment,2,achjqz/SingleCPU,162693505,Verilog,SingleCPU,66,3,2019-07-29 23:54:25+00:00,[],None
94,https://github.com/Inorman500/Verilog-MIDI-Receiver.git,2018-12-27 02:56:30+00:00,,0,Inorman500/Verilog-MIDI-Receiver,163239860,Verilog,Verilog-MIDI-Receiver,8,2,2021-05-24 07:08:14+00:00,[],None
95,https://github.com/fyc1007261/Naive_FPGA_img_processing.git,2018-12-31 10:24:27+00:00,Naive_FPGA_img_processing,0,fyc1007261/Naive_FPGA_img_processing,163659789,Verilog,Naive_FPGA_img_processing,24797,2,2019-04-01 14:51:36+00:00,[],None
96,https://github.com/Elrori/DES_verilog.git,2018-12-31 11:48:58+00:00,DES verilog ,0,Elrori/DES_verilog,163664771,Verilog,DES_verilog,3069,2,2023-12-28 03:10:29+00:00,[],None
97,https://github.com/stffrdhrn/micron-cores.git,2019-01-05 20:21:10+00:00,FuseSOC cores for micron verilog models,1,stffrdhrn/micron-cores,164248244,Verilog,micron-cores,17,2,2022-01-29 23:49:24+00:00,[],None
98,https://github.com/NewbieOrange/DigitalDesign-AlarmClock.git,2018-12-21 03:16:28+00:00,The project repository of SUSTech Digital Design Course,0,NewbieOrange/DigitalDesign-AlarmClock,162659820,Verilog,DigitalDesign-AlarmClock,618,2,2023-01-28 08:16:14+00:00,[],None
99,https://github.com/bianca-ionescu/IDEA-encryption.git,2019-01-20 18:22:40+00:00,"Encryprion in Verilog and C file for Microblaze, using Vivado software",1,bianca-ionescu/IDEA-encryption,166694275,Verilog,IDEA-encryption,355,2,2023-04-26 22:54:44+00:00,[],None
100,https://github.com/Elrori/WM8731_IIS_AVALON_DMA.git,2019-01-14 04:45:27+00:00,WM8731_IIS avalon with DMA (verilog),3,Elrori/WM8731_IIS_AVALON_DMA,165596681,Verilog,WM8731_IIS_AVALON_DMA,21,2,2022-04-05 01:40:52+00:00,[],None
101,https://github.com/go4retro/CoCoLink.git,2019-01-21 03:32:01+00:00,,0,go4retro/CoCoLink,166742984,Verilog,CoCoLink,116,2,2019-05-18 08:08:27+00:00,[],None
102,https://github.com/tienshaoku/IC-Design-Image-Display-Control.git,2018-12-21 14:19:12+00:00,Verilog code of the implementation of Image Display Control,0,tienshaoku/IC-Design-Image-Display-Control,162722320,Verilog,IC-Design-Image-Display-Control,2544,2,2022-06-07 11:19:43+00:00,[],None
103,https://github.com/joe-legg/Calcu-16.git,2019-01-16 21:35:57+00:00,A small verilog processor.,0,joe-legg/Calcu-16,166115772,Verilog,Calcu-16,4975,2,2019-12-08 19:14:40+00:00,"['processor', 'hdl', 'verilog']",https://api.github.com/licenses/mit
104,https://github.com/zwang79/SPI.git,2019-01-07 21:40:12+00:00,"Implement full SPI (serial peripheral interface) function, including sampling of slow clock signal in order to control data transmission, read and write operations of register array. RTL implementation is based on Verilog and synthesized with Synopsys tool. Placement and routing are conducted with ICC tools and power analysis is also included.",0,zwang79/SPI,164500576,Verilog,SPI,635,2,2022-08-30 16:28:42+00:00,[],None
105,https://github.com/jerrylususu/CS207_Digital_Clock.git,2018-12-26 04:05:11+00:00,CS207 Fall 2018 Digital Clock,0,jerrylususu/CS207_Digital_Clock,163134624,Verilog,CS207_Digital_Clock,16454,2,2023-11-19 22:11:58+00:00,[],None
106,https://github.com/gwatcha/dnn_accelerator.git,2019-01-12 04:49:53+00:00,A deep neural network accelerator usable through a memory mapped interface.,2,gwatcha/dnn_accelerator,165347681,Verilog,dnn_accelerator,6263,2,2024-01-22 21:56:20+00:00,[],None
107,https://github.com/zwang79/Cordic-Algorithm.git,2019-01-07 21:36:01+00:00,"Verilog implementation of a Cordic Algorithm ASIC chip based on SMIC 180nm standard digital technology. Fulfill the conversion from Rectangular to Polar Coordinates for arbitrary coordinate on RTL level. Angle approximation is accomplished by pseudo-rotation, computational precision is optimized by additional bits and quantization. Synthesis steps are also included.",0,zwang79/Cordic-Algorithm,164500024,Verilog,Cordic-Algorithm,454,2,2023-04-14 01:55:37+00:00,[],None
108,https://github.com/AkshayXPatil/Physical-Layout-Design.git,2019-01-01 17:06:36+00:00,Complete design of USART interface with baud rate selection,2,AkshayXPatil/Physical-Layout-Design,163752736,Verilog,Physical-Layout-Design,1742,2,2022-08-24 04:46:00+00:00,"['verilog', 'rtl', 'scripting', 'pnr', 'gdsii', 'gds2', 'uart', 'vlsi-physical-design']",None
109,https://github.com/Arlet/ttl-6502.git,2019-01-04 12:00:02+00:00,6502 implemented in basic gates,0,Arlet/ttl-6502,164102137,Verilog,ttl-6502,208,2,2022-03-25 00:36:24+00:00,[],https://api.github.com/licenses/bsd-2-clause
110,https://github.com/sseryani/Verilog-Snake.git,2018-12-21 22:02:39+00:00,A fully-functional Snake game written on Verilog for the purposes of an Intel FPGA Altera DE2 board.,1,sseryani/Verilog-Snake,162761356,Verilog,Verilog-Snake,1002,2,2020-12-22 12:53:59+00:00,[],None
111,https://github.com/RPG-NJU/NJU-MyClock.git,2018-12-19 05:54:08+00:00,使用Verilog编写的数电大实验，模拟时钟,0,RPG-NJU/NJU-MyClock,162389384,Verilog,NJU-MyClock,15841,2,2021-06-21 07:47:27+00:00,[],None
112,https://github.com/hpaneli1/BNN.git,2019-01-21 20:42:56+00:00,Binarized Neural Network for wearable devices,0,hpaneli1/BNN,166877888,Verilog,BNN,7,2,2022-11-10 06:13:17+00:00,[],None
113,https://github.com/Phomu/MutliCycleCPU.git,2018-12-23 02:49:24+00:00,多周期CPU设计与实现,11,Phomu/MutliCycleCPU,162857407,Verilog,MutliCycleCPU,81385,2,2023-08-20 12:52:24+00:00,[],None
114,https://github.com/Afshari9978/verilog-vending.git,2019-01-15 09:27:44+00:00,,0,Afshari9978/verilog-vending,165822529,Verilog,verilog-vending,1,2,2021-10-10 05:07:08+00:00,[],None
115,https://github.com/jiacaiyuan/sell_machine_FPGA.git,2019-01-15 08:58:10+00:00,FPGA about vending machine,0,jiacaiyuan/sell_machine_FPGA,165818018,Verilog,sell_machine_FPGA,102047,2,2020-12-13 15:35:56+00:00,[],None
116,https://github.com/LutingWang/CPU_pipeline.git,2019-01-19 06:09:23+00:00,BUAA Computer Organization Project5 CPU pipeline,1,LutingWang/CPU_pipeline,166512884,Verilog,CPU_pipeline,543,2,2023-03-25 16:25:00+00:00,"['computer-architecture', 'mips32cpu', 'verilog-project']",None
117,https://github.com/Abubakar26/RISC-V_Processor.git,2018-12-25 12:38:28+00:00,32-bit softcore processor for FPGA 💻,0,Abubakar26/RISC-V_Processor,163081541,Verilog,RISC-V_Processor,233,2,2020-12-23 03:05:27+00:00,"['processor', 'risc', 'verilog', 'spartan6', 'fpga', 'risc-v', 'riscv32']",None
118,https://github.com/gsoosk/MIPS-PipeLine.git,2018-12-28 20:49:05+00:00,an implementation of mips in pipe line,0,gsoosk/MIPS-PipeLine,163448350,Verilog,MIPS-PipeLine,9,2,2020-09-28 14:35:13+00:00,[],None
119,https://github.com/goktug97/Experimenting-with-Picoblaze.git,2018-12-21 18:34:08+00:00,Experimenting with Picoblaze,0,goktug97/Experimenting-with-Picoblaze,162746265,Verilog,Experimenting-with-Picoblaze,243,2,2020-12-24 18:26:15+00:00,[],None
120,https://github.com/circute-learning/verilog.git,2019-01-02 21:00:15+00:00,"Basics in Verilog HDL, the description levels and some famous modules in digital design.",2,circute-learning/verilog,163889005,Verilog,verilog,82,2,2022-11-05 07:25:57+00:00,[],None
121,https://github.com/rail-posh/rail12.git,2019-01-05 21:10:38+00:00,"verilog, dspf",1,rail-posh/rail12,164251444,Verilog,rail12,488,2,2021-09-08 16:37:41+00:00,['analog'],https://api.github.com/licenses/mit
122,https://github.com/LutingWang/CPU_pipeplus.git,2019-01-19 06:52:21+00:00,BUAA Computer Organization Project7 CPU pipeplus,0,LutingWang/CPU_pipeplus,166516199,Verilog,CPU_pipeplus,1124,2,2024-03-21 12:21:11+00:00,"['computer-architecture', 'verilog-project', 'mips32cpu']",None
123,https://github.com/overengineer/AsyncStreamCipherLFSR.git,2018-12-30 09:56:00+00:00,EHB326 Final Project - 2019 Fall,0,overengineer/AsyncStreamCipherLFSR,163577355,Verilog,AsyncStreamCipherLFSR,94,2,2021-10-10 13:19:32+00:00,"['cryptography', 'encryption', 'fpga', 'picoblaze', 'verilog']",None
124,https://github.com/LEAUQEAAN/e203_Three-stageToFour-stage.git,2019-01-09 07:11:08+00:00,e203_Three-stageToFour-stage,1,LEAUQEAAN/e203_Three-stageToFour-stage,164808899,Verilog,e203_Three-stageToFour-stage,1197,2,2023-04-19 08:06:10+00:00,[],None
125,https://github.com/janbbeck/Butterfly-DFT.git,2019-01-04 02:26:29+00:00,This is a butterfly discrete Fourier transform in Verilog,0,janbbeck/Butterfly-DFT,164047132,Verilog,Butterfly-DFT,6,2,2024-01-25 09:13:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
126,https://github.com/IchiroKawashima/LSI-Design-Contest-2019.git,2019-01-16 09:42:37+00:00,,0,IchiroKawashima/LSI-Design-Contest-2019,166014265,Verilog,LSI-Design-Contest-2019,2700,2,2020-05-07 07:17:07+00:00,[],https://api.github.com/licenses/mit
127,https://github.com/imere/TLC5620_DA.git,2019-01-08 12:44:53+00:00,Digital to analog conversion,0,imere/TLC5620_DA,164647034,Verilog,TLC5620_DA,31,2,2021-05-18 04:50:38+00:00,['tlc5620'],None
128,https://github.com/Icenowy/ice-risc-v2.git,2018-12-25 06:35:32+00:00,Rewritten ice-risc,0,Icenowy/ice-risc-v2,163053603,Verilog,ice-risc-v2,3,2,2020-08-25 13:57:22+00:00,[],None
129,https://github.com/Redleaf23477/HardwareDesign-FinalProj.git,2018-12-20 10:52:39+00:00,Hardware Design final project,0,Redleaf23477/HardwareDesign-FinalProj,162566547,Verilog,HardwareDesign-FinalProj,6457,2,2020-02-05 13:21:53+00:00,[],None
130,https://github.com/pwiecha/yas_router.git,2019-01-14 12:39:00+00:00,Yet Another Simple Router - a COCOTB verification of the Verilog RTL model example,2,pwiecha/yas_router,165659134,Verilog,yas_router,70,2,2024-02-01 05:56:24+00:00,"['cocotb', 'python', 'python3', 'verilog', 'router', 'rtl', 'tutorial']",https://api.github.com/licenses/bsd-2-clause
131,https://github.com/Adamdad/Mips32-Pipline-CPU.git,2018-12-20 01:11:56+00:00,A Mips32 CPU with 57+1 instructions and a pipelines structure,0,Adamdad/Mips32-Pipline-CPU,162508685,Verilog,Mips32-Pipline-CPU,5,1,2019-02-25 13:16:14+00:00,[],None
132,https://github.com/diecaptain/Traffic_Control.git,2019-01-16 05:49:55+00:00,A simple traffic light control system,0,diecaptain/Traffic_Control,165981904,Verilog,Traffic_Control,10,1,2019-08-30 05:17:59+00:00,[],None
133,https://github.com/sammykib/Simple-RISC-Machine.git,2019-01-07 07:26:49+00:00,Turing complete RISC machine,0,sammykib/Simple-RISC-Machine,164394202,Verilog,Simple-RISC-Machine,940,1,2019-01-07 20:12:52+00:00,[],None
134,https://github.com/saunak1994/CyNAPSE.git,2019-01-05 04:45:39+00:00,A Low-Power Neural Processing Engine for reconfigurable spiking competitive networks,3,saunak1994/CyNAPSE,164182648,Verilog,CyNAPSE,1874,1,2019-05-26 19:18:25+00:00,[],None
135,https://github.com/siddvader333/ECE241FinalProject.git,2019-01-15 19:31:24+00:00,ECE241 Final Project - Pong with Wii-Style I/O,0,siddvader333/ECE241FinalProject,165910964,Verilog,ECE241FinalProject,31987,1,2021-06-08 00:40:01+00:00,[],None
136,https://github.com/ehw-fit/evoapprox8b.git,2019-01-16 10:50:13+00:00,First version of approximate library,4,ehw-fit/evoapprox8b,166023910,Verilog,evoapprox8b,4247,1,2022-06-09 07:03:25+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/Elrori/sdram_core.git,2019-01-22 05:51:54+00:00,A simple SDRAM controller in page burst mode,2,Elrori/sdram_core,166935263,Verilog,sdram_core,187,1,2022-04-05 01:39:45+00:00,[],None
138,https://github.com/MuhammadAhmed123/ma04007_CS330.git,2019-01-18 13:25:58+00:00,This repository is the hub of all my uploads for Computer Architecture labs.,0,MuhammadAhmed123/ma04007_CS330,166409014,Verilog,ma04007_CS330,45,1,2019-04-26 13:10:33+00:00,[],None
139,https://github.com/alannair/Ripple-Counter-4-bit-.git,2019-01-11 09:11:14+00:00,,0,alannair/Ripple-Counter-4-bit-,165214056,Verilog,Ripple-Counter-4-bit-,2,1,2022-03-09 16:21:56+00:00,[],None
140,https://github.com/C-Elegans/ethernet.git,2019-01-13 19:31:57+00:00,ethernet experiments on the ECP5-versa,0,C-Elegans/ethernet,165545666,Verilog,ethernet,45,1,2023-01-06 05:23:04+00:00,[],None
141,https://github.com/ChenLiu-1996/Bucknell2016_AlarmClock.git,2019-01-12 03:20:14+00:00,Digital System Design Final Project,0,ChenLiu-1996/Bucknell2016_AlarmClock,165341133,Verilog,Bucknell2016_AlarmClock,29,1,2023-05-05 21:49:23+00:00,[],None
142,https://github.com/dekisa/13m041vs_projekat.git,2019-01-13 12:42:50+00:00,Paralelizacija računanja prostiranja toplote,0,dekisa/13m041vs_projekat,165503874,Verilog,13m041vs_projekat,370155,1,2023-04-01 01:06:00+00:00,[],None
143,https://github.com/tomdiudiu/VerilogLearning.git,2018-12-23 07:20:17+00:00,,0,tomdiudiu/VerilogLearning,162870564,Verilog,VerilogLearning,6,1,2019-07-18 06:56:47+00:00,[],None
144,https://github.com/zxhero/HCPF-pro.git,2018-12-21 10:59:22+00:00,A MMIO peripheral for rocket chip,0,zxhero/HCPF-pro,162703825,Verilog,HCPF-pro,12382,1,2021-09-17 11:16:06+00:00,[],
145,https://github.com/sarofim/smps.git,2019-01-17 23:12:41+00:00,ece533 power electronics course project. switch mode power supply with altera de2 board.,0,sarofim/smps,166310583,Verilog,smps,41,1,2020-06-21 21:12:36+00:00,[],None
146,https://github.com/redrob1n/SeniorDesign.git,2019-01-18 01:00:08+00:00,,0,redrob1n/SeniorDesign,166320107,Verilog,SeniorDesign,1484169,1,2019-04-16 22:07:56+00:00,[],None
147,https://github.com/stffrdhrn/intgen.git,2019-01-05 20:01:19+00:00,An verilog core for testing CPU interrupts,4,stffrdhrn/intgen,164246975,Verilog,intgen,2,1,2023-06-24 10:49:18+00:00,[],None
148,https://github.com/Luffbee/MIPS-C.git,2019-01-03 15:34:40+00:00,Singlecycle and multicycle cpu with MIPS-C instruction set.,0,Luffbee/MIPS-C,163990885,Verilog,MIPS-C,4575,1,2019-02-24 20:48:24+00:00,[],None
149,https://github.com/stevefarra/fpga-ipod.git,2019-01-08 19:38:13+00:00,Simple music player implemented on a DE1-SoC,0,stevefarra/fpga-ipod,164719849,Verilog,fpga-ipod,350777,1,2019-10-09 00:28:33+00:00,[],None
150,https://github.com/thanvietduc1997/MIPS.git,2018-12-30 04:32:37+00:00,Microprocessor without Interlocked Pipeline Stages,0,thanvietduc1997/MIPS,163561602,Verilog,MIPS,1669,1,2019-02-20 03:28:05+00:00,[],None
151,https://github.com/Helenlxy/Computer-Organization.git,2019-01-03 22:16:08+00:00,This is a course. Course code: 258.,0,Helenlxy/Computer-Organization,164028434,Verilog,Computer-Organization,8873,1,2019-01-13 01:12:44+00:00,[],None
152,https://github.com/kumarswamy12/ROUTER-DESIGN--RTL.git,2019-01-05 02:40:28+00:00,Designing of  basic router 1*3 ,1,kumarswamy12/ROUTER-DESIGN--RTL,164175212,Verilog,ROUTER-DESIGN--RTL,10,1,2019-05-04 17:04:19+00:00,[],None
153,https://github.com/CountingLogic/Electronics.git,2019-01-06 14:58:06+00:00,Verilog Codes for various projects developed during the course of Advanced Electronics Laboratory ,0,CountingLogic/Electronics,164317457,Verilog,Electronics,59,1,2019-03-11 16:43:33+00:00,[],None
154,https://github.com/phamquandung/FIFO.git,2019-01-02 06:48:47+00:00,,0,phamquandung/FIFO,163804790,Verilog,FIFO,2,1,2019-01-17 03:15:18+00:00,[],None
155,https://github.com/ysc0327/VGA_controller.git,2019-01-11 03:28:43+00:00,image size 640x480,0,ysc0327/VGA_controller,165172910,Verilog,VGA_controller,9,1,2021-12-30 15:42:29+00:00,[],None
156,https://github.com/aquaxis/ultra96_dp.git,2019-01-12 13:04:32+00:00,,0,aquaxis/ultra96_dp,165388517,Verilog,ultra96_dp,7685,1,2022-02-18 20:07:13+00:00,[],None
157,https://github.com/GurenMarkV/fpgapong.git,2019-01-10 20:30:15+00:00,Testing out fpga tutorial,0,GurenMarkV/fpgapong,165126488,Verilog,fpgapong,23,1,2022-05-20 06:45:26+00:00,[],https://api.github.com/licenses/gpl-3.0
158,https://github.com/EECS150/fpga_labs_sp19.git,2019-01-10 23:36:31+00:00,"FPGA labs for EECS151/251A, Spring 2019",1,EECS150/fpga_labs_sp19,165147161,Verilog,fpga_labs_sp19,7950,1,2023-01-28 13:17:59+00:00,[],None
159,https://github.com/Zekrom64/RP2CPU.git,2018-12-29 19:02:35+00:00,Redpower 2 CPU & peripherals implemented in Verilog for FPGAs,0,Zekrom64/RP2CPU,163534413,Verilog,RP2CPU,276,1,2020-04-10 03:47:54+00:00,[],https://api.github.com/licenses/gpl-3.0
160,https://github.com/aliamaim/PCI.git,2018-12-22 18:58:14+00:00,,0,aliamaim/PCI,162835822,Verilog,PCI,11,1,2023-05-17 04:52:11+00:00,[],None
161,https://github.com/pikamonvvs/MIG_ExternalMemoryInterface.git,2018-12-27 13:42:41+00:00,for testing Vivado's Memory Interface Generator,0,pikamonvvs/MIG_ExternalMemoryInterface,163299173,Verilog,MIG_ExternalMemoryInterface,17,1,2023-05-01 10:07:50+00:00,[],None
162,https://github.com/JunnanLi/USG-unified-security-gateway-.git,2018-12-19 07:41:54+00:00,unified security gateway,1,JunnanLi/USG-unified-security-gateway-,162400762,Verilog,USG-unified-security-gateway-,48,1,2021-11-28 20:18:48+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/AhmedNasr7/PCI.git,2018-12-21 18:25:35+00:00,Peripheral Component Interconnect ,1,AhmedNasr7/PCI,162745591,Verilog,PCI,309,1,2023-05-17 04:52:12+00:00,[],None
164,https://github.com/meiwenzi/Image-processing.git,2019-01-09 03:55:49+00:00,FPGA,1,meiwenzi/Image-processing,164783892,Verilog,Image-processing,103973,1,2024-02-09 09:13:49+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/mostafaahmedemam/pci.git,2018-12-24 17:19:49+00:00,pci,0,mostafaahmedemam/pci,163011126,Verilog,pci,3,1,2023-05-17 04:01:49+00:00,[],None
166,https://github.com/PoryaNoorzadeh/MIPS_pipeline.git,2019-01-09 08:08:22+00:00,MIPS Pipeline Verilog Code For Altera DE2 Board,0,PoryaNoorzadeh/MIPS_pipeline,164817913,Verilog,MIPS_pipeline,13,1,2019-11-26 05:50:13+00:00,[],None
167,https://github.com/JunkaiZhan/SCCB.git,2018-12-19 07:08:14+00:00,,0,JunkaiZhan/SCCB,162396942,Verilog,SCCB,46,1,2019-02-25 03:23:08+00:00,[],None
168,https://github.com/Mkishore7/CS226-Switching-Theory-Lab-Guide.git,2019-01-08 05:49:19+00:00,Solutions to CS226 (Switching Theory Laboratory Assignments),13,Mkishore7/CS226-Switching-Theory-Lab-Guide,164572517,Verilog,CS226-Switching-Theory-Lab-Guide,3589,1,2021-03-24 09:17:42+00:00,[],None
169,https://github.com/superDong1998/single-mips-cpu.git,2019-01-12 06:09:01+00:00,FD DCD课程project：单周期CPU MIPS指令集 Verilog实现,0,superDong1998/single-mips-cpu,165353557,Verilog,single-mips-cpu,30,1,2024-04-08 14:11:54+00:00,[],None
170,https://github.com/RomeoMe5/NoCSimp.git,2018-12-30 16:46:00+00:00,,0,RomeoMe5/NoCSimp,163602545,Verilog,NoCSimp,770,1,2023-09-10 20:22:45+00:00,[],https://api.github.com/licenses/gpl-3.0
171,https://github.com/sungho2578/Logic-Design.git,2018-12-27 20:00:00+00:00,Verilog Programming using ISE,0,sungho2578/Logic-Design,163331548,Verilog,Logic-Design,1549,1,2020-06-24 22:08:58+00:00,[],None
172,https://github.com/mnathalie/ECE412-Candy-Snack-Dispense.git,2019-01-03 23:55:36+00:00,Using existing Lattice’s MachXO3-9400 Development Board/XO3LF Starter Kit we will create a simple Candy/Snack dispenser machine to demonstrate the Motor control capability of the FPGA,2,mnathalie/ECE412-Candy-Snack-Dispense,164035223,Verilog,ECE412-Candy-Snack-Dispense,18748,1,2019-08-10 03:13:26+00:00,[],None
173,https://github.com/WRansohoff/iCE40_tests.git,2018-12-24 18:46:17+00:00,A couple of simple test programs for iCE40 FPGAs.,1,WRansohoff/iCE40_tests,163016412,Verilog,iCE40_tests,3,1,2019-03-03 04:21:18+00:00,[],https://api.github.com/licenses/mit
174,https://github.com/g478227411/chisel-lenet.git,2018-12-25 07:50:53+00:00,,1,g478227411/chisel-lenet,163059924,Verilog,chisel-lenet,78,1,2019-10-17 05:19:18+00:00,[],None
175,https://github.com/tkddn204/hanbat-alarm-clock.git,2019-01-08 00:09:54+00:00,FPGA CLOCK,0,tkddn204/hanbat-alarm-clock,164518093,Verilog,hanbat-alarm-clock,26396,1,2023-03-08 15:26:03+00:00,[],None
176,https://github.com/yousefmaw/autograding-script.git,2019-01-07 12:56:36+00:00,,0,yousefmaw/autograding-script,164432739,Verilog,autograding-script,1579,1,2023-08-03 10:28:46+00:00,[],None
177,https://github.com/pranshumalik14/ece241-labs.git,2019-01-09 00:40:43+00:00,ECE241 (Digital Systems) labs,1,pranshumalik14/ece241-labs,164756964,Verilog,ece241-labs,6221,1,2023-03-26 20:37:49+00:00,[],None
178,https://github.com/HALxmont/ASIC_2019.git,2019-01-15 18:30:44+00:00,My files from summer school. Temuco 2019,1,HALxmont/ASIC_2019,165902606,Verilog,ASIC_2019,17227,1,2019-07-11 19:25:56+00:00,[],None
179,https://github.com/shreyk5/Hardware-Lab.git,2019-01-05 18:50:43+00:00,,0,shreyk5/Hardware-Lab,164242399,Verilog,Hardware-Lab,30,1,2019-06-25 07:49:15+00:00,[],None
180,https://github.com/oynxchidori/Displaying-color-squares.git,2018-12-30 21:06:30+00:00,Displaying color squares on VGA adapter,1,oynxchidori/Displaying-color-squares,163617594,Verilog,Displaying-color-squares,15,1,2019-01-04 16:24:52+00:00,[],None
181,https://github.com/stffrdhrn/wiredelay.git,2019-01-05 20:25:01+00:00,A wire delay simulation verilog core,0,stffrdhrn/wiredelay,164248511,Verilog,wiredelay,1,1,2022-01-29 23:49:13+00:00,[],None
182,https://github.com/LDawns/-_-TypingGame.git,2018-12-25 07:41:54+00:00,verilog语言编写，DE10STANDARD开发板，Quartus 17编译环境， 有随机出现的bug， 功能有。。。很多,0,LDawns/-_-TypingGame,163059174,Verilog,-_-TypingGame,45857,1,2021-06-02 11:46:22+00:00,[],None
183,https://github.com/BA3CE/UHD-3.13.1.0_BA3CE.git,2019-01-19 11:16:28+00:00,,0,BA3CE/UHD-3.13.1.0_BA3CE,166538131,Verilog,UHD-3.13.1.0_BA3CE,41816,1,2019-10-28 05:28:46+00:00,[],
184,https://github.com/bjornbaverfjord/Pmod-SSD.git,2019-01-09 13:35:25+00:00, Digilent Pmod SSD seven-segment display Verilog module,0,bjornbaverfjord/Pmod-SSD,164869200,Verilog,Pmod-SSD,5,1,2022-10-10 12:08:42+00:00,[],None
185,https://github.com/SaEED-ABB/Multi-Cycle-MIPS-Processor.git,2018-12-28 11:34:26+00:00,,0,SaEED-ABB/Multi-Cycle-MIPS-Processor,163403390,Verilog,Multi-Cycle-MIPS-Processor,7,1,2019-05-24 11:34:03+00:00,[],None
186,https://github.com/vishalraj3112/MIPS-32.git,2018-12-30 15:24:13+00:00,Verilog code for MIPS 32 pipelined architecture,0,vishalraj3112/MIPS-32,163597205,Verilog,MIPS-32,1,1,2019-11-26 05:50:21+00:00,[],None
187,https://github.com/amanchadha/calibratable-angle-resolver-in-verilog.git,2019-01-01 09:59:44+00:00,Calibratable Angle Resolver | Verilog,1,amanchadha/calibratable-angle-resolver-in-verilog,163727605,Verilog,calibratable-angle-resolver-in-verilog,2141,1,2022-05-30 20:56:30+00:00,[],None
188,https://github.com/c515799575/CSEE-W4823-Final-Project.git,2018-12-21 08:45:00+00:00,neural network,0,c515799575/CSEE-W4823-Final-Project,162689544,Verilog,CSEE-W4823-Final-Project,37,1,2019-03-03 13:28:49+00:00,[],None
189,https://github.com/tarekkhaled/PCI-CSE.git,2018-12-19 20:08:11+00:00,,1,tarekkhaled/PCI-CSE,162485442,Verilog,PCI-CSE,2470,1,2023-05-17 05:05:42+00:00,[],None
190,https://github.com/MostafaHamedAbdelmasoud/PCI.git,2018-12-26 11:16:43+00:00,,0,MostafaHamedAbdelmasoud/PCI,163171584,Verilog,PCI,507,1,2023-05-17 04:01:46+00:00,[],None
191,https://github.com/r3glisss/Shadow-Stack.git,2019-01-12 09:53:03+00:00,An open secure micro-processor to thwart return oriented oriented programming attacks using a shadow stack,0,r3glisss/Shadow-Stack,165372061,Verilog,Shadow-Stack,2399,1,2022-11-17 07:57:46+00:00,[],None
192,https://github.com/omarahmed1111/pci-bus-device-control.git,2019-01-12 06:02:10+00:00,pci bus device control circuit code (verilog),0,omarahmed1111/pci-bus-device-control,165353057,Verilog,pci-bus-device-control,5,1,2023-05-17 06:11:55+00:00,[],None
193,https://github.com/overengineer/SpecialPurposeProcessor.git,2019-01-02 12:49:44+00:00,FPGA implementation of a special purpose processor that performs single operation using custom ALU. You can take look at the [related blog post] (https://overengineer.github.io/SpecialPurposeProcessor) for further details.,0,overengineer/SpecialPurposeProcessor,163840441,Verilog,SpecialPurposeProcessor,162,1,2019-09-05 09:04:44+00:00,"['fpga', 'processor-design', 'verilog']",https://api.github.com/licenses/mit
194,https://github.com/xhran2010/MIPS_CPU.git,2019-01-17 13:11:07+00:00,MIPS CPU by verilog,0,xhran2010/MIPS_CPU,166227883,Verilog,MIPS_CPU,6,1,2022-03-08 08:03:11+00:00,[],None
195,https://github.com/BruceLeeBuaa/Computer-Organization-of-BUAA.git,2018-12-21 11:35:11+00:00,has the code of the single_cpu and the pipeline_cpu ,0,BruceLeeBuaa/Computer-Organization-of-BUAA,162706977,Verilog,Computer-Organization-of-BUAA,36,1,2019-10-21 15:32:52+00:00,[],None
196,https://github.com/jyasir/CRC-Verilog.git,2019-01-06 05:49:03+00:00,CRC Module,0,jyasir/CRC-Verilog,164279399,Verilog,CRC-Verilog,1,1,2019-05-11 06:22:40+00:00,[],None
197,https://github.com/Sustrak/RISC-V.git,2019-01-20 15:30:46+00:00,Educational implementaion of a RISC-V architecture,0,Sustrak/RISC-V,166677041,Verilog,RISC-V,1067,1,2020-02-19 05:53:42+00:00,[],None
198,https://github.com/invent-box/Learn-FPGA.git,2018-12-27 19:28:43+00:00,This repo contains files used in the Learn FPGA tutorial series.,0,invent-box/Learn-FPGA,163329334,Verilog,Learn-FPGA,14,1,2020-05-04 20:35:45+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/legitYosal/verilog-ATM.git,2019-01-15 20:37:24+00:00,fsm model of ATM machine writed in verilog hardware language,0,legitYosal/verilog-ATM,165919865,Verilog,verilog-ATM,91,1,2020-08-03 14:02:23+00:00,[],None
200,https://github.com/alimoezzi/Sequnce-counter.git,2019-01-15 18:19:31+00:00,A sequence detector which counts the number of occurrence  ,1,alimoezzi/Sequnce-counter,165901145,Verilog,Sequnce-counter,8,1,2020-05-15 12:03:59+00:00,"['verilog', 'counter']",https://api.github.com/licenses/mit
201,https://github.com/tallenintegsys/16SegmentScrollingMarque.git,2019-01-01 18:02:50+00:00,This Verilog is used with a Lattice MachXO3 and 16 segment displays,0,tallenintegsys/16SegmentScrollingMarque,163756095,Verilog,16SegmentScrollingMarque,10284,1,2021-09-19 01:12:38+00:00,[],None
202,https://github.com/tanvirshahriar/dice-game-verilog.git,2019-01-16 21:56:15+00:00,"Modified implementation of the South Asian board game - Ludo, for Altera Cyclone V FPGAs.",1,tanvirshahriar/dice-game-verilog,166118210,Verilog,dice-game-verilog,92,1,2019-01-19 07:44:21+00:00,[],None
203,https://github.com/pikamonvvs/USART-Verilog.git,2019-01-17 08:01:04+00:00,,0,pikamonvvs/USART-Verilog,166185331,Verilog,USART-Verilog,12,1,2024-03-30 16:21:23+00:00,[],None
204,https://github.com/Marukohe/music_player.git,2018-12-22 18:02:46+00:00,Final project for Experiments in Digital Logical Circuits ,0,Marukohe/music_player,162832478,Verilog,music_player,84513,1,2020-12-10 20:29:07+00:00,[],None
205,https://github.com/estineali/RISC_V_Simulation.git,2019-01-18 15:13:10+00:00,Repository for Lab work for the spring 2019 offering of CS330 Computer Architecture ,0,estineali/RISC_V_Simulation,166423383,Verilog,RISC_V_Simulation,70,1,2020-02-20 10:10:58+00:00,[],None
206,https://github.com/roo16kie/LBP_Verilog.git,2019-01-18 04:50:28+00:00,Using verilog to implement LBP (Local Binary Pattern),0,roo16kie/LBP_Verilog,166345693,Verilog,LBP_Verilog,1346,1,2019-04-07 05:41:39+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/himanshushkl691/HARDWARE_LAB.git,2018-12-29 17:28:48+00:00,,1,himanshushkl691/HARDWARE_LAB,163528855,Verilog,HARDWARE_LAB,584,1,2019-01-07 14:50:42+00:00,[],None
208,https://github.com/JohnHamiltonWillis/stopwatch-verilog.git,2018-12-28 18:54:15+00:00,Stopwatch utilizing Verilog for ELEN 423 Embedded Systems using Artix-7 FPGA,0,JohnHamiltonWillis/stopwatch-verilog,163440606,Verilog,stopwatch-verilog,15,1,2018-12-30 02:05:28+00:00,[],None
209,https://github.com/phamquandung/Register.git,2019-01-02 06:50:01+00:00,,0,phamquandung/Register,163804898,Verilog,Register,1,0,2019-01-02 06:50:43+00:00,[],None
210,https://github.com/winterfell1610/sub.git,2018-12-27 02:44:39+00:00,,0,winterfell1610/sub,163238781,Verilog,sub,2,0,2018-12-27 13:49:23+00:00,[],None
211,https://github.com/pratyush48/Mips_Pipelining.git,2018-12-19 18:35:24+00:00,A basic 3X3 matrix multiplication using Mips processor and pipelining.,0,pratyush48/Mips_Pipelining,162476479,Verilog,Mips_Pipelining,14,0,2018-12-19 18:44:36+00:00,[],None
212,https://github.com/knknkn1162/vga_verilog.git,2019-01-04 03:13:30+00:00,vga_sample,0,knknkn1162/vga_verilog,164051759,Verilog,vga_verilog,60,0,2019-01-05 09:03:51+00:00,[],None
213,https://github.com/ChenyanWang/CakeRain.git,2018-12-29 19:38:24+00:00,,0,ChenyanWang/CakeRain,163536333,Verilog,CakeRain,14580,0,2018-12-29 20:04:04+00:00,[],None
214,https://github.com/evanraalte/rv_ipblock.git,2018-12-22 20:43:23+00:00,"A FPGA experiment where I try to run a RV impolementation in my FPGA, while I configure it with the HPS",0,evanraalte/rv_ipblock,162841560,Verilog,rv_ipblock,32,0,2018-12-22 20:53:18+00:00,[],None
215,https://github.com/Gryffindor112358/Verilog-.git,2018-12-30 05:50:13+00:00,,0,Gryffindor112358/Verilog-,163565128,Verilog,Verilog-,8,0,2019-08-18 04:00:51+00:00,[],None
216,https://github.com/aguilarmauri/MIPS_Processor.git,2019-01-15 01:34:48+00:00,,0,aguilarmauri/MIPS_Processor,165763889,Verilog,MIPS_Processor,652,0,2019-01-15 02:17:27+00:00,[],None
217,https://github.com/manan-sharma/dsd_lab.git,2019-01-22 13:33:25+00:00,,0,manan-sharma/dsd_lab,166999612,Verilog,dsd_lab,14311,0,2019-10-29 07:27:16+00:00,[],None
218,https://github.com/OcttoberRust/ALU.git,2019-01-06 23:50:22+00:00,ALU - Digital Logic and Computer Design,0,OcttoberRust/ALU,164355717,Verilog,ALU,1330,0,2023-08-14 17:01:16+00:00,[],None
219,https://github.com/yore0403/ICdesign.git,2019-01-20 11:38:40+00:00,2018 fall ICdesign homework,0,yore0403/ICdesign,166654296,Verilog,ICdesign,15081,0,2019-01-20 12:39:46+00:00,[],None
220,https://github.com/EvgenyMuryshkin/Quokka.RISCV.Server.git,2019-01-06 07:09:01+00:00,Internal server for handling requests to RISC-V toolchain,0,EvgenyMuryshkin/Quokka.RISCV.Server,164283949,Verilog,Quokka.RISCV.Server,179,0,2024-02-25 06:44:50+00:00,[],None
221,https://github.com/pubuduudara/8-bit-single-cycle-processor.git,2018-12-31 19:33:50+00:00,,0,pubuduudara/8-bit-single-cycle-processor,163693168,Verilog,8-bit-single-cycle-processor,2,0,2020-03-08 17:38:11+00:00,[],None
222,https://github.com/wuyi316904/fpga_prj.git,2019-01-02 09:22:15+00:00,fpga transfer into RTL project,0,wuyi316904/fpga_prj,163820067,Verilog,fpga_prj,22119,0,2019-01-03 03:20:52+00:00,[],None
223,https://github.com/bz99bz/FPGA-electronic-organ.git,2019-01-07 12:34:54+00:00,FPGA final project,0,bz99bz/FPGA-electronic-organ,164430168,Verilog,FPGA-electronic-organ,44,0,2019-01-29 15:00:27+00:00,[],None
224,https://github.com/Booooooooooo/verilog_cpu.git,2019-01-08 04:37:47+00:00,Verilog语言实现单周期cpu，实现冒泡排序,0,Booooooooooo/verilog_cpu,164561960,Verilog,verilog_cpu,1606,0,2019-01-09 09:21:32+00:00,[],None
225,https://github.com/knknkn1162/string_builder_verilog.git,2019-01-08 06:41:34+00:00,test,0,knknkn1162/string_builder_verilog,164581686,Verilog,string_builder_verilog,41,0,2019-01-08 12:57:32+00:00,[],None
226,https://github.com/Emilian21iu/UART-RS232.git,2018-12-29 11:45:18+00:00,RS232 Receiver/Transmitter Verilog for FPGA,1,Emilian21iu/UART-RS232,163506685,Verilog,UART-RS232,31,0,2020-09-17 03:30:12+00:00,[],None
227,https://github.com/yusengo/ABT002-EMC-FPGA.git,2018-12-29 13:55:03+00:00,ABT002-EMC-FPGA,0,yusengo/ABT002-EMC-FPGA,163515058,Verilog,ABT002-EMC-FPGA,13979,0,2018-12-29 14:02:15+00:00,[],None
228,https://github.com/lyxin65/riscv-cpu.git,2019-01-05 07:09:55+00:00,A riscv-cpu practice,0,lyxin65/riscv-cpu,164191372,Verilog,riscv-cpu,31679,0,2019-01-07 15:15:55+00:00,[],None
229,https://github.com/cameronshinn/image-processor.git,2019-01-06 03:26:04+00:00,A simple pipelined image processor designed on an FPGA,0,cameronshinn/image-processor,164271872,Verilog,image-processor,14,0,2020-07-17 21:31:34+00:00,[],None
230,https://github.com/tommyliu9/FPGA-Beatlooper.git,2018-12-19 19:17:33+00:00,A beatlooper made on a Cyclone 5 Altera field programmable gate array.,0,tommyliu9/FPGA-Beatlooper,162480664,Verilog,FPGA-Beatlooper,11129,0,2019-01-20 18:56:09+00:00,[],None
231,https://github.com/rnandyma/SOC_TERM_PROJ.git,2018-12-24 01:19:34+00:00,,0,rnandyma/SOC_TERM_PROJ,162936107,Verilog,SOC_TERM_PROJ,480,0,2018-12-24 01:23:01+00:00,[],None
232,https://github.com/NamanGangwani/Digital-Logic-CS-4341-.git,2019-01-02 19:52:29+00:00,A collection of all the programming assignments in Verilog and their respective outputs for my Digital Logic course,0,NamanGangwani/Digital-Logic-CS-4341-,163883164,Verilog,Digital-Logic-CS-4341-,444,0,2019-01-02 19:58:38+00:00,[],None
233,https://github.com/DaveRichmond/vexriscv-ax309.git,2018-12-19 00:49:13+00:00,,1,DaveRichmond/vexriscv-ax309,162362587,Verilog,vexriscv-ax309,207,0,2018-12-29 01:14:58+00:00,[],None
234,https://github.com/csc-fw/dmb7cntl_l1m_hdl.git,2018-12-19 19:33:43+00:00,Source code for the HDL version of DMB Control firmware,0,csc-fw/dmb7cntl_l1m_hdl,162482252,Verilog,dmb7cntl_l1m_hdl,3083,0,2022-09-20 18:08:01+00:00,[],None
235,https://github.com/Liwn0w/1-cycle-MIPS-processor.git,2019-01-20 12:51:20+00:00,This is a 1-cycle MIPS processor designed using the hardware defining language Verilog,0,Liwn0w/1-cycle-MIPS-processor,166660839,Verilog,1-cycle-MIPS-processor,40,0,2019-01-20 13:45:15+00:00,[],None
236,https://github.com/haider454/Smurf-Game.git,2019-01-16 05:58:40+00:00,Game created using verilog for the final project of Computer Organization,0,haider454/Smurf-Game,165983004,Verilog,Smurf-Game,23,0,2019-01-16 06:07:58+00:00,[],https://api.github.com/licenses/gpl-3.0
237,https://github.com/RozanMagdy/pipeline-temperature-sensor.git,2018-12-24 11:49:29+00:00,,0,RozanMagdy/pipeline-temperature-sensor,162985462,Verilog,pipeline-temperature-sensor,554,0,2018-12-24 11:59:59+00:00,[],None
238,https://github.com/third-meow/learnFPGA.git,2018-12-25 22:40:41+00:00,Me learning verilog for FPGA board,0,third-meow/learnFPGA,163115503,Verilog,learnFPGA,16,0,2020-03-12 04:37:32+00:00,[],https://api.github.com/licenses/mit
239,https://github.com/xcourtesy/ThietKeTongHopHeThongSo_DenGiaoThong_v2.git,2018-12-26 00:07:24+00:00,,0,xcourtesy/ThietKeTongHopHeThongSo_DenGiaoThong_v2,163118738,Verilog,ThietKeTongHopHeThongSo_DenGiaoThong_v2,507,0,2018-12-26 00:13:48+00:00,[],None
240,https://github.com/kitamuyu/FPGA-game.git,2018-12-27 04:09:25+00:00,LED game made in student experiment,0,kitamuyu/FPGA-game,163245899,Verilog,FPGA-game,1,0,2019-01-03 12:17:47+00:00,[],None
241,https://github.com/devnwang/2048.git,2018-12-27 05:32:12+00:00,Popularized game 2048 using Pygame in Python,0,devnwang/2048,163251308,Verilog,2048,60,0,2019-06-24 01:24:49+00:00,[],None
242,https://github.com/18ece2009/RARP.git,2019-01-09 11:58:46+00:00,"Reverse Address Resolution Protocol, Internet Standard STD 38 - RFC903",0,18ece2009/RARP,164854602,Verilog,RARP,4,0,2020-10-17 17:13:11+00:00,[],None
243,https://github.com/imhcyx/comparch-mips-cpu.git,2019-01-09 13:13:34+00:00,,0,imhcyx/comparch-mips-cpu,164865649,Verilog,comparch-mips-cpu,16,0,2019-09-03 02:53:28+00:00,[],None
244,https://github.com/csgryfe/AlarmClock.git,2019-01-15 14:16:13+00:00,VerilogHDL Alarm Clock for FPGA,0,csgryfe/AlarmClock,165863122,Verilog,AlarmClock,753,0,2019-01-15 14:35:48+00:00,[],None
245,https://github.com/MOsmanis/Binary-Number-Game.git,2019-01-10 15:05:51+00:00,"University of Latvia course ""Introduction to digital design"" group project work",0,MOsmanis/Binary-Number-Game,165080055,Verilog,Binary-Number-Game,153,0,2019-01-17 11:29:00+00:00,[],None
246,https://github.com/wasserfuhr/Verilog-for-Dummies.git,2019-01-02 01:41:17+00:00,Workshop,0,wasserfuhr/Verilog-for-Dummies,163781121,Verilog,Verilog-for-Dummies,28,0,2024-01-25 21:40:09+00:00,[],https://api.github.com/licenses/gpl-3.0
247,https://github.com/bhagyashree4/IPv4.git,2019-01-09 11:12:31+00:00,INTERNET PROTOCOLv4 - RFC791,0,bhagyashree4/IPv4,164848003,Verilog,IPv4,12,0,2020-10-17 17:13:10+00:00,[],None
248,https://github.com/bs03702/bs03702_CS330.git,2019-01-21 20:28:57+00:00,Computer Architecture Repository CS330 (bs03702),0,bs03702/bs03702_CS330,166876161,Verilog,bs03702_CS330,171,0,2019-05-02 18:33:37+00:00,[],None
249,https://github.com/clunk89/LC.git,2019-01-21 20:13:21+00:00,,0,clunk89/LC,166874108,Verilog,LC,2,0,2019-01-21 20:49:21+00:00,[],None
250,https://github.com/bethurem/VerilogDebouncer.git,2019-01-22 21:03:04+00:00,"Verilog RTL-based, parameterizable debouncer module ",0,bethurem/VerilogDebouncer,167066871,Verilog,VerilogDebouncer,1,0,2019-01-22 21:06:00+00:00,[],None
251,https://github.com/batuhantopalogluu/32bit-ALU-with-Structural-Verilog.git,2018-12-19 21:58:54+00:00,Computer Organization Lecture,0,batuhantopalogluu/32bit-ALU-with-Structural-Verilog,162495194,Verilog,32bit-ALU-with-Structural-Verilog,1745,0,2018-12-19 22:07:20+00:00,[],None
252,https://github.com/shonta/makeTd4.git,2018-12-23 12:53:25+00:00,,0,shonta/makeTd4,162890518,Verilog,makeTd4,4,0,2018-12-23 17:55:02+00:00,[],None
253,https://github.com/NuamSkunk1/armCpu.git,2018-12-23 12:37:21+00:00,HMW,0,NuamSkunk1/armCpu,162889401,Verilog,armCpu,9,0,2019-05-08 12:31:27+00:00,[],None
254,https://github.com/sky46262/riscv-src.git,2018-12-22 13:33:59+00:00,,0,sky46262/riscv-src,162813888,Verilog,riscv-src,36,0,2018-12-30 11:08:08+00:00,[],None
255,https://github.com/stromberger/nandland-icestorm-template.git,2018-12-19 09:00:32+00:00,A Makefile based project template for developing applications with the Nandland Go Board and the Icestorm toolchain,0,stromberger/nandland-icestorm-template,162410570,Verilog,nandland-icestorm-template,5,0,2019-05-27 20:55:21+00:00,"['fpga', 'icestorm', 'nandland', 'verilog']",None
256,https://github.com/chenwell/memory-bist.git,2019-01-16 10:22:24+00:00,存储器诊断数据的识别故障模式压缩输出,0,chenwell/memory-bist,166020104,Verilog,memory-bist,2,0,2019-04-07 13:21:42+00:00,[],None
257,https://github.com/zinechant/switch.git,2019-01-15 18:14:28+00:00,A Simple Switch,1,zinechant/switch,165900393,Verilog,switch,4283,0,2019-01-17 18:00:42+00:00,[],None
258,https://github.com/binary-sandbox/chisel3-blink.git,2019-01-08 03:37:47+00:00,,0,binary-sandbox/chisel3-blink,164552935,Verilog,chisel3-blink,3,0,2019-01-08 03:49:51+00:00,[],None
259,https://github.com/FindlayXiao/Oscill.git,2019-01-18 02:08:51+00:00,,0,FindlayXiao/Oscill,166327795,Verilog,Oscill,1489,0,2019-01-18 02:44:37+00:00,[],None
260,https://github.com/jill880829/DCLab-Final-Project.git,2019-01-18 10:46:11+00:00,,0,jill880829/DCLab-Final-Project,166389911,Verilog,DCLab-Final-Project,14366,0,2019-01-18 11:12:19+00:00,[],None
261,https://github.com/ytwang3579/FPGA_Final_Project-Piano-with-Metronome.git,2018-12-20 13:16:46+00:00,A final project for the course Hardware Design and Lab,0,ytwang3579/FPGA_Final_Project-Piano-with-Metronome,162582039,Verilog,FPGA_Final_Project-Piano-with-Metronome,3161,0,2023-01-28 13:37:44+00:00,[],None
262,https://github.com/PsiStarPsi/SiPM_Array_Readout_Firmware.git,2018-12-20 19:27:37+00:00,,0,PsiStarPsi/SiPM_Array_Readout_Firmware,162622936,Verilog,SiPM_Array_Readout_Firmware,5036,0,2019-05-10 19:51:42+00:00,[],None
263,https://github.com/thata/td4.git,2019-01-02 03:06:52+00:00,DE10-Lite 上で TD4 が動いたような...,0,thata/td4,163788072,Verilog,td4,17,0,2019-01-02 08:57:40+00:00,[],None
264,https://github.com/Kexin6/ECE241.git,2019-01-01 19:24:56+00:00,Verilog and FPGA,0,Kexin6/ECE241,163760944,Verilog,ECE241,105184,0,2019-01-01 20:05:32+00:00,[],None
265,https://github.com/Zhuozi-Zou/Flappy-Bird.git,2018-12-31 04:25:15+00:00,A flappy bird game made by hardware. porject.v is the main interface.,0,Zhuozi-Zou/Flappy-Bird,163638643,Verilog,Flappy-Bird,12354,0,2018-12-31 04:53:43+00:00,[],None
266,https://github.com/sirgismo/CpuTest.git,2018-12-29 15:35:25+00:00,,0,sirgismo/CpuTest,163521664,Verilog,CpuTest,2,0,2018-12-29 15:40:11+00:00,[],None
267,https://github.com/thata/uart_loopback.git,2019-01-04 05:22:27+00:00,UARTの練習がてら作成した、RXから受信したデータをTXへ送信するだけのループバック回路。,0,thata/uart_loopback,164061776,Verilog,uart_loopback,30,0,2019-01-04 08:14:59+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/emilppeter/SHA-256-Hash-Function-Implementation.git,2019-01-08 05:36:56+00:00,,0,emilppeter/SHA-256-Hash-Function-Implementation,164570464,Verilog,SHA-256-Hash-Function-Implementation,896,0,2019-01-09 16:10:47+00:00,[],None
269,https://github.com/lxian1999/CSC258-Labs.git,2019-01-10 20:53:20+00:00,"So many (hard) tasks, so little time...",0,lxian1999/CSC258-Labs,165129463,Verilog,CSC258-Labs,3561,0,2019-01-10 21:23:44+00:00,[],None
270,https://github.com/LinusLarrabee/Xilinx-Work3.git,2018-12-26 04:39:13+00:00,,0,LinusLarrabee/Xilinx-Work3,163136709,Verilog,Xilinx-Work3,4,0,2018-12-26 04:47:34+00:00,[],None
271,https://github.com/pratyush48/Traffic_Light_Controller.git,2018-12-19 18:48:31+00:00,A finite state machine based traffic light controller written in verilog.,0,pratyush48/Traffic_Light_Controller,162477881,Verilog,Traffic_Light_Controller,1379,0,2019-08-11 12:35:57+00:00,[],None
272,https://github.com/GeorgeTYC/maze.git,2018-12-29 06:46:09+00:00,,0,GeorgeTYC/maze,163484550,Verilog,maze,21,0,2018-12-29 07:00:28+00:00,[],https://api.github.com/licenses/gpl-3.0
273,https://github.com/raxxerwan/FSK-System.git,2018-12-30 08:04:39+00:00,"This is the final homework of the course ""Communication Fundamentals Experiments"" in EE Department, Tsinghua University.",0,raxxerwan/FSK-System,163571816,Verilog,FSK-System,432,0,2018-12-30 08:29:34+00:00,[],None
274,https://github.com/yusengo/ABT001-ATV-FPGA.git,2018-12-29 13:45:42+00:00,ABT001-ATV-FPGA,0,yusengo/ABT001-ATV-FPGA,163514396,Verilog,ABT001-ATV-FPGA,13909,0,2018-12-29 13:52:22+00:00,[],None
275,https://github.com/phamquandung/AXI-interface.git,2019-01-02 06:47:54+00:00,,0,phamquandung/AXI-interface,163804691,Verilog,AXI-interface,25,0,2019-01-02 06:48:36+00:00,[],None
276,https://github.com/Riei-Joaquim/ProjetoSD.git,2018-12-25 15:56:05+00:00,,0,Riei-Joaquim/ProjetoSD,163095253,Verilog,ProjetoSD,5438,0,2018-12-26 13:15:13+00:00,[],None
277,https://github.com/knknkn1162/verilog_template.git,2019-01-01 09:32:20+00:00,test,0,knknkn1162/verilog_template,163726264,Verilog,verilog_template,55,0,2019-01-06 04:43:08+00:00,[],None
278,https://github.com/alhparsa/master_pipes.git,2019-01-10 18:24:23+00:00,,1,alhparsa/master_pipes,165110048,Verilog,master_pipes,31700,0,2019-02-22 19:41:07+00:00,[],https://api.github.com/licenses/apache-2.0
279,https://github.com/vtotient/8-Bit-Computer.git,2019-01-02 18:24:16+00:00,8-Bit Breadboard Computer built from basic logic gates,0,vtotient/8-Bit-Computer,163875072,Verilog,8-Bit-Computer,100,0,2019-01-03 01:33:34+00:00,[],None
280,https://github.com/LongClipeus/DCT-64point.git,2019-01-06 03:45:19+00:00,,0,LongClipeus/DCT-64point,164272857,Verilog,DCT-64point,16176,0,2023-08-25 08:49:57+00:00,['dct'],None
281,https://github.com/AlbertZick/floating_point_module.git,2019-01-04 16:17:28+00:00,,0,AlbertZick/floating_point_module,164128967,Verilog,floating_point_module,4834,0,2020-08-23 05:01:09+00:00,[],None
282,https://github.com/abhinavpy/Systems-Programming-CO262.git,2019-01-05 17:16:51+00:00,All programming assignments for the course Systems Programming (CO262) taken by Dr. Basavaraj Talwar during Spring 2019.,0,abhinavpy/Systems-Programming-CO262,164235619,Verilog,Systems-Programming-CO262,56167,0,2019-01-20 04:13:15+00:00,[],None
283,https://github.com/ishangh/Logic-Design.git,2019-01-06 16:47:15+00:00,Assignment5,0,ishangh/Logic-Design,164326480,Verilog,Logic-Design,65,0,2019-01-06 16:47:45+00:00,[],None
284,https://github.com/khhm/CO221-Digital-Design.git,2019-01-07 16:05:28+00:00,,0,khhm/CO221-Digital-Design,164457081,Verilog,CO221-Digital-Design,138,0,2020-02-09 09:26:25+00:00,[],None
285,https://github.com/rushab101/MazeGameVerilog.git,2019-01-15 21:12:56+00:00,Created a maze game using Verilog and FPGA,0,rushab101/MazeGameVerilog,165924393,Verilog,MazeGameVerilog,11891,0,2021-10-14 17:50:53+00:00,[],None
286,https://github.com/4ndl23y/FPGA.git,2019-01-08 14:23:18+00:00,,0,4ndl23y/FPGA,164665231,Verilog,FPGA,18,0,2021-10-07 20:57:03+00:00,[],None
287,https://github.com/dilshan19/152A_FinalProj.git,2019-01-09 06:22:35+00:00,Final project for UCLA's cs m152A,0,dilshan19/152A_FinalProj,164801665,Verilog,152A_FinalProj,425,0,2020-04-30 06:40:21+00:00,[],None
288,https://github.com/Ramzz10/EE2001.git,2019-01-21 10:24:18+00:00,Repo for ,1,Ramzz10/EE2001,166794374,Verilog,EE2001,11782,0,2019-04-08 09:16:45+00:00,[],None
289,https://github.com/csc-fw/dmb7vme_hdl.git,2018-12-19 19:32:38+00:00,Source code for the HDL version of DMB VME firmware,0,csc-fw/dmb7vme_hdl,162482150,Verilog,dmb7vme_hdl,2581,0,2022-09-20 15:31:25+00:00,[],None
290,https://github.com/Arpita-Sengupta/Fibonnacci-Number.git,2019-01-06 10:32:37+00:00,"Print Fibonnaci No, user provide value of no",0,Arpita-Sengupta/Fibonnacci-Number,164297112,Verilog,Fibonnacci-Number,1,0,2019-01-06 10:51:08+00:00,[],None
291,https://github.com/ComputerArchitecture2018/project2.git,2019-01-06 05:35:44+00:00,,0,ComputerArchitecture2018/project2,164278682,Verilog,project2,1301,0,2019-01-06 14:15:00+00:00,[],None
292,https://github.com/rbarzic/verilog_sim_utils.git,2019-01-03 07:59:36+00:00,Various verilog files to help  writting testbenches,0,rbarzic/verilog_sim_utils,163941392,Verilog,verilog_sim_utils,8,0,2019-03-11 11:17:27+00:00,[],None
293,https://github.com/thekroko/icezero-blinky.git,2019-01-15 23:27:03+00:00,Simple Blinky sketch for the IceZero FPGA board,0,thekroko/icezero-blinky,165939375,Verilog,icezero-blinky,21,0,2019-01-18 22:08:56+00:00,[],None
294,https://github.com/draycos1/MicroprocessorArchitecture.git,2019-01-17 00:38:31+00:00,,0,draycos1/MicroprocessorArchitecture,166133506,Verilog,MicroprocessorArchitecture,459,0,2019-09-01 23:32:49+00:00,[],None
295,https://github.com/thiagomota456/Projetos-de-SItemas-Digitais.git,2019-01-15 01:02:22+00:00,Alguns do Projetos de Sistemas Digitais Desenvolvidos em Sala,0,thiagomota456/Projetos-de-SItemas-Digitais,165760225,Verilog,Projetos-de-SItemas-Digitais,2,0,2019-01-15 01:09:16+00:00,[],None
296,https://github.com/HasanHaider1/CS330-ComputerArchitectureLab.git,2019-01-18 12:05:24+00:00,Computer Architecture lab,2,HasanHaider1/CS330-ComputerArchitectureLab,166398968,Verilog,CS330-ComputerArchitectureLab,111,0,2021-01-28 06:37:54+00:00,[],None
297,https://github.com/nemo11/Reconfigurable-Design-Verilog-.git,2019-01-16 06:37:37+00:00,,0,nemo11/Reconfigurable-Design-Verilog-,165988080,Verilog,Reconfigurable-Design-Verilog-,3,0,2019-01-16 06:38:14+00:00,[],None
298,https://github.com/Verdvana/16-bit_Pseudo_Random_Number_Generator.git,2019-01-16 08:38:15+00:00,基于FPGA的LFSR 16位伪随机数生成器,0,Verdvana/16-bit_Pseudo_Random_Number_Generator,166004613,Verilog,16-bit_Pseudo_Random_Number_Generator,0,0,2019-01-16 08:42:18+00:00,[],None
299,https://github.com/GeorgeTYC/digit_logic_test.git,2018-12-29 08:45:08+00:00,bupt_digit_logic_test,0,GeorgeTYC/digit_logic_test,163494071,Verilog,digit_logic_test,28011,0,2018-12-29 08:46:21+00:00,[],https://api.github.com/licenses/gpl-3.0
300,https://github.com/Chandana-pvsl/Computer-Organisation-and-Architecture.git,2019-01-11 06:57:22+00:00,,0,Chandana-pvsl/Computer-Organisation-and-Architecture,165195020,Verilog,Computer-Organisation-and-Architecture,722,0,2019-01-11 07:05:29+00:00,[],None
301,https://github.com/Terminus-IMRC/Venus.git,2019-01-11 06:14:35+00:00,Venus Processor,0,Terminus-IMRC/Venus,165189734,Verilog,Venus,24,0,2019-02-07 16:53:31+00:00,[],None
302,https://github.com/elwazeer/Piplined-CPU.git,2019-01-04 14:54:35+00:00,,0,elwazeer/Piplined-CPU,164120066,Verilog,Piplined-CPU,145,0,2020-02-18 13:07:26+00:00,[],None
303,https://github.com/brunovieira97/unisinos-arq2-asynchronous-communication.git,2019-01-03 23:27:08+00:00,Asynchronous communication between a CPU and a Peripheral is simulated in this Verilog project.,0,brunovieira97/unisinos-arq2-asynchronous-communication,164033466,Verilog,unisinos-arq2-asynchronous-communication,51,0,2023-01-28 10:33:31+00:00,[],https://api.github.com/licenses/gpl-3.0
304,https://github.com/brysonmarazzi/RISCMachine.git,2019-01-10 09:29:44+00:00,A Reduced Instruction Set Computer programmed in Verilog. Each individual component of the cpu has been coded in a modular structure. The code is meant to be ran on a DE1-SoC. This RISC machine is Turing complete. ,0,brysonmarazzi/RISCMachine,165030844,Verilog,RISCMachine,19,0,2019-01-10 09:41:32+00:00,[],None
305,https://github.com/jake-heo/2016_ALTERA.git,2019-01-11 23:07:47+00:00,2016 ALTERA Design Contest,0,jake-heo/2016_ALTERA,165323766,Verilog,2016_ALTERA,6851,0,2019-01-13 04:41:57+00:00,[],None
306,https://github.com/tienhoangtringhia/Lab5_Verilog.git,2018-12-20 17:08:04+00:00,,0,tienhoangtringhia/Lab5_Verilog,162608870,Verilog,Lab5_Verilog,16,0,2018-12-26 11:36:36+00:00,[],None
307,https://github.com/ZihuaZhao/RISC_V.git,2018-12-19 12:49:44+00:00,,0,ZihuaZhao/RISC_V,162436695,Verilog,RISC_V,50,0,2019-01-04 12:26:10+00:00,[],None
308,https://github.com/batuhantopalogluu/R-type-Single-cycle-MIPS-with-Structural-Verilog.git,2018-12-19 21:43:35+00:00,Computer Organization Lecture,0,batuhantopalogluu/R-type-Single-cycle-MIPS-with-Structural-Verilog,162493968,Verilog,R-type-Single-cycle-MIPS-with-Structural-Verilog,2051,0,2018-12-19 22:05:40+00:00,[],None
309,https://github.com/JunkaiZhan/LCD_Driver.git,2018-12-22 06:19:19+00:00,,0,JunkaiZhan/LCD_Driver,162786998,Verilog,LCD_Driver,13962,0,2018-12-26 03:42:36+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/Arthuresm/TP1LaocII.git,2018-12-21 13:27:34+00:00,Trabalho Prático I da disciplina Laboratório de Arquitetura e Organização de Computadores II,0,Arthuresm/TP1LaocII,162717313,Verilog,TP1LaocII,50472,0,2018-12-21 13:48:54+00:00,[],None
311,https://github.com/EssieYiu/verilog.git,2018-12-26 06:54:08+00:00,祭祖,0,EssieYiu/verilog,163147144,Verilog,verilog,802,0,2019-01-08 09:22:23+00:00,[],None
312,https://github.com/yjw1268/MazeFPGA.git,2018-12-26 11:09:06+00:00,"V1.2,fundamental request+maps+start UI",0,yjw1268/MazeFPGA,163170940,Verilog,MazeFPGA,1223,0,2019-04-03 07:41:32+00:00,[],None
313,https://github.com/knknkn1162/keyboard_verilog.git,2019-01-04 09:21:46+00:00,sample,0,knknkn1162/keyboard_verilog,164086185,Verilog,keyboard_verilog,75,0,2019-01-08 06:30:43+00:00,[],None
314,https://github.com/zywszr/riscv-cpu.git,2019-01-05 14:49:38+00:00,RISC-V-CPU,0,zywszr/riscv-cpu,164223779,Verilog,riscv-cpu,110,0,2019-01-06 02:14:40+00:00,[],None
315,https://github.com/wjddngus1023/Verilog_Watch.git,2019-01-11 09:16:26+00:00,LCD Watch with Alarm function in comboBox,0,wjddngus1023/Verilog_Watch,165214855,Verilog,Verilog_Watch,15403,0,2022-01-26 23:49:36+00:00,[],None
316,https://github.com/etanboga/CSM152A.git,2019-01-10 23:54:41+00:00,,0,etanboga/CSM152A,165148803,Verilog,CSM152A,1236,0,2019-03-14 21:46:12+00:00,[],None
317,https://github.com/varlanan/digsys.git,2019-01-18 01:41:06+00:00,"Thriller, a rhythm game written in Verilog",0,varlanan/digsys,166324511,Verilog,digsys,9,0,2019-01-18 01:43:52+00:00,[],None
318,https://github.com/kimlin20011/CPU_verilog_1.git,2019-01-21 01:52:10+00:00,for assignment,0,kimlin20011/CPU_verilog_1,166732004,Verilog,CPU_verilog_1,8,0,2019-01-21 02:05:03+00:00,[],None
319,https://github.com/serliu/559_Homework1.git,2019-01-22 16:13:53+00:00,,0,serliu/559_Homework1,167025073,Verilog,559_Homework1,105,0,2019-01-22 17:28:23+00:00,[],None
320,https://github.com/Acesarsilva/MaquinaDeEstados.git,2018-12-22 03:17:32+00:00,Projeto de Máquina de Estados (com função (A+B)/2) da Disciplina Sistemas Digitais - IF675,0,Acesarsilva/MaquinaDeEstados,162777853,Verilog,MaquinaDeEstados,495,0,2018-12-22 03:23:34+00:00,[],None
321,https://github.com/taiyingchen/CA-project2.git,2018-12-29 02:54:19+00:00,NTU 2018 Fall Computer Architecture project 2,0,taiyingchen/CA-project2,163469563,Verilog,CA-project2,46,0,2019-09-06 17:48:15+00:00,[],None
322,https://github.com/935963004/RISCV-CPU.git,2019-01-04 11:56:57+00:00,,0,935963004/RISCV-CPU,164101835,Verilog,RISCV-CPU,743,0,2019-01-04 12:06:15+00:00,[],None
323,https://github.com/YoungDoing/AXI_LCD.git,2018-12-30 09:31:52+00:00,,0,YoungDoing/AXI_LCD,163576144,Verilog,AXI_LCD,242,0,2019-01-01 03:40:04+00:00,[],https://api.github.com/licenses/agpl-3.0
324,https://github.com/dillonhuff/Catapult_Example.git,2019-01-03 22:00:34+00:00,,0,dillonhuff/Catapult_Example,164027308,Verilog,Catapult_Example,4,0,2019-02-19 01:39:54+00:00,[],None
325,https://github.com/pullp/Pipeline.git,2018-12-22 14:59:48+00:00,"mips pipeline CPU, verilog implementation",0,pullp/Pipeline,162819945,Verilog,Pipeline,57,0,2018-12-22 15:00:57+00:00,[],None
326,https://github.com/mahdyabdnia/cpu2.git,2018-12-20 20:24:04+00:00,,0,mahdyabdnia/cpu2,162627814,Verilog,cpu2,3,0,2018-12-20 20:26:06+00:00,[],None
327,https://github.com/Yung-Chih/Hardware-final.git,2018-12-20 15:53:29+00:00,,0,Yung-Chih/Hardware-final,162600555,Verilog,Hardware-final,153,0,2023-05-09 03:07:58+00:00,[],None
328,https://github.com/knknkn1162/verilog_sw.git,2018-12-31 05:12:37+00:00,switch implemented in verilog,0,knknkn1162/verilog_sw,163641077,Verilog,verilog_sw,22,0,2018-12-31 13:12:52+00:00,[],None
329,https://github.com/dhruvinrsoni/computer-architecture-course-project.git,2018-12-30 13:10:21+00:00,,0,dhruvinrsoni/computer-architecture-course-project,163588131,Verilog,computer-architecture-course-project,55,0,2018-12-30 13:10:34+00:00,[],None
330,https://github.com/unitristen/ECE552.git,2019-01-08 22:42:44+00:00,Computer Architecture,0,unitristen/ECE552,164745608,Verilog,ECE552,341,0,2019-01-08 22:45:13+00:00,[],None
331,https://github.com/nathanJarvis/audio_equalizer.git,2019-01-07 16:30:11+00:00,,0,nathanJarvis/audio_equalizer,164460219,Verilog,audio_equalizer,1166,0,2019-01-08 05:42:08+00:00,[],None
332,https://github.com/phamquandung/Down_Counter.git,2019-01-02 06:51:59+00:00,,0,phamquandung/Down_Counter,163805094,Verilog,Down_Counter,1,0,2019-01-02 06:52:34+00:00,[],None
333,https://github.com/npdoan1996/16-bitRISCProcessor.git,2019-01-02 23:58:33+00:00,,0,npdoan1996/16-bitRISCProcessor,163901883,Verilog,16-bitRISCProcessor,11,0,2019-08-20 17:26:35+00:00,[],None
334,https://github.com/pratyush48/Zero_One_Detector.git,2018-12-19 18:54:19+00:00,A  FSM(finite state machine) based pattern recognizer.,0,pratyush48/Zero_One_Detector,162478420,Verilog,Zero_One_Detector,1364,0,2019-08-12 13:14:25+00:00,[],None
335,https://github.com/csc-fw/dcfeb_all.git,2018-12-19 17:46:23+00:00,All DCFEB related firmware (but not CFEB firmware),0,csc-fw/dcfeb_all,162471584,Verilog,dcfeb_all,38961,0,2018-12-19 17:54:13+00:00,[],None
336,https://github.com/jmwashi/miniprojects.git,2018-12-20 18:14:06+00:00,Collection of small projects I've worked on,0,jmwashi/miniprojects,162615153,Verilog,miniprojects,48,0,2018-12-20 18:29:33+00:00,[],None
337,https://github.com/EmbeddedFullStack/CycloneVNetDev.git,2018-12-19 10:38:33+00:00,FPGA Ethernet network device on Cyclone V SOC DevKit,0,EmbeddedFullStack/CycloneVNetDev,162422500,Verilog,CycloneVNetDev,34,0,2018-12-21 12:16:37+00:00,[],None
338,https://github.com/Brook1711/couter_down_24_seconds.git,2018-12-19 13:37:00+00:00,二十四秒倒计时器,0,Brook1711/couter_down_24_seconds,162442420,Verilog,couter_down_24_seconds,2,0,2018-12-20 06:41:39+00:00,[],None
339,https://github.com/chandrashiv/ARP.git,2019-01-09 11:58:33+00:00,"Ethernet Address Resolution Protocol, Internet Standard STD 37 - RFC826",2,chandrashiv/ARP,164854566,Verilog,ARP,4,0,2023-09-16 14:18:33+00:00,[],None
340,https://github.com/Kevin99214/Digital-Piano.git,2019-01-09 02:49:19+00:00,Keyboard Piano using FPGA,0,Kevin99214/Digital-Piano,164774485,Verilog,Digital-Piano,4601,0,2021-02-23 04:43:06+00:00,[],None
341,https://github.com/hmaharaja/running-game.git,2019-01-16 20:42:47+00:00,,0,hmaharaja/running-game,166108960,Verilog,running-game,362,0,2020-05-22 02:33:57+00:00,[],None
342,https://github.com/SuhaybY/RockBand.git,2019-01-18 16:47:29+00:00,WIP ECE241 Final Project,0,SuhaybY/RockBand,166441728,Verilog,RockBand,27078,0,2020-05-21 16:02:01+00:00,[],https://api.github.com/licenses/mit
343,https://github.com/cyamaneren/Hardware-and-Software-Codesign-for-Booth-Algorithm.git,2019-01-17 16:56:54+00:00,EHB326E - Intr. to Embedded Systems - Final Project: Hardware and Software Codesign for Booth Algorithm,0,cyamaneren/Hardware-and-Software-Codesign-for-Booth-Algorithm,166262635,Verilog,Hardware-and-Software-Codesign-for-Booth-Algorithm,15238,0,2020-09-03 19:34:01+00:00,[],None
344,https://github.com/wangpy1489/DigitalDesign.git,2019-01-19 09:38:20+00:00,数字部件设计FPGA实验,0,wangpy1489/DigitalDesign,166530277,Verilog,DigitalDesign,59138,0,2023-01-28 11:39:18+00:00,[],None
345,https://github.com/cansuynk/SimpleCPU.git,2019-01-20 13:38:34+00:00,A Simple CPU that is coded by using verilog programming language.,0,cansuynk/SimpleCPU,166665547,Verilog,SimpleCPU,258,0,2022-01-17 06:57:48+00:00,"['simple-cpu', 'cpu', 'verilog', 'module', 'memory', 'code-composer-studio']",None
346,https://github.com/marksun2015/verilog.git,2019-01-22 02:51:26+00:00,,0,marksun2015/verilog,166916226,Verilog,verilog,1,0,2019-01-22 03:04:59+00:00,[],None
347,https://github.com/karanpanjabi/ddco_lab_project.git,2019-01-22 09:08:08+00:00,This is a lab project in which I implemented a 16-bit shifter in verilog.,0,karanpanjabi/ddco_lab_project,166962523,Verilog,ddco_lab_project,699,0,2023-01-28 18:15:24+00:00,[],None
348,https://github.com/TristonK/final_verilog.git,2018-12-22 02:58:04+00:00,it's my final verilog exp in nju with @WangTengJack,0,TristonK/final_verilog,162776789,Verilog,final_verilog,261098,0,2019-11-27 01:38:06+00:00,[],None
349,https://github.com/oynxchidori/Arithmetic-Unit.git,2018-12-30 21:15:55+00:00,A simple arithmetic unit that performs the calculation of the quadratic equation.,0,oynxchidori/Arithmetic-Unit,163618110,Verilog,Arithmetic-Unit,4,0,2018-12-30 21:18:10+00:00,[],None
350,https://github.com/Mkustra/FIR-filters.git,2018-12-29 11:27:20+00:00,,0,Mkustra/FIR-filters,163505633,Verilog,FIR-filters,13,0,2018-12-29 11:58:16+00:00,[],None
351,https://github.com/tacianoamorim/projetoNano.git,2018-12-25 19:02:00+00:00,Projeto de circuitos digitais,0,tacianoamorim/projetoNano,163105460,Verilog,projetoNano,11094,0,2019-01-20 23:34:27+00:00,[],None
352,https://github.com/axwl03/Elevator-VGA.git,2019-01-06 13:34:33+00:00,Using DE0-CV board to display an elevator through VGA ,0,axwl03/Elevator-VGA,164310257,Verilog,Elevator-VGA,2,0,2020-03-05 12:53:47+00:00,[],None
353,https://github.com/cuilantao/csc258.git,2019-01-08 02:48:26+00:00,,0,cuilantao/csc258,164543621,Verilog,csc258,10765,0,2019-01-08 02:56:00+00:00,[],None
354,https://github.com/JustinFCalderon/MazeGame.git,2018-12-28 01:40:10+00:00,Collaborate in a team of three to create a maze arcade game to be played on an LCD screen using FPGA board controls. Implemented the game into the FPGA using state machines written in Verilog,0,JustinFCalderon/MazeGame,163352292,Verilog,MazeGame,2,0,2018-12-28 01:41:03+00:00,[],None
355,https://github.com/kian98/simple_mips32_cpu.git,2018-12-29 11:36:59+00:00,Based on OpenMIPS@Lei Silei,0,kian98/simple_mips32_cpu,163506171,Verilog,simple_mips32_cpu,257,0,2019-01-04 13:11:24+00:00,[],None
356,https://github.com/arphun/Verilog_Pipelined_CPU.git,2018-12-30 17:26:18+00:00,use Verilog to simulate a CPU with pipeline.,0,arphun/Verilog_Pipelined_CPU,163605037,Verilog,Verilog_Pipelined_CPU,24,0,2018-12-30 17:41:38+00:00,[],None
357,https://github.com/qiujianqin/testgit.git,2018-12-31 09:19:39+00:00,,0,qiujianqin/testgit,163655691,Verilog,testgit,1,0,2019-01-02 15:11:52+00:00,[],None
358,https://github.com/idiloAO/Etch-a-Sketch.git,2019-01-01 00:46:25+00:00,,0,idiloAO/Etch-a-Sketch,163705446,Verilog,Etch-a-Sketch,34,0,2020-08-11 16:30:23+00:00,[],None
359,https://github.com/phamquandung/ALU.git,2019-01-02 06:22:05+00:00,,0,phamquandung/ALU,163802342,Verilog,ALU,2,0,2019-01-02 06:22:48+00:00,[],None
360,https://github.com/Jonnyi789/MIPS-subset-pipelined-processor.git,2019-01-22 19:35:38+00:00,Using structural-level design,0,Jonnyi789/MIPS-subset-pipelined-processor,167055084,Verilog,MIPS-subset-pipelined-processor,30,0,2019-01-22 19:57:46+00:00,[],None
361,https://github.com/kuzhylol/Single-Cycle-MIPS-Processor.git,2019-01-04 23:07:10+00:00,The student implementation of MIPS architecture in Verilog,0,kuzhylol/Single-Cycle-MIPS-Processor,164163408,Verilog,Single-Cycle-MIPS-Processor,90,0,2019-07-12 14:56:20+00:00,[],None
362,https://github.com/HYACCCINT/space_shooter.git,2018-12-22 16:52:55+00:00,vga game practice,0,HYACCCINT/space_shooter,162827928,Verilog,space_shooter,8,0,2018-12-22 16:54:13+00:00,[],None
363,https://github.com/AryaGuo/RISC-V-CPU.git,2018-12-24 02:53:55+00:00,A CPU implementing the RISC-V ISA integer part.,0,AryaGuo/RISC-V-CPU,162942962,Verilog,RISC-V-CPU,2464,0,2019-01-02 07:37:30+00:00,[],None
364,https://github.com/aj03471/aj03471_CS330.git,2019-01-18 12:02:25+00:00,COMPUTER ARCHITECTURE,0,aj03471/aj03471_CS330,166398631,Verilog,aj03471_CS330,75,0,2019-05-01 13:17:53+00:00,[],None
365,https://github.com/dtapiaschool/SeniorDesign.git,2019-01-17 23:40:52+00:00,Team Asteroid FPGA Development,1,dtapiaschool/SeniorDesign,166313068,Verilog,SeniorDesign,8005,0,2019-04-01 23:17:10+00:00,[],None
366,https://github.com/fat1nad/fn3768_CS330.git,2019-01-22 06:04:38+00:00,Computer Architecture Lab Repository,0,fat1nad/fn3768_CS330,166936746,Verilog,fn3768_CS330,306,0,2020-07-15 19:21:58+00:00,[],None
367,https://github.com/PomeloFruit/NES-Video-Game.git,2019-01-10 05:13:10+00:00,A NES game controller to FPGA board adapter that is used to play a two player tug of war game.,1,PomeloFruit/NES-Video-Game,164994246,Verilog,NES-Video-Game,12068,0,2019-01-10 05:29:53+00:00,[],None
368,https://github.com/bhavesh325/Comp_Arch.git,2019-01-15 09:30:40+00:00,This repository contains the Laboratory tasks along with their solutions of the course Computer Architecture taught at BITS Pilani. ,0,bhavesh325/Comp_Arch,165823003,Verilog,Comp_Arch,1395,0,2019-01-15 09:41:39+00:00,[],
369,https://github.com/RitaKaush/Computer-Architecture.git,2019-01-16 05:25:40+00:00,,0,RitaKaush/Computer-Architecture,165979242,Verilog,Computer-Architecture,914,0,2019-01-16 06:45:44+00:00,[],None
370,https://github.com/IBassemTarek/pipe-line.git,2019-01-22 22:31:57+00:00,,0,IBassemTarek/pipe-line,167077524,Verilog,pipe-line,1029,0,2019-01-22 22:36:43+00:00,[],None
371,https://github.com/InaraNC/ic03561_CS330.git,2019-01-22 11:41:32+00:00,,1,InaraNC/ic03561_CS330,166984037,Verilog,ic03561_CS330,60,0,2019-04-05 12:38:34+00:00,[],None
372,https://github.com/msh54/Ergs-Do-Float-Final-Project.git,2019-01-22 20:06:48+00:00,Class project to create a smart erg (rowing machine) that uses two arrays of sensors to calculate and display metrics of the rowing form of a user.,0,msh54/Ergs-Do-Float-Final-Project,167059525,Verilog,Ergs-Do-Float-Final-Project,10356,0,2019-01-22 20:09:02+00:00,[],None
373,https://github.com/piyuhg/Verilog-Codes.git,2019-01-12 17:09:39+00:00,,0,piyuhg/Verilog-Codes,165413847,Verilog,Verilog-Codes,27,0,2019-01-13 14:49:42+00:00,[],None
374,https://github.com/kirk3207/BeerProject.git,2019-01-01 11:22:52+00:00,Hardware final,0,kirk3207/BeerProject,163731542,Verilog,BeerProject,85,0,2019-01-01 11:24:21+00:00,[],None
375,https://github.com/knknkn1162/serial_verilog_sample.git,2019-01-01 12:09:15+00:00,[test] serial example,0,knknkn1162/serial_verilog_sample,163733930,Verilog,serial_verilog_sample,19,0,2019-01-02 02:55:10+00:00,[],None
376,https://github.com/michaelconnor468/FPGAGame.git,2019-01-05 23:55:37+00:00,A hardware based game designed using Verilog to work on an FPGA. All modules have been merged into a single file for simplicity.,0,michaelconnor468/FPGAGame,164260944,Verilog,FPGAGame,13,0,2021-05-08 02:14:59+00:00,[],None
377,https://github.com/oynxchidori/ALU.git,2018-12-30 21:20:52+00:00,An ALU that performs a series of simple operations on input numbers and display the results on as hexidecimal numbers on a DE1 board. ,0,oynxchidori/ALU,163618393,Verilog,ALU,4,0,2018-12-30 21:27:11+00:00,[],None
378,https://github.com/JingdaKang/MIPS-SingleCycle-CPU.git,2018-12-19 04:28:37+00:00,单周期完整mips cpu,0,JingdaKang/MIPS-SingleCycle-CPU,162382839,Verilog,MIPS-SingleCycle-CPU,313,0,2018-12-24 02:35:09+00:00,[],None
379,https://github.com/Brook1711/sequence_detector.git,2018-12-19 11:22:55+00:00,一个 110 序列检测器,1,Brook1711/sequence_detector,162427317,Verilog,sequence_detector,0,0,2018-12-20 07:26:18+00:00,[],None
380,https://github.com/SaraSaffari/CA6_CAD.git,2018-12-20 08:37:20+00:00,,0,SaraSaffari/CA6_CAD,162550461,Verilog,CA6_CAD,1125,0,2018-12-26 15:15:55+00:00,[],None
381,https://github.com/deodatomatheus/Relogio-Digital.git,2018-12-21 23:25:10+00:00,Projeto de relogio/cronometro digital desenvolvido em Verilog para o chip FPGA Ciclone IV.,1,deodatomatheus/Relogio-Digital,162766274,Verilog,Relogio-Digital,4438,0,2018-12-21 23:31:24+00:00,[],None
382,https://github.com/Brook1711/tail-lights.git,2018-12-21 12:24:52+00:00,汽车尾灯的实现,0,Brook1711/tail-lights,162711340,Verilog,tail-lights,2,0,2018-12-21 12:25:38+00:00,[],None
383,https://github.com/oynxchidori/8-bit-Shift-Register.git,2018-12-30 21:28:39+00:00,An 8-bit shift register with the option of arithmetic shift.,0,oynxchidori/8-bit-Shift-Register,163618788,Verilog,8-bit-Shift-Register,2,0,2018-12-30 21:29:01+00:00,[],None
384,https://github.com/SuperQiQi0701/Pong-Game.git,2018-12-31 02:36:49+00:00,,0,SuperQiQi0701/Pong-Game,163633127,Verilog,Pong-Game,33,0,2018-12-31 03:08:12+00:00,[],None
385,https://github.com/tehSharkness/timing_tutorial.git,2018-12-28 22:20:07+00:00,Timing Analyzer Quick-Start Tutorial,0,tehSharkness/timing_tutorial,163454081,Verilog,timing_tutorial,23,0,2019-01-26 03:45:50+00:00,[],None
386,https://github.com/s0606757/CO-Final-Project.git,2018-12-30 15:38:16+00:00,Design a MIPS CPU,0,s0606757/CO-Final-Project,163598109,Verilog,CO-Final-Project,6,0,2018-12-30 15:38:22+00:00,[],None
387,https://github.com/KevinChenROC/single-clock-cpu.git,2018-12-27 03:46:06+00:00,"simple single-clock cpu that implements add, sub and slt instructions",0,KevinChenROC/single-clock-cpu,163244258,Verilog,single-clock-cpu,18,0,2018-12-27 13:26:42+00:00,[],None
388,https://github.com/alinasr/ANFIS_FPGA_Verilog.git,2018-12-22 17:13:27+00:00,Adaptive Neuro-Fuzzy Inference system pipeline and parallel Verilog code,0,alinasr/ANFIS_FPGA_Verilog,162829316,Verilog,ANFIS_FPGA_Verilog,4,0,2021-09-20 09:51:58+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/tstroobosscher/ComputerOrganizationAndDesign5th.git,2018-12-31 07:05:05+00:00,,0,tstroobosscher/ComputerOrganizationAndDesign5th,163647309,Verilog,ComputerOrganizationAndDesign5th,2678,0,2019-11-25 23:37:03+00:00,[],None
390,https://github.com/thalissonmt/Digital_Systems-Project.git,2019-01-07 10:03:55+00:00,Design of a remotely controlled adder and subtractor,0,thalissonmt/Digital_Systems-Project,164413354,Verilog,Digital_Systems-Project,267,0,2019-01-07 10:05:56+00:00,[],None
391,https://github.com/Brook1711/JK_counter_8421_oct.git,2018-12-19 10:37:29+00:00,十进制JK触发器构成的计数器,0,Brook1711/JK_counter_8421_oct,162422392,Verilog,JK_counter_8421_oct,1,0,2018-12-20 07:25:59+00:00,[],None
392,https://github.com/mhelshou/MyMIPS.git,2018-12-21 05:02:14+00:00,,0,mhelshou/MyMIPS,162668001,Verilog,MyMIPS,18,0,2018-12-21 05:21:39+00:00,[],None
393,https://github.com/csc-fw/cfeb_hdl.git,2018-12-19 18:52:00+00:00,Source code for the HDL version of CFEB firmware,0,csc-fw/cfeb_hdl,162478210,Verilog,cfeb_hdl,3026,0,2018-12-19 18:53:40+00:00,[],None
394,https://github.com/astenson/MIPS32.git,2018-12-21 21:53:09+00:00,,0,astenson/MIPS32,162760749,Verilog,MIPS32,249,0,2022-03-22 22:16:43+00:00,[],None
395,https://github.com/deodatomatheus/IHSBank.git,2018-12-22 00:09:07+00:00,Sistema de um banco usando a placa DE2I150 da intel.,0,deodatomatheus/IHSBank,162768387,Verilog,IHSBank,25477,0,2018-12-22 00:18:55+00:00,[],None
396,https://github.com/anh96bk/CPU8bit.git,2018-12-26 09:22:37+00:00,designCPU8bit,0,anh96bk/CPU8bit,163161386,Verilog,CPU8bit,8,0,2020-03-31 14:50:23+00:00,[],None
397,https://github.com/hamzayogurtcuoglu/CSE331---Computer-Organization.git,2019-01-21 20:26:03+00:00,,0,hamzayogurtcuoglu/CSE331---Computer-Organization,166875774,Verilog,CSE331---Computer-Organization,1089,0,2020-06-12 20:06:32+00:00,[],None
398,https://github.com/raman-chumber/Verilog-Programming-for-Computer-Systems-Structure.git,2019-01-18 16:33:58+00:00,"Gate level Verilog programming for Computer Systems Structure subject. It includes programs like 2X4 decoder, 4X1 multiplexer, To find a greater number among 3 numbers and to print my name. ",0,raman-chumber/Verilog-Programming-for-Computer-Systems-Structure,166439016,Verilog,Verilog-Programming-for-Computer-Systems-Structure,610,0,2019-10-24 02:20:43+00:00,[],None
399,https://github.com/zhonglii/Simple-RISC-design.git,2019-01-17 09:10:27+00:00,,0,zhonglii/Simple-RISC-design,166195576,Verilog,Simple-RISC-design,6,0,2020-03-25 15:49:18+00:00,[],None
400,https://github.com/nealcrawford/SAP_CPU.git,2019-01-12 01:44:51+00:00,16 Bit CPU designed with Verilog,0,nealcrawford/SAP_CPU,165334218,Verilog,SAP_CPU,32,0,2021-11-23 22:01:00+00:00,[],None
401,https://github.com/brahmakulkarni/DM-cache.git,2019-01-16 09:15:04+00:00,Computer Architecture project,0,brahmakulkarni/DM-cache,166010050,Verilog,DM-cache,19943,0,2019-01-25 05:20:05+00:00,[],None
402,https://github.com/williamzhao23/tetris.git,2019-01-05 02:00:08+00:00,Tetris written in Verilog,0,williamzhao23/tetris,164172719,Verilog,tetris,23,0,2019-09-07 23:39:50+00:00,[],None
403,https://github.com/Teranvl/learning_verilog.git,2019-01-08 14:10:20+00:00,,0,Teranvl/learning_verilog,164662680,Verilog,learning_verilog,9,0,2020-09-28 09:37:08+00:00,[],None
404,https://github.com/vancam95/HumanDetectionSystem.git,2019-01-07 17:03:46+00:00,,0,vancam95/HumanDetectionSystem,164464298,Verilog,HumanDetectionSystem,17586,0,2019-01-07 17:19:05+00:00,[],None
405,https://github.com/nvchuyen/VLSI_20181-MCU-8bit.git,2019-01-07 00:59:29+00:00,,0,nvchuyen/VLSI_20181-MCU-8bit,164359958,Verilog,VLSI_20181-MCU-8bit,15974,0,2022-06-15 02:29:00+00:00,[],None
406,https://github.com/winterfell1610/pool_row_input.git,2019-01-02 11:58:42+00:00,CNN_FPGA_acclerator,4,winterfell1610/pool_row_input,163835285,Verilog,pool_row_input,5,0,2019-01-02 12:33:22+00:00,[],None
407,https://github.com/zeapoem/e200_asic_trojan.git,2018-12-25 13:51:37+00:00,,0,zeapoem/e200_asic_trojan,163086767,Verilog,e200_asic_trojan,46166,0,2018-12-27 03:30:22+00:00,[],https://api.github.com/licenses/apache-2.0
408,https://github.com/raunakmokhasi/ALUverilog.git,2018-12-27 19:21:47+00:00,8 Bit ALU using Verilog,0,raunakmokhasi/ALUverilog,163328823,Verilog,ALUverilog,1,0,2018-12-27 19:24:21+00:00,[],None
409,https://github.com/CarlosVilla00896/TicTacToe-in-Verilog.git,2018-12-19 07:22:23+00:00,,0,CarlosVilla00896/TicTacToe-in-Verilog,162398532,Verilog,TicTacToe-in-Verilog,31,0,2018-12-19 07:35:05+00:00,[],None
410,https://github.com/ox1234/fpga.git,2018-12-24 08:56:01+00:00,this is a school work,0,ox1234/fpga,162970982,Verilog,fpga,28657,0,2018-12-24 09:01:02+00:00,[],None
411,https://github.com/s0606757/ICLAB-Final-Project.git,2018-12-30 10:08:13+00:00,The code is the final project of ICLAB,0,s0606757/ICLAB-Final-Project,163577968,Verilog,ICLAB-Final-Project,2,0,2018-12-30 10:08:20+00:00,[],None
412,https://github.com/Sophi/FPGA-experiments.git,2018-12-29 17:30:27+00:00,small experiments to learn Verilog,0,Sophi/FPGA-experiments,163528978,Verilog,FPGA-experiments,8,0,2019-01-01 21:09:53+00:00,[],None
413,https://github.com/ramondcsilva/Verilog-modules.git,2018-12-30 16:26:35+00:00,Only one module repository in verilog for anyone who needs.,0,ramondcsilva/Verilog-modules,163601285,Verilog,Verilog-modules,23,0,2019-02-04 23:32:36+00:00,[],None
414,https://github.com/Xiang-Pan/HUST_ComputerOrginazation_CourseProject.git,2019-01-13 06:08:48+00:00,This is the Computer Orginazation Course Project of HUST in 2019 Spring,0,Xiang-Pan/HUST_ComputerOrginazation_CourseProject,165472150,Verilog,HUST_ComputerOrginazation_CourseProject,82839,0,2020-05-24 07:54:57+00:00,[],None
415,https://github.com/wytizxy/CPU.git,2019-01-21 19:21:32+00:00,,0,wytizxy/CPU,166867523,Verilog,CPU,11121,0,2019-01-21 19:22:18+00:00,[],None
416,https://github.com/qwekelly/hdu_stu_Files.git,2019-01-22 06:34:45+00:00,,1,qwekelly/hdu_stu_Files,166940654,Verilog,hdu_stu_Files,5878,0,2019-01-22 08:43:13+00:00,[],None
417,https://github.com/Wms5/IHS-Projeto.git,2018-12-21 23:54:51+00:00,,0,Wms5/IHS-Projeto,162767702,Verilog,IHS-Projeto,7448,0,2018-12-22 01:32:22+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/Lin-Tsung-bin/Digital-IC-Design-.git,2018-12-22 08:20:43+00:00,,0,Lin-Tsung-bin/Digital-IC-Design-,162794293,Verilog,Digital-IC-Design-,471,0,2018-12-24 06:08:13+00:00,[],None
419,https://github.com/luhan1999/RISCV.git,2018-12-23 03:34:21+00:00,FINISHED,0,luhan1999/RISCV,162859560,Verilog,RISCV,35,0,2018-12-23 03:35:22+00:00,[],None
420,https://github.com/wllmsyv/Verilog.git,2018-12-23 04:45:27+00:00,Verilog HDL Design Files,0,wllmsyv/Verilog,162862946,Verilog,Verilog,2,0,2018-12-28 05:21:02+00:00,[],None
421,https://github.com/level-two/FpgaLed.git,2019-01-16 09:06:35+00:00,,0,level-two/FpgaLed,166008742,Verilog,FpgaLed,50,0,2019-01-16 19:42:27+00:00,[],https://api.github.com/licenses/gpl-3.0
422,https://github.com/mzau/vexriscvsnios2.git,2019-01-16 17:03:22+00:00,VexRiscV versus Nios2 performance comparison,1,mzau/vexriscvsnios2,166078083,Verilog,vexriscvsnios2,554,0,2019-03-17 22:16:33+00:00,[],None
423,https://github.com/tkmonson/risc-processor.git,2019-01-14 21:00:18+00:00,A five-stage processor written in Verilog HDL. Includes support for programming an Altera FPGA to act as a basic piano with digital effects created by the processor.,0,tkmonson/risc-processor,165734278,Verilog,risc-processor,1576,0,2019-01-14 21:08:34+00:00,[],None
424,https://github.com/jakeszler/chomp-verilog.git,2019-01-13 14:21:24+00:00,es100 verilog source code,0,jakeszler/chomp-verilog,165514176,Verilog,chomp-verilog,5415,0,2019-03-17 11:43:15+00:00,[],https://api.github.com/licenses/mit
425,https://github.com/Rainerino/311.git,2019-01-16 05:03:52+00:00,,1,Rainerino/311,165977036,Verilog,311,32337,0,2019-04-21 00:53:00+00:00,[],None
426,https://github.com/zhiming-zhang/video_rtl_lib.git,2019-01-15 09:37:05+00:00,library for video related modules,0,zhiming-zhang/video_rtl_lib,165823960,Verilog,video_rtl_lib,98,0,2019-01-15 11:30:03+00:00,[],https://api.github.com/licenses/gpl-3.0
427,https://github.com/Kanishka96/Verilog.git,2019-01-10 14:11:35+00:00,Full Adder,0,Kanishka96/Verilog,165071334,Verilog,Verilog,35,0,2019-01-10 14:13:39+00:00,[],None
428,https://github.com/Amrit-pal-Singh/Avoiding-the-obstacles-game.git,2019-01-18 18:07:26+00:00,,0,Amrit-pal-Singh/Avoiding-the-obstacles-game,166452048,Verilog,Avoiding-the-obstacles-game,8,0,2019-01-29 08:49:46+00:00,[],None
429,https://github.com/shmundhra/KGP-RISC.git,2019-01-01 16:01:16+00:00,32-bit Single Cycle CPU ( RISC Architecture ),0,shmundhra/KGP-RISC,163748701,Verilog,KGP-RISC,911,0,2020-11-04 12:34:10+00:00,[],None
430,https://github.com/andrijapau/Verilog.git,2019-01-03 23:34:17+00:00,Various relevant elements of digital design coded in Verilog. ,0,andrijapau/Verilog,164033901,Verilog,Verilog,2,0,2019-01-03 23:34:52+00:00,[],None
431,https://github.com/XinyiJi1/division-calculator.git,2018-12-30 05:47:00+00:00,a program writing with verilog that will work like a division calculator,0,XinyiJi1/division-calculator,163564971,Verilog,division-calculator,8,0,2018-12-30 05:56:02+00:00,[],None
432,https://github.com/aipyer/sdram.git,2019-01-04 15:39:41+00:00,,0,aipyer/sdram,164124932,Verilog,sdram,1060,0,2019-01-12 11:15:32+00:00,[],None
433,https://github.com/phamquandung/4-bit-adder.git,2019-01-02 06:18:52+00:00,,0,phamquandung/4-bit-adder,163802092,Verilog,4-bit-adder,1,0,2019-01-02 06:21:24+00:00,[],None
434,https://github.com/furljq/RISCV-CPU.git,2019-01-03 13:35:57+00:00,,0,furljq/RISCV-CPU,163977442,Verilog,RISCV-CPU,480,0,2023-10-06 06:55:54+00:00,[],None
435,https://github.com/katsumin/InternalOscillator.git,2019-01-14 03:33:14+00:00,,0,katsumin/InternalOscillator,165589875,Verilog,InternalOscillator,37,0,2019-01-14 07:43:15+00:00,[],None
436,https://github.com/ChiShengChen/verilog_VLSI_hw.git,2019-01-17 08:45:50+00:00,,0,ChiShengChen/verilog_VLSI_hw,166191811,Verilog,verilog_VLSI_hw,475,0,2019-01-17 08:50:30+00:00,[],None
437,https://github.com/illush123/Sklansky.git,2019-01-16 02:36:17+00:00,verilog 1995? sklansky adder 16,0,illush123/Sklansky,165960337,Verilog,Sklansky,5,0,2019-01-16 02:38:18+00:00,[],None
438,https://github.com/arphun/Verilog_SingleCycleCPU.git,2018-12-30 17:12:48+00:00,Use the Verilog to simulate the single cycle CPU.,0,arphun/Verilog_SingleCycleCPU,163604171,Verilog,Verilog_SingleCycleCPU,7,0,2018-12-30 17:24:45+00:00,[],None
439,https://github.com/Nayaco/izayoi.git,2019-01-02 03:08:52+00:00,Dino is the game when you can't connect to the internet!! ,0,Nayaco/izayoi,163788251,Verilog,izayoi,20,0,2019-01-14 03:02:18+00:00,[],None
440,https://github.com/NuamSkunk1/Mainimplementing-Arm-cpu.git,2018-12-31 08:56:01+00:00,,0,NuamSkunk1/Mainimplementing-Arm-cpu,163654174,Verilog,Mainimplementing-Arm-cpu,6,0,2018-12-31 08:59:50+00:00,[],None
441,https://github.com/Negfir/Traffic-Light.git,2018-12-21 09:48:32+00:00,Verilog implementation of a traffic light with ability of detecting empty streets.,0,Negfir/Traffic-Light,162696624,Verilog,Traffic-Light,321,0,2018-12-25 19:54:28+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/qinghong1020/mycpu.git,2018-12-21 15:02:43+00:00,,0,qinghong1020/mycpu,162726885,Verilog,mycpu,28,0,2018-12-21 15:07:03+00:00,[],None
443,https://github.com/toriten1034/AIchip.git,2018-12-28 23:11:52+00:00,C95　AIチップ本AIチップ,0,toriten1034/AIchip,163456906,Verilog,AIchip,10,0,2018-12-28 23:12:22+00:00,[],None
444,https://github.com/zyldgd/VerilogHDL.git,2018-12-24 05:20:41+00:00,,0,zyldgd/VerilogHDL,162952882,Verilog,VerilogHDL,56,0,2023-03-13 14:30:48+00:00,[],None
445,https://github.com/Bramory/MIPS32.git,2018-12-26 19:11:18+00:00,project_mips32,0,Bramory/MIPS32,163209868,Verilog,MIPS32,128,0,2019-01-25 19:53:05+00:00,[],None
446,https://github.com/tall15421542/Pipeline-With-Cache-verilog-Implementation.git,2018-12-30 13:53:58+00:00,,0,tall15421542/Pipeline-With-Cache-verilog-Implementation,163591067,Verilog,Pipeline-With-Cache-verilog-Implementation,1604,0,2019-03-16 07:40:05+00:00,[],None
447,https://github.com/CSDarkCounter/My_College_Homework.git,2018-12-22 08:26:46+00:00,,0,CSDarkCounter/My_College_Homework,162794624,Verilog,My_College_Homework,1467,0,2018-12-22 08:37:43+00:00,[],None
448,https://github.com/TobyKurniawan/DecibelCounter.git,2018-12-31 05:55:44+00:00,Must be run on a DE1-SoC board.,0,TobyKurniawan/DecibelCounter,163643323,Verilog,DecibelCounter,25620,0,2019-09-24 20:47:11+00:00,[],None
449,https://github.com/Chandana-pvsl/KGP_RISC_processor.git,2019-01-11 07:10:15+00:00,,0,Chandana-pvsl/KGP_RISC_processor,165196682,Verilog,KGP_RISC_processor,411,0,2019-01-11 07:15:03+00:00,[],None
450,https://github.com/thekroko/wallie.git,2019-01-20 22:43:10+00:00,Playground for a tiny Raspberry Pi + IceZero (FPGA) powered robot,0,thekroko/wallie,166717387,Verilog,wallie,1166,0,2019-01-28 01:34:21+00:00,[],None
451,https://github.com/JacobJae/hardware_language.git,2019-01-22 20:38:37+00:00,Implement CPU using hardware language 'Verilog',1,JacobJae/hardware_language,167063699,Verilog,hardware_language,3,0,2019-01-22 20:39:54+00:00,[],None
452,https://github.com/Kitrinx/Arcade-Centipede_MiSTer.git,2019-01-13 05:12:14+00:00,Centipede arcade game for MiSTer,0,Kitrinx/Arcade-Centipede_MiSTer,165468415,Verilog,Arcade-Centipede_MiSTer,178,0,2019-01-13 05:14:40+00:00,[],None
453,https://github.com/dizarker/simpleUsbDevice.git,2019-01-11 21:55:28+00:00,Первые попытки собрать что-то на ПЛИС + USB ну и вообще понять этот интерфейс на низком уровне,0,dizarker/simpleUsbDevice,165315500,Verilog,simpleUsbDevice,114,0,2019-01-11 23:49:08+00:00,[],None
454,https://github.com/codercument/TestSuite.git,2019-01-05 22:29:18+00:00,Test Bench and Test Suite Analyzer for FPGA Traffic Light,0,codercument/TestSuite,164256192,Verilog,TestSuite,268,0,2019-01-05 23:10:43+00:00,[],https://api.github.com/licenses/gpl-3.0
455,https://github.com/vaughnsh/16-bit-ALU.git,2019-01-07 19:14:37+00:00,,0,vaughnsh/16-bit-ALU,164479415,Verilog,16-bit-ALU,22,0,2019-01-09 16:53:43+00:00,[],None
456,https://github.com/jangwonpark74/FPGA.git,2019-01-17 14:37:56+00:00,,0,jangwonpark74/FPGA,166240618,Verilog,FPGA,26,0,2019-09-12 22:45:14+00:00,[],None
457,https://github.com/gsherper/verilogFPGACores.git,2019-01-01 21:41:34+00:00,,0,gsherper/verilogFPGACores,163768485,Verilog,verilogFPGACores,46,0,2019-04-19 06:35:32+00:00,[],None
458,https://github.com/naiksanmitra/ICMP.git,2019-01-08 11:29:33+00:00,Internet Control Message Protocolv3 -RFC792,0,naiksanmitra/ICMP,164634570,Verilog,ICMP,20,0,2020-10-17 17:13:10+00:00,[],None
459,https://github.com/Bo0km4n/kogge-ppa.git,2018-12-26 13:33:57+00:00,,0,Bo0km4n/kogge-ppa,163183523,Verilog,kogge-ppa,7,0,2019-01-10 08:16:41+00:00,[],None
460,https://github.com/jrs322/EECS318-Lab3.git,2018-12-27 15:54:07+00:00,32 bit RISC Processor and attempted SSP module,0,jrs322/EECS318-Lab3,163312286,Verilog,EECS318-Lab3,196,0,2018-12-27 15:57:06+00:00,[],None
461,https://github.com/jaypshah27/Verilog-VHDL.git,2018-12-27 06:59:58+00:00,,0,jaypshah27/Verilog-VHDL,163259444,Verilog,Verilog-VHDL,5,0,2020-10-18 14:09:27+00:00,[],None
462,https://github.com/bkchan96/LinearActuatorTest.git,2018-12-29 01:53:16+00:00,,0,bkchan96/LinearActuatorTest,163465326,Verilog,LinearActuatorTest,8,0,2018-12-29 02:00:34+00:00,[],None
463,https://github.com/wanyuzha/CPU.git,2018-12-29 07:10:25+00:00,,0,wanyuzha/CPU,163486471,Verilog,CPU,13,0,2021-04-02 10:19:16+00:00,[],None
464,https://github.com/zhongjn/fpga-dinosaur.git,2019-01-06 06:05:48+00:00,A replica of Chrome Dino on FPGA  (lecture project),1,zhongjn/fpga-dinosaur,164280325,Verilog,fpga-dinosaur,4038,0,2019-01-16 13:07:38+00:00,[],None
465,https://github.com/HungryByte/VHDL.git,2019-01-15 05:24:31+00:00,Single Cycle Mips Processor designed with Verilog ,0,HungryByte/VHDL,165790425,Verilog,VHDL,3379,0,2019-01-20 06:56:55+00:00,[],None
466,https://github.com/uXeBoy/RISCV1306.git,2019-01-20 11:43:21+00:00,,0,uXeBoy/RISCV1306,166654673,Verilog,RISCV1306,37,0,2019-01-20 11:53:11+00:00,[],None
467,https://github.com/LeartKrasniqi/Hardware-Design.git,2018-12-27 19:39:03+00:00,Projects from an independent study in Hardware Design ,1,LeartKrasniqi/Hardware-Design,163330083,Verilog,Hardware-Design,103,0,2019-01-11 22:06:30+00:00,[],None
468,https://github.com/AmilaWeerasinghe/4-bit-adder-D-Flip-Flop-gate-Verilog-gate-level-design.git,2018-12-29 12:54:44+00:00, D-Flip-Flop gate-level Verilog design & testbench + simulation screenshot from gtkwave with 4-bit adder Verilog design & testbench,0,AmilaWeerasinghe/4-bit-adder-D-Flip-Flop-gate-Verilog-gate-level-design,163510969,Verilog,4-bit-adder-D-Flip-Flop-gate-Verilog-gate-level-design,109,0,2018-12-29 12:56:12+00:00,[],None
469,https://github.com/tux3/bubbly.git,2019-01-08 09:21:49+00:00,Writing a 64-bit RISC-V CPU for fun =),0,tux3/bubbly,164611796,Verilog,bubbly,1753,0,2022-08-04 22:29:19+00:00,[],None
470,https://github.com/whoiscc/diycpu.git,2019-01-04 04:32:04+00:00,,0,whoiscc/diycpu,164058133,Verilog,diycpu,39,0,2019-01-04 04:33:04+00:00,[],None
471,https://github.com/Moe98/Lecture-Hall-Sensor.git,2019-01-04 13:16:47+00:00,"Designed a system using Verilog that detects the number of people in a Lecture Hall, entering and leaving, and based on that it fixes the temperature of the room. The project was implemented as a hardware one using an Altera board and ultrasonic sensors.",0,Moe98/Lecture-Hall-Sensor,164109590,Verilog,Lecture-Hall-Sensor,5,0,2019-01-04 13:23:26+00:00,[],None
472,https://github.com/wangnick2017/CentralPerkUp.git,2019-01-07 05:59:25+00:00,CPU Project for System 2018,0,wangnick2017/CentralPerkUp,164385197,Verilog,CentralPerkUp,1108,0,2019-01-07 13:57:53+00:00,[],None
473,https://github.com/SaviniSenla/FPGA-based-Processor-Implementation.git,2019-01-08 14:52:30+00:00,The processor has designed to down-sample an image ,0,SaviniSenla/FPGA-based-Processor-Implementation,164670830,Verilog,FPGA-based-Processor-Implementation,9,0,2019-01-08 14:53:23+00:00,[],None
474,https://github.com/LynneXie1201/Verilog.git,2019-01-19 00:39:33+00:00,,0,LynneXie1201/Verilog,166490240,Verilog,Verilog,2,0,2019-01-19 00:42:08+00:00,[],None
475,https://github.com/gowgos5/Real-Time-Voice-Scope.git,2018-12-28 08:53:39+00:00,EE2026 Lab Project (Real Time Voice Scope),0,gowgos5/Real-Time-Voice-Scope,163388905,Verilog,Real-Time-Voice-Scope,900,0,2019-06-06 19:01:40+00:00,[],None
476,https://github.com/XinyiJi1/flappy-bird-plus.git,2018-12-30 05:53:04+00:00,a project writing with verilog that will work like a flappy bird app with some other functions. Worked with Kewei Qiu,0,XinyiJi1/flappy-bird-plus,163565269,Verilog,flappy-bird-plus,29,0,2018-12-30 06:09:20+00:00,[],None
477,https://github.com/gwatcha/risc-computer.git,2019-01-12 04:07:11+00:00,A simple computer I made.,0,gwatcha/risc-computer,165344649,Verilog,risc-computer,41,0,2021-05-26 21:56:51+00:00,[],None
478,https://github.com/SiddheshPadwal10/Parking-System-Design-using-Verilog.git,2019-01-04 00:20:25+00:00,Done with Altera Quartus II software,0,SiddheshPadwal10/Parking-System-Design-using-Verilog,164036687,Verilog,Parking-System-Design-using-Verilog,1207,0,2021-02-21 03:56:44+00:00,[],None
479,https://github.com/phamquandung/PWM.git,2019-01-02 06:57:57+00:00,,0,phamquandung/PWM,163805681,Verilog,PWM,3,0,2019-01-02 07:00:12+00:00,[],None
480,https://github.com/knknkn1162/slot_verilog.git,2019-01-02 06:02:52+00:00,sample,0,knknkn1162/slot_verilog,163800647,Verilog,slot_verilog,37,0,2019-01-03 04:26:09+00:00,[],None
481,https://github.com/twiger1/test_adjust.git,2019-01-01 09:45:33+00:00,,0,twiger1/test_adjust,163726919,Verilog,test_adjust,1,0,2019-01-01 09:56:09+00:00,[],None
482,https://github.com/aliamaim/Intel-PPI-8255-BSR-Mode-0-only-.git,2019-01-02 16:06:27+00:00,"A university project, our goal is to model the PPI 8255 chip (BSR & Mode 0 only) using Verilog and make sure the code is synthesizable.",0,aliamaim/Intel-PPI-8255-BSR-Mode-0-only-,163862187,Verilog,Intel-PPI-8255-BSR-Mode-0-only-,4,0,2019-01-02 16:11:41+00:00,[],None
483,https://github.com/IBassemTarek/SBqM-bank.git,2019-01-22 22:37:57+00:00,,0,IBassemTarek/SBqM-bank,167078204,Verilog,SBqM-bank,1064,0,2019-01-22 22:40:22+00:00,[],None
484,https://github.com/keithlegg/open_fpga_gpu.git,2018-12-25 21:06:33+00:00,Overly ambitious dream of a working open source free GPU ,0,keithlegg/open_fpga_gpu,163111480,Verilog,open_fpga_gpu,861,0,2018-12-25 22:52:37+00:00,[],None
485,https://github.com/tienhoangtringhia/Lab_Verilog.git,2018-12-27 01:05:29+00:00,,0,tienhoangtringhia/Lab_Verilog,163230735,Verilog,Lab_Verilog,1139,0,2018-12-27 11:38:42+00:00,[],None
486,https://github.com/s0606757/DSD-Final-Project.git,2018-12-31 06:46:04+00:00,Keep a pet,0,s0606757/DSD-Final-Project,163646190,Verilog,DSD-Final-Project,7,0,2018-12-31 06:46:10+00:00,[],None
487,https://github.com/dmdang/ECE-270-Verilog.git,2018-12-19 02:41:09+00:00,,0,dmdang/ECE-270-Verilog,162372988,Verilog,ECE-270-Verilog,961,0,2018-12-19 02:42:17+00:00,[],None
488,https://github.com/ZJUKeyKong/DongKeyKong.git,2018-12-27 15:05:28+00:00,Our project.,2,ZJUKeyKong/DongKeyKong,163307320,Verilog,DongKeyKong,12929,0,2019-03-17 08:05:53+00:00,[],None
489,https://github.com/Vanellope0602/Pipeline_CPU.git,2018-12-25 13:57:35+00:00,P5 task of BUAA CO course,0,Vanellope0602/Pipeline_CPU,163087156,Verilog,Pipeline_CPU,18,0,2018-12-25 14:43:24+00:00,"['cpu', 'computer-organization', 'pipeline']",None
490,https://github.com/mtakla16/Pong.git,2018-12-26 21:51:29+00:00,VHDL implementation of the classic game Pong for Spartan6 FPGA and VGA display.,0,mtakla16/Pong,163220433,Verilog,Pong,5,0,2018-12-26 22:01:52+00:00,[],None
491,https://github.com/audi-fast/FPGA-learning.git,2019-01-01 14:22:44+00:00,,0,audi-fast/FPGA-learning,163742250,Verilog,FPGA-learning,11,0,2019-01-09 13:14:03+00:00,[],None
492,https://github.com/binary-sandbox/chisel-noob.git,2019-01-02 01:05:00+00:00,chisel-noob,0,binary-sandbox/chisel-noob,163778655,Verilog,chisel-noob,19,0,2019-01-09 05:13:04+00:00,[],https://api.github.com/licenses/gpl-3.0
493,https://github.com/pullp/seq.git,2018-12-22 14:57:19+00:00,misc seq  verilog implementation,0,pullp/seq,162819785,Verilog,seq,56,0,2018-12-22 14:58:54+00:00,[],None
494,https://github.com/Brook1711/lock_with_24bit.git,2018-12-21 02:57:45+00:00,24位二进制密码的密码锁，有三次输入机会,0,Brook1711/lock_with_24bit,162657985,Verilog,lock_with_24bit,3,0,2018-12-21 02:59:52+00:00,[],None
495,https://github.com/HadesxPS/VT_FPGA.git,2018-12-21 11:42:54+00:00,,0,HadesxPS/VT_FPGA,162707636,Verilog,VT_FPGA,91831,0,2019-01-15 10:04:46+00:00,[],None
496,https://github.com/yumna5/bombjack.git,2019-01-11 03:51:13+00:00,bombjack game in verilog,0,yumna5/bombjack,165175610,Verilog,bombjack,9,0,2019-01-12 20:06:41+00:00,[],None
497,https://github.com/eddsalkield/ReducedMachineHardware.git,2019-01-14 21:19:28+00:00,"A hardware description of Alan Turing's ""reduced machine"", based on the Machester Mark 1.",0,eddsalkield/ReducedMachineHardware,165736851,Verilog,ReducedMachineHardware,90,0,2019-04-05 22:34:25+00:00,[],None
498,https://github.com/khangNguyenTran/Verilog.git,2019-01-07 13:55:00+00:00,All my verilog files. ,0,khangNguyenTran/Verilog,164440031,Verilog,Verilog,539,0,2019-01-14 08:09:16+00:00,[],None
499,https://github.com/ttc71295/Scoreboard-Controller.git,2019-01-07 14:46:01+00:00,verilog,1,ttc71295/Scoreboard-Controller,164446767,Verilog,Scoreboard-Controller,20,0,2019-01-09 17:22:31+00:00,[],None
500,https://github.com/hibajamal/hj04033_CS330.git,2019-01-22 05:39:45+00:00,,0,hibajamal/hj04033_CS330,166933939,Verilog,hj04033_CS330,318,0,2019-05-02 13:38:39+00:00,[],None
501,https://github.com/ttw225/Tetris.git,2019-01-03 09:57:15+00:00,Final Project - Tetris on FPGA,1,ttw225/Tetris,163954962,Verilog,Tetris,6895,0,2019-01-08 14:29:26+00:00,[],https://api.github.com/licenses/mit
502,https://github.com/jyasir/Counter_FPGA_Bench.git,2019-01-05 08:07:10+00:00,8 bit counter code using finite state machine method.,0,jyasir/Counter_FPGA_Bench,164195050,Verilog,Counter_FPGA_Bench,1,0,2019-01-05 08:09:27+00:00,[],None
503,https://github.com/TsungHuaLee/HW_CO.git,2019-01-04 08:50:33+00:00,homework of Computer Organization in CCU_CSIE,0,TsungHuaLee/HW_CO,164082593,Verilog,HW_CO,25960,0,2019-01-04 12:13:09+00:00,[],None
504,https://github.com/rupello/fpga.git,2019-01-10 02:58:42+00:00,,0,rupello/fpga,164978891,Verilog,fpga,1,0,2019-01-10 03:02:09+00:00,[],None
505,https://github.com/partlyjadedyouth/snu-dldl-project.git,2019-01-11 14:14:44+00:00,verilog project code of DLDL SNU 2018,0,partlyjadedyouth/snu-dldl-project,165254673,Verilog,snu-dldl-project,1110,0,2023-05-31 06:22:04+00:00,[],None
506,https://github.com/tarekkhaled/verliog-modules.git,2019-01-04 19:46:00+00:00,,0,tarekkhaled/verliog-modules,164148308,Verilog,verliog-modules,2,0,2019-01-05 09:37:31+00:00,[],None
507,https://github.com/JingdaKang/MIPS-Multicycle-CPU.git,2018-12-24 02:02:51+00:00,多周期CPU,0,JingdaKang/MIPS-Multicycle-CPU,162938924,Verilog,MIPS-Multicycle-CPU,61,0,2024-03-20 07:10:59+00:00,[],None
508,https://github.com/zhihao-lin/Pipelined-MIPS-Design.git,2019-01-18 09:35:22+00:00,2018 Digital System Design Final project,0,zhihao-lin/Pipelined-MIPS-Design,166380562,Verilog,Pipelined-MIPS-Design,17287,0,2019-01-18 10:14:57+00:00,[],None
509,https://github.com/loretogonzalez1401/ASIC.git,2019-01-17 15:22:19+00:00,,0,loretogonzalez1401/ASIC,166247307,Verilog,ASIC,12668,0,2019-01-17 19:02:34+00:00,[],None
510,https://github.com/yldas/sparc_processor.git,2019-01-20 05:30:52+00:00,,0,yldas/sparc_processor,166626791,Verilog,sparc_processor,2219,0,2019-01-20 05:39:08+00:00,[],None
511,https://github.com/Tyllllll/DSO.git,2019-01-20 06:04:58+00:00,,0,Tyllllll/DSO,166629052,Verilog,DSO,42249,0,2020-10-29 10:54:20+00:00,[],None
512,https://github.com/lnx000/verilog.git,2019-01-08 02:32:40+00:00,my verilog learning,0,lnx000/verilog,164540672,Verilog,verilog,5,0,2019-01-08 02:32:50+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/eleendramharish/UDP.git,2019-01-09 11:24:36+00:00,User Datagram Protocol -RFC768,0,eleendramharish/UDP,164849742,Verilog,UDP,6,0,2020-10-17 17:13:11+00:00,[],None
514,https://github.com/anudit/dd2sem.git,2019-01-21 08:49:42+00:00,,0,anudit/dd2sem,166779411,Verilog,dd2sem,33749,0,2019-04-08 08:19:29+00:00,[],None
515,https://github.com/ricardoswang/stopwatch_control.git,2018-12-19 06:36:06+00:00,verilog_lab5,0,ricardoswang/stopwatch_control,162393503,Verilog,stopwatch_control,2,0,2018-12-19 06:38:16+00:00,[],https://api.github.com/licenses/mit
516,https://github.com/RitaKaush/VLSI-Caches.git,2019-01-16 05:27:29+00:00,,0,RitaKaush/VLSI-Caches,165979443,Verilog,VLSI-Caches,12,0,2019-01-16 06:35:00+00:00,[],None
517,https://github.com/gangwangQQ/SmallCell.git,2019-01-04 02:05:59+00:00,,1,gangwangQQ/SmallCell,164045057,Verilog,SmallCell,12645,0,2019-01-04 04:32:08+00:00,[],
518,https://github.com/vinitjogani/dino-jump.git,2018-12-27 07:40:45+00:00,A Verilog implementation for the famous Chrome game,1,vinitjogani/dino-jump,163263715,Verilog,dino-jump,13,0,2018-12-27 07:42:39+00:00,[],None
519,https://github.com/alnvnjr/32bitCPU.git,2019-01-03 01:35:40+00:00,32-Bit Pipelined CPU with different ALU adders implemented in Verilog,0,alnvnjr/32bitCPU,163908658,Verilog,32bitCPU,11115,0,2019-05-21 20:56:36+00:00,[],None
520,https://github.com/2php/memory-mapped-alu-de10-nano.git,2018-12-23 13:29:02+00:00,A simple arithmetic logic unit(ALU) with Avalon memory mapped registers(MMR) written in VHDL.  Designed for the Cyclone V SoC FPGA on the de10-nano board.,0,2php/memory-mapped-alu-de10-nano,162893207,Verilog,memory-mapped-alu-de10-nano,10853,0,2020-05-26 02:49:32+00:00,[],None
521,https://github.com/pavel212/cpu.git,2018-12-24 21:51:24+00:00,Simple OISC (One Instruction Set Computer) CPU,0,pavel212/cpu,163025478,Verilog,cpu,6,0,2023-09-04 10:11:33+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/zztttt/Verilog-VGA.git,2018-12-22 10:19:52+00:00,,0,zztttt/Verilog-VGA,162801652,Verilog,Verilog-VGA,41361,0,2018-12-23 15:10:39+00:00,[],None
523,https://github.com/achjqz/SingleCPUWithIE.git,2018-12-25 11:23:30+00:00,cs assignment,1,achjqz/SingleCPUWithIE,163076444,Verilog,SingleCPUWithIE,12,0,2018-12-27 03:10:02+00:00,[],None
