xxx
Digital Power Consumption:
Current[mA] = 138
Voltage[mV] = 1196
Analogue Power Consumption:
Current[mA] = 206
Voltage[mV] = 1208
Total Power Consumption:
Current[mA] = 344
Voltage[mV] = 1202
SUCCESS!
PASSED!
I2C check:
SUCCESS!
PASSED!
DLL and PLL configuration:
DLL calibration optimal Value: 0x33
PLL initialized
SUCCESS!
PASSED!
FPGA-DAQ sync:
CLK synch finished. Optimal values = 2, 0
SUCCESS!
PASSED!
DSR and TFC synch:
best sel1 (as it goes)= 19 20 21 
best deser_cfg = 6
best sel0 = 13
best sel1 = 21
columns sel0,1, rows deser_cfg
00. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
01. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
02. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
03. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
04. 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 | 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 
05. 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 | 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 
06. 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 | 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 
07. 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 | 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 
08. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
09. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
10. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
11. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
12. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 
13. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 
14. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
15. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
16. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
17. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
18. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
19. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
20. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
21. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
22. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
23. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
24. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
25. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
26. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
27. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
28. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
29. 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
30. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
31. 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
pll_clk_cfg = 5d
SUCCESS!
PASSED!
TFC commands check:
Normal passed
Header passed
BXReset passed
NZS passed
BxVeto passed
Synch passed
FEReset passed
Snapshot passed
SUCCESS!
PASSED!
Baseline corrections:
