digraph "CFG for '_Z13arrayOfPriorsiiPKfS0_Pf' function" {
	label="CFG for '_Z13arrayOfPriorsiiPKfS0_Pf' function";

	Node0x5c4e290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %1\l  br i1 %15, label %16, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5c4e290:s0 -> Node0x5c500d0;
	Node0x5c4e290:s1 -> Node0x5c50160;
	Node0x5c500d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %20 = sitofp i32 %0 to float\l  %21 = fcmp contract oeq float %19, %20\l  %22 = uitofp i1 %21 to float\l  %23 = fmul contract float %22, 0.000000e+00\l  %24 = fpext float %23 to double\l  %25 = fcmp contract olt float %19, %20\l  %26 = uitofp i1 %25 to double\l  %27 = fmul contract double %26, 2.000000e+19\l  %28 = fadd contract double %27, %24\l  %29 = fptrunc double %28 to float\l  %30 = getelementptr inbounds float, float addrspace(1)* %4, i64 %17\l  store float %29, float addrspace(1)* %30, align 4, !tbaa !7\l  br label %31\l}"];
	Node0x5c500d0 -> Node0x5c50160;
	Node0x5c50160 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
