

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_phase2_accum_row'
================================================================
* Date:           Mon Jan 26 18:59:13 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2050|     2050|  20.500 us|  20.500 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- phase2_accum_row  |     2048|     2048|         9|          8|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_18 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_47 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_49 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_50 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_51 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_52 = alloca i32 1"   --->   Operation 47 'alloca' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32 1"   --->   Operation 48 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 49 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32 1"   --->   Operation 54 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_60 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_61 = alloca i32 1"   --->   Operation 56 'alloca' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_62 = alloca i32 1"   --->   Operation 57 'alloca' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_63 = alloca i32 1"   --->   Operation 58 'alloca' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_64 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_65 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_66 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_67 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_68 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_69 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_70 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 67 'alloca' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_73 = alloca i32 1"   --->   Operation 68 'alloca' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_74 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_75 = alloca i32 1"   --->   Operation 70 'alloca' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_76 = alloca i32 1"   --->   Operation 71 'alloca' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_77 = alloca i32 1"   --->   Operation 72 'alloca' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_78 = alloca i32 1"   --->   Operation 73 'alloca' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty_79 = alloca i32 1"   --->   Operation 74 'alloca' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_80 = alloca i32 1"   --->   Operation 75 'alloca' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:53]   --->   Operation 76 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln53 = store i9 0, i9 %i_1" [top.cpp:53]   --->   Operation 77 'store' 'store_ln53' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_80"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_79"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_78"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_77"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_76"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_75"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_74"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_73"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_72"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_71"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_70"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_69"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_68"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_67"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_66"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 93 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_65"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_64"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_63"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_62"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_61"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_60"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_59"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_58"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_57"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_56"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_55"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_54"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_53"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_52"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_51"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 108 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_50"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 109 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_49"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 110 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_48"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 111 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_47"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 112 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_46"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 113 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_45"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_44"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 115 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_43"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_42"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 117 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_41"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 118 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_40"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 119 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_39"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 120 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_38"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 121 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_37"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 122 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_36"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_35"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 124 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_34"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 125 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_33"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_32"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 127 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_31"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_30"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 129 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_29"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_28"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 131 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_27"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 132 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_26"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 133 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_25"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 134 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_24"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 135 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_23"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_22"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 137 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_21"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_20"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 139 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_19"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 140 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_18"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %phase2_accum_col"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:53]   --->   Operation 143 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.92ns)   --->   "%icmp_ln53 = icmp_eq  i9 %i, i9 256" [top.cpp:53]   --->   Operation 144 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.92ns)   --->   "%add_ln53 = add i9 %i, i9 1" [top.cpp:53]   --->   Operation 145 'add' 'add_ln53' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %phase2_accum_col.split, void %phase2_write_row.exitStub" [top.cpp:53]   --->   Operation 146 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i9 %i" [top.cpp:53]   --->   Operation 147 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 0" [top.cpp:60]   --->   Operation 148 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i12 %tmp_s" [top.cpp:60]   --->   Operation 149 'zext' 'zext_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60" [top.cpp:60]   --->   Operation 150 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_527 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 1" [top.cpp:60]   --->   Operation 151 'bitconcatenate' 'tmp_527' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i12 %tmp_527" [top.cpp:60]   --->   Operation 152 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_1" [top.cpp:60]   --->   Operation 153 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60" [top.cpp:60]   --->   Operation 154 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_1" [top.cpp:60]   --->   Operation 155 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60" [top.cpp:60]   --->   Operation 156 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_1" [top.cpp:60]   --->   Operation 157 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60" [top.cpp:60]   --->   Operation 158 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_1" [top.cpp:60]   --->   Operation 159 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:60]   --->   Operation 160 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 161 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:60]   --->   Operation 161 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 162 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:60]   --->   Operation 162 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 163 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:60]   --->   Operation 163 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 164 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1" [top.cpp:60]   --->   Operation 164 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 165 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1" [top.cpp:60]   --->   Operation 165 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 166 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1" [top.cpp:60]   --->   Operation 166 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 167 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1" [top.cpp:60]   --->   Operation 167 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 168 [1/1] (0.48ns)   --->   "%store_ln53 = store i9 %add_ln53, i9 %i_1" [top.cpp:53]   --->   Operation 168 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%p_load191 = load i24 %empty"   --->   Operation 1209 'load' 'p_load191' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%p_load189 = load i24 %empty_18"   --->   Operation 1210 'load' 'p_load189' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%p_load187 = load i24 %empty_19"   --->   Operation 1211 'load' 'p_load187' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%p_load185 = load i24 %empty_20"   --->   Operation 1212 'load' 'p_load185' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%p_load183 = load i24 %empty_21"   --->   Operation 1213 'load' 'p_load183' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%p_load181 = load i24 %empty_22"   --->   Operation 1214 'load' 'p_load181' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%p_load179 = load i24 %empty_23"   --->   Operation 1215 'load' 'p_load179' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%p_load177 = load i24 %empty_24"   --->   Operation 1216 'load' 'p_load177' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%p_load175 = load i24 %empty_25"   --->   Operation 1217 'load' 'p_load175' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%p_load173 = load i24 %empty_26"   --->   Operation 1218 'load' 'p_load173' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%p_load171 = load i24 %empty_27"   --->   Operation 1219 'load' 'p_load171' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%p_load169 = load i24 %empty_28"   --->   Operation 1220 'load' 'p_load169' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%p_load167 = load i24 %empty_29"   --->   Operation 1221 'load' 'p_load167' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%p_load165 = load i24 %empty_30"   --->   Operation 1222 'load' 'p_load165' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%p_load163 = load i24 %empty_31"   --->   Operation 1223 'load' 'p_load163' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%p_load161 = load i24 %empty_32"   --->   Operation 1224 'load' 'p_load161' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%p_load159 = load i24 %empty_33"   --->   Operation 1225 'load' 'p_load159' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%p_load157 = load i24 %empty_34"   --->   Operation 1226 'load' 'p_load157' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%p_load155 = load i24 %empty_35"   --->   Operation 1227 'load' 'p_load155' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%p_load153 = load i24 %empty_36"   --->   Operation 1228 'load' 'p_load153' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%p_load151 = load i24 %empty_37"   --->   Operation 1229 'load' 'p_load151' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%p_load149 = load i24 %empty_38"   --->   Operation 1230 'load' 'p_load149' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%p_load147 = load i24 %empty_39"   --->   Operation 1231 'load' 'p_load147' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%p_load145 = load i24 %empty_40"   --->   Operation 1232 'load' 'p_load145' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%p_load143 = load i24 %empty_41"   --->   Operation 1233 'load' 'p_load143' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%p_load141 = load i24 %empty_42"   --->   Operation 1234 'load' 'p_load141' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%p_load139 = load i24 %empty_43"   --->   Operation 1235 'load' 'p_load139' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%p_load137 = load i24 %empty_44"   --->   Operation 1236 'load' 'p_load137' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%p_load135 = load i24 %empty_45"   --->   Operation 1237 'load' 'p_load135' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%p_load133 = load i24 %empty_46"   --->   Operation 1238 'load' 'p_load133' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%p_load131 = load i24 %empty_47"   --->   Operation 1239 'load' 'p_load131' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%p_load129 = load i24 %empty_48"   --->   Operation 1240 'load' 'p_load129' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%p_load127 = load i24 %empty_49"   --->   Operation 1241 'load' 'p_load127' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%p_load125 = load i24 %empty_50"   --->   Operation 1242 'load' 'p_load125' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%p_load123 = load i24 %empty_51"   --->   Operation 1243 'load' 'p_load123' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%p_load121 = load i24 %empty_52"   --->   Operation 1244 'load' 'p_load121' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%p_load119 = load i24 %empty_53"   --->   Operation 1245 'load' 'p_load119' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%p_load117 = load i24 %empty_54"   --->   Operation 1246 'load' 'p_load117' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%p_load115 = load i24 %empty_55"   --->   Operation 1247 'load' 'p_load115' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%p_load113 = load i24 %empty_56"   --->   Operation 1248 'load' 'p_load113' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%p_load111 = load i24 %empty_57"   --->   Operation 1249 'load' 'p_load111' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%p_load109 = load i24 %empty_58"   --->   Operation 1250 'load' 'p_load109' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%p_load107 = load i24 %empty_59"   --->   Operation 1251 'load' 'p_load107' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%p_load105 = load i24 %empty_60"   --->   Operation 1252 'load' 'p_load105' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%p_load103 = load i24 %empty_61"   --->   Operation 1253 'load' 'p_load103' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%p_load101 = load i24 %empty_62"   --->   Operation 1254 'load' 'p_load101' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%p_load99 = load i24 %empty_63"   --->   Operation 1255 'load' 'p_load99' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%p_load97 = load i24 %empty_64"   --->   Operation 1256 'load' 'p_load97' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%p_load95 = load i24 %empty_65"   --->   Operation 1257 'load' 'p_load95' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%p_load93 = load i24 %empty_66"   --->   Operation 1258 'load' 'p_load93' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%p_load91 = load i24 %empty_67"   --->   Operation 1259 'load' 'p_load91' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%p_load89 = load i24 %empty_68"   --->   Operation 1260 'load' 'p_load89' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%p_load87 = load i24 %empty_69"   --->   Operation 1261 'load' 'p_load87' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%p_load85 = load i24 %empty_70"   --->   Operation 1262 'load' 'p_load85' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%p_load83 = load i24 %empty_71"   --->   Operation 1263 'load' 'p_load83' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%p_load81 = load i24 %empty_72"   --->   Operation 1264 'load' 'p_load81' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%p_load79 = load i24 %empty_73"   --->   Operation 1265 'load' 'p_load79' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%p_load77 = load i24 %empty_74"   --->   Operation 1266 'load' 'p_load77' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%p_load75 = load i24 %empty_75"   --->   Operation 1267 'load' 'p_load75' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%p_load73 = load i24 %empty_76"   --->   Operation 1268 'load' 'p_load73' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%p_load71 = load i24 %empty_77"   --->   Operation 1269 'load' 'p_load71' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%p_load69 = load i24 %empty_78"   --->   Operation 1270 'load' 'p_load69' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%p_load67 = load i24 %empty_79"   --->   Operation 1271 'load' 'p_load67' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%p_load65 = load i24 %empty_80"   --->   Operation 1272 'load' 'p_load65' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load65"   --->   Operation 1273 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out1, i24 %p_load67"   --->   Operation 1274 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out2, i24 %p_load69"   --->   Operation 1275 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out3, i24 %p_load71"   --->   Operation 1276 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out4, i24 %p_load73"   --->   Operation 1277 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out5, i24 %p_load75"   --->   Operation 1278 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out6, i24 %p_load77"   --->   Operation 1279 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out7, i24 %p_load79"   --->   Operation 1280 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out8, i24 %p_load81"   --->   Operation 1281 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out9, i24 %p_load83"   --->   Operation 1282 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out10, i24 %p_load85"   --->   Operation 1283 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out11, i24 %p_load87"   --->   Operation 1284 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out12, i24 %p_load89"   --->   Operation 1285 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out13, i24 %p_load91"   --->   Operation 1286 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out14, i24 %p_load93"   --->   Operation 1287 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out15, i24 %p_load95"   --->   Operation 1288 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out16, i24 %p_load97"   --->   Operation 1289 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out17, i24 %p_load99"   --->   Operation 1290 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out18, i24 %p_load101"   --->   Operation 1291 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out19, i24 %p_load103"   --->   Operation 1292 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out20, i24 %p_load105"   --->   Operation 1293 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out21, i24 %p_load107"   --->   Operation 1294 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out22, i24 %p_load109"   --->   Operation 1295 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out23, i24 %p_load111"   --->   Operation 1296 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out24, i24 %p_load113"   --->   Operation 1297 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out25, i24 %p_load115"   --->   Operation 1298 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out26, i24 %p_load117"   --->   Operation 1299 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out27, i24 %p_load119"   --->   Operation 1300 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out28, i24 %p_load121"   --->   Operation 1301 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out29, i24 %p_load123"   --->   Operation 1302 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out30, i24 %p_load125"   --->   Operation 1303 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out31, i24 %p_load127"   --->   Operation 1304 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out32, i24 %p_load129"   --->   Operation 1305 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out33, i24 %p_load131"   --->   Operation 1306 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out34, i24 %p_load133"   --->   Operation 1307 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out35, i24 %p_load135"   --->   Operation 1308 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out36, i24 %p_load137"   --->   Operation 1309 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out37, i24 %p_load139"   --->   Operation 1310 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out38, i24 %p_load141"   --->   Operation 1311 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out39, i24 %p_load143"   --->   Operation 1312 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out40, i24 %p_load145"   --->   Operation 1313 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out41, i24 %p_load147"   --->   Operation 1314 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out42, i24 %p_load149"   --->   Operation 1315 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out43, i24 %p_load151"   --->   Operation 1316 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out44, i24 %p_load153"   --->   Operation 1317 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out45, i24 %p_load155"   --->   Operation 1318 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out46, i24 %p_load157"   --->   Operation 1319 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out47, i24 %p_load159"   --->   Operation 1320 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out48, i24 %p_load161"   --->   Operation 1321 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out49, i24 %p_load163"   --->   Operation 1322 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out50, i24 %p_load165"   --->   Operation 1323 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out51, i24 %p_load167"   --->   Operation 1324 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out52, i24 %p_load169"   --->   Operation 1325 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out53, i24 %p_load171"   --->   Operation 1326 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out54, i24 %p_load173"   --->   Operation 1327 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out55, i24 %p_load175"   --->   Operation 1328 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out56, i24 %p_load177"   --->   Operation 1329 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out57, i24 %p_load179"   --->   Operation 1330 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out58, i24 %p_load181"   --->   Operation 1331 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out59, i24 %p_load183"   --->   Operation 1332 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out60, i24 %p_load185"   --->   Operation 1333 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out61, i24 %p_load187"   --->   Operation 1334 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out62, i24 %p_load189"   --->   Operation 1335 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out63, i24 %p_load191"   --->   Operation 1336 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 1337 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_load190 = load i24 %empty" [top.cpp:60]   --->   Operation 169 'load' 'p_load190' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_load188 = load i24 %empty_18" [top.cpp:60]   --->   Operation 170 'load' 'p_load188' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_load186 = load i24 %empty_19" [top.cpp:60]   --->   Operation 171 'load' 'p_load186' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_load184 = load i24 %empty_20" [top.cpp:60]   --->   Operation 172 'load' 'p_load184' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_load182 = load i24 %empty_21" [top.cpp:60]   --->   Operation 173 'load' 'p_load182' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_load180 = load i24 %empty_22" [top.cpp:60]   --->   Operation 174 'load' 'p_load180' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%p_load178 = load i24 %empty_23" [top.cpp:60]   --->   Operation 175 'load' 'p_load178' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%p_load176 = load i24 %empty_24" [top.cpp:60]   --->   Operation 176 'load' 'p_load176' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_528 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 2" [top.cpp:60]   --->   Operation 177 'bitconcatenate' 'tmp_528' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i12 %tmp_528" [top.cpp:60]   --->   Operation 178 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_2" [top.cpp:60]   --->   Operation 179 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_529 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 3" [top.cpp:60]   --->   Operation 180 'bitconcatenate' 'tmp_529' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i12 %tmp_529" [top.cpp:60]   --->   Operation 181 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_3" [top.cpp:60]   --->   Operation 182 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_2" [top.cpp:60]   --->   Operation 183 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_3" [top.cpp:60]   --->   Operation 184 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_2" [top.cpp:60]   --->   Operation 185 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_3" [top.cpp:60]   --->   Operation 186 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_2" [top.cpp:60]   --->   Operation 187 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_3" [top.cpp:60]   --->   Operation 188 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i24 %p_load190" [top.cpp:60]   --->   Operation 189 'sext' 'sext_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:60]   --->   Operation 190 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:60]   --->   Operation 191 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.10ns)   --->   "%add_ln60 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load, i24 %p_load190" [top.cpp:60]   --->   Operation 192 'add' 'add_ln60' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (1.10ns)   --->   "%add_ln60_1 = add i25 %sext_ln60_1, i25 %sext_ln60" [top.cpp:60]   --->   Operation 193 'add' 'add_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_1, i32 24" [top.cpp:60]   --->   Operation 194 'bitselect' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60, i32 23" [top.cpp:60]   --->   Operation 195 'bitselect' 'tmp_525' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%xor_ln60 = xor i1 %tmp, i1 1" [top.cpp:60]   --->   Operation 196 'xor' 'xor_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%and_ln60 = and i1 %tmp_525, i1 %xor_ln60" [top.cpp:60]   --->   Operation 197 'and' 'and_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%xor_ln60_1 = xor i1 %tmp, i1 %tmp_525" [top.cpp:60]   --->   Operation 198 'xor' 'xor_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%select_ln60 = select i1 %and_ln60, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 199 'select' 'select_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_1 = select i1 %xor_ln60_1, i24 %select_ln60, i24 %add_ln60" [top.cpp:60]   --->   Operation 200 'select' 'select_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i24 %p_load188" [top.cpp:60]   --->   Operation 201 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:60]   --->   Operation 202 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:60]   --->   Operation 203 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.10ns)   --->   "%add_ln60_2 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load, i24 %p_load188" [top.cpp:60]   --->   Operation 204 'add' 'add_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (1.10ns)   --->   "%add_ln60_3 = add i25 %sext_ln60_3, i25 %sext_ln60_2" [top.cpp:60]   --->   Operation 205 'add' 'add_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_3, i32 24" [top.cpp:60]   --->   Operation 206 'bitselect' 'tmp_526' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_2, i32 23" [top.cpp:60]   --->   Operation 207 'bitselect' 'tmp_542' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_3)   --->   "%xor_ln60_2 = xor i1 %tmp_526, i1 1" [top.cpp:60]   --->   Operation 208 'xor' 'xor_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_3)   --->   "%and_ln60_1 = and i1 %tmp_542, i1 %xor_ln60_2" [top.cpp:60]   --->   Operation 209 'and' 'and_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_3)   --->   "%xor_ln60_3 = xor i1 %tmp_526, i1 %tmp_542" [top.cpp:60]   --->   Operation 210 'xor' 'xor_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_3)   --->   "%select_ln60_2 = select i1 %and_ln60_1, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 211 'select' 'select_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_3 = select i1 %xor_ln60_3, i24 %select_ln60_2, i24 %add_ln60_2" [top.cpp:60]   --->   Operation 212 'select' 'select_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i24 %p_load186" [top.cpp:60]   --->   Operation 213 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:60]   --->   Operation 214 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:60]   --->   Operation 215 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.10ns)   --->   "%add_ln60_4 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load, i24 %p_load186" [top.cpp:60]   --->   Operation 216 'add' 'add_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (1.10ns)   --->   "%add_ln60_5 = add i25 %sext_ln60_5, i25 %sext_ln60_4" [top.cpp:60]   --->   Operation 217 'add' 'add_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_5, i32 24" [top.cpp:60]   --->   Operation 218 'bitselect' 'tmp_543' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_4, i32 23" [top.cpp:60]   --->   Operation 219 'bitselect' 'tmp_544' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_5)   --->   "%xor_ln60_4 = xor i1 %tmp_543, i1 1" [top.cpp:60]   --->   Operation 220 'xor' 'xor_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_5)   --->   "%and_ln60_2 = and i1 %tmp_544, i1 %xor_ln60_4" [top.cpp:60]   --->   Operation 221 'and' 'and_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_5)   --->   "%xor_ln60_5 = xor i1 %tmp_543, i1 %tmp_544" [top.cpp:60]   --->   Operation 222 'xor' 'xor_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_5)   --->   "%select_ln60_4 = select i1 %and_ln60_2, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 223 'select' 'select_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_5 = select i1 %xor_ln60_5, i24 %select_ln60_4, i24 %add_ln60_4" [top.cpp:60]   --->   Operation 224 'select' 'select_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i24 %p_load184" [top.cpp:60]   --->   Operation 225 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 226 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:60]   --->   Operation 226 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:60]   --->   Operation 227 'sext' 'sext_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.10ns)   --->   "%add_ln60_6 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load, i24 %p_load184" [top.cpp:60]   --->   Operation 228 'add' 'add_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (1.10ns)   --->   "%add_ln60_7 = add i25 %sext_ln60_7, i25 %sext_ln60_6" [top.cpp:60]   --->   Operation 229 'add' 'add_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_7, i32 24" [top.cpp:60]   --->   Operation 230 'bitselect' 'tmp_545' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_6, i32 23" [top.cpp:60]   --->   Operation 231 'bitselect' 'tmp_546' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_7)   --->   "%xor_ln60_6 = xor i1 %tmp_545, i1 1" [top.cpp:60]   --->   Operation 232 'xor' 'xor_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_7)   --->   "%and_ln60_3 = and i1 %tmp_546, i1 %xor_ln60_6" [top.cpp:60]   --->   Operation 233 'and' 'and_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_7)   --->   "%xor_ln60_7 = xor i1 %tmp_545, i1 %tmp_546" [top.cpp:60]   --->   Operation 234 'xor' 'xor_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_7)   --->   "%select_ln60_6 = select i1 %and_ln60_3, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 235 'select' 'select_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_7 = select i1 %xor_ln60_7, i24 %select_ln60_6, i24 %add_ln60_6" [top.cpp:60]   --->   Operation 236 'select' 'select_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i24 %p_load182" [top.cpp:60]   --->   Operation 237 'sext' 'sext_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1" [top.cpp:60]   --->   Operation 238 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1" [top.cpp:60]   --->   Operation 239 'sext' 'sext_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.10ns)   --->   "%add_ln60_8 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1, i24 %p_load182" [top.cpp:60]   --->   Operation 240 'add' 'add_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (1.10ns)   --->   "%add_ln60_9 = add i25 %sext_ln60_9, i25 %sext_ln60_8" [top.cpp:60]   --->   Operation 241 'add' 'add_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_9, i32 24" [top.cpp:60]   --->   Operation 242 'bitselect' 'tmp_547' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_8, i32 23" [top.cpp:60]   --->   Operation 243 'bitselect' 'tmp_548' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_9)   --->   "%xor_ln60_8 = xor i1 %tmp_547, i1 1" [top.cpp:60]   --->   Operation 244 'xor' 'xor_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_9)   --->   "%and_ln60_4 = and i1 %tmp_548, i1 %xor_ln60_8" [top.cpp:60]   --->   Operation 245 'and' 'and_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_9)   --->   "%xor_ln60_9 = xor i1 %tmp_547, i1 %tmp_548" [top.cpp:60]   --->   Operation 246 'xor' 'xor_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_9)   --->   "%select_ln60_8 = select i1 %and_ln60_4, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 247 'select' 'select_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_9 = select i1 %xor_ln60_9, i24 %select_ln60_8, i24 %add_ln60_8" [top.cpp:60]   --->   Operation 248 'select' 'select_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i24 %p_load180" [top.cpp:60]   --->   Operation 249 'sext' 'sext_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 250 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1" [top.cpp:60]   --->   Operation 250 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1" [top.cpp:60]   --->   Operation 251 'sext' 'sext_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.10ns)   --->   "%add_ln60_10 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1, i24 %p_load180" [top.cpp:60]   --->   Operation 252 'add' 'add_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (1.10ns)   --->   "%add_ln60_11 = add i25 %sext_ln60_11, i25 %sext_ln60_10" [top.cpp:60]   --->   Operation 253 'add' 'add_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_11, i32 24" [top.cpp:60]   --->   Operation 254 'bitselect' 'tmp_549' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_10, i32 23" [top.cpp:60]   --->   Operation 255 'bitselect' 'tmp_550' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_11)   --->   "%xor_ln60_10 = xor i1 %tmp_549, i1 1" [top.cpp:60]   --->   Operation 256 'xor' 'xor_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_11)   --->   "%and_ln60_5 = and i1 %tmp_550, i1 %xor_ln60_10" [top.cpp:60]   --->   Operation 257 'and' 'and_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_11)   --->   "%xor_ln60_11 = xor i1 %tmp_549, i1 %tmp_550" [top.cpp:60]   --->   Operation 258 'xor' 'xor_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_11)   --->   "%select_ln60_10 = select i1 %and_ln60_5, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 259 'select' 'select_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_11 = select i1 %xor_ln60_11, i24 %select_ln60_10, i24 %add_ln60_10" [top.cpp:60]   --->   Operation 260 'select' 'select_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i24 %p_load178" [top.cpp:60]   --->   Operation 261 'sext' 'sext_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 262 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1" [top.cpp:60]   --->   Operation 262 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1" [top.cpp:60]   --->   Operation 263 'sext' 'sext_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.10ns)   --->   "%add_ln60_12 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1, i24 %p_load178" [top.cpp:60]   --->   Operation 264 'add' 'add_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (1.10ns)   --->   "%add_ln60_13 = add i25 %sext_ln60_13, i25 %sext_ln60_12" [top.cpp:60]   --->   Operation 265 'add' 'add_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_13, i32 24" [top.cpp:60]   --->   Operation 266 'bitselect' 'tmp_551' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_12, i32 23" [top.cpp:60]   --->   Operation 267 'bitselect' 'tmp_552' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_13)   --->   "%xor_ln60_12 = xor i1 %tmp_551, i1 1" [top.cpp:60]   --->   Operation 268 'xor' 'xor_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_13)   --->   "%and_ln60_6 = and i1 %tmp_552, i1 %xor_ln60_12" [top.cpp:60]   --->   Operation 269 'and' 'and_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_13)   --->   "%xor_ln60_13 = xor i1 %tmp_551, i1 %tmp_552" [top.cpp:60]   --->   Operation 270 'xor' 'xor_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_13)   --->   "%select_ln60_12 = select i1 %and_ln60_6, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 271 'select' 'select_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_13 = select i1 %xor_ln60_13, i24 %select_ln60_12, i24 %add_ln60_12" [top.cpp:60]   --->   Operation 272 'select' 'select_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i24 %p_load176" [top.cpp:60]   --->   Operation 273 'sext' 'sext_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 274 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1" [top.cpp:60]   --->   Operation 274 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1" [top.cpp:60]   --->   Operation 275 'sext' 'sext_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.10ns)   --->   "%add_ln60_14 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1, i24 %p_load176" [top.cpp:60]   --->   Operation 276 'add' 'add_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (1.10ns)   --->   "%add_ln60_15 = add i25 %sext_ln60_15, i25 %sext_ln60_14" [top.cpp:60]   --->   Operation 277 'add' 'add_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_15, i32 24" [top.cpp:60]   --->   Operation 278 'bitselect' 'tmp_553' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_14, i32 23" [top.cpp:60]   --->   Operation 279 'bitselect' 'tmp_554' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_15)   --->   "%xor_ln60_14 = xor i1 %tmp_553, i1 1" [top.cpp:60]   --->   Operation 280 'xor' 'xor_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_15)   --->   "%and_ln60_7 = and i1 %tmp_554, i1 %xor_ln60_14" [top.cpp:60]   --->   Operation 281 'and' 'and_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_15)   --->   "%xor_ln60_15 = xor i1 %tmp_553, i1 %tmp_554" [top.cpp:60]   --->   Operation 282 'xor' 'xor_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_15)   --->   "%select_ln60_14 = select i1 %and_ln60_7, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 283 'select' 'select_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_15 = select i1 %xor_ln60_15, i24 %select_ln60_14, i24 %add_ln60_14" [top.cpp:60]   --->   Operation 284 'select' 'select_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2" [top.cpp:60]   --->   Operation 285 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 286 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2" [top.cpp:60]   --->   Operation 286 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 287 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2" [top.cpp:60]   --->   Operation 287 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 288 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2" [top.cpp:60]   --->   Operation 288 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 289 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3" [top.cpp:60]   --->   Operation 289 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 290 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3" [top.cpp:60]   --->   Operation 290 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 291 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3" [top.cpp:60]   --->   Operation 291 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 292 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3" [top.cpp:60]   --->   Operation 292 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 293 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_15, i24 %empty_24" [top.cpp:60]   --->   Operation 293 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 294 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_13, i24 %empty_23" [top.cpp:60]   --->   Operation 294 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 295 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_11, i24 %empty_22" [top.cpp:60]   --->   Operation 295 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 296 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_9, i24 %empty_21" [top.cpp:60]   --->   Operation 296 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 297 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_7, i24 %empty_20" [top.cpp:60]   --->   Operation 297 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 298 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_5, i24 %empty_19" [top.cpp:60]   --->   Operation 298 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 299 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_3, i24 %empty_18" [top.cpp:60]   --->   Operation 299 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_2 : Operation 300 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_1, i24 %empty" [top.cpp:60]   --->   Operation 300 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_load174 = load i24 %empty_25" [top.cpp:60]   --->   Operation 301 'load' 'p_load174' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_load172 = load i24 %empty_26" [top.cpp:60]   --->   Operation 302 'load' 'p_load172' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%p_load170 = load i24 %empty_27" [top.cpp:60]   --->   Operation 303 'load' 'p_load170' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%p_load168 = load i24 %empty_28" [top.cpp:60]   --->   Operation 304 'load' 'p_load168' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%p_load166 = load i24 %empty_29" [top.cpp:60]   --->   Operation 305 'load' 'p_load166' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%p_load164 = load i24 %empty_30" [top.cpp:60]   --->   Operation 306 'load' 'p_load164' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%p_load162 = load i24 %empty_31" [top.cpp:60]   --->   Operation 307 'load' 'p_load162' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%p_load160 = load i24 %empty_32" [top.cpp:60]   --->   Operation 308 'load' 'p_load160' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_530 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 4" [top.cpp:60]   --->   Operation 309 'bitconcatenate' 'tmp_530' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i12 %tmp_530" [top.cpp:60]   --->   Operation 310 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_4" [top.cpp:60]   --->   Operation 311 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_531 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 5" [top.cpp:60]   --->   Operation 312 'bitconcatenate' 'tmp_531' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i12 %tmp_531" [top.cpp:60]   --->   Operation 313 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_5" [top.cpp:60]   --->   Operation 314 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_4" [top.cpp:60]   --->   Operation 315 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_5" [top.cpp:60]   --->   Operation 316 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_4" [top.cpp:60]   --->   Operation 317 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_5" [top.cpp:60]   --->   Operation 318 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_4" [top.cpp:60]   --->   Operation 319 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_5" [top.cpp:60]   --->   Operation 320 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i24 %p_load174" [top.cpp:60]   --->   Operation 321 'sext' 'sext_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 322 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2" [top.cpp:60]   --->   Operation 322 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2" [top.cpp:60]   --->   Operation 323 'sext' 'sext_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (1.10ns)   --->   "%add_ln60_16 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2, i24 %p_load174" [top.cpp:60]   --->   Operation 324 'add' 'add_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (1.10ns)   --->   "%add_ln60_17 = add i25 %sext_ln60_17, i25 %sext_ln60_16" [top.cpp:60]   --->   Operation 325 'add' 'add_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_17, i32 24" [top.cpp:60]   --->   Operation 326 'bitselect' 'tmp_555' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_16, i32 23" [top.cpp:60]   --->   Operation 327 'bitselect' 'tmp_556' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_17)   --->   "%xor_ln60_16 = xor i1 %tmp_555, i1 1" [top.cpp:60]   --->   Operation 328 'xor' 'xor_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_17)   --->   "%and_ln60_8 = and i1 %tmp_556, i1 %xor_ln60_16" [top.cpp:60]   --->   Operation 329 'and' 'and_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_17)   --->   "%xor_ln60_17 = xor i1 %tmp_555, i1 %tmp_556" [top.cpp:60]   --->   Operation 330 'xor' 'xor_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_17)   --->   "%select_ln60_16 = select i1 %and_ln60_8, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 331 'select' 'select_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_17 = select i1 %xor_ln60_17, i24 %select_ln60_16, i24 %add_ln60_16" [top.cpp:60]   --->   Operation 332 'select' 'select_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln60_18 = sext i24 %p_load172" [top.cpp:60]   --->   Operation 333 'sext' 'sext_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 334 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2" [top.cpp:60]   --->   Operation 334 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln60_19 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2" [top.cpp:60]   --->   Operation 335 'sext' 'sext_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (1.10ns)   --->   "%add_ln60_18 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2, i24 %p_load172" [top.cpp:60]   --->   Operation 336 'add' 'add_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (1.10ns)   --->   "%add_ln60_19 = add i25 %sext_ln60_19, i25 %sext_ln60_18" [top.cpp:60]   --->   Operation 337 'add' 'add_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_19, i32 24" [top.cpp:60]   --->   Operation 338 'bitselect' 'tmp_557' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_18, i32 23" [top.cpp:60]   --->   Operation 339 'bitselect' 'tmp_558' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_19)   --->   "%xor_ln60_18 = xor i1 %tmp_557, i1 1" [top.cpp:60]   --->   Operation 340 'xor' 'xor_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_19)   --->   "%and_ln60_9 = and i1 %tmp_558, i1 %xor_ln60_18" [top.cpp:60]   --->   Operation 341 'and' 'and_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_19)   --->   "%xor_ln60_19 = xor i1 %tmp_557, i1 %tmp_558" [top.cpp:60]   --->   Operation 342 'xor' 'xor_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_19)   --->   "%select_ln60_18 = select i1 %and_ln60_9, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 343 'select' 'select_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_19 = select i1 %xor_ln60_19, i24 %select_ln60_18, i24 %add_ln60_18" [top.cpp:60]   --->   Operation 344 'select' 'select_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln60_20 = sext i24 %p_load170" [top.cpp:60]   --->   Operation 345 'sext' 'sext_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 346 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2" [top.cpp:60]   --->   Operation 346 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln60_21 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2" [top.cpp:60]   --->   Operation 347 'sext' 'sext_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (1.10ns)   --->   "%add_ln60_20 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2, i24 %p_load170" [top.cpp:60]   --->   Operation 348 'add' 'add_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (1.10ns)   --->   "%add_ln60_21 = add i25 %sext_ln60_21, i25 %sext_ln60_20" [top.cpp:60]   --->   Operation 349 'add' 'add_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_21, i32 24" [top.cpp:60]   --->   Operation 350 'bitselect' 'tmp_559' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_20, i32 23" [top.cpp:60]   --->   Operation 351 'bitselect' 'tmp_560' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_21)   --->   "%xor_ln60_20 = xor i1 %tmp_559, i1 1" [top.cpp:60]   --->   Operation 352 'xor' 'xor_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_21)   --->   "%and_ln60_10 = and i1 %tmp_560, i1 %xor_ln60_20" [top.cpp:60]   --->   Operation 353 'and' 'and_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_21)   --->   "%xor_ln60_21 = xor i1 %tmp_559, i1 %tmp_560" [top.cpp:60]   --->   Operation 354 'xor' 'xor_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_21)   --->   "%select_ln60_20 = select i1 %and_ln60_10, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 355 'select' 'select_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_21 = select i1 %xor_ln60_21, i24 %select_ln60_20, i24 %add_ln60_20" [top.cpp:60]   --->   Operation 356 'select' 'select_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln60_22 = sext i24 %p_load168" [top.cpp:60]   --->   Operation 357 'sext' 'sext_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 358 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2" [top.cpp:60]   --->   Operation 358 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln60_23 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2" [top.cpp:60]   --->   Operation 359 'sext' 'sext_ln60_23' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (1.10ns)   --->   "%add_ln60_22 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2, i24 %p_load168" [top.cpp:60]   --->   Operation 360 'add' 'add_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (1.10ns)   --->   "%add_ln60_23 = add i25 %sext_ln60_23, i25 %sext_ln60_22" [top.cpp:60]   --->   Operation 361 'add' 'add_ln60_23' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_23, i32 24" [top.cpp:60]   --->   Operation 362 'bitselect' 'tmp_561' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_22, i32 23" [top.cpp:60]   --->   Operation 363 'bitselect' 'tmp_562' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_23)   --->   "%xor_ln60_22 = xor i1 %tmp_561, i1 1" [top.cpp:60]   --->   Operation 364 'xor' 'xor_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_23)   --->   "%and_ln60_11 = and i1 %tmp_562, i1 %xor_ln60_22" [top.cpp:60]   --->   Operation 365 'and' 'and_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_23)   --->   "%xor_ln60_23 = xor i1 %tmp_561, i1 %tmp_562" [top.cpp:60]   --->   Operation 366 'xor' 'xor_ln60_23' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_23)   --->   "%select_ln60_22 = select i1 %and_ln60_11, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 367 'select' 'select_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_23 = select i1 %xor_ln60_23, i24 %select_ln60_22, i24 %add_ln60_22" [top.cpp:60]   --->   Operation 368 'select' 'select_ln60_23' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln60_24 = sext i24 %p_load166" [top.cpp:60]   --->   Operation 369 'sext' 'sext_ln60_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 370 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3" [top.cpp:60]   --->   Operation 370 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln60_25 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3" [top.cpp:60]   --->   Operation 371 'sext' 'sext_ln60_25' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (1.10ns)   --->   "%add_ln60_24 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3, i24 %p_load166" [top.cpp:60]   --->   Operation 372 'add' 'add_ln60_24' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (1.10ns)   --->   "%add_ln60_25 = add i25 %sext_ln60_25, i25 %sext_ln60_24" [top.cpp:60]   --->   Operation 373 'add' 'add_ln60_25' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_25, i32 24" [top.cpp:60]   --->   Operation 374 'bitselect' 'tmp_563' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_24, i32 23" [top.cpp:60]   --->   Operation 375 'bitselect' 'tmp_564' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_25)   --->   "%xor_ln60_24 = xor i1 %tmp_563, i1 1" [top.cpp:60]   --->   Operation 376 'xor' 'xor_ln60_24' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_25)   --->   "%and_ln60_12 = and i1 %tmp_564, i1 %xor_ln60_24" [top.cpp:60]   --->   Operation 377 'and' 'and_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_25)   --->   "%xor_ln60_25 = xor i1 %tmp_563, i1 %tmp_564" [top.cpp:60]   --->   Operation 378 'xor' 'xor_ln60_25' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_25)   --->   "%select_ln60_24 = select i1 %and_ln60_12, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 379 'select' 'select_ln60_24' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_25 = select i1 %xor_ln60_25, i24 %select_ln60_24, i24 %add_ln60_24" [top.cpp:60]   --->   Operation 380 'select' 'select_ln60_25' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln60_26 = sext i24 %p_load164" [top.cpp:60]   --->   Operation 381 'sext' 'sext_ln60_26' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 382 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3" [top.cpp:60]   --->   Operation 382 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln60_27 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3" [top.cpp:60]   --->   Operation 383 'sext' 'sext_ln60_27' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (1.10ns)   --->   "%add_ln60_26 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3, i24 %p_load164" [top.cpp:60]   --->   Operation 384 'add' 'add_ln60_26' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (1.10ns)   --->   "%add_ln60_27 = add i25 %sext_ln60_27, i25 %sext_ln60_26" [top.cpp:60]   --->   Operation 385 'add' 'add_ln60_27' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_27, i32 24" [top.cpp:60]   --->   Operation 386 'bitselect' 'tmp_565' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_26, i32 23" [top.cpp:60]   --->   Operation 387 'bitselect' 'tmp_566' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_27)   --->   "%xor_ln60_26 = xor i1 %tmp_565, i1 1" [top.cpp:60]   --->   Operation 388 'xor' 'xor_ln60_26' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_27)   --->   "%and_ln60_13 = and i1 %tmp_566, i1 %xor_ln60_26" [top.cpp:60]   --->   Operation 389 'and' 'and_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_27)   --->   "%xor_ln60_27 = xor i1 %tmp_565, i1 %tmp_566" [top.cpp:60]   --->   Operation 390 'xor' 'xor_ln60_27' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_27)   --->   "%select_ln60_26 = select i1 %and_ln60_13, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 391 'select' 'select_ln60_26' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_27 = select i1 %xor_ln60_27, i24 %select_ln60_26, i24 %add_ln60_26" [top.cpp:60]   --->   Operation 392 'select' 'select_ln60_27' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln60_28 = sext i24 %p_load162" [top.cpp:60]   --->   Operation 393 'sext' 'sext_ln60_28' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 394 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3" [top.cpp:60]   --->   Operation 394 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln60_29 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3" [top.cpp:60]   --->   Operation 395 'sext' 'sext_ln60_29' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (1.10ns)   --->   "%add_ln60_28 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3, i24 %p_load162" [top.cpp:60]   --->   Operation 396 'add' 'add_ln60_28' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (1.10ns)   --->   "%add_ln60_29 = add i25 %sext_ln60_29, i25 %sext_ln60_28" [top.cpp:60]   --->   Operation 397 'add' 'add_ln60_29' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_29, i32 24" [top.cpp:60]   --->   Operation 398 'bitselect' 'tmp_567' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_28, i32 23" [top.cpp:60]   --->   Operation 399 'bitselect' 'tmp_568' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_29)   --->   "%xor_ln60_28 = xor i1 %tmp_567, i1 1" [top.cpp:60]   --->   Operation 400 'xor' 'xor_ln60_28' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_29)   --->   "%and_ln60_14 = and i1 %tmp_568, i1 %xor_ln60_28" [top.cpp:60]   --->   Operation 401 'and' 'and_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_29)   --->   "%xor_ln60_29 = xor i1 %tmp_567, i1 %tmp_568" [top.cpp:60]   --->   Operation 402 'xor' 'xor_ln60_29' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_29)   --->   "%select_ln60_28 = select i1 %and_ln60_14, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 403 'select' 'select_ln60_28' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_29 = select i1 %xor_ln60_29, i24 %select_ln60_28, i24 %add_ln60_28" [top.cpp:60]   --->   Operation 404 'select' 'select_ln60_29' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln60_30 = sext i24 %p_load160" [top.cpp:60]   --->   Operation 405 'sext' 'sext_ln60_30' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 406 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3" [top.cpp:60]   --->   Operation 406 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln60_31 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3" [top.cpp:60]   --->   Operation 407 'sext' 'sext_ln60_31' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (1.10ns)   --->   "%add_ln60_30 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3, i24 %p_load160" [top.cpp:60]   --->   Operation 408 'add' 'add_ln60_30' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (1.10ns)   --->   "%add_ln60_31 = add i25 %sext_ln60_31, i25 %sext_ln60_30" [top.cpp:60]   --->   Operation 409 'add' 'add_ln60_31' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_31, i32 24" [top.cpp:60]   --->   Operation 410 'bitselect' 'tmp_569' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_30, i32 23" [top.cpp:60]   --->   Operation 411 'bitselect' 'tmp_570' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_31)   --->   "%xor_ln60_30 = xor i1 %tmp_569, i1 1" [top.cpp:60]   --->   Operation 412 'xor' 'xor_ln60_30' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_31)   --->   "%and_ln60_15 = and i1 %tmp_570, i1 %xor_ln60_30" [top.cpp:60]   --->   Operation 413 'and' 'and_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_31)   --->   "%xor_ln60_31 = xor i1 %tmp_569, i1 %tmp_570" [top.cpp:60]   --->   Operation 414 'xor' 'xor_ln60_31' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_31)   --->   "%select_ln60_30 = select i1 %and_ln60_15, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 415 'select' 'select_ln60_30' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_31 = select i1 %xor_ln60_31, i24 %select_ln60_30, i24 %add_ln60_30" [top.cpp:60]   --->   Operation 416 'select' 'select_ln60_31' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 417 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4" [top.cpp:60]   --->   Operation 417 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 418 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4" [top.cpp:60]   --->   Operation 418 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 419 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4" [top.cpp:60]   --->   Operation 419 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 420 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4" [top.cpp:60]   --->   Operation 420 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 421 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5" [top.cpp:60]   --->   Operation 421 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 422 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5" [top.cpp:60]   --->   Operation 422 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 423 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5" [top.cpp:60]   --->   Operation 423 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 424 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5" [top.cpp:60]   --->   Operation 424 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 425 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_31, i24 %empty_32" [top.cpp:60]   --->   Operation 425 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 426 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_29, i24 %empty_31" [top.cpp:60]   --->   Operation 426 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 427 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_27, i24 %empty_30" [top.cpp:60]   --->   Operation 427 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 428 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_25, i24 %empty_29" [top.cpp:60]   --->   Operation 428 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 429 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_23, i24 %empty_28" [top.cpp:60]   --->   Operation 429 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 430 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_21, i24 %empty_27" [top.cpp:60]   --->   Operation 430 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 431 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_19, i24 %empty_26" [top.cpp:60]   --->   Operation 431 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_3 : Operation 432 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_17, i24 %empty_25" [top.cpp:60]   --->   Operation 432 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%p_load158 = load i24 %empty_33" [top.cpp:60]   --->   Operation 433 'load' 'p_load158' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%p_load156 = load i24 %empty_34" [top.cpp:60]   --->   Operation 434 'load' 'p_load156' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%p_load154 = load i24 %empty_35" [top.cpp:60]   --->   Operation 435 'load' 'p_load154' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%p_load152 = load i24 %empty_36" [top.cpp:60]   --->   Operation 436 'load' 'p_load152' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%p_load150 = load i24 %empty_37" [top.cpp:60]   --->   Operation 437 'load' 'p_load150' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%p_load148 = load i24 %empty_38" [top.cpp:60]   --->   Operation 438 'load' 'p_load148' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%p_load146 = load i24 %empty_39" [top.cpp:60]   --->   Operation 439 'load' 'p_load146' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%p_load144 = load i24 %empty_40" [top.cpp:60]   --->   Operation 440 'load' 'p_load144' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_532 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 6" [top.cpp:60]   --->   Operation 441 'bitconcatenate' 'tmp_532' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i12 %tmp_532" [top.cpp:60]   --->   Operation 442 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_6" [top.cpp:60]   --->   Operation 443 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_533 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 7" [top.cpp:60]   --->   Operation 444 'bitconcatenate' 'tmp_533' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i12 %tmp_533" [top.cpp:60]   --->   Operation 445 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_7" [top.cpp:60]   --->   Operation 446 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_6" [top.cpp:60]   --->   Operation 447 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_7" [top.cpp:60]   --->   Operation 448 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_6" [top.cpp:60]   --->   Operation 449 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_7" [top.cpp:60]   --->   Operation 450 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_6" [top.cpp:60]   --->   Operation 451 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_7" [top.cpp:60]   --->   Operation 452 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln60_32 = sext i24 %p_load158" [top.cpp:60]   --->   Operation 453 'sext' 'sext_ln60_32' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 454 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4" [top.cpp:60]   --->   Operation 454 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln60_33 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4" [top.cpp:60]   --->   Operation 455 'sext' 'sext_ln60_33' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (1.10ns)   --->   "%add_ln60_32 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4, i24 %p_load158" [top.cpp:60]   --->   Operation 456 'add' 'add_ln60_32' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (1.10ns)   --->   "%add_ln60_33 = add i25 %sext_ln60_33, i25 %sext_ln60_32" [top.cpp:60]   --->   Operation 457 'add' 'add_ln60_33' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_33, i32 24" [top.cpp:60]   --->   Operation 458 'bitselect' 'tmp_571' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_32, i32 23" [top.cpp:60]   --->   Operation 459 'bitselect' 'tmp_572' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_33)   --->   "%xor_ln60_32 = xor i1 %tmp_571, i1 1" [top.cpp:60]   --->   Operation 460 'xor' 'xor_ln60_32' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_33)   --->   "%and_ln60_16 = and i1 %tmp_572, i1 %xor_ln60_32" [top.cpp:60]   --->   Operation 461 'and' 'and_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_33)   --->   "%xor_ln60_33 = xor i1 %tmp_571, i1 %tmp_572" [top.cpp:60]   --->   Operation 462 'xor' 'xor_ln60_33' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_33)   --->   "%select_ln60_32 = select i1 %and_ln60_16, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 463 'select' 'select_ln60_32' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_33 = select i1 %xor_ln60_33, i24 %select_ln60_32, i24 %add_ln60_32" [top.cpp:60]   --->   Operation 464 'select' 'select_ln60_33' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln60_34 = sext i24 %p_load156" [top.cpp:60]   --->   Operation 465 'sext' 'sext_ln60_34' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 466 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4" [top.cpp:60]   --->   Operation 466 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln60_35 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4" [top.cpp:60]   --->   Operation 467 'sext' 'sext_ln60_35' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (1.10ns)   --->   "%add_ln60_34 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4, i24 %p_load156" [top.cpp:60]   --->   Operation 468 'add' 'add_ln60_34' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (1.10ns)   --->   "%add_ln60_35 = add i25 %sext_ln60_35, i25 %sext_ln60_34" [top.cpp:60]   --->   Operation 469 'add' 'add_ln60_35' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_35, i32 24" [top.cpp:60]   --->   Operation 470 'bitselect' 'tmp_573' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_34, i32 23" [top.cpp:60]   --->   Operation 471 'bitselect' 'tmp_574' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_35)   --->   "%xor_ln60_34 = xor i1 %tmp_573, i1 1" [top.cpp:60]   --->   Operation 472 'xor' 'xor_ln60_34' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_35)   --->   "%and_ln60_17 = and i1 %tmp_574, i1 %xor_ln60_34" [top.cpp:60]   --->   Operation 473 'and' 'and_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_35)   --->   "%xor_ln60_35 = xor i1 %tmp_573, i1 %tmp_574" [top.cpp:60]   --->   Operation 474 'xor' 'xor_ln60_35' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_35)   --->   "%select_ln60_34 = select i1 %and_ln60_17, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 475 'select' 'select_ln60_34' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_35 = select i1 %xor_ln60_35, i24 %select_ln60_34, i24 %add_ln60_34" [top.cpp:60]   --->   Operation 476 'select' 'select_ln60_35' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln60_36 = sext i24 %p_load154" [top.cpp:60]   --->   Operation 477 'sext' 'sext_ln60_36' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 478 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4" [top.cpp:60]   --->   Operation 478 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln60_37 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4" [top.cpp:60]   --->   Operation 479 'sext' 'sext_ln60_37' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (1.10ns)   --->   "%add_ln60_36 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4, i24 %p_load154" [top.cpp:60]   --->   Operation 480 'add' 'add_ln60_36' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (1.10ns)   --->   "%add_ln60_37 = add i25 %sext_ln60_37, i25 %sext_ln60_36" [top.cpp:60]   --->   Operation 481 'add' 'add_ln60_37' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_37, i32 24" [top.cpp:60]   --->   Operation 482 'bitselect' 'tmp_575' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_36, i32 23" [top.cpp:60]   --->   Operation 483 'bitselect' 'tmp_576' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_37)   --->   "%xor_ln60_36 = xor i1 %tmp_575, i1 1" [top.cpp:60]   --->   Operation 484 'xor' 'xor_ln60_36' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_37)   --->   "%and_ln60_18 = and i1 %tmp_576, i1 %xor_ln60_36" [top.cpp:60]   --->   Operation 485 'and' 'and_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_37)   --->   "%xor_ln60_37 = xor i1 %tmp_575, i1 %tmp_576" [top.cpp:60]   --->   Operation 486 'xor' 'xor_ln60_37' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_37)   --->   "%select_ln60_36 = select i1 %and_ln60_18, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 487 'select' 'select_ln60_36' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_37 = select i1 %xor_ln60_37, i24 %select_ln60_36, i24 %add_ln60_36" [top.cpp:60]   --->   Operation 488 'select' 'select_ln60_37' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln60_38 = sext i24 %p_load152" [top.cpp:60]   --->   Operation 489 'sext' 'sext_ln60_38' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 490 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4" [top.cpp:60]   --->   Operation 490 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln60_39 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4" [top.cpp:60]   --->   Operation 491 'sext' 'sext_ln60_39' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (1.10ns)   --->   "%add_ln60_38 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4, i24 %p_load152" [top.cpp:60]   --->   Operation 492 'add' 'add_ln60_38' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (1.10ns)   --->   "%add_ln60_39 = add i25 %sext_ln60_39, i25 %sext_ln60_38" [top.cpp:60]   --->   Operation 493 'add' 'add_ln60_39' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_39, i32 24" [top.cpp:60]   --->   Operation 494 'bitselect' 'tmp_577' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_38, i32 23" [top.cpp:60]   --->   Operation 495 'bitselect' 'tmp_578' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_39)   --->   "%xor_ln60_38 = xor i1 %tmp_577, i1 1" [top.cpp:60]   --->   Operation 496 'xor' 'xor_ln60_38' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_39)   --->   "%and_ln60_19 = and i1 %tmp_578, i1 %xor_ln60_38" [top.cpp:60]   --->   Operation 497 'and' 'and_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_39)   --->   "%xor_ln60_39 = xor i1 %tmp_577, i1 %tmp_578" [top.cpp:60]   --->   Operation 498 'xor' 'xor_ln60_39' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_39)   --->   "%select_ln60_38 = select i1 %and_ln60_19, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 499 'select' 'select_ln60_38' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_39 = select i1 %xor_ln60_39, i24 %select_ln60_38, i24 %add_ln60_38" [top.cpp:60]   --->   Operation 500 'select' 'select_ln60_39' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln60_40 = sext i24 %p_load150" [top.cpp:60]   --->   Operation 501 'sext' 'sext_ln60_40' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 502 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5" [top.cpp:60]   --->   Operation 502 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln60_41 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5" [top.cpp:60]   --->   Operation 503 'sext' 'sext_ln60_41' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (1.10ns)   --->   "%add_ln60_40 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5, i24 %p_load150" [top.cpp:60]   --->   Operation 504 'add' 'add_ln60_40' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (1.10ns)   --->   "%add_ln60_41 = add i25 %sext_ln60_41, i25 %sext_ln60_40" [top.cpp:60]   --->   Operation 505 'add' 'add_ln60_41' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_41, i32 24" [top.cpp:60]   --->   Operation 506 'bitselect' 'tmp_579' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_40, i32 23" [top.cpp:60]   --->   Operation 507 'bitselect' 'tmp_580' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_41)   --->   "%xor_ln60_40 = xor i1 %tmp_579, i1 1" [top.cpp:60]   --->   Operation 508 'xor' 'xor_ln60_40' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_41)   --->   "%and_ln60_20 = and i1 %tmp_580, i1 %xor_ln60_40" [top.cpp:60]   --->   Operation 509 'and' 'and_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_41)   --->   "%xor_ln60_41 = xor i1 %tmp_579, i1 %tmp_580" [top.cpp:60]   --->   Operation 510 'xor' 'xor_ln60_41' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_41)   --->   "%select_ln60_40 = select i1 %and_ln60_20, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 511 'select' 'select_ln60_40' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_41 = select i1 %xor_ln60_41, i24 %select_ln60_40, i24 %add_ln60_40" [top.cpp:60]   --->   Operation 512 'select' 'select_ln60_41' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln60_42 = sext i24 %p_load148" [top.cpp:60]   --->   Operation 513 'sext' 'sext_ln60_42' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 514 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5" [top.cpp:60]   --->   Operation 514 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln60_43 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5" [top.cpp:60]   --->   Operation 515 'sext' 'sext_ln60_43' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (1.10ns)   --->   "%add_ln60_42 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5, i24 %p_load148" [top.cpp:60]   --->   Operation 516 'add' 'add_ln60_42' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (1.10ns)   --->   "%add_ln60_43 = add i25 %sext_ln60_43, i25 %sext_ln60_42" [top.cpp:60]   --->   Operation 517 'add' 'add_ln60_43' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_43, i32 24" [top.cpp:60]   --->   Operation 518 'bitselect' 'tmp_581' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_42, i32 23" [top.cpp:60]   --->   Operation 519 'bitselect' 'tmp_582' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_43)   --->   "%xor_ln60_42 = xor i1 %tmp_581, i1 1" [top.cpp:60]   --->   Operation 520 'xor' 'xor_ln60_42' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_43)   --->   "%and_ln60_21 = and i1 %tmp_582, i1 %xor_ln60_42" [top.cpp:60]   --->   Operation 521 'and' 'and_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_43)   --->   "%xor_ln60_43 = xor i1 %tmp_581, i1 %tmp_582" [top.cpp:60]   --->   Operation 522 'xor' 'xor_ln60_43' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_43)   --->   "%select_ln60_42 = select i1 %and_ln60_21, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 523 'select' 'select_ln60_42' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_43 = select i1 %xor_ln60_43, i24 %select_ln60_42, i24 %add_ln60_42" [top.cpp:60]   --->   Operation 524 'select' 'select_ln60_43' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln60_44 = sext i24 %p_load146" [top.cpp:60]   --->   Operation 525 'sext' 'sext_ln60_44' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 526 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5" [top.cpp:60]   --->   Operation 526 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln60_45 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5" [top.cpp:60]   --->   Operation 527 'sext' 'sext_ln60_45' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (1.10ns)   --->   "%add_ln60_44 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5, i24 %p_load146" [top.cpp:60]   --->   Operation 528 'add' 'add_ln60_44' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (1.10ns)   --->   "%add_ln60_45 = add i25 %sext_ln60_45, i25 %sext_ln60_44" [top.cpp:60]   --->   Operation 529 'add' 'add_ln60_45' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_45, i32 24" [top.cpp:60]   --->   Operation 530 'bitselect' 'tmp_583' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_44, i32 23" [top.cpp:60]   --->   Operation 531 'bitselect' 'tmp_584' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_45)   --->   "%xor_ln60_44 = xor i1 %tmp_583, i1 1" [top.cpp:60]   --->   Operation 532 'xor' 'xor_ln60_44' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_45)   --->   "%and_ln60_22 = and i1 %tmp_584, i1 %xor_ln60_44" [top.cpp:60]   --->   Operation 533 'and' 'and_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_45)   --->   "%xor_ln60_45 = xor i1 %tmp_583, i1 %tmp_584" [top.cpp:60]   --->   Operation 534 'xor' 'xor_ln60_45' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_45)   --->   "%select_ln60_44 = select i1 %and_ln60_22, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 535 'select' 'select_ln60_44' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_45 = select i1 %xor_ln60_45, i24 %select_ln60_44, i24 %add_ln60_44" [top.cpp:60]   --->   Operation 536 'select' 'select_ln60_45' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln60_46 = sext i24 %p_load144" [top.cpp:60]   --->   Operation 537 'sext' 'sext_ln60_46' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 538 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5" [top.cpp:60]   --->   Operation 538 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln60_47 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5" [top.cpp:60]   --->   Operation 539 'sext' 'sext_ln60_47' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (1.10ns)   --->   "%add_ln60_46 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5, i24 %p_load144" [top.cpp:60]   --->   Operation 540 'add' 'add_ln60_46' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (1.10ns)   --->   "%add_ln60_47 = add i25 %sext_ln60_47, i25 %sext_ln60_46" [top.cpp:60]   --->   Operation 541 'add' 'add_ln60_47' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_47, i32 24" [top.cpp:60]   --->   Operation 542 'bitselect' 'tmp_585' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_46, i32 23" [top.cpp:60]   --->   Operation 543 'bitselect' 'tmp_586' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_47)   --->   "%xor_ln60_46 = xor i1 %tmp_585, i1 1" [top.cpp:60]   --->   Operation 544 'xor' 'xor_ln60_46' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_47)   --->   "%and_ln60_23 = and i1 %tmp_586, i1 %xor_ln60_46" [top.cpp:60]   --->   Operation 545 'and' 'and_ln60_23' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_47)   --->   "%xor_ln60_47 = xor i1 %tmp_585, i1 %tmp_586" [top.cpp:60]   --->   Operation 546 'xor' 'xor_ln60_47' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_47)   --->   "%select_ln60_46 = select i1 %and_ln60_23, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 547 'select' 'select_ln60_46' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_47 = select i1 %xor_ln60_47, i24 %select_ln60_46, i24 %add_ln60_46" [top.cpp:60]   --->   Operation 548 'select' 'select_ln60_47' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 549 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6" [top.cpp:60]   --->   Operation 549 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 550 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6" [top.cpp:60]   --->   Operation 550 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 551 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6" [top.cpp:60]   --->   Operation 551 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 552 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6" [top.cpp:60]   --->   Operation 552 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 553 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7" [top.cpp:60]   --->   Operation 553 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 554 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7" [top.cpp:60]   --->   Operation 554 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 555 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7" [top.cpp:60]   --->   Operation 555 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 556 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7" [top.cpp:60]   --->   Operation 556 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 557 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_47, i24 %empty_40" [top.cpp:60]   --->   Operation 557 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 558 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_45, i24 %empty_39" [top.cpp:60]   --->   Operation 558 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 559 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_43, i24 %empty_38" [top.cpp:60]   --->   Operation 559 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 560 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_41, i24 %empty_37" [top.cpp:60]   --->   Operation 560 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 561 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_39, i24 %empty_36" [top.cpp:60]   --->   Operation 561 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 562 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_37, i24 %empty_35" [top.cpp:60]   --->   Operation 562 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 563 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_35, i24 %empty_34" [top.cpp:60]   --->   Operation 563 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_4 : Operation 564 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_33, i24 %empty_33" [top.cpp:60]   --->   Operation 564 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 3.38>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%p_load142 = load i24 %empty_41" [top.cpp:60]   --->   Operation 565 'load' 'p_load142' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%p_load140 = load i24 %empty_42" [top.cpp:60]   --->   Operation 566 'load' 'p_load140' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%p_load138 = load i24 %empty_43" [top.cpp:60]   --->   Operation 567 'load' 'p_load138' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%p_load136 = load i24 %empty_44" [top.cpp:60]   --->   Operation 568 'load' 'p_load136' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%p_load134 = load i24 %empty_45" [top.cpp:60]   --->   Operation 569 'load' 'p_load134' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%p_load132 = load i24 %empty_46" [top.cpp:60]   --->   Operation 570 'load' 'p_load132' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%p_load130 = load i24 %empty_47" [top.cpp:60]   --->   Operation 571 'load' 'p_load130' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%p_load128 = load i24 %empty_48" [top.cpp:60]   --->   Operation 572 'load' 'p_load128' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_534 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 8" [top.cpp:60]   --->   Operation 573 'bitconcatenate' 'tmp_534' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i12 %tmp_534" [top.cpp:60]   --->   Operation 574 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_8" [top.cpp:60]   --->   Operation 575 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_535 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 9" [top.cpp:60]   --->   Operation 576 'bitconcatenate' 'tmp_535' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i12 %tmp_535" [top.cpp:60]   --->   Operation 577 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_9" [top.cpp:60]   --->   Operation 578 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_8" [top.cpp:60]   --->   Operation 579 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_9" [top.cpp:60]   --->   Operation 580 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_8" [top.cpp:60]   --->   Operation 581 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_9" [top.cpp:60]   --->   Operation 582 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_8" [top.cpp:60]   --->   Operation 583 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_9" [top.cpp:60]   --->   Operation 584 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln60_48 = sext i24 %p_load142" [top.cpp:60]   --->   Operation 585 'sext' 'sext_ln60_48' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 586 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6" [top.cpp:60]   --->   Operation 586 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln60_49 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6" [top.cpp:60]   --->   Operation 587 'sext' 'sext_ln60_49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (1.10ns)   --->   "%add_ln60_48 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6, i24 %p_load142" [top.cpp:60]   --->   Operation 588 'add' 'add_ln60_48' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (1.10ns)   --->   "%add_ln60_49 = add i25 %sext_ln60_49, i25 %sext_ln60_48" [top.cpp:60]   --->   Operation 589 'add' 'add_ln60_49' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_49, i32 24" [top.cpp:60]   --->   Operation 590 'bitselect' 'tmp_587' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_48, i32 23" [top.cpp:60]   --->   Operation 591 'bitselect' 'tmp_588' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_49)   --->   "%xor_ln60_48 = xor i1 %tmp_587, i1 1" [top.cpp:60]   --->   Operation 592 'xor' 'xor_ln60_48' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_49)   --->   "%and_ln60_24 = and i1 %tmp_588, i1 %xor_ln60_48" [top.cpp:60]   --->   Operation 593 'and' 'and_ln60_24' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_49)   --->   "%xor_ln60_49 = xor i1 %tmp_587, i1 %tmp_588" [top.cpp:60]   --->   Operation 594 'xor' 'xor_ln60_49' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_49)   --->   "%select_ln60_48 = select i1 %and_ln60_24, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 595 'select' 'select_ln60_48' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_49 = select i1 %xor_ln60_49, i24 %select_ln60_48, i24 %add_ln60_48" [top.cpp:60]   --->   Operation 596 'select' 'select_ln60_49' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln60_50 = sext i24 %p_load140" [top.cpp:60]   --->   Operation 597 'sext' 'sext_ln60_50' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 598 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6" [top.cpp:60]   --->   Operation 598 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln60_51 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6" [top.cpp:60]   --->   Operation 599 'sext' 'sext_ln60_51' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (1.10ns)   --->   "%add_ln60_50 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6, i24 %p_load140" [top.cpp:60]   --->   Operation 600 'add' 'add_ln60_50' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (1.10ns)   --->   "%add_ln60_51 = add i25 %sext_ln60_51, i25 %sext_ln60_50" [top.cpp:60]   --->   Operation 601 'add' 'add_ln60_51' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_51, i32 24" [top.cpp:60]   --->   Operation 602 'bitselect' 'tmp_589' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_50, i32 23" [top.cpp:60]   --->   Operation 603 'bitselect' 'tmp_590' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_51)   --->   "%xor_ln60_50 = xor i1 %tmp_589, i1 1" [top.cpp:60]   --->   Operation 604 'xor' 'xor_ln60_50' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_51)   --->   "%and_ln60_25 = and i1 %tmp_590, i1 %xor_ln60_50" [top.cpp:60]   --->   Operation 605 'and' 'and_ln60_25' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_51)   --->   "%xor_ln60_51 = xor i1 %tmp_589, i1 %tmp_590" [top.cpp:60]   --->   Operation 606 'xor' 'xor_ln60_51' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_51)   --->   "%select_ln60_50 = select i1 %and_ln60_25, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 607 'select' 'select_ln60_50' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_51 = select i1 %xor_ln60_51, i24 %select_ln60_50, i24 %add_ln60_50" [top.cpp:60]   --->   Operation 608 'select' 'select_ln60_51' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln60_52 = sext i24 %p_load138" [top.cpp:60]   --->   Operation 609 'sext' 'sext_ln60_52' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 610 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6" [top.cpp:60]   --->   Operation 610 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln60_53 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6" [top.cpp:60]   --->   Operation 611 'sext' 'sext_ln60_53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (1.10ns)   --->   "%add_ln60_52 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6, i24 %p_load138" [top.cpp:60]   --->   Operation 612 'add' 'add_ln60_52' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (1.10ns)   --->   "%add_ln60_53 = add i25 %sext_ln60_53, i25 %sext_ln60_52" [top.cpp:60]   --->   Operation 613 'add' 'add_ln60_53' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_53, i32 24" [top.cpp:60]   --->   Operation 614 'bitselect' 'tmp_591' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_52, i32 23" [top.cpp:60]   --->   Operation 615 'bitselect' 'tmp_592' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_53)   --->   "%xor_ln60_52 = xor i1 %tmp_591, i1 1" [top.cpp:60]   --->   Operation 616 'xor' 'xor_ln60_52' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_53)   --->   "%and_ln60_26 = and i1 %tmp_592, i1 %xor_ln60_52" [top.cpp:60]   --->   Operation 617 'and' 'and_ln60_26' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_53)   --->   "%xor_ln60_53 = xor i1 %tmp_591, i1 %tmp_592" [top.cpp:60]   --->   Operation 618 'xor' 'xor_ln60_53' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_53)   --->   "%select_ln60_52 = select i1 %and_ln60_26, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 619 'select' 'select_ln60_52' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_53 = select i1 %xor_ln60_53, i24 %select_ln60_52, i24 %add_ln60_52" [top.cpp:60]   --->   Operation 620 'select' 'select_ln60_53' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln60_54 = sext i24 %p_load136" [top.cpp:60]   --->   Operation 621 'sext' 'sext_ln60_54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 622 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6" [top.cpp:60]   --->   Operation 622 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln60_55 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6" [top.cpp:60]   --->   Operation 623 'sext' 'sext_ln60_55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (1.10ns)   --->   "%add_ln60_54 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6, i24 %p_load136" [top.cpp:60]   --->   Operation 624 'add' 'add_ln60_54' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (1.10ns)   --->   "%add_ln60_55 = add i25 %sext_ln60_55, i25 %sext_ln60_54" [top.cpp:60]   --->   Operation 625 'add' 'add_ln60_55' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_55, i32 24" [top.cpp:60]   --->   Operation 626 'bitselect' 'tmp_593' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_54, i32 23" [top.cpp:60]   --->   Operation 627 'bitselect' 'tmp_594' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_55)   --->   "%xor_ln60_54 = xor i1 %tmp_593, i1 1" [top.cpp:60]   --->   Operation 628 'xor' 'xor_ln60_54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_55)   --->   "%and_ln60_27 = and i1 %tmp_594, i1 %xor_ln60_54" [top.cpp:60]   --->   Operation 629 'and' 'and_ln60_27' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_55)   --->   "%xor_ln60_55 = xor i1 %tmp_593, i1 %tmp_594" [top.cpp:60]   --->   Operation 630 'xor' 'xor_ln60_55' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_55)   --->   "%select_ln60_54 = select i1 %and_ln60_27, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 631 'select' 'select_ln60_54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_55 = select i1 %xor_ln60_55, i24 %select_ln60_54, i24 %add_ln60_54" [top.cpp:60]   --->   Operation 632 'select' 'select_ln60_55' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln60_56 = sext i24 %p_load134" [top.cpp:60]   --->   Operation 633 'sext' 'sext_ln60_56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 634 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7" [top.cpp:60]   --->   Operation 634 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln60_57 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7" [top.cpp:60]   --->   Operation 635 'sext' 'sext_ln60_57' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (1.10ns)   --->   "%add_ln60_56 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7, i24 %p_load134" [top.cpp:60]   --->   Operation 636 'add' 'add_ln60_56' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (1.10ns)   --->   "%add_ln60_57 = add i25 %sext_ln60_57, i25 %sext_ln60_56" [top.cpp:60]   --->   Operation 637 'add' 'add_ln60_57' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_57, i32 24" [top.cpp:60]   --->   Operation 638 'bitselect' 'tmp_595' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_56, i32 23" [top.cpp:60]   --->   Operation 639 'bitselect' 'tmp_596' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_57)   --->   "%xor_ln60_56 = xor i1 %tmp_595, i1 1" [top.cpp:60]   --->   Operation 640 'xor' 'xor_ln60_56' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_57)   --->   "%and_ln60_28 = and i1 %tmp_596, i1 %xor_ln60_56" [top.cpp:60]   --->   Operation 641 'and' 'and_ln60_28' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_57)   --->   "%xor_ln60_57 = xor i1 %tmp_595, i1 %tmp_596" [top.cpp:60]   --->   Operation 642 'xor' 'xor_ln60_57' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_57)   --->   "%select_ln60_56 = select i1 %and_ln60_28, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 643 'select' 'select_ln60_56' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_57 = select i1 %xor_ln60_57, i24 %select_ln60_56, i24 %add_ln60_56" [top.cpp:60]   --->   Operation 644 'select' 'select_ln60_57' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln60_58 = sext i24 %p_load132" [top.cpp:60]   --->   Operation 645 'sext' 'sext_ln60_58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 646 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7" [top.cpp:60]   --->   Operation 646 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln60_59 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7" [top.cpp:60]   --->   Operation 647 'sext' 'sext_ln60_59' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (1.10ns)   --->   "%add_ln60_58 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7, i24 %p_load132" [top.cpp:60]   --->   Operation 648 'add' 'add_ln60_58' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (1.10ns)   --->   "%add_ln60_59 = add i25 %sext_ln60_59, i25 %sext_ln60_58" [top.cpp:60]   --->   Operation 649 'add' 'add_ln60_59' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_59, i32 24" [top.cpp:60]   --->   Operation 650 'bitselect' 'tmp_597' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_58, i32 23" [top.cpp:60]   --->   Operation 651 'bitselect' 'tmp_598' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_59)   --->   "%xor_ln60_58 = xor i1 %tmp_597, i1 1" [top.cpp:60]   --->   Operation 652 'xor' 'xor_ln60_58' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_59)   --->   "%and_ln60_29 = and i1 %tmp_598, i1 %xor_ln60_58" [top.cpp:60]   --->   Operation 653 'and' 'and_ln60_29' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_59)   --->   "%xor_ln60_59 = xor i1 %tmp_597, i1 %tmp_598" [top.cpp:60]   --->   Operation 654 'xor' 'xor_ln60_59' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_59)   --->   "%select_ln60_58 = select i1 %and_ln60_29, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 655 'select' 'select_ln60_58' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_59 = select i1 %xor_ln60_59, i24 %select_ln60_58, i24 %add_ln60_58" [top.cpp:60]   --->   Operation 656 'select' 'select_ln60_59' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln60_60 = sext i24 %p_load130" [top.cpp:60]   --->   Operation 657 'sext' 'sext_ln60_60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 658 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7" [top.cpp:60]   --->   Operation 658 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln60_61 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7" [top.cpp:60]   --->   Operation 659 'sext' 'sext_ln60_61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (1.10ns)   --->   "%add_ln60_60 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7, i24 %p_load130" [top.cpp:60]   --->   Operation 660 'add' 'add_ln60_60' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (1.10ns)   --->   "%add_ln60_61 = add i25 %sext_ln60_61, i25 %sext_ln60_60" [top.cpp:60]   --->   Operation 661 'add' 'add_ln60_61' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_61, i32 24" [top.cpp:60]   --->   Operation 662 'bitselect' 'tmp_599' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_60, i32 23" [top.cpp:60]   --->   Operation 663 'bitselect' 'tmp_600' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_61)   --->   "%xor_ln60_60 = xor i1 %tmp_599, i1 1" [top.cpp:60]   --->   Operation 664 'xor' 'xor_ln60_60' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_61)   --->   "%and_ln60_30 = and i1 %tmp_600, i1 %xor_ln60_60" [top.cpp:60]   --->   Operation 665 'and' 'and_ln60_30' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_61)   --->   "%xor_ln60_61 = xor i1 %tmp_599, i1 %tmp_600" [top.cpp:60]   --->   Operation 666 'xor' 'xor_ln60_61' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_61)   --->   "%select_ln60_60 = select i1 %and_ln60_30, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 667 'select' 'select_ln60_60' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_61 = select i1 %xor_ln60_61, i24 %select_ln60_60, i24 %add_ln60_60" [top.cpp:60]   --->   Operation 668 'select' 'select_ln60_61' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln60_62 = sext i24 %p_load128" [top.cpp:60]   --->   Operation 669 'sext' 'sext_ln60_62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 670 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7" [top.cpp:60]   --->   Operation 670 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln60_63 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7" [top.cpp:60]   --->   Operation 671 'sext' 'sext_ln60_63' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (1.10ns)   --->   "%add_ln60_62 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7, i24 %p_load128" [top.cpp:60]   --->   Operation 672 'add' 'add_ln60_62' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (1.10ns)   --->   "%add_ln60_63 = add i25 %sext_ln60_63, i25 %sext_ln60_62" [top.cpp:60]   --->   Operation 673 'add' 'add_ln60_63' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_63, i32 24" [top.cpp:60]   --->   Operation 674 'bitselect' 'tmp_601' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_62, i32 23" [top.cpp:60]   --->   Operation 675 'bitselect' 'tmp_602' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_63)   --->   "%xor_ln60_62 = xor i1 %tmp_601, i1 1" [top.cpp:60]   --->   Operation 676 'xor' 'xor_ln60_62' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_63)   --->   "%and_ln60_31 = and i1 %tmp_602, i1 %xor_ln60_62" [top.cpp:60]   --->   Operation 677 'and' 'and_ln60_31' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_63)   --->   "%xor_ln60_63 = xor i1 %tmp_601, i1 %tmp_602" [top.cpp:60]   --->   Operation 678 'xor' 'xor_ln60_63' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_63)   --->   "%select_ln60_62 = select i1 %and_ln60_31, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 679 'select' 'select_ln60_62' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 680 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_63 = select i1 %xor_ln60_63, i24 %select_ln60_62, i24 %add_ln60_62" [top.cpp:60]   --->   Operation 680 'select' 'select_ln60_63' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 681 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8" [top.cpp:60]   --->   Operation 681 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 682 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8" [top.cpp:60]   --->   Operation 682 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 683 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8" [top.cpp:60]   --->   Operation 683 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 684 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8" [top.cpp:60]   --->   Operation 684 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 685 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9" [top.cpp:60]   --->   Operation 685 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 686 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9" [top.cpp:60]   --->   Operation 686 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 687 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9" [top.cpp:60]   --->   Operation 687 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 688 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9" [top.cpp:60]   --->   Operation 688 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 689 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_63, i24 %empty_48" [top.cpp:60]   --->   Operation 689 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 690 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_61, i24 %empty_47" [top.cpp:60]   --->   Operation 690 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 691 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_59, i24 %empty_46" [top.cpp:60]   --->   Operation 691 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 692 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_57, i24 %empty_45" [top.cpp:60]   --->   Operation 692 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 693 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_55, i24 %empty_44" [top.cpp:60]   --->   Operation 693 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 694 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_53, i24 %empty_43" [top.cpp:60]   --->   Operation 694 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 695 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_51, i24 %empty_42" [top.cpp:60]   --->   Operation 695 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_5 : Operation 696 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_49, i24 %empty_41" [top.cpp:60]   --->   Operation 696 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 3.38>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%p_load126 = load i24 %empty_49" [top.cpp:60]   --->   Operation 697 'load' 'p_load126' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%p_load124 = load i24 %empty_50" [top.cpp:60]   --->   Operation 698 'load' 'p_load124' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%p_load122 = load i24 %empty_51" [top.cpp:60]   --->   Operation 699 'load' 'p_load122' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%p_load120 = load i24 %empty_52" [top.cpp:60]   --->   Operation 700 'load' 'p_load120' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%p_load118 = load i24 %empty_53" [top.cpp:60]   --->   Operation 701 'load' 'p_load118' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%p_load116 = load i24 %empty_54" [top.cpp:60]   --->   Operation 702 'load' 'p_load116' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%p_load114 = load i24 %empty_55" [top.cpp:60]   --->   Operation 703 'load' 'p_load114' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%p_load112 = load i24 %empty_56" [top.cpp:60]   --->   Operation 704 'load' 'p_load112' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_536 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 10" [top.cpp:60]   --->   Operation 705 'bitconcatenate' 'tmp_536' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i12 %tmp_536" [top.cpp:60]   --->   Operation 706 'zext' 'zext_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_10" [top.cpp:60]   --->   Operation 707 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_537 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 11" [top.cpp:60]   --->   Operation 708 'bitconcatenate' 'tmp_537' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i12 %tmp_537" [top.cpp:60]   --->   Operation 709 'zext' 'zext_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_11" [top.cpp:60]   --->   Operation 710 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 711 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_10" [top.cpp:60]   --->   Operation 711 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 712 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_11" [top.cpp:60]   --->   Operation 712 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_10" [top.cpp:60]   --->   Operation 713 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_11" [top.cpp:60]   --->   Operation 714 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_10" [top.cpp:60]   --->   Operation 715 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_11" [top.cpp:60]   --->   Operation 716 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln60_64 = sext i24 %p_load126" [top.cpp:60]   --->   Operation 717 'sext' 'sext_ln60_64' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 718 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8" [top.cpp:60]   --->   Operation 718 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln60_65 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8" [top.cpp:60]   --->   Operation 719 'sext' 'sext_ln60_65' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (1.10ns)   --->   "%add_ln60_64 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8, i24 %p_load126" [top.cpp:60]   --->   Operation 720 'add' 'add_ln60_64' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (1.10ns)   --->   "%add_ln60_65 = add i25 %sext_ln60_65, i25 %sext_ln60_64" [top.cpp:60]   --->   Operation 721 'add' 'add_ln60_65' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_65, i32 24" [top.cpp:60]   --->   Operation 722 'bitselect' 'tmp_603' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_64, i32 23" [top.cpp:60]   --->   Operation 723 'bitselect' 'tmp_604' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_65)   --->   "%xor_ln60_64 = xor i1 %tmp_603, i1 1" [top.cpp:60]   --->   Operation 724 'xor' 'xor_ln60_64' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_65)   --->   "%and_ln60_32 = and i1 %tmp_604, i1 %xor_ln60_64" [top.cpp:60]   --->   Operation 725 'and' 'and_ln60_32' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_65)   --->   "%xor_ln60_65 = xor i1 %tmp_603, i1 %tmp_604" [top.cpp:60]   --->   Operation 726 'xor' 'xor_ln60_65' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_65)   --->   "%select_ln60_64 = select i1 %and_ln60_32, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 727 'select' 'select_ln60_64' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_65 = select i1 %xor_ln60_65, i24 %select_ln60_64, i24 %add_ln60_64" [top.cpp:60]   --->   Operation 728 'select' 'select_ln60_65' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln60_66 = sext i24 %p_load124" [top.cpp:60]   --->   Operation 729 'sext' 'sext_ln60_66' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 730 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8" [top.cpp:60]   --->   Operation 730 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln60_67 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8" [top.cpp:60]   --->   Operation 731 'sext' 'sext_ln60_67' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 732 [1/1] (1.10ns)   --->   "%add_ln60_66 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8, i24 %p_load124" [top.cpp:60]   --->   Operation 732 'add' 'add_ln60_66' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (1.10ns)   --->   "%add_ln60_67 = add i25 %sext_ln60_67, i25 %sext_ln60_66" [top.cpp:60]   --->   Operation 733 'add' 'add_ln60_67' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_67, i32 24" [top.cpp:60]   --->   Operation 734 'bitselect' 'tmp_605' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_66, i32 23" [top.cpp:60]   --->   Operation 735 'bitselect' 'tmp_606' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_67)   --->   "%xor_ln60_66 = xor i1 %tmp_605, i1 1" [top.cpp:60]   --->   Operation 736 'xor' 'xor_ln60_66' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_67)   --->   "%and_ln60_33 = and i1 %tmp_606, i1 %xor_ln60_66" [top.cpp:60]   --->   Operation 737 'and' 'and_ln60_33' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_67)   --->   "%xor_ln60_67 = xor i1 %tmp_605, i1 %tmp_606" [top.cpp:60]   --->   Operation 738 'xor' 'xor_ln60_67' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_67)   --->   "%select_ln60_66 = select i1 %and_ln60_33, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 739 'select' 'select_ln60_66' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 740 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_67 = select i1 %xor_ln60_67, i24 %select_ln60_66, i24 %add_ln60_66" [top.cpp:60]   --->   Operation 740 'select' 'select_ln60_67' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln60_68 = sext i24 %p_load122" [top.cpp:60]   --->   Operation 741 'sext' 'sext_ln60_68' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 742 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8" [top.cpp:60]   --->   Operation 742 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln60_69 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8" [top.cpp:60]   --->   Operation 743 'sext' 'sext_ln60_69' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 744 [1/1] (1.10ns)   --->   "%add_ln60_68 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8, i24 %p_load122" [top.cpp:60]   --->   Operation 744 'add' 'add_ln60_68' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 745 [1/1] (1.10ns)   --->   "%add_ln60_69 = add i25 %sext_ln60_69, i25 %sext_ln60_68" [top.cpp:60]   --->   Operation 745 'add' 'add_ln60_69' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_69, i32 24" [top.cpp:60]   --->   Operation 746 'bitselect' 'tmp_607' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_68, i32 23" [top.cpp:60]   --->   Operation 747 'bitselect' 'tmp_608' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_69)   --->   "%xor_ln60_68 = xor i1 %tmp_607, i1 1" [top.cpp:60]   --->   Operation 748 'xor' 'xor_ln60_68' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_69)   --->   "%and_ln60_34 = and i1 %tmp_608, i1 %xor_ln60_68" [top.cpp:60]   --->   Operation 749 'and' 'and_ln60_34' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_69)   --->   "%xor_ln60_69 = xor i1 %tmp_607, i1 %tmp_608" [top.cpp:60]   --->   Operation 750 'xor' 'xor_ln60_69' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_69)   --->   "%select_ln60_68 = select i1 %and_ln60_34, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 751 'select' 'select_ln60_68' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 752 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_69 = select i1 %xor_ln60_69, i24 %select_ln60_68, i24 %add_ln60_68" [top.cpp:60]   --->   Operation 752 'select' 'select_ln60_69' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln60_70 = sext i24 %p_load120" [top.cpp:60]   --->   Operation 753 'sext' 'sext_ln60_70' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 754 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8" [top.cpp:60]   --->   Operation 754 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln60_71 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8" [top.cpp:60]   --->   Operation 755 'sext' 'sext_ln60_71' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 756 [1/1] (1.10ns)   --->   "%add_ln60_70 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8, i24 %p_load120" [top.cpp:60]   --->   Operation 756 'add' 'add_ln60_70' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [1/1] (1.10ns)   --->   "%add_ln60_71 = add i25 %sext_ln60_71, i25 %sext_ln60_70" [top.cpp:60]   --->   Operation 757 'add' 'add_ln60_71' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_71, i32 24" [top.cpp:60]   --->   Operation 758 'bitselect' 'tmp_609' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_70, i32 23" [top.cpp:60]   --->   Operation 759 'bitselect' 'tmp_610' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_71)   --->   "%xor_ln60_70 = xor i1 %tmp_609, i1 1" [top.cpp:60]   --->   Operation 760 'xor' 'xor_ln60_70' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_71)   --->   "%and_ln60_35 = and i1 %tmp_610, i1 %xor_ln60_70" [top.cpp:60]   --->   Operation 761 'and' 'and_ln60_35' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_71)   --->   "%xor_ln60_71 = xor i1 %tmp_609, i1 %tmp_610" [top.cpp:60]   --->   Operation 762 'xor' 'xor_ln60_71' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_71)   --->   "%select_ln60_70 = select i1 %and_ln60_35, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 763 'select' 'select_ln60_70' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_71 = select i1 %xor_ln60_71, i24 %select_ln60_70, i24 %add_ln60_70" [top.cpp:60]   --->   Operation 764 'select' 'select_ln60_71' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln60_72 = sext i24 %p_load118" [top.cpp:60]   --->   Operation 765 'sext' 'sext_ln60_72' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 766 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9" [top.cpp:60]   --->   Operation 766 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln60_73 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9" [top.cpp:60]   --->   Operation 767 'sext' 'sext_ln60_73' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 768 [1/1] (1.10ns)   --->   "%add_ln60_72 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9, i24 %p_load118" [top.cpp:60]   --->   Operation 768 'add' 'add_ln60_72' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (1.10ns)   --->   "%add_ln60_73 = add i25 %sext_ln60_73, i25 %sext_ln60_72" [top.cpp:60]   --->   Operation 769 'add' 'add_ln60_73' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_73, i32 24" [top.cpp:60]   --->   Operation 770 'bitselect' 'tmp_611' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_72, i32 23" [top.cpp:60]   --->   Operation 771 'bitselect' 'tmp_612' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_73)   --->   "%xor_ln60_72 = xor i1 %tmp_611, i1 1" [top.cpp:60]   --->   Operation 772 'xor' 'xor_ln60_72' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_73)   --->   "%and_ln60_36 = and i1 %tmp_612, i1 %xor_ln60_72" [top.cpp:60]   --->   Operation 773 'and' 'and_ln60_36' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_73)   --->   "%xor_ln60_73 = xor i1 %tmp_611, i1 %tmp_612" [top.cpp:60]   --->   Operation 774 'xor' 'xor_ln60_73' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_73)   --->   "%select_ln60_72 = select i1 %and_ln60_36, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 775 'select' 'select_ln60_72' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 776 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_73 = select i1 %xor_ln60_73, i24 %select_ln60_72, i24 %add_ln60_72" [top.cpp:60]   --->   Operation 776 'select' 'select_ln60_73' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln60_74 = sext i24 %p_load116" [top.cpp:60]   --->   Operation 777 'sext' 'sext_ln60_74' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 778 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9" [top.cpp:60]   --->   Operation 778 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln60_75 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9" [top.cpp:60]   --->   Operation 779 'sext' 'sext_ln60_75' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 780 [1/1] (1.10ns)   --->   "%add_ln60_74 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9, i24 %p_load116" [top.cpp:60]   --->   Operation 780 'add' 'add_ln60_74' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 781 [1/1] (1.10ns)   --->   "%add_ln60_75 = add i25 %sext_ln60_75, i25 %sext_ln60_74" [top.cpp:60]   --->   Operation 781 'add' 'add_ln60_75' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_75, i32 24" [top.cpp:60]   --->   Operation 782 'bitselect' 'tmp_613' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_74, i32 23" [top.cpp:60]   --->   Operation 783 'bitselect' 'tmp_614' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_75)   --->   "%xor_ln60_74 = xor i1 %tmp_613, i1 1" [top.cpp:60]   --->   Operation 784 'xor' 'xor_ln60_74' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_75)   --->   "%and_ln60_37 = and i1 %tmp_614, i1 %xor_ln60_74" [top.cpp:60]   --->   Operation 785 'and' 'and_ln60_37' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_75)   --->   "%xor_ln60_75 = xor i1 %tmp_613, i1 %tmp_614" [top.cpp:60]   --->   Operation 786 'xor' 'xor_ln60_75' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_75)   --->   "%select_ln60_74 = select i1 %and_ln60_37, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 787 'select' 'select_ln60_74' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_75 = select i1 %xor_ln60_75, i24 %select_ln60_74, i24 %add_ln60_74" [top.cpp:60]   --->   Operation 788 'select' 'select_ln60_75' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln60_76 = sext i24 %p_load114" [top.cpp:60]   --->   Operation 789 'sext' 'sext_ln60_76' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 790 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9" [top.cpp:60]   --->   Operation 790 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln60_77 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9" [top.cpp:60]   --->   Operation 791 'sext' 'sext_ln60_77' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 792 [1/1] (1.10ns)   --->   "%add_ln60_76 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9, i24 %p_load114" [top.cpp:60]   --->   Operation 792 'add' 'add_ln60_76' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 793 [1/1] (1.10ns)   --->   "%add_ln60_77 = add i25 %sext_ln60_77, i25 %sext_ln60_76" [top.cpp:60]   --->   Operation 793 'add' 'add_ln60_77' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_77, i32 24" [top.cpp:60]   --->   Operation 794 'bitselect' 'tmp_615' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_76, i32 23" [top.cpp:60]   --->   Operation 795 'bitselect' 'tmp_616' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_77)   --->   "%xor_ln60_76 = xor i1 %tmp_615, i1 1" [top.cpp:60]   --->   Operation 796 'xor' 'xor_ln60_76' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_77)   --->   "%and_ln60_38 = and i1 %tmp_616, i1 %xor_ln60_76" [top.cpp:60]   --->   Operation 797 'and' 'and_ln60_38' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_77)   --->   "%xor_ln60_77 = xor i1 %tmp_615, i1 %tmp_616" [top.cpp:60]   --->   Operation 798 'xor' 'xor_ln60_77' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_77)   --->   "%select_ln60_76 = select i1 %and_ln60_38, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 799 'select' 'select_ln60_76' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 800 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_77 = select i1 %xor_ln60_77, i24 %select_ln60_76, i24 %add_ln60_76" [top.cpp:60]   --->   Operation 800 'select' 'select_ln60_77' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln60_78 = sext i24 %p_load112" [top.cpp:60]   --->   Operation 801 'sext' 'sext_ln60_78' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 802 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9" [top.cpp:60]   --->   Operation 802 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln60_79 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9" [top.cpp:60]   --->   Operation 803 'sext' 'sext_ln60_79' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 804 [1/1] (1.10ns)   --->   "%add_ln60_78 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9, i24 %p_load112" [top.cpp:60]   --->   Operation 804 'add' 'add_ln60_78' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 805 [1/1] (1.10ns)   --->   "%add_ln60_79 = add i25 %sext_ln60_79, i25 %sext_ln60_78" [top.cpp:60]   --->   Operation 805 'add' 'add_ln60_79' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_79, i32 24" [top.cpp:60]   --->   Operation 806 'bitselect' 'tmp_617' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_78, i32 23" [top.cpp:60]   --->   Operation 807 'bitselect' 'tmp_618' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_79)   --->   "%xor_ln60_78 = xor i1 %tmp_617, i1 1" [top.cpp:60]   --->   Operation 808 'xor' 'xor_ln60_78' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_79)   --->   "%and_ln60_39 = and i1 %tmp_618, i1 %xor_ln60_78" [top.cpp:60]   --->   Operation 809 'and' 'and_ln60_39' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_79)   --->   "%xor_ln60_79 = xor i1 %tmp_617, i1 %tmp_618" [top.cpp:60]   --->   Operation 810 'xor' 'xor_ln60_79' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_79)   --->   "%select_ln60_78 = select i1 %and_ln60_39, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 811 'select' 'select_ln60_78' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 812 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_79 = select i1 %xor_ln60_79, i24 %select_ln60_78, i24 %add_ln60_78" [top.cpp:60]   --->   Operation 812 'select' 'select_ln60_79' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 813 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10" [top.cpp:60]   --->   Operation 813 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 814 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10" [top.cpp:60]   --->   Operation 814 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 815 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10" [top.cpp:60]   --->   Operation 815 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 816 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10" [top.cpp:60]   --->   Operation 816 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 817 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11" [top.cpp:60]   --->   Operation 817 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 818 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11" [top.cpp:60]   --->   Operation 818 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 819 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11" [top.cpp:60]   --->   Operation 819 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 820 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11" [top.cpp:60]   --->   Operation 820 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 821 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_79, i24 %empty_56" [top.cpp:60]   --->   Operation 821 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 822 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_77, i24 %empty_55" [top.cpp:60]   --->   Operation 822 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 823 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_75, i24 %empty_54" [top.cpp:60]   --->   Operation 823 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 824 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_73, i24 %empty_53" [top.cpp:60]   --->   Operation 824 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 825 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_71, i24 %empty_52" [top.cpp:60]   --->   Operation 825 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 826 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_69, i24 %empty_51" [top.cpp:60]   --->   Operation 826 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 827 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_67, i24 %empty_50" [top.cpp:60]   --->   Operation 827 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_6 : Operation 828 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_65, i24 %empty_49" [top.cpp:60]   --->   Operation 828 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 3.38>
ST_7 : Operation 829 [1/1] (0.00ns)   --->   "%p_load110 = load i24 %empty_57" [top.cpp:60]   --->   Operation 829 'load' 'p_load110' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 830 [1/1] (0.00ns)   --->   "%p_load108 = load i24 %empty_58" [top.cpp:60]   --->   Operation 830 'load' 'p_load108' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 831 [1/1] (0.00ns)   --->   "%p_load106 = load i24 %empty_59" [top.cpp:60]   --->   Operation 831 'load' 'p_load106' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 832 [1/1] (0.00ns)   --->   "%p_load104 = load i24 %empty_60" [top.cpp:60]   --->   Operation 832 'load' 'p_load104' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%p_load102 = load i24 %empty_61" [top.cpp:60]   --->   Operation 833 'load' 'p_load102' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (0.00ns)   --->   "%p_load100 = load i24 %empty_62" [top.cpp:60]   --->   Operation 834 'load' 'p_load100' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 835 [1/1] (0.00ns)   --->   "%p_load98 = load i24 %empty_63" [top.cpp:60]   --->   Operation 835 'load' 'p_load98' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 836 [1/1] (0.00ns)   --->   "%p_load96 = load i24 %empty_64" [top.cpp:60]   --->   Operation 836 'load' 'p_load96' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_538 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 12" [top.cpp:60]   --->   Operation 837 'bitconcatenate' 'tmp_538' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i12 %tmp_538" [top.cpp:60]   --->   Operation 838 'zext' 'zext_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 839 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_12" [top.cpp:60]   --->   Operation 839 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_539 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 13" [top.cpp:60]   --->   Operation 840 'bitconcatenate' 'tmp_539' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i12 %tmp_539" [top.cpp:60]   --->   Operation 841 'zext' 'zext_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_13" [top.cpp:60]   --->   Operation 842 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 843 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_12" [top.cpp:60]   --->   Operation 843 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 844 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_13" [top.cpp:60]   --->   Operation 844 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_12" [top.cpp:60]   --->   Operation 845 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 846 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_13" [top.cpp:60]   --->   Operation 846 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 847 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_12" [top.cpp:60]   --->   Operation 847 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 848 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_13" [top.cpp:60]   --->   Operation 848 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln60_80 = sext i24 %p_load110" [top.cpp:60]   --->   Operation 849 'sext' 'sext_ln60_80' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 850 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10" [top.cpp:60]   --->   Operation 850 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln60_81 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10" [top.cpp:60]   --->   Operation 851 'sext' 'sext_ln60_81' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 852 [1/1] (1.10ns)   --->   "%add_ln60_80 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10, i24 %p_load110" [top.cpp:60]   --->   Operation 852 'add' 'add_ln60_80' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 853 [1/1] (1.10ns)   --->   "%add_ln60_81 = add i25 %sext_ln60_81, i25 %sext_ln60_80" [top.cpp:60]   --->   Operation 853 'add' 'add_ln60_81' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_81, i32 24" [top.cpp:60]   --->   Operation 854 'bitselect' 'tmp_619' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_80, i32 23" [top.cpp:60]   --->   Operation 855 'bitselect' 'tmp_620' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_81)   --->   "%xor_ln60_80 = xor i1 %tmp_619, i1 1" [top.cpp:60]   --->   Operation 856 'xor' 'xor_ln60_80' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_81)   --->   "%and_ln60_40 = and i1 %tmp_620, i1 %xor_ln60_80" [top.cpp:60]   --->   Operation 857 'and' 'and_ln60_40' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_81)   --->   "%xor_ln60_81 = xor i1 %tmp_619, i1 %tmp_620" [top.cpp:60]   --->   Operation 858 'xor' 'xor_ln60_81' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_81)   --->   "%select_ln60_80 = select i1 %and_ln60_40, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 859 'select' 'select_ln60_80' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 860 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_81 = select i1 %xor_ln60_81, i24 %select_ln60_80, i24 %add_ln60_80" [top.cpp:60]   --->   Operation 860 'select' 'select_ln60_81' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln60_82 = sext i24 %p_load108" [top.cpp:60]   --->   Operation 861 'sext' 'sext_ln60_82' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 862 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10" [top.cpp:60]   --->   Operation 862 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln60_83 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10" [top.cpp:60]   --->   Operation 863 'sext' 'sext_ln60_83' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 864 [1/1] (1.10ns)   --->   "%add_ln60_82 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10, i24 %p_load108" [top.cpp:60]   --->   Operation 864 'add' 'add_ln60_82' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 865 [1/1] (1.10ns)   --->   "%add_ln60_83 = add i25 %sext_ln60_83, i25 %sext_ln60_82" [top.cpp:60]   --->   Operation 865 'add' 'add_ln60_83' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_83, i32 24" [top.cpp:60]   --->   Operation 866 'bitselect' 'tmp_621' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_82, i32 23" [top.cpp:60]   --->   Operation 867 'bitselect' 'tmp_622' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_83)   --->   "%xor_ln60_82 = xor i1 %tmp_621, i1 1" [top.cpp:60]   --->   Operation 868 'xor' 'xor_ln60_82' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_83)   --->   "%and_ln60_41 = and i1 %tmp_622, i1 %xor_ln60_82" [top.cpp:60]   --->   Operation 869 'and' 'and_ln60_41' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_83)   --->   "%xor_ln60_83 = xor i1 %tmp_621, i1 %tmp_622" [top.cpp:60]   --->   Operation 870 'xor' 'xor_ln60_83' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_83)   --->   "%select_ln60_82 = select i1 %and_ln60_41, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 871 'select' 'select_ln60_82' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 872 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_83 = select i1 %xor_ln60_83, i24 %select_ln60_82, i24 %add_ln60_82" [top.cpp:60]   --->   Operation 872 'select' 'select_ln60_83' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln60_84 = sext i24 %p_load106" [top.cpp:60]   --->   Operation 873 'sext' 'sext_ln60_84' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 874 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10" [top.cpp:60]   --->   Operation 874 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln60_85 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10" [top.cpp:60]   --->   Operation 875 'sext' 'sext_ln60_85' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 876 [1/1] (1.10ns)   --->   "%add_ln60_84 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10, i24 %p_load106" [top.cpp:60]   --->   Operation 876 'add' 'add_ln60_84' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 877 [1/1] (1.10ns)   --->   "%add_ln60_85 = add i25 %sext_ln60_85, i25 %sext_ln60_84" [top.cpp:60]   --->   Operation 877 'add' 'add_ln60_85' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_85, i32 24" [top.cpp:60]   --->   Operation 878 'bitselect' 'tmp_623' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_84, i32 23" [top.cpp:60]   --->   Operation 879 'bitselect' 'tmp_624' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_85)   --->   "%xor_ln60_84 = xor i1 %tmp_623, i1 1" [top.cpp:60]   --->   Operation 880 'xor' 'xor_ln60_84' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_85)   --->   "%and_ln60_42 = and i1 %tmp_624, i1 %xor_ln60_84" [top.cpp:60]   --->   Operation 881 'and' 'and_ln60_42' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_85)   --->   "%xor_ln60_85 = xor i1 %tmp_623, i1 %tmp_624" [top.cpp:60]   --->   Operation 882 'xor' 'xor_ln60_85' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_85)   --->   "%select_ln60_84 = select i1 %and_ln60_42, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 883 'select' 'select_ln60_84' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 884 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_85 = select i1 %xor_ln60_85, i24 %select_ln60_84, i24 %add_ln60_84" [top.cpp:60]   --->   Operation 884 'select' 'select_ln60_85' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln60_86 = sext i24 %p_load104" [top.cpp:60]   --->   Operation 885 'sext' 'sext_ln60_86' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 886 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10" [top.cpp:60]   --->   Operation 886 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln60_87 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10" [top.cpp:60]   --->   Operation 887 'sext' 'sext_ln60_87' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 888 [1/1] (1.10ns)   --->   "%add_ln60_86 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10, i24 %p_load104" [top.cpp:60]   --->   Operation 888 'add' 'add_ln60_86' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/1] (1.10ns)   --->   "%add_ln60_87 = add i25 %sext_ln60_87, i25 %sext_ln60_86" [top.cpp:60]   --->   Operation 889 'add' 'add_ln60_87' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_87, i32 24" [top.cpp:60]   --->   Operation 890 'bitselect' 'tmp_625' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_86, i32 23" [top.cpp:60]   --->   Operation 891 'bitselect' 'tmp_626' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_87)   --->   "%xor_ln60_86 = xor i1 %tmp_625, i1 1" [top.cpp:60]   --->   Operation 892 'xor' 'xor_ln60_86' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_87)   --->   "%and_ln60_43 = and i1 %tmp_626, i1 %xor_ln60_86" [top.cpp:60]   --->   Operation 893 'and' 'and_ln60_43' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_87)   --->   "%xor_ln60_87 = xor i1 %tmp_625, i1 %tmp_626" [top.cpp:60]   --->   Operation 894 'xor' 'xor_ln60_87' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_87)   --->   "%select_ln60_86 = select i1 %and_ln60_43, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 895 'select' 'select_ln60_86' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 896 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_87 = select i1 %xor_ln60_87, i24 %select_ln60_86, i24 %add_ln60_86" [top.cpp:60]   --->   Operation 896 'select' 'select_ln60_87' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln60_88 = sext i24 %p_load102" [top.cpp:60]   --->   Operation 897 'sext' 'sext_ln60_88' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 898 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11" [top.cpp:60]   --->   Operation 898 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln60_89 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11" [top.cpp:60]   --->   Operation 899 'sext' 'sext_ln60_89' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 900 [1/1] (1.10ns)   --->   "%add_ln60_88 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11, i24 %p_load102" [top.cpp:60]   --->   Operation 900 'add' 'add_ln60_88' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 901 [1/1] (1.10ns)   --->   "%add_ln60_89 = add i25 %sext_ln60_89, i25 %sext_ln60_88" [top.cpp:60]   --->   Operation 901 'add' 'add_ln60_89' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_89, i32 24" [top.cpp:60]   --->   Operation 902 'bitselect' 'tmp_627' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_88, i32 23" [top.cpp:60]   --->   Operation 903 'bitselect' 'tmp_628' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_89)   --->   "%xor_ln60_88 = xor i1 %tmp_627, i1 1" [top.cpp:60]   --->   Operation 904 'xor' 'xor_ln60_88' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_89)   --->   "%and_ln60_44 = and i1 %tmp_628, i1 %xor_ln60_88" [top.cpp:60]   --->   Operation 905 'and' 'and_ln60_44' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_89)   --->   "%xor_ln60_89 = xor i1 %tmp_627, i1 %tmp_628" [top.cpp:60]   --->   Operation 906 'xor' 'xor_ln60_89' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_89)   --->   "%select_ln60_88 = select i1 %and_ln60_44, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 907 'select' 'select_ln60_88' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 908 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_89 = select i1 %xor_ln60_89, i24 %select_ln60_88, i24 %add_ln60_88" [top.cpp:60]   --->   Operation 908 'select' 'select_ln60_89' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln60_90 = sext i24 %p_load100" [top.cpp:60]   --->   Operation 909 'sext' 'sext_ln60_90' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 910 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11" [top.cpp:60]   --->   Operation 910 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln60_91 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11" [top.cpp:60]   --->   Operation 911 'sext' 'sext_ln60_91' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 912 [1/1] (1.10ns)   --->   "%add_ln60_90 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11, i24 %p_load100" [top.cpp:60]   --->   Operation 912 'add' 'add_ln60_90' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 913 [1/1] (1.10ns)   --->   "%add_ln60_91 = add i25 %sext_ln60_91, i25 %sext_ln60_90" [top.cpp:60]   --->   Operation 913 'add' 'add_ln60_91' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_91, i32 24" [top.cpp:60]   --->   Operation 914 'bitselect' 'tmp_629' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_90, i32 23" [top.cpp:60]   --->   Operation 915 'bitselect' 'tmp_630' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_91)   --->   "%xor_ln60_90 = xor i1 %tmp_629, i1 1" [top.cpp:60]   --->   Operation 916 'xor' 'xor_ln60_90' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_91)   --->   "%and_ln60_45 = and i1 %tmp_630, i1 %xor_ln60_90" [top.cpp:60]   --->   Operation 917 'and' 'and_ln60_45' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_91)   --->   "%xor_ln60_91 = xor i1 %tmp_629, i1 %tmp_630" [top.cpp:60]   --->   Operation 918 'xor' 'xor_ln60_91' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_91)   --->   "%select_ln60_90 = select i1 %and_ln60_45, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 919 'select' 'select_ln60_90' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 920 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_91 = select i1 %xor_ln60_91, i24 %select_ln60_90, i24 %add_ln60_90" [top.cpp:60]   --->   Operation 920 'select' 'select_ln60_91' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln60_92 = sext i24 %p_load98" [top.cpp:60]   --->   Operation 921 'sext' 'sext_ln60_92' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 922 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11" [top.cpp:60]   --->   Operation 922 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln60_93 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11" [top.cpp:60]   --->   Operation 923 'sext' 'sext_ln60_93' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 924 [1/1] (1.10ns)   --->   "%add_ln60_92 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11, i24 %p_load98" [top.cpp:60]   --->   Operation 924 'add' 'add_ln60_92' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 925 [1/1] (1.10ns)   --->   "%add_ln60_93 = add i25 %sext_ln60_93, i25 %sext_ln60_92" [top.cpp:60]   --->   Operation 925 'add' 'add_ln60_93' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_93, i32 24" [top.cpp:60]   --->   Operation 926 'bitselect' 'tmp_631' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_92, i32 23" [top.cpp:60]   --->   Operation 927 'bitselect' 'tmp_632' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_93)   --->   "%xor_ln60_92 = xor i1 %tmp_631, i1 1" [top.cpp:60]   --->   Operation 928 'xor' 'xor_ln60_92' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_93)   --->   "%and_ln60_46 = and i1 %tmp_632, i1 %xor_ln60_92" [top.cpp:60]   --->   Operation 929 'and' 'and_ln60_46' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_93)   --->   "%xor_ln60_93 = xor i1 %tmp_631, i1 %tmp_632" [top.cpp:60]   --->   Operation 930 'xor' 'xor_ln60_93' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_93)   --->   "%select_ln60_92 = select i1 %and_ln60_46, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 931 'select' 'select_ln60_92' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 932 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_93 = select i1 %xor_ln60_93, i24 %select_ln60_92, i24 %add_ln60_92" [top.cpp:60]   --->   Operation 932 'select' 'select_ln60_93' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln60_94 = sext i24 %p_load96" [top.cpp:60]   --->   Operation 933 'sext' 'sext_ln60_94' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 934 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11" [top.cpp:60]   --->   Operation 934 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln60_95 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11" [top.cpp:60]   --->   Operation 935 'sext' 'sext_ln60_95' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 936 [1/1] (1.10ns)   --->   "%add_ln60_94 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11, i24 %p_load96" [top.cpp:60]   --->   Operation 936 'add' 'add_ln60_94' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 937 [1/1] (1.10ns)   --->   "%add_ln60_95 = add i25 %sext_ln60_95, i25 %sext_ln60_94" [top.cpp:60]   --->   Operation 937 'add' 'add_ln60_95' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_95, i32 24" [top.cpp:60]   --->   Operation 938 'bitselect' 'tmp_633' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_94, i32 23" [top.cpp:60]   --->   Operation 939 'bitselect' 'tmp_634' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_95)   --->   "%xor_ln60_94 = xor i1 %tmp_633, i1 1" [top.cpp:60]   --->   Operation 940 'xor' 'xor_ln60_94' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_95)   --->   "%and_ln60_47 = and i1 %tmp_634, i1 %xor_ln60_94" [top.cpp:60]   --->   Operation 941 'and' 'and_ln60_47' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_95)   --->   "%xor_ln60_95 = xor i1 %tmp_633, i1 %tmp_634" [top.cpp:60]   --->   Operation 942 'xor' 'xor_ln60_95' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_95)   --->   "%select_ln60_94 = select i1 %and_ln60_47, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 943 'select' 'select_ln60_94' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 944 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_95 = select i1 %xor_ln60_95, i24 %select_ln60_94, i24 %add_ln60_94" [top.cpp:60]   --->   Operation 944 'select' 'select_ln60_95' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 945 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12" [top.cpp:60]   --->   Operation 945 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 946 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12" [top.cpp:60]   --->   Operation 946 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 947 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12" [top.cpp:60]   --->   Operation 947 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 948 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12" [top.cpp:60]   --->   Operation 948 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 949 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13" [top.cpp:60]   --->   Operation 949 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 950 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13" [top.cpp:60]   --->   Operation 950 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 951 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13" [top.cpp:60]   --->   Operation 951 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 952 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13" [top.cpp:60]   --->   Operation 952 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 953 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_95, i24 %empty_64" [top.cpp:60]   --->   Operation 953 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 954 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_93, i24 %empty_63" [top.cpp:60]   --->   Operation 954 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 955 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_91, i24 %empty_62" [top.cpp:60]   --->   Operation 955 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 956 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_89, i24 %empty_61" [top.cpp:60]   --->   Operation 956 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 957 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_87, i24 %empty_60" [top.cpp:60]   --->   Operation 957 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 958 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_85, i24 %empty_59" [top.cpp:60]   --->   Operation 958 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 959 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_83, i24 %empty_58" [top.cpp:60]   --->   Operation 959 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_7 : Operation 960 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_81, i24 %empty_57" [top.cpp:60]   --->   Operation 960 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 3.38>
ST_8 : Operation 961 [1/1] (0.00ns)   --->   "%p_load94 = load i24 %empty_65" [top.cpp:60]   --->   Operation 961 'load' 'p_load94' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%p_load92 = load i24 %empty_66" [top.cpp:60]   --->   Operation 962 'load' 'p_load92' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.00ns)   --->   "%p_load90 = load i24 %empty_67" [top.cpp:60]   --->   Operation 963 'load' 'p_load90' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 964 [1/1] (0.00ns)   --->   "%p_load88 = load i24 %empty_68" [top.cpp:60]   --->   Operation 964 'load' 'p_load88' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%p_load86 = load i24 %empty_69" [top.cpp:60]   --->   Operation 965 'load' 'p_load86' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 966 [1/1] (0.00ns)   --->   "%p_load84 = load i24 %empty_70" [top.cpp:60]   --->   Operation 966 'load' 'p_load84' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 967 [1/1] (0.00ns)   --->   "%p_load82 = load i24 %empty_71" [top.cpp:60]   --->   Operation 967 'load' 'p_load82' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 968 [1/1] (0.00ns)   --->   "%p_load80 = load i24 %empty_72" [top.cpp:60]   --->   Operation 968 'load' 'p_load80' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_540 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 14" [top.cpp:60]   --->   Operation 969 'bitconcatenate' 'tmp_540' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i12 %tmp_540" [top.cpp:60]   --->   Operation 970 'zext' 'zext_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 971 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_14" [top.cpp:60]   --->   Operation 971 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_541 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 15" [top.cpp:60]   --->   Operation 972 'bitconcatenate' 'tmp_541' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i12 %tmp_541" [top.cpp:60]   --->   Operation 973 'zext' 'zext_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 974 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_15" [top.cpp:60]   --->   Operation 974 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 975 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_14" [top.cpp:60]   --->   Operation 975 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 976 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_15" [top.cpp:60]   --->   Operation 976 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 977 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_14" [top.cpp:60]   --->   Operation 977 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 978 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_15" [top.cpp:60]   --->   Operation 978 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 979 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_14" [top.cpp:60]   --->   Operation 979 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 980 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_15" [top.cpp:60]   --->   Operation 980 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln60_96 = sext i24 %p_load94" [top.cpp:60]   --->   Operation 981 'sext' 'sext_ln60_96' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 982 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12" [top.cpp:60]   --->   Operation 982 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln60_97 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12" [top.cpp:60]   --->   Operation 983 'sext' 'sext_ln60_97' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 984 [1/1] (1.10ns)   --->   "%add_ln60_96 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12, i24 %p_load94" [top.cpp:60]   --->   Operation 984 'add' 'add_ln60_96' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 985 [1/1] (1.10ns)   --->   "%add_ln60_97 = add i25 %sext_ln60_97, i25 %sext_ln60_96" [top.cpp:60]   --->   Operation 985 'add' 'add_ln60_97' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_97, i32 24" [top.cpp:60]   --->   Operation 986 'bitselect' 'tmp_635' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_96, i32 23" [top.cpp:60]   --->   Operation 987 'bitselect' 'tmp_636' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_97)   --->   "%xor_ln60_96 = xor i1 %tmp_635, i1 1" [top.cpp:60]   --->   Operation 988 'xor' 'xor_ln60_96' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_97)   --->   "%and_ln60_48 = and i1 %tmp_636, i1 %xor_ln60_96" [top.cpp:60]   --->   Operation 989 'and' 'and_ln60_48' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_97)   --->   "%xor_ln60_97 = xor i1 %tmp_635, i1 %tmp_636" [top.cpp:60]   --->   Operation 990 'xor' 'xor_ln60_97' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_97)   --->   "%select_ln60_96 = select i1 %and_ln60_48, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 991 'select' 'select_ln60_96' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 992 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_97 = select i1 %xor_ln60_97, i24 %select_ln60_96, i24 %add_ln60_96" [top.cpp:60]   --->   Operation 992 'select' 'select_ln60_97' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln60_98 = sext i24 %p_load92" [top.cpp:60]   --->   Operation 993 'sext' 'sext_ln60_98' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 994 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12" [top.cpp:60]   --->   Operation 994 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln60_99 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12" [top.cpp:60]   --->   Operation 995 'sext' 'sext_ln60_99' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 996 [1/1] (1.10ns)   --->   "%add_ln60_98 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12, i24 %p_load92" [top.cpp:60]   --->   Operation 996 'add' 'add_ln60_98' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 997 [1/1] (1.10ns)   --->   "%add_ln60_99 = add i25 %sext_ln60_99, i25 %sext_ln60_98" [top.cpp:60]   --->   Operation 997 'add' 'add_ln60_99' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_99, i32 24" [top.cpp:60]   --->   Operation 998 'bitselect' 'tmp_637' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_98, i32 23" [top.cpp:60]   --->   Operation 999 'bitselect' 'tmp_638' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_99)   --->   "%xor_ln60_98 = xor i1 %tmp_637, i1 1" [top.cpp:60]   --->   Operation 1000 'xor' 'xor_ln60_98' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_99)   --->   "%and_ln60_49 = and i1 %tmp_638, i1 %xor_ln60_98" [top.cpp:60]   --->   Operation 1001 'and' 'and_ln60_49' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_99)   --->   "%xor_ln60_99 = xor i1 %tmp_637, i1 %tmp_638" [top.cpp:60]   --->   Operation 1002 'xor' 'xor_ln60_99' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_99)   --->   "%select_ln60_98 = select i1 %and_ln60_49, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1003 'select' 'select_ln60_98' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1004 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_99 = select i1 %xor_ln60_99, i24 %select_ln60_98, i24 %add_ln60_98" [top.cpp:60]   --->   Operation 1004 'select' 'select_ln60_99' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln60_100 = sext i24 %p_load90" [top.cpp:60]   --->   Operation 1005 'sext' 'sext_ln60_100' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1006 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12" [top.cpp:60]   --->   Operation 1006 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln60_101 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12" [top.cpp:60]   --->   Operation 1007 'sext' 'sext_ln60_101' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (1.10ns)   --->   "%add_ln60_100 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12, i24 %p_load90" [top.cpp:60]   --->   Operation 1008 'add' 'add_ln60_100' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1009 [1/1] (1.10ns)   --->   "%add_ln60_101 = add i25 %sext_ln60_101, i25 %sext_ln60_100" [top.cpp:60]   --->   Operation 1009 'add' 'add_ln60_101' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_101, i32 24" [top.cpp:60]   --->   Operation 1010 'bitselect' 'tmp_639' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_100, i32 23" [top.cpp:60]   --->   Operation 1011 'bitselect' 'tmp_640' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_101)   --->   "%xor_ln60_100 = xor i1 %tmp_639, i1 1" [top.cpp:60]   --->   Operation 1012 'xor' 'xor_ln60_100' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_101)   --->   "%and_ln60_50 = and i1 %tmp_640, i1 %xor_ln60_100" [top.cpp:60]   --->   Operation 1013 'and' 'and_ln60_50' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_101)   --->   "%xor_ln60_101 = xor i1 %tmp_639, i1 %tmp_640" [top.cpp:60]   --->   Operation 1014 'xor' 'xor_ln60_101' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_101)   --->   "%select_ln60_100 = select i1 %and_ln60_50, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1015 'select' 'select_ln60_100' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1016 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_101 = select i1 %xor_ln60_101, i24 %select_ln60_100, i24 %add_ln60_100" [top.cpp:60]   --->   Operation 1016 'select' 'select_ln60_101' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln60_102 = sext i24 %p_load88" [top.cpp:60]   --->   Operation 1017 'sext' 'sext_ln60_102' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1018 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12" [top.cpp:60]   --->   Operation 1018 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln60_103 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12" [top.cpp:60]   --->   Operation 1019 'sext' 'sext_ln60_103' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (1.10ns)   --->   "%add_ln60_102 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12, i24 %p_load88" [top.cpp:60]   --->   Operation 1020 'add' 'add_ln60_102' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1021 [1/1] (1.10ns)   --->   "%add_ln60_103 = add i25 %sext_ln60_103, i25 %sext_ln60_102" [top.cpp:60]   --->   Operation 1021 'add' 'add_ln60_103' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_103, i32 24" [top.cpp:60]   --->   Operation 1022 'bitselect' 'tmp_641' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_102, i32 23" [top.cpp:60]   --->   Operation 1023 'bitselect' 'tmp_642' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_103)   --->   "%xor_ln60_102 = xor i1 %tmp_641, i1 1" [top.cpp:60]   --->   Operation 1024 'xor' 'xor_ln60_102' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_103)   --->   "%and_ln60_51 = and i1 %tmp_642, i1 %xor_ln60_102" [top.cpp:60]   --->   Operation 1025 'and' 'and_ln60_51' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_103)   --->   "%xor_ln60_103 = xor i1 %tmp_641, i1 %tmp_642" [top.cpp:60]   --->   Operation 1026 'xor' 'xor_ln60_103' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_103)   --->   "%select_ln60_102 = select i1 %and_ln60_51, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1027 'select' 'select_ln60_102' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1028 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_103 = select i1 %xor_ln60_103, i24 %select_ln60_102, i24 %add_ln60_102" [top.cpp:60]   --->   Operation 1028 'select' 'select_ln60_103' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln60_104 = sext i24 %p_load86" [top.cpp:60]   --->   Operation 1029 'sext' 'sext_ln60_104' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1030 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13" [top.cpp:60]   --->   Operation 1030 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln60_105 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13" [top.cpp:60]   --->   Operation 1031 'sext' 'sext_ln60_105' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (1.10ns)   --->   "%add_ln60_104 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13, i24 %p_load86" [top.cpp:60]   --->   Operation 1032 'add' 'add_ln60_104' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1033 [1/1] (1.10ns)   --->   "%add_ln60_105 = add i25 %sext_ln60_105, i25 %sext_ln60_104" [top.cpp:60]   --->   Operation 1033 'add' 'add_ln60_105' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_105, i32 24" [top.cpp:60]   --->   Operation 1034 'bitselect' 'tmp_643' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_104, i32 23" [top.cpp:60]   --->   Operation 1035 'bitselect' 'tmp_644' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_105)   --->   "%xor_ln60_104 = xor i1 %tmp_643, i1 1" [top.cpp:60]   --->   Operation 1036 'xor' 'xor_ln60_104' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_105)   --->   "%and_ln60_52 = and i1 %tmp_644, i1 %xor_ln60_104" [top.cpp:60]   --->   Operation 1037 'and' 'and_ln60_52' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_105)   --->   "%xor_ln60_105 = xor i1 %tmp_643, i1 %tmp_644" [top.cpp:60]   --->   Operation 1038 'xor' 'xor_ln60_105' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_105)   --->   "%select_ln60_104 = select i1 %and_ln60_52, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1039 'select' 'select_ln60_104' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1040 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_105 = select i1 %xor_ln60_105, i24 %select_ln60_104, i24 %add_ln60_104" [top.cpp:60]   --->   Operation 1040 'select' 'select_ln60_105' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln60_106 = sext i24 %p_load84" [top.cpp:60]   --->   Operation 1041 'sext' 'sext_ln60_106' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1042 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13" [top.cpp:60]   --->   Operation 1042 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln60_107 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13" [top.cpp:60]   --->   Operation 1043 'sext' 'sext_ln60_107' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1044 [1/1] (1.10ns)   --->   "%add_ln60_106 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13, i24 %p_load84" [top.cpp:60]   --->   Operation 1044 'add' 'add_ln60_106' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1045 [1/1] (1.10ns)   --->   "%add_ln60_107 = add i25 %sext_ln60_107, i25 %sext_ln60_106" [top.cpp:60]   --->   Operation 1045 'add' 'add_ln60_107' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_107, i32 24" [top.cpp:60]   --->   Operation 1046 'bitselect' 'tmp_645' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_106, i32 23" [top.cpp:60]   --->   Operation 1047 'bitselect' 'tmp_646' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_107)   --->   "%xor_ln60_106 = xor i1 %tmp_645, i1 1" [top.cpp:60]   --->   Operation 1048 'xor' 'xor_ln60_106' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_107)   --->   "%and_ln60_53 = and i1 %tmp_646, i1 %xor_ln60_106" [top.cpp:60]   --->   Operation 1049 'and' 'and_ln60_53' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_107)   --->   "%xor_ln60_107 = xor i1 %tmp_645, i1 %tmp_646" [top.cpp:60]   --->   Operation 1050 'xor' 'xor_ln60_107' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_107)   --->   "%select_ln60_106 = select i1 %and_ln60_53, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1051 'select' 'select_ln60_106' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1052 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_107 = select i1 %xor_ln60_107, i24 %select_ln60_106, i24 %add_ln60_106" [top.cpp:60]   --->   Operation 1052 'select' 'select_ln60_107' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln60_108 = sext i24 %p_load82" [top.cpp:60]   --->   Operation 1053 'sext' 'sext_ln60_108' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1054 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13" [top.cpp:60]   --->   Operation 1054 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln60_109 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13" [top.cpp:60]   --->   Operation 1055 'sext' 'sext_ln60_109' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1056 [1/1] (1.10ns)   --->   "%add_ln60_108 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13, i24 %p_load82" [top.cpp:60]   --->   Operation 1056 'add' 'add_ln60_108' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1057 [1/1] (1.10ns)   --->   "%add_ln60_109 = add i25 %sext_ln60_109, i25 %sext_ln60_108" [top.cpp:60]   --->   Operation 1057 'add' 'add_ln60_109' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_109, i32 24" [top.cpp:60]   --->   Operation 1058 'bitselect' 'tmp_647' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_108, i32 23" [top.cpp:60]   --->   Operation 1059 'bitselect' 'tmp_648' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_109)   --->   "%xor_ln60_108 = xor i1 %tmp_647, i1 1" [top.cpp:60]   --->   Operation 1060 'xor' 'xor_ln60_108' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_109)   --->   "%and_ln60_54 = and i1 %tmp_648, i1 %xor_ln60_108" [top.cpp:60]   --->   Operation 1061 'and' 'and_ln60_54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_109)   --->   "%xor_ln60_109 = xor i1 %tmp_647, i1 %tmp_648" [top.cpp:60]   --->   Operation 1062 'xor' 'xor_ln60_109' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_109)   --->   "%select_ln60_108 = select i1 %and_ln60_54, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1063 'select' 'select_ln60_108' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1064 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_109 = select i1 %xor_ln60_109, i24 %select_ln60_108, i24 %add_ln60_108" [top.cpp:60]   --->   Operation 1064 'select' 'select_ln60_109' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln60_110 = sext i24 %p_load80" [top.cpp:60]   --->   Operation 1065 'sext' 'sext_ln60_110' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1066 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13" [top.cpp:60]   --->   Operation 1066 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln60_111 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13" [top.cpp:60]   --->   Operation 1067 'sext' 'sext_ln60_111' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1068 [1/1] (1.10ns)   --->   "%add_ln60_110 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13, i24 %p_load80" [top.cpp:60]   --->   Operation 1068 'add' 'add_ln60_110' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1069 [1/1] (1.10ns)   --->   "%add_ln60_111 = add i25 %sext_ln60_111, i25 %sext_ln60_110" [top.cpp:60]   --->   Operation 1069 'add' 'add_ln60_111' <Predicate = (!icmp_ln53)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_111, i32 24" [top.cpp:60]   --->   Operation 1070 'bitselect' 'tmp_649' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_110, i32 23" [top.cpp:60]   --->   Operation 1071 'bitselect' 'tmp_650' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_111)   --->   "%xor_ln60_110 = xor i1 %tmp_649, i1 1" [top.cpp:60]   --->   Operation 1072 'xor' 'xor_ln60_110' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_111)   --->   "%and_ln60_55 = and i1 %tmp_650, i1 %xor_ln60_110" [top.cpp:60]   --->   Operation 1073 'and' 'and_ln60_55' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_111)   --->   "%xor_ln60_111 = xor i1 %tmp_649, i1 %tmp_650" [top.cpp:60]   --->   Operation 1074 'xor' 'xor_ln60_111' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_111)   --->   "%select_ln60_110 = select i1 %and_ln60_55, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1075 'select' 'select_ln60_110' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1076 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_111 = select i1 %xor_ln60_111, i24 %select_ln60_110, i24 %add_ln60_110" [top.cpp:60]   --->   Operation 1076 'select' 'select_ln60_111' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1077 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14" [top.cpp:60]   --->   Operation 1077 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1078 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14" [top.cpp:60]   --->   Operation 1078 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1079 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14" [top.cpp:60]   --->   Operation 1079 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1080 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14" [top.cpp:60]   --->   Operation 1080 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1081 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15" [top.cpp:60]   --->   Operation 1081 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1082 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15" [top.cpp:60]   --->   Operation 1082 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1083 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15" [top.cpp:60]   --->   Operation 1083 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1084 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15" [top.cpp:60]   --->   Operation 1084 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 1085 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_111, i24 %empty_72" [top.cpp:60]   --->   Operation 1085 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1086 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_109, i24 %empty_71" [top.cpp:60]   --->   Operation 1086 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1087 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_107, i24 %empty_70" [top.cpp:60]   --->   Operation 1087 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1088 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_105, i24 %empty_69" [top.cpp:60]   --->   Operation 1088 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1089 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_103, i24 %empty_68" [top.cpp:60]   --->   Operation 1089 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1090 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_101, i24 %empty_67" [top.cpp:60]   --->   Operation 1090 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1091 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_99, i24 %empty_66" [top.cpp:60]   --->   Operation 1091 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>
ST_8 : Operation 1092 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_97, i24 %empty_65" [top.cpp:60]   --->   Operation 1092 'store' 'store_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 3.38>
ST_9 : Operation 1093 [1/1] (0.00ns)   --->   "%p_load78 = load i24 %empty_73" [top.cpp:60]   --->   Operation 1093 'load' 'p_load78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1094 [1/1] (0.00ns)   --->   "%p_load76 = load i24 %empty_74" [top.cpp:60]   --->   Operation 1094 'load' 'p_load76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1095 [1/1] (0.00ns)   --->   "%p_load74 = load i24 %empty_75" [top.cpp:60]   --->   Operation 1095 'load' 'p_load74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1096 [1/1] (0.00ns)   --->   "%p_load72 = load i24 %empty_76" [top.cpp:60]   --->   Operation 1096 'load' 'p_load72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1097 [1/1] (0.00ns)   --->   "%p_load70 = load i24 %empty_77" [top.cpp:60]   --->   Operation 1097 'load' 'p_load70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1098 [1/1] (0.00ns)   --->   "%p_load68 = load i24 %empty_78" [top.cpp:60]   --->   Operation 1098 'load' 'p_load68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1099 [1/1] (0.00ns)   --->   "%p_load66 = load i24 %empty_79" [top.cpp:60]   --->   Operation 1099 'load' 'p_load66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1100 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty_80" [top.cpp:60]   --->   Operation 1100 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1101 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:54]   --->   Operation 1101 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:53]   --->   Operation 1102 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1103 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [top.cpp:53]   --->   Operation 1103 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln60_112 = sext i24 %p_load78" [top.cpp:60]   --->   Operation 1104 'sext' 'sext_ln60_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14" [top.cpp:60]   --->   Operation 1105 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln60_113 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14" [top.cpp:60]   --->   Operation 1106 'sext' 'sext_ln60_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1107 [1/1] (1.10ns)   --->   "%add_ln60_112 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14, i24 %p_load78" [top.cpp:60]   --->   Operation 1107 'add' 'add_ln60_112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1108 [1/1] (1.10ns)   --->   "%add_ln60_113 = add i25 %sext_ln60_113, i25 %sext_ln60_112" [top.cpp:60]   --->   Operation 1108 'add' 'add_ln60_113' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_113, i32 24" [top.cpp:60]   --->   Operation 1109 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_112, i32 23" [top.cpp:60]   --->   Operation 1110 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_113)   --->   "%xor_ln60_112 = xor i1 %tmp_651, i1 1" [top.cpp:60]   --->   Operation 1111 'xor' 'xor_ln60_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_113)   --->   "%and_ln60_56 = and i1 %tmp_652, i1 %xor_ln60_112" [top.cpp:60]   --->   Operation 1112 'and' 'and_ln60_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_113)   --->   "%xor_ln60_113 = xor i1 %tmp_651, i1 %tmp_652" [top.cpp:60]   --->   Operation 1113 'xor' 'xor_ln60_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_113)   --->   "%select_ln60_112 = select i1 %and_ln60_56, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1114 'select' 'select_ln60_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1115 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_113 = select i1 %xor_ln60_113, i24 %select_ln60_112, i24 %add_ln60_112" [top.cpp:60]   --->   Operation 1115 'select' 'select_ln60_113' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln60_114 = sext i24 %p_load76" [top.cpp:60]   --->   Operation 1116 'sext' 'sext_ln60_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14" [top.cpp:60]   --->   Operation 1117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln60_115 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14" [top.cpp:60]   --->   Operation 1118 'sext' 'sext_ln60_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1119 [1/1] (1.10ns)   --->   "%add_ln60_114 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14, i24 %p_load76" [top.cpp:60]   --->   Operation 1119 'add' 'add_ln60_114' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1120 [1/1] (1.10ns)   --->   "%add_ln60_115 = add i25 %sext_ln60_115, i25 %sext_ln60_114" [top.cpp:60]   --->   Operation 1120 'add' 'add_ln60_115' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_115, i32 24" [top.cpp:60]   --->   Operation 1121 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_114, i32 23" [top.cpp:60]   --->   Operation 1122 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_115)   --->   "%xor_ln60_114 = xor i1 %tmp_653, i1 1" [top.cpp:60]   --->   Operation 1123 'xor' 'xor_ln60_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_115)   --->   "%and_ln60_57 = and i1 %tmp_654, i1 %xor_ln60_114" [top.cpp:60]   --->   Operation 1124 'and' 'and_ln60_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_115)   --->   "%xor_ln60_115 = xor i1 %tmp_653, i1 %tmp_654" [top.cpp:60]   --->   Operation 1125 'xor' 'xor_ln60_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_115)   --->   "%select_ln60_114 = select i1 %and_ln60_57, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1126 'select' 'select_ln60_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1127 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_115 = select i1 %xor_ln60_115, i24 %select_ln60_114, i24 %add_ln60_114" [top.cpp:60]   --->   Operation 1127 'select' 'select_ln60_115' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln60_116 = sext i24 %p_load74" [top.cpp:60]   --->   Operation 1128 'sext' 'sext_ln60_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14" [top.cpp:60]   --->   Operation 1129 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln60_117 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14" [top.cpp:60]   --->   Operation 1130 'sext' 'sext_ln60_117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1131 [1/1] (1.10ns)   --->   "%add_ln60_116 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14, i24 %p_load74" [top.cpp:60]   --->   Operation 1131 'add' 'add_ln60_116' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1132 [1/1] (1.10ns)   --->   "%add_ln60_117 = add i25 %sext_ln60_117, i25 %sext_ln60_116" [top.cpp:60]   --->   Operation 1132 'add' 'add_ln60_117' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_117, i32 24" [top.cpp:60]   --->   Operation 1133 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_116, i32 23" [top.cpp:60]   --->   Operation 1134 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_117)   --->   "%xor_ln60_116 = xor i1 %tmp_655, i1 1" [top.cpp:60]   --->   Operation 1135 'xor' 'xor_ln60_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_117)   --->   "%and_ln60_58 = and i1 %tmp_656, i1 %xor_ln60_116" [top.cpp:60]   --->   Operation 1136 'and' 'and_ln60_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_117)   --->   "%xor_ln60_117 = xor i1 %tmp_655, i1 %tmp_656" [top.cpp:60]   --->   Operation 1137 'xor' 'xor_ln60_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_117)   --->   "%select_ln60_116 = select i1 %and_ln60_58, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1138 'select' 'select_ln60_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1139 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_117 = select i1 %xor_ln60_117, i24 %select_ln60_116, i24 %add_ln60_116" [top.cpp:60]   --->   Operation 1139 'select' 'select_ln60_117' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln60_118 = sext i24 %p_load72" [top.cpp:60]   --->   Operation 1140 'sext' 'sext_ln60_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1141 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14" [top.cpp:60]   --->   Operation 1141 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln60_119 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14" [top.cpp:60]   --->   Operation 1142 'sext' 'sext_ln60_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1143 [1/1] (1.10ns)   --->   "%add_ln60_118 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14, i24 %p_load72" [top.cpp:60]   --->   Operation 1143 'add' 'add_ln60_118' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1144 [1/1] (1.10ns)   --->   "%add_ln60_119 = add i25 %sext_ln60_119, i25 %sext_ln60_118" [top.cpp:60]   --->   Operation 1144 'add' 'add_ln60_119' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_119, i32 24" [top.cpp:60]   --->   Operation 1145 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_118, i32 23" [top.cpp:60]   --->   Operation 1146 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_119)   --->   "%xor_ln60_118 = xor i1 %tmp_657, i1 1" [top.cpp:60]   --->   Operation 1147 'xor' 'xor_ln60_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_119)   --->   "%and_ln60_59 = and i1 %tmp_658, i1 %xor_ln60_118" [top.cpp:60]   --->   Operation 1148 'and' 'and_ln60_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_119)   --->   "%xor_ln60_119 = xor i1 %tmp_657, i1 %tmp_658" [top.cpp:60]   --->   Operation 1149 'xor' 'xor_ln60_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_119)   --->   "%select_ln60_118 = select i1 %and_ln60_59, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1150 'select' 'select_ln60_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1151 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_119 = select i1 %xor_ln60_119, i24 %select_ln60_118, i24 %add_ln60_118" [top.cpp:60]   --->   Operation 1151 'select' 'select_ln60_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln60_120 = sext i24 %p_load70" [top.cpp:60]   --->   Operation 1152 'sext' 'sext_ln60_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1153 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15" [top.cpp:60]   --->   Operation 1153 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln60_121 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15" [top.cpp:60]   --->   Operation 1154 'sext' 'sext_ln60_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1155 [1/1] (1.10ns)   --->   "%add_ln60_120 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15, i24 %p_load70" [top.cpp:60]   --->   Operation 1155 'add' 'add_ln60_120' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1156 [1/1] (1.10ns)   --->   "%add_ln60_121 = add i25 %sext_ln60_121, i25 %sext_ln60_120" [top.cpp:60]   --->   Operation 1156 'add' 'add_ln60_121' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_121, i32 24" [top.cpp:60]   --->   Operation 1157 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_120, i32 23" [top.cpp:60]   --->   Operation 1158 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_121)   --->   "%xor_ln60_120 = xor i1 %tmp_659, i1 1" [top.cpp:60]   --->   Operation 1159 'xor' 'xor_ln60_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_121)   --->   "%and_ln60_60 = and i1 %tmp_660, i1 %xor_ln60_120" [top.cpp:60]   --->   Operation 1160 'and' 'and_ln60_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_121)   --->   "%xor_ln60_121 = xor i1 %tmp_659, i1 %tmp_660" [top.cpp:60]   --->   Operation 1161 'xor' 'xor_ln60_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_121)   --->   "%select_ln60_120 = select i1 %and_ln60_60, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1162 'select' 'select_ln60_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1163 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_121 = select i1 %xor_ln60_121, i24 %select_ln60_120, i24 %add_ln60_120" [top.cpp:60]   --->   Operation 1163 'select' 'select_ln60_121' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln60_122 = sext i24 %p_load68" [top.cpp:60]   --->   Operation 1164 'sext' 'sext_ln60_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1165 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15" [top.cpp:60]   --->   Operation 1165 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln60_123 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15" [top.cpp:60]   --->   Operation 1166 'sext' 'sext_ln60_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1167 [1/1] (1.10ns)   --->   "%add_ln60_122 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15, i24 %p_load68" [top.cpp:60]   --->   Operation 1167 'add' 'add_ln60_122' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1168 [1/1] (1.10ns)   --->   "%add_ln60_123 = add i25 %sext_ln60_123, i25 %sext_ln60_122" [top.cpp:60]   --->   Operation 1168 'add' 'add_ln60_123' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_123, i32 24" [top.cpp:60]   --->   Operation 1169 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_122, i32 23" [top.cpp:60]   --->   Operation 1170 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_123)   --->   "%xor_ln60_122 = xor i1 %tmp_661, i1 1" [top.cpp:60]   --->   Operation 1171 'xor' 'xor_ln60_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_123)   --->   "%and_ln60_61 = and i1 %tmp_662, i1 %xor_ln60_122" [top.cpp:60]   --->   Operation 1172 'and' 'and_ln60_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_123)   --->   "%xor_ln60_123 = xor i1 %tmp_661, i1 %tmp_662" [top.cpp:60]   --->   Operation 1173 'xor' 'xor_ln60_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_123)   --->   "%select_ln60_122 = select i1 %and_ln60_61, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1174 'select' 'select_ln60_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1175 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_123 = select i1 %xor_ln60_123, i24 %select_ln60_122, i24 %add_ln60_122" [top.cpp:60]   --->   Operation 1175 'select' 'select_ln60_123' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln60_124 = sext i24 %p_load66" [top.cpp:60]   --->   Operation 1176 'sext' 'sext_ln60_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1177 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15" [top.cpp:60]   --->   Operation 1177 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln60_125 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15" [top.cpp:60]   --->   Operation 1178 'sext' 'sext_ln60_125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1179 [1/1] (1.10ns)   --->   "%add_ln60_124 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15, i24 %p_load66" [top.cpp:60]   --->   Operation 1179 'add' 'add_ln60_124' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1180 [1/1] (1.10ns)   --->   "%add_ln60_125 = add i25 %sext_ln60_125, i25 %sext_ln60_124" [top.cpp:60]   --->   Operation 1180 'add' 'add_ln60_125' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_125, i32 24" [top.cpp:60]   --->   Operation 1181 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_124, i32 23" [top.cpp:60]   --->   Operation 1182 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_125)   --->   "%xor_ln60_124 = xor i1 %tmp_663, i1 1" [top.cpp:60]   --->   Operation 1183 'xor' 'xor_ln60_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_125)   --->   "%and_ln60_62 = and i1 %tmp_664, i1 %xor_ln60_124" [top.cpp:60]   --->   Operation 1184 'and' 'and_ln60_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_125)   --->   "%xor_ln60_125 = xor i1 %tmp_663, i1 %tmp_664" [top.cpp:60]   --->   Operation 1185 'xor' 'xor_ln60_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_125)   --->   "%select_ln60_124 = select i1 %and_ln60_62, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1186 'select' 'select_ln60_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1187 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_125 = select i1 %xor_ln60_125, i24 %select_ln60_124, i24 %add_ln60_124" [top.cpp:60]   --->   Operation 1187 'select' 'select_ln60_125' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln60_126 = sext i24 %p_load" [top.cpp:60]   --->   Operation 1188 'sext' 'sext_ln60_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1189 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15" [top.cpp:60]   --->   Operation 1189 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln60_127 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15" [top.cpp:60]   --->   Operation 1190 'sext' 'sext_ln60_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1191 [1/1] (1.10ns)   --->   "%add_ln60_126 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15, i24 %p_load" [top.cpp:60]   --->   Operation 1191 'add' 'add_ln60_126' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1192 [1/1] (1.10ns)   --->   "%add_ln60_127 = add i25 %sext_ln60_127, i25 %sext_ln60_126" [top.cpp:60]   --->   Operation 1192 'add' 'add_ln60_127' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_127, i32 24" [top.cpp:60]   --->   Operation 1193 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_126, i32 23" [top.cpp:60]   --->   Operation 1194 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_127)   --->   "%xor_ln60_126 = xor i1 %tmp_665, i1 1" [top.cpp:60]   --->   Operation 1195 'xor' 'xor_ln60_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_127)   --->   "%and_ln60_63 = and i1 %tmp_666, i1 %xor_ln60_126" [top.cpp:60]   --->   Operation 1196 'and' 'and_ln60_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_127)   --->   "%xor_ln60_127 = xor i1 %tmp_665, i1 %tmp_666" [top.cpp:60]   --->   Operation 1197 'xor' 'xor_ln60_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_127)   --->   "%select_ln60_126 = select i1 %and_ln60_63, i24 8388607, i24 8388608" [top.cpp:60]   --->   Operation 1198 'select' 'select_ln60_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1199 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln60_127 = select i1 %xor_ln60_127, i24 %select_ln60_126, i24 %add_ln60_126" [top.cpp:60]   --->   Operation 1199 'select' 'select_ln60_127' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1200 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_127, i24 %empty_80" [top.cpp:60]   --->   Operation 1200 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1201 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_125, i24 %empty_79" [top.cpp:60]   --->   Operation 1201 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1202 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_123, i24 %empty_78" [top.cpp:60]   --->   Operation 1202 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1203 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_121, i24 %empty_77" [top.cpp:60]   --->   Operation 1203 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1204 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_119, i24 %empty_76" [top.cpp:60]   --->   Operation 1204 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1205 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_117, i24 %empty_75" [top.cpp:60]   --->   Operation 1205 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1206 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_115, i24 %empty_74" [top.cpp:60]   --->   Operation 1206 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1207 [1/1] (0.48ns)   --->   "%store_ln60 = store i24 %select_ln60_113, i24 %empty_73" [top.cpp:60]   --->   Operation 1207 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_9 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln53 = br void %phase2_accum_col" [top.cpp:53]   --->   Operation 1208 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln53', top.cpp:53) of constant 0 on local variable 'i', top.cpp:53 [134]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:53) on local variable 'i', top.cpp:53 [201]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', top.cpp:53) [202]  (0.921 ns)
	'store' operation 0 bit ('store_ln53', top.cpp:53) of variable 'add_ln53', top.cpp:53 on local variable 'i', top.cpp:53 [1138]  (0.489 ns)

 <State 2>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [455]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_14', top.cpp:60) [457]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_15', top.cpp:60) [465]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_15', top.cpp:60 on local variable 'empty_24' [1195]  (0.489 ns)

 <State 3>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [551]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_30', top.cpp:60) [553]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_31', top.cpp:60) [561]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_31', top.cpp:60 on local variable 'empty_32' [1187]  (0.489 ns)

 <State 4>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [647]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_46', top.cpp:60) [649]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_47', top.cpp:60) [657]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_47', top.cpp:60 on local variable 'empty_40' [1179]  (0.489 ns)

 <State 5>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [743]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_62', top.cpp:60) [745]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_63', top.cpp:60) [753]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_63', top.cpp:60 on local variable 'empty_48' [1171]  (0.489 ns)

 <State 6>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [839]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_78', top.cpp:60) [841]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_79', top.cpp:60) [849]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_79', top.cpp:60 on local variable 'empty_56' [1163]  (0.489 ns)

 <State 7>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [935]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_94', top.cpp:60) [937]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_95', top.cpp:60) [945]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_95', top.cpp:60 on local variable 'empty_64' [1155]  (0.489 ns)

 <State 8>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [1031]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_110', top.cpp:60) [1033]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_111', top.cpp:60) [1041]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_111', top.cpp:60 on local variable 'empty_72' [1147]  (0.489 ns)

 <State 9>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp' [1127]  (1.352 ns)
	'add' operation 24 bit ('add_ln60_126', top.cpp:60) [1129]  (1.110 ns)
	'select' operation 24 bit ('select_ln60_127', top.cpp:60) [1137]  (0.435 ns)
	'store' operation 0 bit ('store_ln60', top.cpp:60) of variable 'select_ln60_127', top.cpp:60 on local variable 'empty_80' [1139]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
