// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_p_hls_fptosi_float_i32 (
        ap_ready,
        x,
        ap_return
);


output   ap_ready;
input  [31:0] x;
output  [4:0] ap_return;

wire   [31:0] data_fu_44_p1;
wire   [22:0] trunc_ln371_fu_66_p1;
wire   [24:0] mantissa_fu_70_p4;
wire   [7:0] xs_exp_fu_56_p4;
wire   [8:0] zext_ln346_fu_84_p1;
wire   [8:0] add_ln346_fu_88_p2;
wire   [7:0] sub_ln18_fu_102_p2;
wire   [0:0] tmp_fu_94_p3;
wire  signed [8:0] sext_ln18_fu_108_p1;
wire   [8:0] select_ln18_fu_112_p3;
wire  signed [31:0] sext_ln18_20_fu_120_p1;
wire   [78:0] zext_ln15_fu_80_p1;
wire   [78:0] zext_ln18_fu_124_p1;
wire   [78:0] lshr_ln18_fu_128_p2;
wire   [0:0] tmp_136_fu_140_p3;
wire   [78:0] shl_ln18_fu_134_p2;
wire   [4:0] zext_ln21_fu_148_p1;
wire   [4:0] tmp_s_fu_152_p4;
wire   [4:0] val_fu_162_p3;
wire   [0:0] xs_sign_fu_48_p3;
wire   [4:0] result_1_fu_170_p2;

assign add_ln346_fu_88_p2 = ($signed(zext_ln346_fu_84_p1) + $signed(9'd385));

assign ap_ready = 1'b1;

assign data_fu_44_p1 = x;

assign lshr_ln18_fu_128_p2 = zext_ln15_fu_80_p1 >> zext_ln18_fu_124_p1;

assign mantissa_fu_70_p4 = {{{{1'd1}, {trunc_ln371_fu_66_p1}}}, {1'd0}};

assign result_1_fu_170_p2 = (5'd0 - val_fu_162_p3);

assign select_ln18_fu_112_p3 = ((tmp_fu_94_p3[0:0] == 1'b1) ? sext_ln18_fu_108_p1 : add_ln346_fu_88_p2);

assign sext_ln18_20_fu_120_p1 = $signed(select_ln18_fu_112_p3);

assign sext_ln18_fu_108_p1 = $signed(sub_ln18_fu_102_p2);

assign shl_ln18_fu_134_p2 = zext_ln15_fu_80_p1 << zext_ln18_fu_124_p1;

assign sub_ln18_fu_102_p2 = (8'd127 - xs_exp_fu_56_p4);

assign tmp_136_fu_140_p3 = lshr_ln18_fu_128_p2[32'd24];

assign tmp_fu_94_p3 = add_ln346_fu_88_p2[32'd8];

assign tmp_s_fu_152_p4 = {{shl_ln18_fu_134_p2[28:24]}};

assign trunc_ln371_fu_66_p1 = data_fu_44_p1[22:0];

assign val_fu_162_p3 = ((tmp_fu_94_p3[0:0] == 1'b1) ? zext_ln21_fu_148_p1 : tmp_s_fu_152_p4);

assign xs_exp_fu_56_p4 = {{data_fu_44_p1[30:23]}};

assign xs_sign_fu_48_p3 = data_fu_44_p1[32'd31];

assign zext_ln15_fu_80_p1 = mantissa_fu_70_p4;

assign zext_ln18_fu_124_p1 = $unsigned(sext_ln18_20_fu_120_p1);

assign zext_ln21_fu_148_p1 = tmp_136_fu_140_p3;

assign zext_ln346_fu_84_p1 = xs_exp_fu_56_p4;

assign ap_return = ((xs_sign_fu_48_p3[0:0] == 1'b1) ? result_1_fu_170_p2 : val_fu_162_p3);

endmodule //srcnn_p_hls_fptosi_float_i32
