// Seed: 2458957194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output wor   id_7,
    output tri0  id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
