#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:42:43 2025
# Process ID: 11836
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/AES_Full/xsim_script.tcl}
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/xsim.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog\xsim.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
source xsim.dir/AES_Full/xsim_script.tcl
# xsim {AES_Full} -autoloadwcfg -tclbatch {AES_Full.tcl}
Time resolution is 1 ps
source AES_Full.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "15455000"
// RTL Simulation : 2 / 2 [n/a] @ "28975000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 29035 ns : File "C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AES_Full.autotb.v" Line 300
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 17 13:42:45 2025...
