ARM GAS  /tmp/ccdlFz3r.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB306:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccdlFz3r.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** OSPI_HandleTypeDef hospi1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart4;
  54:Core/Src/main.c **** UART_HandleTypeDef huart1;
  55:Core/Src/main.c **** UART_HandleTypeDef huart2;
  56:Core/Src/main.c **** UART_HandleTypeDef huart3;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_ADC1_Init(void);
  67:Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  68:Core/Src/main.c **** static void MX_I2C1_Init(void);
  69:Core/Src/main.c **** static void MX_I2C2_Init(void);
  70:Core/Src/main.c **** static void MX_OCTOSPI1_Init(void);
  71:Core/Src/main.c **** static void MX_SPI1_Init(void);
  72:Core/Src/main.c **** static void MX_UART4_Init(void);
  73:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  74:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  75:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void);
  76:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  77:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  82:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* USER CODE END 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /**
  87:Core/Src/main.c ****   * @brief  The application entry point.
  88:Core/Src/main.c ****   * @retval int
ARM GAS  /tmp/ccdlFz3r.s 			page 3


  89:Core/Src/main.c ****   */
  90:Core/Src/main.c **** int main(void)
  91:Core/Src/main.c **** {
  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  99:Core/Src/main.c ****   HAL_Init();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Configure the system clock */
 106:Core/Src/main.c ****   SystemClock_Config();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* Configure the peripherals common clocks */
 109:Core/Src/main.c ****   PeriphCommonClock_Config();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Initialize all configured peripherals */
 116:Core/Src/main.c ****   MX_GPIO_Init();
 117:Core/Src/main.c ****   MX_ADC1_Init();
 118:Core/Src/main.c ****   MX_DFSDM1_Init();
 119:Core/Src/main.c ****   MX_I2C1_Init();
 120:Core/Src/main.c ****   MX_I2C2_Init();
 121:Core/Src/main.c ****   MX_OCTOSPI1_Init();
 122:Core/Src/main.c ****   MX_SPI1_Init();
 123:Core/Src/main.c ****   MX_UART4_Init();
 124:Core/Src/main.c ****   MX_USART2_UART_Init();
 125:Core/Src/main.c ****   MX_USART3_UART_Init();
 126:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 127:Core/Src/main.c ****   MX_USART1_UART_Init();
 128:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE END 2 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Infinite loop */
 133:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 134:Core/Src/main.c ****   while (1)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     /* USER CODE END WHILE */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /* USER CODE END 3 */
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief System Clock Configuration
 145:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccdlFz3r.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** void SystemClock_Config(void)
 148:Core/Src/main.c **** {
 149:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /** Configure LSE Drive Capability
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 162:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 165:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 168:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 171:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /** Enable MSI Auto calibration
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /tmp/ccdlFz3r.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 205:Core/Src/main.c ****   * @retval None
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 208:Core/Src/main.c **** {
 209:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /** Initializes the peripherals clock
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 214:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 215:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 220:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 221:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 222:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 223:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c **** }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 231:Core/Src/main.c ****   * @param None
 232:Core/Src/main.c ****   * @retval None
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c **** static void MX_ADC1_Init(void)
 235:Core/Src/main.c **** {
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /** Common config
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c ****   hadc1.Instance = ADC1;
 250:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 251:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 252:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 253:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 254:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 255:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 256:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 257:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 258:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
ARM GAS  /tmp/ccdlFz3r.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 261:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 262:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 263:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 264:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /** Configure Regular Channel
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 272:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 273:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 274:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 275:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 276:Core/Src/main.c ****   sConfig.Offset = 0;
 277:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     Error_Handler();
 280:Core/Src/main.c ****   }
 281:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** /**
 288:Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 289:Core/Src/main.c ****   * @param None
 290:Core/Src/main.c ****   * @retval None
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 293:Core/Src/main.c **** {
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 302:Core/Src/main.c ****   hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 303:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 304:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 305:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 306:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 307:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 308:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 309:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 310:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 311:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 312:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 313:Core/Src/main.c ****   hdfsdm1_channel2.Init.Offset = 0;
 314:Core/Src/main.c ****   hdfsdm1_channel2.Init.RightBitShift = 0x00;
 315:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  /tmp/ccdlFz3r.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 327:Core/Src/main.c ****   * @param None
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** static void MX_I2C1_Init(void)
 331:Core/Src/main.c **** {
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 340:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 341:Core/Src/main.c ****   hi2c1.Init.Timing = 0x307075B1;
 342:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 343:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 344:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 345:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 346:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 347:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 348:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 349:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /** Configure Analogue filter
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 357:Core/Src/main.c ****   {
 358:Core/Src/main.c ****     Error_Handler();
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /** Configure Digital filter
 362:Core/Src/main.c ****   */
 363:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 364:Core/Src/main.c ****   {
 365:Core/Src/main.c ****     Error_Handler();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** /**
ARM GAS  /tmp/ccdlFz3r.s 			page 8


 374:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 375:Core/Src/main.c ****   * @param None
 376:Core/Src/main.c ****   * @retval None
 377:Core/Src/main.c ****   */
 378:Core/Src/main.c **** static void MX_I2C2_Init(void)
 379:Core/Src/main.c **** {
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 388:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 389:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 390:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 391:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 392:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 393:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 394:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 395:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 396:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 397:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 398:Core/Src/main.c ****   {
 399:Core/Src/main.c ****     Error_Handler();
 400:Core/Src/main.c ****   }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /** Configure Analogue filter
 403:Core/Src/main.c ****   */
 404:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /** Configure Digital filter
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c **** }
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** /**
 422:Core/Src/main.c ****   * @brief OCTOSPI1 Initialization Function
 423:Core/Src/main.c ****   * @param None
 424:Core/Src/main.c ****   * @retval None
 425:Core/Src/main.c ****   */
 426:Core/Src/main.c **** static void MX_OCTOSPI1_Init(void)
 427:Core/Src/main.c **** {
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 0 */
 430:Core/Src/main.c **** 
ARM GAS  /tmp/ccdlFz3r.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 0 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 1 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 1 */
 438:Core/Src/main.c ****   /* OCTOSPI1 parameter configuration*/
 439:Core/Src/main.c ****   hospi1.Instance = OCTOSPI1;
 440:Core/Src/main.c ****   hospi1.Init.FifoThreshold = 1;
 441:Core/Src/main.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 442:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 443:Core/Src/main.c ****   hospi1.Init.DeviceSize = 32;
 444:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTime = 1;
 445:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 446:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 447:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 1;
 448:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 449:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 450:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = 0;
 451:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 452:Core/Src/main.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   OSPIM_Cfg_Struct.ClkPort = 1;
 457:Core/Src/main.c ****   OSPIM_Cfg_Struct.NCSPort = 1;
 458:Core/Src/main.c ****   OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 459:Core/Src/main.c ****   if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 460:Core/Src/main.c ****   {
 461:Core/Src/main.c ****     Error_Handler();
 462:Core/Src/main.c ****   }
 463:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 2 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 2 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 471:Core/Src/main.c ****   * @param None
 472:Core/Src/main.c ****   * @retval None
 473:Core/Src/main.c ****   */
 474:Core/Src/main.c **** static void MX_SPI1_Init(void)
 475:Core/Src/main.c **** {
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 484:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 485:Core/Src/main.c ****   hspi1.Instance = SPI1;
 486:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 487:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  /tmp/ccdlFz3r.s 			page 10


 488:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 489:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 490:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 491:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 492:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 493:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 494:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 495:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 496:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 497:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 498:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 499:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 500:Core/Src/main.c ****   {
 501:Core/Src/main.c ****     Error_Handler();
 502:Core/Src/main.c ****   }
 503:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c **** }
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** /**
 510:Core/Src/main.c ****   * @brief UART4 Initialization Function
 511:Core/Src/main.c ****   * @param None
 512:Core/Src/main.c ****   * @retval None
 513:Core/Src/main.c ****   */
 514:Core/Src/main.c **** static void MX_UART4_Init(void)
 515:Core/Src/main.c **** {
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 524:Core/Src/main.c ****   huart4.Instance = UART4;
 525:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 526:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 527:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 528:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 529:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 530:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 531:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 532:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 533:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 534:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 535:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 536:Core/Src/main.c ****   {
 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 540:Core/Src/main.c ****   {
 541:Core/Src/main.c ****     Error_Handler();
 542:Core/Src/main.c ****   }
 543:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 544:Core/Src/main.c ****   {
ARM GAS  /tmp/ccdlFz3r.s 			page 11


 545:Core/Src/main.c ****     Error_Handler();
 546:Core/Src/main.c ****   }
 547:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 548:Core/Src/main.c ****   {
 549:Core/Src/main.c ****     Error_Handler();
 550:Core/Src/main.c ****   }
 551:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c **** }
 556:Core/Src/main.c **** 
 557:Core/Src/main.c **** /**
 558:Core/Src/main.c ****   * @brief USART1 Initialization Function
 559:Core/Src/main.c ****   * @param None
 560:Core/Src/main.c ****   * @retval None
 561:Core/Src/main.c ****   */
 562:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 563:Core/Src/main.c **** {
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 572:Core/Src/main.c ****   huart1.Instance = USART1;
 573:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 574:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 575:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 576:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 577:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 578:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 579:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 580:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 581:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 582:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 583:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 584:Core/Src/main.c ****   {
 585:Core/Src/main.c ****     Error_Handler();
 586:Core/Src/main.c ****   }
 587:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 592:Core/Src/main.c ****   {
 593:Core/Src/main.c ****     Error_Handler();
 594:Core/Src/main.c ****   }
 595:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c ****     Error_Handler();
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
ARM GAS  /tmp/ccdlFz3r.s 			page 12


 602:Core/Src/main.c **** 
 603:Core/Src/main.c **** }
 604:Core/Src/main.c **** 
 605:Core/Src/main.c **** /**
 606:Core/Src/main.c ****   * @brief USART2 Initialization Function
 607:Core/Src/main.c ****   * @param None
 608:Core/Src/main.c ****   * @retval None
 609:Core/Src/main.c ****   */
 610:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 611:Core/Src/main.c **** {
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 620:Core/Src/main.c ****   huart2.Instance = USART2;
 621:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 622:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 623:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 624:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 625:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 626:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 627:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 628:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 629:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 630:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 631:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 632:Core/Src/main.c ****   {
 633:Core/Src/main.c ****     Error_Handler();
 634:Core/Src/main.c ****   }
 635:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 636:Core/Src/main.c ****   {
 637:Core/Src/main.c ****     Error_Handler();
 638:Core/Src/main.c ****   }
 639:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 640:Core/Src/main.c ****   {
 641:Core/Src/main.c ****     Error_Handler();
 642:Core/Src/main.c ****   }
 643:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 644:Core/Src/main.c ****   {
 645:Core/Src/main.c ****     Error_Handler();
 646:Core/Src/main.c ****   }
 647:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 650:Core/Src/main.c **** 
 651:Core/Src/main.c **** }
 652:Core/Src/main.c **** 
 653:Core/Src/main.c **** /**
 654:Core/Src/main.c ****   * @brief USART3 Initialization Function
 655:Core/Src/main.c ****   * @param None
 656:Core/Src/main.c ****   * @retval None
 657:Core/Src/main.c ****   */
 658:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
ARM GAS  /tmp/ccdlFz3r.s 			page 13


 659:Core/Src/main.c **** {
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 664:Core/Src/main.c **** 
 665:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 668:Core/Src/main.c ****   huart3.Instance = USART3;
 669:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 670:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 671:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 672:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 673:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 674:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 675:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 676:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 677:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 678:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 679:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 680:Core/Src/main.c ****   {
 681:Core/Src/main.c ****     Error_Handler();
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 684:Core/Src/main.c ****   {
 685:Core/Src/main.c ****     Error_Handler();
 686:Core/Src/main.c ****   }
 687:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 688:Core/Src/main.c ****   {
 689:Core/Src/main.c ****     Error_Handler();
 690:Core/Src/main.c ****   }
 691:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 692:Core/Src/main.c ****   {
 693:Core/Src/main.c ****     Error_Handler();
 694:Core/Src/main.c ****   }
 695:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 698:Core/Src/main.c **** 
 699:Core/Src/main.c **** }
 700:Core/Src/main.c **** 
 701:Core/Src/main.c **** /**
 702:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 703:Core/Src/main.c ****   * @param None
 704:Core/Src/main.c ****   * @retval None
 705:Core/Src/main.c ****   */
 706:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void)
 707:Core/Src/main.c **** {
 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
ARM GAS  /tmp/ccdlFz3r.s 			page 14


 716:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c **** }
 721:Core/Src/main.c **** 
 722:Core/Src/main.c **** /**
 723:Core/Src/main.c ****   * @brief GPIO Initialization Function
 724:Core/Src/main.c ****   * @param None
 725:Core/Src/main.c ****   * @retval None
 726:Core/Src/main.c ****   */
 727:Core/Src/main.c **** static void MX_GPIO_Init(void)
 728:Core/Src/main.c **** {
  28              		.loc 1 728 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8CB0     		sub	sp, sp, #48
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
 729:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 729 3 view .LVU1
  47              		.loc 1 729 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 732:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 732 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 732 3 view .LVU4
  57              		.loc 1 732 3 view .LVU5
  58 0012 7D4B     		ldr	r3, .L3
  59 0014 DA6C     		ldr	r2, [r3, #76]
  60 0016 42F01002 		orr	r2, r2, #16
  61 001a DA64     		str	r2, [r3, #76]
  62              		.loc 1 732 3 view .LVU6
  63 001c DA6C     		ldr	r2, [r3, #76]
  64 001e 02F01002 		and	r2, r2, #16
  65 0022 0192     		str	r2, [sp, #4]
  66              		.loc 1 732 3 view .LVU7
  67 0024 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccdlFz3r.s 			page 15


  68              	.LBE4:
  69              		.loc 1 732 3 view .LVU8
 733:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 733 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 733 3 view .LVU10
  73              		.loc 1 733 3 view .LVU11
  74 0026 DA6C     		ldr	r2, [r3, #76]
  75 0028 42F00402 		orr	r2, r2, #4
  76 002c DA64     		str	r2, [r3, #76]
  77              		.loc 1 733 3 view .LVU12
  78 002e DA6C     		ldr	r2, [r3, #76]
  79 0030 02F00402 		and	r2, r2, #4
  80 0034 0292     		str	r2, [sp, #8]
  81              		.loc 1 733 3 view .LVU13
  82 0036 029A     		ldr	r2, [sp, #8]
  83              	.LBE5:
  84              		.loc 1 733 3 view .LVU14
 734:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 734 3 view .LVU15
  86              	.LBB6:
  87              		.loc 1 734 3 view .LVU16
  88              		.loc 1 734 3 view .LVU17
  89 0038 DA6C     		ldr	r2, [r3, #76]
  90 003a 42F08002 		orr	r2, r2, #128
  91 003e DA64     		str	r2, [r3, #76]
  92              		.loc 1 734 3 view .LVU18
  93 0040 DA6C     		ldr	r2, [r3, #76]
  94 0042 02F08002 		and	r2, r2, #128
  95 0046 0392     		str	r2, [sp, #12]
  96              		.loc 1 734 3 view .LVU19
  97 0048 039A     		ldr	r2, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 734 3 view .LVU20
 735:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 735 3 view .LVU21
 101              	.LBB7:
 102              		.loc 1 735 3 view .LVU22
 103              		.loc 1 735 3 view .LVU23
 104 004a DA6C     		ldr	r2, [r3, #76]
 105 004c 42F00102 		orr	r2, r2, #1
 106 0050 DA64     		str	r2, [r3, #76]
 107              		.loc 1 735 3 view .LVU24
 108 0052 DA6C     		ldr	r2, [r3, #76]
 109 0054 02F00102 		and	r2, r2, #1
 110 0058 0492     		str	r2, [sp, #16]
 111              		.loc 1 735 3 view .LVU25
 112 005a 049A     		ldr	r2, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 735 3 view .LVU26
 736:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 736 3 view .LVU27
 116              	.LBB8:
 117              		.loc 1 736 3 view .LVU28
 118              		.loc 1 736 3 view .LVU29
 119 005c DA6C     		ldr	r2, [r3, #76]
 120 005e 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccdlFz3r.s 			page 16


 121 0062 DA64     		str	r2, [r3, #76]
 122              		.loc 1 736 3 view .LVU30
 123 0064 DA6C     		ldr	r2, [r3, #76]
 124 0066 02F00202 		and	r2, r2, #2
 125 006a 0592     		str	r2, [sp, #20]
 126              		.loc 1 736 3 view .LVU31
 127 006c 059A     		ldr	r2, [sp, #20]
 128              	.LBE8:
 129              		.loc 1 736 3 view .LVU32
 737:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 737 3 view .LVU33
 131              	.LBB9:
 132              		.loc 1 737 3 view .LVU34
 133              		.loc 1 737 3 view .LVU35
 134 006e DA6C     		ldr	r2, [r3, #76]
 135 0070 42F00802 		orr	r2, r2, #8
 136 0074 DA64     		str	r2, [r3, #76]
 137              		.loc 1 737 3 view .LVU36
 138 0076 DB6C     		ldr	r3, [r3, #76]
 139 0078 03F00803 		and	r3, r3, #8
 140 007c 0693     		str	r3, [sp, #24]
 141              		.loc 1 737 3 view .LVU37
 142 007e 069B     		ldr	r3, [sp, #24]
 143              	.LBE9:
 144              		.loc 1 737 3 view .LVU38
 738:Core/Src/main.c **** 
 739:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 740:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PI
 145              		.loc 1 740 3 view .LVU39
 146 0080 624F     		ldr	r7, .L3+4
 147 0082 2246     		mov	r2, r4
 148 0084 40F20511 		movw	r1, #261
 149 0088 3846     		mov	r0, r7
 150 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL0:
 741:Core/Src/main.c **** 
 742:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 743:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 152              		.loc 1 743 3 view .LVU40
 153 008e 2246     		mov	r2, r4
 154 0090 48F21411 		movw	r1, #33044
 155 0094 4FF09040 		mov	r0, #1207959552
 156 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL1:
 744:Core/Src/main.c **** 
 745:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 746:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 158              		.loc 1 746 3 view .LVU41
 159 009c DFF87081 		ldr	r8, .L3+8
 160 00a0 2246     		mov	r2, r4
 161 00a2 4FF23401 		movw	r1, #61492
 162 00a6 4046     		mov	r0, r8
 163 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL2:
 747:Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/ccdlFz3r.s 			page 17


 750:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESE
 165              		.loc 1 750 3 view .LVU42
 166 00ac DFF864A1 		ldr	r10, .L3+12
 167 00b0 2246     		mov	r2, r4
 168 00b2 42F28301 		movw	r1, #8323
 169 00b6 5046     		mov	r0, r10
 170 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL3:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 753:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 172              		.loc 1 753 3 view .LVU43
 173 00bc DFF85891 		ldr	r9, .L3+16
 174 00c0 2246     		mov	r2, r4
 175 00c2 4FF41071 		mov	r1, #576
 176 00c6 4846     		mov	r0, r9
 177 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL4:
 754:Core/Src/main.c **** 
 755:Core/Src/main.c ****   /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
 756:Core/Src/main.c ****   GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 179              		.loc 1 756 3 view .LVU44
 180              		.loc 1 756 23 is_stmt 0 view .LVU45
 181 00cc 40F20513 		movw	r3, #261
 182 00d0 0793     		str	r3, [sp, #28]
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 757 3 is_stmt 1 view .LVU46
 184              		.loc 1 757 24 is_stmt 0 view .LVU47
 185 00d2 0125     		movs	r5, #1
 186 00d4 0895     		str	r5, [sp, #32]
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 758 3 is_stmt 1 view .LVU48
 188              		.loc 1 758 24 is_stmt 0 view .LVU49
 189 00d6 0994     		str	r4, [sp, #36]
 759:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190              		.loc 1 759 3 is_stmt 1 view .LVU50
 191              		.loc 1 759 25 is_stmt 0 view .LVU51
 192 00d8 0A94     		str	r4, [sp, #40]
 760:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 193              		.loc 1 760 3 is_stmt 1 view .LVU52
 194 00da 07A9     		add	r1, sp, #28
 195 00dc 3846     		mov	r0, r7
 196 00de FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL5:
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /*Configure GPIO pins : ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM4
 763:Core/Src/main.c ****   GPIO_InitStruct.Pin = ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM433
 198              		.loc 1 763 3 view .LVU53
 199              		.loc 1 763 23 is_stmt 0 view .LVU54
 200 00e2 7223     		movs	r3, #114
 201 00e4 0793     		str	r3, [sp, #28]
 764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 202              		.loc 1 764 3 is_stmt 1 view .LVU55
 203              		.loc 1 764 24 is_stmt 0 view .LVU56
 204 00e6 4FF48816 		mov	r6, #1114112
 205 00ea 0896     		str	r6, [sp, #32]
 765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccdlFz3r.s 			page 18


 206              		.loc 1 765 3 is_stmt 1 view .LVU57
 207              		.loc 1 765 24 is_stmt 0 view .LVU58
 208 00ec 0994     		str	r4, [sp, #36]
 766:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 209              		.loc 1 766 3 is_stmt 1 view .LVU59
 210 00ee 07A9     		add	r1, sp, #28
 211 00f0 3846     		mov	r0, r7
 212 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL6:
 767:Core/Src/main.c **** 
 768:Core/Src/main.c ****   /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 769:Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 214              		.loc 1 769 3 view .LVU60
 215              		.loc 1 769 23 is_stmt 0 view .LVU61
 216 00f6 4FF40653 		mov	r3, #8576
 217 00fa 0793     		str	r3, [sp, #28]
 770:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 218              		.loc 1 770 3 is_stmt 1 view .LVU62
 219              		.loc 1 770 24 is_stmt 0 view .LVU63
 220 00fc 0896     		str	r6, [sp, #32]
 771:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 771 3 is_stmt 1 view .LVU64
 222              		.loc 1 771 24 is_stmt 0 view .LVU65
 223 00fe 0994     		str	r4, [sp, #36]
 772:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 224              		.loc 1 772 3 is_stmt 1 view .LVU66
 225 0100 07A9     		add	r1, sp, #28
 226 0102 4846     		mov	r0, r9
 227 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL7:
 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 775:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 229              		.loc 1 775 3 view .LVU67
 230              		.loc 1 775 23 is_stmt 0 view .LVU68
 231 0108 48F21413 		movw	r3, #33044
 232 010c 0793     		str	r3, [sp, #28]
 776:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 233              		.loc 1 776 3 is_stmt 1 view .LVU69
 234              		.loc 1 776 24 is_stmt 0 view .LVU70
 235 010e 0895     		str	r5, [sp, #32]
 777:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 777 3 is_stmt 1 view .LVU71
 237              		.loc 1 777 24 is_stmt 0 view .LVU72
 238 0110 0994     		str	r4, [sp, #36]
 778:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 778 3 is_stmt 1 view .LVU73
 240              		.loc 1 778 25 is_stmt 0 view .LVU74
 241 0112 0A94     		str	r4, [sp, #40]
 779:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242              		.loc 1 779 3 is_stmt 1 view .LVU75
 243 0114 07A9     		add	r1, sp, #28
 244 0116 4FF09040 		mov	r0, #1207959552
 245 011a FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pin : PA3 */
ARM GAS  /tmp/ccdlFz3r.s 			page 19


 782:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3;
 247              		.loc 1 782 3 view .LVU76
 248              		.loc 1 782 23 is_stmt 0 view .LVU77
 249 011e 0823     		movs	r3, #8
 250 0120 0793     		str	r3, [sp, #28]
 783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 251              		.loc 1 783 3 is_stmt 1 view .LVU78
 252              		.loc 1 783 24 is_stmt 0 view .LVU79
 253 0122 0896     		str	r6, [sp, #32]
 784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 784 3 is_stmt 1 view .LVU80
 255              		.loc 1 784 24 is_stmt 0 view .LVU81
 256 0124 0994     		str	r4, [sp, #36]
 785:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257              		.loc 1 785 3 is_stmt 1 view .LVU82
 258 0126 07A9     		add	r1, sp, #28
 259 0128 4FF09040 		mov	r0, #1207959552
 260 012c FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 788:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 262              		.loc 1 788 3 view .LVU83
 263              		.loc 1 788 23 is_stmt 0 view .LVU84
 264 0130 0795     		str	r5, [sp, #28]
 789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 265              		.loc 1 789 3 is_stmt 1 view .LVU85
 266              		.loc 1 789 24 is_stmt 0 view .LVU86
 267 0132 0896     		str	r6, [sp, #32]
 790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 790 3 is_stmt 1 view .LVU87
 269              		.loc 1 790 24 is_stmt 0 view .LVU88
 270 0134 0994     		str	r4, [sp, #36]
 791:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 271              		.loc 1 791 3 is_stmt 1 view .LVU89
 272 0136 07A9     		add	r1, sp, #28
 273 0138 4046     		mov	r0, r8
 274 013a FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL10:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 794:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 276              		.loc 1 794 3 view .LVU90
 277              		.loc 1 794 23 is_stmt 0 view .LVU91
 278 013e 0227     		movs	r7, #2
 279 0140 0797     		str	r7, [sp, #28]
 795:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 280              		.loc 1 795 3 is_stmt 1 view .LVU92
 281              		.loc 1 795 24 is_stmt 0 view .LVU93
 282 0142 0897     		str	r7, [sp, #32]
 796:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 796 3 is_stmt 1 view .LVU94
 284              		.loc 1 796 24 is_stmt 0 view .LVU95
 285 0144 0994     		str	r4, [sp, #36]
 797:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286              		.loc 1 797 3 is_stmt 1 view .LVU96
 287              		.loc 1 797 25 is_stmt 0 view .LVU97
ARM GAS  /tmp/ccdlFz3r.s 			page 20


 288 0146 0A94     		str	r4, [sp, #40]
 798:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 289              		.loc 1 798 3 is_stmt 1 view .LVU98
 290              		.loc 1 798 29 is_stmt 0 view .LVU99
 291 0148 0B97     		str	r7, [sp, #44]
 799:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 292              		.loc 1 799 3 is_stmt 1 view .LVU100
 293 014a 07A9     		add	r1, sp, #28
 294 014c 4046     		mov	r0, r8
 295 014e FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL11:
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 802:Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 803:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 297              		.loc 1 803 3 view .LVU101
 298              		.loc 1 803 23 is_stmt 0 view .LVU102
 299 0152 4FF23403 		movw	r3, #61492
 300 0156 0793     		str	r3, [sp, #28]
 804:Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 805:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 301              		.loc 1 805 3 is_stmt 1 view .LVU103
 302              		.loc 1 805 24 is_stmt 0 view .LVU104
 303 0158 0895     		str	r5, [sp, #32]
 806:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 304              		.loc 1 806 3 is_stmt 1 view .LVU105
 305              		.loc 1 806 24 is_stmt 0 view .LVU106
 306 015a 0994     		str	r4, [sp, #36]
 807:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307              		.loc 1 807 3 is_stmt 1 view .LVU107
 308              		.loc 1 807 25 is_stmt 0 view .LVU108
 309 015c 0A94     		str	r4, [sp, #40]
 808:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 310              		.loc 1 808 3 is_stmt 1 view .LVU109
 311 015e 07A9     		add	r1, sp, #28
 312 0160 4046     		mov	r0, r8
 313 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 314              	.LVL12:
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin
 811:Core/Src/main.c ****                            HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
 812:Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|A
 315              		.loc 1 812 3 view .LVU110
 316              		.loc 1 812 23 is_stmt 0 view .LVU111
 317 0166 4DF60443 		movw	r3, #56324
 318 016a 0793     		str	r3, [sp, #28]
 813:Core/Src/main.c ****                           |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
 814:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 319              		.loc 1 814 3 is_stmt 1 view .LVU112
 320              		.loc 1 814 24 is_stmt 0 view .LVU113
 321 016c 0896     		str	r6, [sp, #32]
 815:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 322              		.loc 1 815 3 is_stmt 1 view .LVU114
 323              		.loc 1 815 24 is_stmt 0 view .LVU115
 324 016e 0994     		str	r4, [sp, #36]
 816:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 325              		.loc 1 816 3 is_stmt 1 view .LVU116
ARM GAS  /tmp/ccdlFz3r.s 			page 21


 326 0170 07A9     		add	r1, sp, #28
 327 0172 5046     		mov	r0, r10
 328 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 329              	.LVL13:
 817:Core/Src/main.c **** 
 818:Core/Src/main.c ****   /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET
 819:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_P
 330              		.loc 1 819 3 view .LVU117
 331              		.loc 1 819 23 is_stmt 0 view .LVU118
 332 0178 42F28303 		movw	r3, #8323
 333 017c 0793     		str	r3, [sp, #28]
 820:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 334              		.loc 1 820 3 is_stmt 1 view .LVU119
 335              		.loc 1 820 24 is_stmt 0 view .LVU120
 336 017e 0895     		str	r5, [sp, #32]
 821:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 821 3 is_stmt 1 view .LVU121
 338              		.loc 1 821 24 is_stmt 0 view .LVU122
 339 0180 0994     		str	r4, [sp, #36]
 822:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340              		.loc 1 822 3 is_stmt 1 view .LVU123
 341              		.loc 1 822 25 is_stmt 0 view .LVU124
 342 0182 0A94     		str	r4, [sp, #40]
 823:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 343              		.loc 1 823 3 is_stmt 1 view .LVU125
 344 0184 07A9     		add	r1, sp, #28
 345 0186 5046     		mov	r0, r10
 346 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL14:
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 826:Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 348              		.loc 1 826 3 view .LVU126
 349              		.loc 1 826 23 is_stmt 0 view .LVU127
 350 018c 4FF41073 		mov	r3, #576
 351 0190 0793     		str	r3, [sp, #28]
 827:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 352              		.loc 1 827 3 is_stmt 1 view .LVU128
 353              		.loc 1 827 24 is_stmt 0 view .LVU129
 354 0192 0895     		str	r5, [sp, #32]
 828:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 355              		.loc 1 828 3 is_stmt 1 view .LVU130
 356              		.loc 1 828 24 is_stmt 0 view .LVU131
 357 0194 0994     		str	r4, [sp, #36]
 829:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 358              		.loc 1 829 3 is_stmt 1 view .LVU132
 359              		.loc 1 829 25 is_stmt 0 view .LVU133
 360 0196 0A94     		str	r4, [sp, #40]
 830:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 361              		.loc 1 830 3 is_stmt 1 view .LVU134
 362 0198 07A9     		add	r1, sp, #28
 363 019a 4846     		mov	r0, r9
 364 019c FFF7FEFF 		bl	HAL_GPIO_Init
 365              	.LVL15:
 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
 833:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
ARM GAS  /tmp/ccdlFz3r.s 			page 22


 366              		.loc 1 833 3 view .LVU135
 367              		.loc 1 833 23 is_stmt 0 view .LVU136
 368 01a0 4FF40073 		mov	r3, #512
 369 01a4 0793     		str	r3, [sp, #28]
 834:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 370              		.loc 1 834 3 is_stmt 1 view .LVU137
 371              		.loc 1 834 24 is_stmt 0 view .LVU138
 372 01a6 0894     		str	r4, [sp, #32]
 835:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 835 3 is_stmt 1 view .LVU139
 374              		.loc 1 835 24 is_stmt 0 view .LVU140
 375 01a8 0994     		str	r4, [sp, #36]
 836:Core/Src/main.c ****   HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 376              		.loc 1 836 3 is_stmt 1 view .LVU141
 377 01aa 07A9     		add	r1, sp, #28
 378 01ac 4FF09040 		mov	r0, #1207959552
 379 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL16:
 837:Core/Src/main.c **** 
 838:Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
 839:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 381              		.loc 1 839 3 view .LVU142
 382              		.loc 1 839 23 is_stmt 0 view .LVU143
 383 01b4 4FF4E053 		mov	r3, #7168
 384 01b8 0793     		str	r3, [sp, #28]
 840:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 840 3 is_stmt 1 view .LVU144
 386              		.loc 1 840 24 is_stmt 0 view .LVU145
 387 01ba 0897     		str	r7, [sp, #32]
 841:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 841 3 is_stmt 1 view .LVU146
 389              		.loc 1 841 24 is_stmt 0 view .LVU147
 390 01bc 0994     		str	r4, [sp, #36]
 842:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 391              		.loc 1 842 3 is_stmt 1 view .LVU148
 392              		.loc 1 842 25 is_stmt 0 view .LVU149
 393 01be 0323     		movs	r3, #3
 394 01c0 0A93     		str	r3, [sp, #40]
 843:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 395              		.loc 1 843 3 is_stmt 1 view .LVU150
 396              		.loc 1 843 29 is_stmt 0 view .LVU151
 397 01c2 0A23     		movs	r3, #10
 398 01c4 0B93     		str	r3, [sp, #44]
 844:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 844 3 is_stmt 1 view .LVU152
 400 01c6 07A9     		add	r1, sp, #28
 401 01c8 4FF09040 		mov	r0, #1207959552
 402 01cc FFF7FEFF 		bl	HAL_GPIO_Init
 403              	.LVL17:
 845:Core/Src/main.c **** 
 846:Core/Src/main.c ****   /* EXTI interrupt init*/
 847:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 404              		.loc 1 847 3 view .LVU153
 405 01d0 2246     		mov	r2, r4
 406 01d2 2146     		mov	r1, r4
 407 01d4 0920     		movs	r0, #9
 408 01d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccdlFz3r.s 			page 23


 409              	.LVL18:
 848:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 410              		.loc 1 848 3 view .LVU154
 411 01da 0920     		movs	r0, #9
 412 01dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 413              	.LVL19:
 849:Core/Src/main.c **** 
 850:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 414              		.loc 1 850 3 view .LVU155
 415 01e0 2246     		mov	r2, r4
 416 01e2 2146     		mov	r1, r4
 417 01e4 1720     		movs	r0, #23
 418 01e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 419              	.LVL20:
 851:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 420              		.loc 1 851 3 view .LVU156
 421 01ea 1720     		movs	r0, #23
 422 01ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 423              	.LVL21:
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 424              		.loc 1 853 3 view .LVU157
 425 01f0 2246     		mov	r2, r4
 426 01f2 2146     		mov	r1, r4
 427 01f4 2820     		movs	r0, #40
 428 01f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 429              	.LVL22:
 854:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 430              		.loc 1 854 3 view .LVU158
 431 01fa 2820     		movs	r0, #40
 432 01fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 433              	.LVL23:
 855:Core/Src/main.c **** 
 856:Core/Src/main.c **** }
 434              		.loc 1 856 1 is_stmt 0 view .LVU159
 435 0200 0CB0     		add	sp, sp, #48
 436              	.LCFI2:
 437              		.cfi_def_cfa_offset 32
 438              		@ sp needed
 439 0202 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 440              	.L4:
 441 0206 00BF     		.align	2
 442              	.L3:
 443 0208 00100240 		.word	1073876992
 444 020c 00100048 		.word	1207963648
 445 0210 00040048 		.word	1207960576
 446 0214 000C0048 		.word	1207962624
 447 0218 00080048 		.word	1207961600
 448              		.cfi_endproc
 449              	.LFE306:
 451              		.section	.text.Error_Handler,"ax",%progbits
 452              		.align	1
 453              		.global	Error_Handler
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	Error_Handler:
ARM GAS  /tmp/ccdlFz3r.s 			page 24


 459              	.LFB307:
 857:Core/Src/main.c **** 
 858:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 859:Core/Src/main.c **** 
 860:Core/Src/main.c **** /* USER CODE END 4 */
 861:Core/Src/main.c **** 
 862:Core/Src/main.c **** /**
 863:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 864:Core/Src/main.c ****   * @retval None
 865:Core/Src/main.c ****   */
 866:Core/Src/main.c **** void Error_Handler(void)
 867:Core/Src/main.c **** {
 460              		.loc 1 867 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ Volatile: function does not return.
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 868:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 869:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 870:Core/Src/main.c ****   __disable_irq();
 466              		.loc 1 870 3 view .LVU161
 467              	.LBB10:
 468              	.LBI10:
 469              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccdlFz3r.s 			page 25


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccdlFz3r.s 			page 26


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
ARM GAS  /tmp/ccdlFz3r.s 			page 27


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /tmp/ccdlFz3r.s 			page 28


 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 470              		.loc 2 207 27 view .LVU162
 471              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 472              		.loc 2 209 3 view .LVU163
 473              		.syntax unified
 474              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 475 0000 72B6     		cpsid i
 476              	@ 0 "" 2
 477              		.thumb
 478              		.syntax unified
 479              	.L6:
 480              	.LBE11:
 481              	.LBE10:
 871:Core/Src/main.c ****   while (1)
 482              		.loc 1 871 3 discriminator 1 view .LVU164
 872:Core/Src/main.c ****   {
 873:Core/Src/main.c ****   }
 483              		.loc 1 873 3 discriminator 1 view .LVU165
 871:Core/Src/main.c ****   while (1)
 484              		.loc 1 871 9 discriminator 1 view .LVU166
 485 0002 FEE7     		b	.L6
 486              		.cfi_endproc
 487              	.LFE307:
 489              		.section	.text.MX_ADC1_Init,"ax",%progbits
 490              		.align	1
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	MX_ADC1_Init:
 496              	.LFB295:
 235:Core/Src/main.c **** 
 497              		.loc 1 235 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 24
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501 0000 00B5     		push	{lr}
 502              	.LCFI3:
 503              		.cfi_def_cfa_offset 4
 504              		.cfi_offset 14, -4
 505 0002 87B0     		sub	sp, sp, #28
 506              	.LCFI4:
 507              		.cfi_def_cfa_offset 32
 241:Core/Src/main.c **** 
 508              		.loc 1 241 3 view .LVU168
 241:Core/Src/main.c **** 
 509              		.loc 1 241 26 is_stmt 0 view .LVU169
 510 0004 0023     		movs	r3, #0
 511 0006 0093     		str	r3, [sp]
 512 0008 0193     		str	r3, [sp, #4]
 513 000a 0293     		str	r3, [sp, #8]
 514 000c 0393     		str	r3, [sp, #12]
 515 000e 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccdlFz3r.s 			page 29


 516 0010 0593     		str	r3, [sp, #20]
 249:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 517              		.loc 1 249 3 is_stmt 1 view .LVU170
 249:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 518              		.loc 1 249 18 is_stmt 0 view .LVU171
 519 0012 1848     		ldr	r0, .L13
 520 0014 184A     		ldr	r2, .L13+4
 521 0016 0260     		str	r2, [r0]
 250:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 522              		.loc 1 250 3 is_stmt 1 view .LVU172
 250:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 523              		.loc 1 250 29 is_stmt 0 view .LVU173
 524 0018 4360     		str	r3, [r0, #4]
 251:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 525              		.loc 1 251 3 is_stmt 1 view .LVU174
 251:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 526              		.loc 1 251 25 is_stmt 0 view .LVU175
 527 001a 8360     		str	r3, [r0, #8]
 252:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 528              		.loc 1 252 3 is_stmt 1 view .LVU176
 252:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 529              		.loc 1 252 24 is_stmt 0 view .LVU177
 530 001c C360     		str	r3, [r0, #12]
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 531              		.loc 1 253 3 is_stmt 1 view .LVU178
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 532              		.loc 1 253 27 is_stmt 0 view .LVU179
 533 001e 0361     		str	r3, [r0, #16]
 254:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 534              		.loc 1 254 3 is_stmt 1 view .LVU180
 254:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 535              		.loc 1 254 27 is_stmt 0 view .LVU181
 536 0020 0422     		movs	r2, #4
 537 0022 4261     		str	r2, [r0, #20]
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 538              		.loc 1 255 3 is_stmt 1 view .LVU182
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 539              		.loc 1 255 31 is_stmt 0 view .LVU183
 540 0024 0376     		strb	r3, [r0, #24]
 256:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 541              		.loc 1 256 3 is_stmt 1 view .LVU184
 256:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 542              		.loc 1 256 33 is_stmt 0 view .LVU185
 543 0026 4376     		strb	r3, [r0, #25]
 257:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 544              		.loc 1 257 3 is_stmt 1 view .LVU186
 257:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 545              		.loc 1 257 30 is_stmt 0 view .LVU187
 546 0028 0122     		movs	r2, #1
 547 002a C261     		str	r2, [r0, #28]
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 548              		.loc 1 258 3 is_stmt 1 view .LVU188
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 549              		.loc 1 258 36 is_stmt 0 view .LVU189
 550 002c 80F82030 		strb	r3, [r0, #32]
 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 551              		.loc 1 259 3 is_stmt 1 view .LVU190
ARM GAS  /tmp/ccdlFz3r.s 			page 30


 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 552              		.loc 1 259 31 is_stmt 0 view .LVU191
 553 0030 8362     		str	r3, [r0, #40]
 260:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 554              		.loc 1 260 3 is_stmt 1 view .LVU192
 260:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 555              		.loc 1 260 35 is_stmt 0 view .LVU193
 556 0032 C362     		str	r3, [r0, #44]
 261:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 557              		.loc 1 261 3 is_stmt 1 view .LVU194
 261:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 558              		.loc 1 261 36 is_stmt 0 view .LVU195
 559 0034 80F83030 		strb	r3, [r0, #48]
 262:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 560              		.loc 1 262 3 is_stmt 1 view .LVU196
 262:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 561              		.loc 1 262 22 is_stmt 0 view .LVU197
 562 0038 4363     		str	r3, [r0, #52]
 263:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 563              		.loc 1 263 3 is_stmt 1 view .LVU198
 263:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 564              		.loc 1 263 31 is_stmt 0 view .LVU199
 565 003a 80F83830 		strb	r3, [r0, #56]
 264:Core/Src/main.c ****   {
 566              		.loc 1 264 3 is_stmt 1 view .LVU200
 264:Core/Src/main.c ****   {
 567              		.loc 1 264 7 is_stmt 0 view .LVU201
 568 003e FFF7FEFF 		bl	HAL_ADC_Init
 569              	.LVL24:
 264:Core/Src/main.c ****   {
 570              		.loc 1 264 6 view .LVU202
 571 0042 90B9     		cbnz	r0, .L11
 271:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 572              		.loc 1 271 3 is_stmt 1 view .LVU203
 271:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 573              		.loc 1 271 19 is_stmt 0 view .LVU204
 574 0044 0D4B     		ldr	r3, .L13+8
 575 0046 0093     		str	r3, [sp]
 272:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 576              		.loc 1 272 3 is_stmt 1 view .LVU205
 272:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 577              		.loc 1 272 16 is_stmt 0 view .LVU206
 578 0048 0623     		movs	r3, #6
 579 004a 0193     		str	r3, [sp, #4]
 273:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 580              		.loc 1 273 3 is_stmt 1 view .LVU207
 273:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 581              		.loc 1 273 24 is_stmt 0 view .LVU208
 582 004c 0023     		movs	r3, #0
 583 004e 0293     		str	r3, [sp, #8]
 274:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 584              		.loc 1 274 3 is_stmt 1 view .LVU209
 274:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 585              		.loc 1 274 22 is_stmt 0 view .LVU210
 586 0050 7F22     		movs	r2, #127
 587 0052 0392     		str	r2, [sp, #12]
 275:Core/Src/main.c ****   sConfig.Offset = 0;
ARM GAS  /tmp/ccdlFz3r.s 			page 31


 588              		.loc 1 275 3 is_stmt 1 view .LVU211
 275:Core/Src/main.c ****   sConfig.Offset = 0;
 589              		.loc 1 275 24 is_stmt 0 view .LVU212
 590 0054 0422     		movs	r2, #4
 591 0056 0492     		str	r2, [sp, #16]
 276:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 592              		.loc 1 276 3 is_stmt 1 view .LVU213
 276:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 593              		.loc 1 276 18 is_stmt 0 view .LVU214
 594 0058 0593     		str	r3, [sp, #20]
 277:Core/Src/main.c ****   {
 595              		.loc 1 277 3 is_stmt 1 view .LVU215
 277:Core/Src/main.c ****   {
 596              		.loc 1 277 7 is_stmt 0 view .LVU216
 597 005a 6946     		mov	r1, sp
 598 005c 0548     		ldr	r0, .L13
 599 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 600              	.LVL25:
 277:Core/Src/main.c ****   {
 601              		.loc 1 277 6 view .LVU217
 602 0062 20B9     		cbnz	r0, .L12
 285:Core/Src/main.c **** 
 603              		.loc 1 285 1 view .LVU218
 604 0064 07B0     		add	sp, sp, #28
 605              	.LCFI5:
 606              		.cfi_remember_state
 607              		.cfi_def_cfa_offset 4
 608              		@ sp needed
 609 0066 5DF804FB 		ldr	pc, [sp], #4
 610              	.L11:
 611              	.LCFI6:
 612              		.cfi_restore_state
 266:Core/Src/main.c ****   }
 613              		.loc 1 266 5 is_stmt 1 view .LVU219
 614 006a FFF7FEFF 		bl	Error_Handler
 615              	.LVL26:
 616              	.L12:
 279:Core/Src/main.c ****   }
 617              		.loc 1 279 5 view .LVU220
 618 006e FFF7FEFF 		bl	Error_Handler
 619              	.LVL27:
 620              	.L14:
 621 0072 00BF     		.align	2
 622              	.L13:
 623 0074 00000000 		.word	hadc1
 624 0078 00000450 		.word	1342439424
 625 007c 02003004 		.word	70254594
 626              		.cfi_endproc
 627              	.LFE295:
 629              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 630              		.align	1
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	MX_DFSDM1_Init:
 636              	.LFB296:
 293:Core/Src/main.c **** 
ARM GAS  /tmp/ccdlFz3r.s 			page 32


 637              		.loc 1 293 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 08B5     		push	{r3, lr}
 642              	.LCFI7:
 643              		.cfi_def_cfa_offset 8
 644              		.cfi_offset 3, -8
 645              		.cfi_offset 14, -4
 302:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 646              		.loc 1 302 3 view .LVU222
 302:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 647              		.loc 1 302 29 is_stmt 0 view .LVU223
 648 0002 0C48     		ldr	r0, .L19
 649 0004 0C4B     		ldr	r3, .L19+4
 650 0006 0360     		str	r3, [r0]
 303:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 651              		.loc 1 303 3 is_stmt 1 view .LVU224
 303:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 652              		.loc 1 303 48 is_stmt 0 view .LVU225
 653 0008 0122     		movs	r2, #1
 654 000a 0271     		strb	r2, [r0, #4]
 304:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 655              		.loc 1 304 3 is_stmt 1 view .LVU226
 304:Core/Src/main.c ****   hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 656              		.loc 1 304 47 is_stmt 0 view .LVU227
 657 000c 0023     		movs	r3, #0
 658 000e 8360     		str	r3, [r0, #8]
 305:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 659              		.loc 1 305 3 is_stmt 1 view .LVU228
 305:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 660              		.loc 1 305 45 is_stmt 0 view .LVU229
 661 0010 0221     		movs	r1, #2
 662 0012 C160     		str	r1, [r0, #12]
 306:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 663              		.loc 1 306 3 is_stmt 1 view .LVU230
 306:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 664              		.loc 1 306 43 is_stmt 0 view .LVU231
 665 0014 0361     		str	r3, [r0, #16]
 307:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 666              		.loc 1 307 3 is_stmt 1 view .LVU232
 307:Core/Src/main.c ****   hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 667              		.loc 1 307 43 is_stmt 0 view .LVU233
 668 0016 4361     		str	r3, [r0, #20]
 308:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 669              		.loc 1 308 3 is_stmt 1 view .LVU234
 308:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 670              		.loc 1 308 36 is_stmt 0 view .LVU235
 671 0018 8361     		str	r3, [r0, #24]
 309:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 672              		.loc 1 309 3 is_stmt 1 view .LVU236
 309:Core/Src/main.c ****   hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 673              		.loc 1 309 46 is_stmt 0 view .LVU237
 674 001a C361     		str	r3, [r0, #28]
 310:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 675              		.loc 1 310 3 is_stmt 1 view .LVU238
 310:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
ARM GAS  /tmp/ccdlFz3r.s 			page 33


 676              		.loc 1 310 50 is_stmt 0 view .LVU239
 677 001c 0421     		movs	r1, #4
 678 001e 0162     		str	r1, [r0, #32]
 311:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 679              		.loc 1 311 3 is_stmt 1 view .LVU240
 311:Core/Src/main.c ****   hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 680              		.loc 1 311 41 is_stmt 0 view .LVU241
 681 0020 4362     		str	r3, [r0, #36]
 312:Core/Src/main.c ****   hdfsdm1_channel2.Init.Offset = 0;
 682              		.loc 1 312 3 is_stmt 1 view .LVU242
 312:Core/Src/main.c ****   hdfsdm1_channel2.Init.Offset = 0;
 683              		.loc 1 312 42 is_stmt 0 view .LVU243
 684 0022 8262     		str	r2, [r0, #40]
 313:Core/Src/main.c ****   hdfsdm1_channel2.Init.RightBitShift = 0x00;
 685              		.loc 1 313 3 is_stmt 1 view .LVU244
 313:Core/Src/main.c ****   hdfsdm1_channel2.Init.RightBitShift = 0x00;
 686              		.loc 1 313 32 is_stmt 0 view .LVU245
 687 0024 C362     		str	r3, [r0, #44]
 314:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 688              		.loc 1 314 3 is_stmt 1 view .LVU246
 314:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 689              		.loc 1 314 39 is_stmt 0 view .LVU247
 690 0026 0363     		str	r3, [r0, #48]
 315:Core/Src/main.c ****   {
 691              		.loc 1 315 3 is_stmt 1 view .LVU248
 315:Core/Src/main.c ****   {
 692              		.loc 1 315 7 is_stmt 0 view .LVU249
 693 0028 FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 694              	.LVL28:
 315:Core/Src/main.c ****   {
 695              		.loc 1 315 6 view .LVU250
 696 002c 00B9     		cbnz	r0, .L18
 323:Core/Src/main.c **** 
 697              		.loc 1 323 1 view .LVU251
 698 002e 08BD     		pop	{r3, pc}
 699              	.L18:
 317:Core/Src/main.c ****   }
 700              		.loc 1 317 5 is_stmt 1 view .LVU252
 701 0030 FFF7FEFF 		bl	Error_Handler
 702              	.LVL29:
 703              	.L20:
 704              		.align	2
 705              	.L19:
 706 0034 00000000 		.word	hdfsdm1_channel2
 707 0038 40600140 		.word	1073832000
 708              		.cfi_endproc
 709              	.LFE296:
 711              		.section	.text.MX_I2C1_Init,"ax",%progbits
 712              		.align	1
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	MX_I2C1_Init:
 718              	.LFB297:
 331:Core/Src/main.c **** 
 719              		.loc 1 331 1 view -0
 720              		.cfi_startproc
ARM GAS  /tmp/ccdlFz3r.s 			page 34


 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 08B5     		push	{r3, lr}
 724              	.LCFI8:
 725              		.cfi_def_cfa_offset 8
 726              		.cfi_offset 3, -8
 727              		.cfi_offset 14, -4
 340:Core/Src/main.c ****   hi2c1.Init.Timing = 0x307075B1;
 728              		.loc 1 340 3 view .LVU254
 340:Core/Src/main.c ****   hi2c1.Init.Timing = 0x307075B1;
 729              		.loc 1 340 18 is_stmt 0 view .LVU255
 730 0002 1348     		ldr	r0, .L29
 731 0004 134B     		ldr	r3, .L29+4
 732 0006 0360     		str	r3, [r0]
 341:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 733              		.loc 1 341 3 is_stmt 1 view .LVU256
 341:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 734              		.loc 1 341 21 is_stmt 0 view .LVU257
 735 0008 A3F17863 		sub	r3, r3, #260046848
 736 000c A3F57D23 		sub	r3, r3, #1036288
 737 0010 A3F64F63 		subw	r3, r3, #3663
 738 0014 4360     		str	r3, [r0, #4]
 342:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 739              		.loc 1 342 3 is_stmt 1 view .LVU258
 342:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 740              		.loc 1 342 26 is_stmt 0 view .LVU259
 741 0016 0023     		movs	r3, #0
 742 0018 8360     		str	r3, [r0, #8]
 343:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 743              		.loc 1 343 3 is_stmt 1 view .LVU260
 343:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 744              		.loc 1 343 29 is_stmt 0 view .LVU261
 745 001a 0122     		movs	r2, #1
 746 001c C260     		str	r2, [r0, #12]
 344:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 747              		.loc 1 344 3 is_stmt 1 view .LVU262
 344:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 748              		.loc 1 344 30 is_stmt 0 view .LVU263
 749 001e 0361     		str	r3, [r0, #16]
 345:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 750              		.loc 1 345 3 is_stmt 1 view .LVU264
 345:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 751              		.loc 1 345 26 is_stmt 0 view .LVU265
 752 0020 4361     		str	r3, [r0, #20]
 346:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 753              		.loc 1 346 3 is_stmt 1 view .LVU266
 346:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 754              		.loc 1 346 31 is_stmt 0 view .LVU267
 755 0022 8361     		str	r3, [r0, #24]
 347:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 756              		.loc 1 347 3 is_stmt 1 view .LVU268
 347:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 757              		.loc 1 347 30 is_stmt 0 view .LVU269
 758 0024 C361     		str	r3, [r0, #28]
 348:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 759              		.loc 1 348 3 is_stmt 1 view .LVU270
 348:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
ARM GAS  /tmp/ccdlFz3r.s 			page 35


 760              		.loc 1 348 28 is_stmt 0 view .LVU271
 761 0026 0362     		str	r3, [r0, #32]
 349:Core/Src/main.c ****   {
 762              		.loc 1 349 3 is_stmt 1 view .LVU272
 349:Core/Src/main.c ****   {
 763              		.loc 1 349 7 is_stmt 0 view .LVU273
 764 0028 FFF7FEFF 		bl	HAL_I2C_Init
 765              	.LVL30:
 349:Core/Src/main.c ****   {
 766              		.loc 1 349 6 view .LVU274
 767 002c 50B9     		cbnz	r0, .L26
 356:Core/Src/main.c ****   {
 768              		.loc 1 356 3 is_stmt 1 view .LVU275
 356:Core/Src/main.c ****   {
 769              		.loc 1 356 7 is_stmt 0 view .LVU276
 770 002e 0021     		movs	r1, #0
 771 0030 0748     		ldr	r0, .L29
 772 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 773              	.LVL31:
 356:Core/Src/main.c ****   {
 774              		.loc 1 356 6 view .LVU277
 775 0036 38B9     		cbnz	r0, .L27
 363:Core/Src/main.c ****   {
 776              		.loc 1 363 3 is_stmt 1 view .LVU278
 363:Core/Src/main.c ****   {
 777              		.loc 1 363 7 is_stmt 0 view .LVU279
 778 0038 0021     		movs	r1, #0
 779 003a 0548     		ldr	r0, .L29
 780 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 781              	.LVL32:
 363:Core/Src/main.c ****   {
 782              		.loc 1 363 6 view .LVU280
 783 0040 20B9     		cbnz	r0, .L28
 371:Core/Src/main.c **** 
 784              		.loc 1 371 1 view .LVU281
 785 0042 08BD     		pop	{r3, pc}
 786              	.L26:
 351:Core/Src/main.c ****   }
 787              		.loc 1 351 5 is_stmt 1 view .LVU282
 788 0044 FFF7FEFF 		bl	Error_Handler
 789              	.LVL33:
 790              	.L27:
 358:Core/Src/main.c ****   }
 791              		.loc 1 358 5 view .LVU283
 792 0048 FFF7FEFF 		bl	Error_Handler
 793              	.LVL34:
 794              	.L28:
 365:Core/Src/main.c ****   }
 795              		.loc 1 365 5 view .LVU284
 796 004c FFF7FEFF 		bl	Error_Handler
 797              	.LVL35:
 798              	.L30:
 799              		.align	2
 800              	.L29:
 801 0050 00000000 		.word	hi2c1
 802 0054 00540040 		.word	1073763328
 803              		.cfi_endproc
ARM GAS  /tmp/ccdlFz3r.s 			page 36


 804              	.LFE297:
 806              		.section	.text.MX_I2C2_Init,"ax",%progbits
 807              		.align	1
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 812              	MX_I2C2_Init:
 813              	.LFB298:
 379:Core/Src/main.c **** 
 814              		.loc 1 379 1 view -0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818 0000 08B5     		push	{r3, lr}
 819              	.LCFI9:
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 3, -8
 822              		.cfi_offset 14, -4
 388:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 823              		.loc 1 388 3 view .LVU286
 388:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 824              		.loc 1 388 18 is_stmt 0 view .LVU287
 825 0002 1348     		ldr	r0, .L39
 826 0004 134B     		ldr	r3, .L39+4
 827 0006 0360     		str	r3, [r0]
 389:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 828              		.loc 1 389 3 is_stmt 1 view .LVU288
 389:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 829              		.loc 1 389 21 is_stmt 0 view .LVU289
 830 0008 A3F17863 		sub	r3, r3, #260046848
 831 000c A3F57E23 		sub	r3, r3, #1040384
 832 0010 A3F24F23 		subw	r3, r3, #591
 833 0014 4360     		str	r3, [r0, #4]
 390:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 834              		.loc 1 390 3 is_stmt 1 view .LVU290
 390:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 835              		.loc 1 390 26 is_stmt 0 view .LVU291
 836 0016 0023     		movs	r3, #0
 837 0018 8360     		str	r3, [r0, #8]
 391:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 838              		.loc 1 391 3 is_stmt 1 view .LVU292
 391:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 839              		.loc 1 391 29 is_stmt 0 view .LVU293
 840 001a 0122     		movs	r2, #1
 841 001c C260     		str	r2, [r0, #12]
 392:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 842              		.loc 1 392 3 is_stmt 1 view .LVU294
 392:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 843              		.loc 1 392 30 is_stmt 0 view .LVU295
 844 001e 0361     		str	r3, [r0, #16]
 393:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 845              		.loc 1 393 3 is_stmt 1 view .LVU296
 393:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 846              		.loc 1 393 26 is_stmt 0 view .LVU297
 847 0020 4361     		str	r3, [r0, #20]
 394:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 848              		.loc 1 394 3 is_stmt 1 view .LVU298
ARM GAS  /tmp/ccdlFz3r.s 			page 37


 394:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 849              		.loc 1 394 31 is_stmt 0 view .LVU299
 850 0022 8361     		str	r3, [r0, #24]
 395:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 851              		.loc 1 395 3 is_stmt 1 view .LVU300
 395:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 852              		.loc 1 395 30 is_stmt 0 view .LVU301
 853 0024 C361     		str	r3, [r0, #28]
 396:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 854              		.loc 1 396 3 is_stmt 1 view .LVU302
 396:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 855              		.loc 1 396 28 is_stmt 0 view .LVU303
 856 0026 0362     		str	r3, [r0, #32]
 397:Core/Src/main.c ****   {
 857              		.loc 1 397 3 is_stmt 1 view .LVU304
 397:Core/Src/main.c ****   {
 858              		.loc 1 397 7 is_stmt 0 view .LVU305
 859 0028 FFF7FEFF 		bl	HAL_I2C_Init
 860              	.LVL36:
 397:Core/Src/main.c ****   {
 861              		.loc 1 397 6 view .LVU306
 862 002c 50B9     		cbnz	r0, .L36
 404:Core/Src/main.c ****   {
 863              		.loc 1 404 3 is_stmt 1 view .LVU307
 404:Core/Src/main.c ****   {
 864              		.loc 1 404 7 is_stmt 0 view .LVU308
 865 002e 0021     		movs	r1, #0
 866 0030 0748     		ldr	r0, .L39
 867 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 868              	.LVL37:
 404:Core/Src/main.c ****   {
 869              		.loc 1 404 6 view .LVU309
 870 0036 38B9     		cbnz	r0, .L37
 411:Core/Src/main.c ****   {
 871              		.loc 1 411 3 is_stmt 1 view .LVU310
 411:Core/Src/main.c ****   {
 872              		.loc 1 411 7 is_stmt 0 view .LVU311
 873 0038 0021     		movs	r1, #0
 874 003a 0548     		ldr	r0, .L39
 875 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 876              	.LVL38:
 411:Core/Src/main.c ****   {
 877              		.loc 1 411 6 view .LVU312
 878 0040 20B9     		cbnz	r0, .L38
 419:Core/Src/main.c **** 
 879              		.loc 1 419 1 view .LVU313
 880 0042 08BD     		pop	{r3, pc}
 881              	.L36:
 399:Core/Src/main.c ****   }
 882              		.loc 1 399 5 is_stmt 1 view .LVU314
 883 0044 FFF7FEFF 		bl	Error_Handler
 884              	.LVL39:
 885              	.L37:
 406:Core/Src/main.c ****   }
 886              		.loc 1 406 5 view .LVU315
 887 0048 FFF7FEFF 		bl	Error_Handler
 888              	.LVL40:
ARM GAS  /tmp/ccdlFz3r.s 			page 38


 889              	.L38:
 413:Core/Src/main.c ****   }
 890              		.loc 1 413 5 view .LVU316
 891 004c FFF7FEFF 		bl	Error_Handler
 892              	.LVL41:
 893              	.L40:
 894              		.align	2
 895              	.L39:
 896 0050 00000000 		.word	hi2c2
 897 0054 00580040 		.word	1073764352
 898              		.cfi_endproc
 899              	.LFE298:
 901              		.section	.text.MX_OCTOSPI1_Init,"ax",%progbits
 902              		.align	1
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	MX_OCTOSPI1_Init:
 908              	.LFB299:
 427:Core/Src/main.c **** 
 909              		.loc 1 427 1 view -0
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 24
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 913 0000 00B5     		push	{lr}
 914              	.LCFI10:
 915              		.cfi_def_cfa_offset 4
 916              		.cfi_offset 14, -4
 917 0002 87B0     		sub	sp, sp, #28
 918              	.LCFI11:
 919              		.cfi_def_cfa_offset 32
 433:Core/Src/main.c **** 
 920              		.loc 1 433 3 view .LVU318
 433:Core/Src/main.c **** 
 921              		.loc 1 433 20 is_stmt 0 view .LVU319
 922 0004 0023     		movs	r3, #0
 923 0006 0193     		str	r3, [sp, #4]
 924 0008 0293     		str	r3, [sp, #8]
 925 000a 0393     		str	r3, [sp, #12]
 926 000c 0493     		str	r3, [sp, #16]
 927 000e 0593     		str	r3, [sp, #20]
 439:Core/Src/main.c ****   hospi1.Init.FifoThreshold = 1;
 928              		.loc 1 439 3 is_stmt 1 view .LVU320
 439:Core/Src/main.c ****   hospi1.Init.FifoThreshold = 1;
 929              		.loc 1 439 19 is_stmt 0 view .LVU321
 930 0010 1548     		ldr	r0, .L47
 931 0012 164A     		ldr	r2, .L47+4
 932 0014 0260     		str	r2, [r0]
 440:Core/Src/main.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 933              		.loc 1 440 3 is_stmt 1 view .LVU322
 440:Core/Src/main.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 934              		.loc 1 440 29 is_stmt 0 view .LVU323
 935 0016 0122     		movs	r2, #1
 936 0018 4260     		str	r2, [r0, #4]
 441:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 937              		.loc 1 441 3 is_stmt 1 view .LVU324
 441:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
ARM GAS  /tmp/ccdlFz3r.s 			page 39


 938              		.loc 1 441 24 is_stmt 0 view .LVU325
 939 001a 8360     		str	r3, [r0, #8]
 442:Core/Src/main.c ****   hospi1.Init.DeviceSize = 32;
 940              		.loc 1 442 3 is_stmt 1 view .LVU326
 442:Core/Src/main.c ****   hospi1.Init.DeviceSize = 32;
 941              		.loc 1 442 26 is_stmt 0 view .LVU327
 942 001c 4FF08071 		mov	r1, #16777216
 943 0020 C160     		str	r1, [r0, #12]
 443:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTime = 1;
 944              		.loc 1 443 3 is_stmt 1 view .LVU328
 443:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTime = 1;
 945              		.loc 1 443 26 is_stmt 0 view .LVU329
 946 0022 2021     		movs	r1, #32
 947 0024 0161     		str	r1, [r0, #16]
 444:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 948              		.loc 1 444 3 is_stmt 1 view .LVU330
 444:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 949              		.loc 1 444 34 is_stmt 0 view .LVU331
 950 0026 4261     		str	r2, [r0, #20]
 445:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 951              		.loc 1 445 3 is_stmt 1 view .LVU332
 445:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 952              		.loc 1 445 32 is_stmt 0 view .LVU333
 953 0028 8361     		str	r3, [r0, #24]
 446:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 1;
 954              		.loc 1 446 3 is_stmt 1 view .LVU334
 446:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 1;
 955              		.loc 1 446 25 is_stmt 0 view .LVU335
 956 002a C361     		str	r3, [r0, #28]
 447:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 957              		.loc 1 447 3 is_stmt 1 view .LVU336
 447:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 958              		.loc 1 447 30 is_stmt 0 view .LVU337
 959 002c 0262     		str	r2, [r0, #32]
 448:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 960              		.loc 1 448 3 is_stmt 1 view .LVU338
 448:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 961              		.loc 1 448 30 is_stmt 0 view .LVU339
 962 002e 4362     		str	r3, [r0, #36]
 449:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = 0;
 963              		.loc 1 449 3 is_stmt 1 view .LVU340
 449:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = 0;
 964              		.loc 1 449 37 is_stmt 0 view .LVU341
 965 0030 8362     		str	r3, [r0, #40]
 450:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 966              		.loc 1 450 3 is_stmt 1 view .LVU342
 450:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 967              		.loc 1 450 34 is_stmt 0 view .LVU343
 968 0032 C362     		str	r3, [r0, #44]
 451:Core/Src/main.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 969              		.loc 1 451 3 is_stmt 1 view .LVU344
 451:Core/Src/main.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 970              		.loc 1 451 32 is_stmt 0 view .LVU345
 971 0034 0823     		movs	r3, #8
 972 0036 0363     		str	r3, [r0, #48]
 452:Core/Src/main.c ****   {
 973              		.loc 1 452 3 is_stmt 1 view .LVU346
ARM GAS  /tmp/ccdlFz3r.s 			page 40


 452:Core/Src/main.c ****   {
 974              		.loc 1 452 7 is_stmt 0 view .LVU347
 975 0038 FFF7FEFF 		bl	HAL_OSPI_Init
 976              	.LVL42:
 452:Core/Src/main.c ****   {
 977              		.loc 1 452 6 view .LVU348
 978 003c 78B9     		cbnz	r0, .L45
 456:Core/Src/main.c ****   OSPIM_Cfg_Struct.NCSPort = 1;
 979              		.loc 1 456 3 is_stmt 1 view .LVU349
 456:Core/Src/main.c ****   OSPIM_Cfg_Struct.NCSPort = 1;
 980              		.loc 1 456 28 is_stmt 0 view .LVU350
 981 003e 0123     		movs	r3, #1
 982 0040 0193     		str	r3, [sp, #4]
 457:Core/Src/main.c ****   OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 983              		.loc 1 457 3 is_stmt 1 view .LVU351
 457:Core/Src/main.c ****   OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 984              		.loc 1 457 28 is_stmt 0 view .LVU352
 985 0042 0393     		str	r3, [sp, #12]
 458:Core/Src/main.c ****   if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 986              		.loc 1 458 3 is_stmt 1 view .LVU353
 458:Core/Src/main.c ****   if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 987              		.loc 1 458 30 is_stmt 0 view .LVU354
 988 0044 4FF00113 		mov	r3, #65537
 989 0048 0493     		str	r3, [sp, #16]
 459:Core/Src/main.c ****   {
 990              		.loc 1 459 3 is_stmt 1 view .LVU355
 459:Core/Src/main.c ****   {
 991              		.loc 1 459 7 is_stmt 0 view .LVU356
 992 004a 41F28832 		movw	r2, #5000
 993 004e 01A9     		add	r1, sp, #4
 994 0050 0548     		ldr	r0, .L47
 995 0052 FFF7FEFF 		bl	HAL_OSPIM_Config
 996              	.LVL43:
 459:Core/Src/main.c ****   {
 997              		.loc 1 459 6 view .LVU357
 998 0056 20B9     		cbnz	r0, .L46
 467:Core/Src/main.c **** 
 999              		.loc 1 467 1 view .LVU358
 1000 0058 07B0     		add	sp, sp, #28
 1001              	.LCFI12:
 1002              		.cfi_remember_state
 1003              		.cfi_def_cfa_offset 4
 1004              		@ sp needed
 1005 005a 5DF804FB 		ldr	pc, [sp], #4
 1006              	.L45:
 1007              	.LCFI13:
 1008              		.cfi_restore_state
 454:Core/Src/main.c ****   }
 1009              		.loc 1 454 5 is_stmt 1 view .LVU359
 1010 005e FFF7FEFF 		bl	Error_Handler
 1011              	.LVL44:
 1012              	.L46:
 461:Core/Src/main.c ****   }
 1013              		.loc 1 461 5 view .LVU360
 1014 0062 FFF7FEFF 		bl	Error_Handler
 1015              	.LVL45:
 1016              	.L48:
ARM GAS  /tmp/ccdlFz3r.s 			page 41


 1017 0066 00BF     		.align	2
 1018              	.L47:
 1019 0068 00000000 		.word	hospi1
 1020 006c 001000A0 		.word	-1610608640
 1021              		.cfi_endproc
 1022              	.LFE299:
 1024              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1025              		.align	1
 1026              		.syntax unified
 1027              		.thumb
 1028              		.thumb_func
 1030              	MX_SPI1_Init:
 1031              	.LFB300:
 475:Core/Src/main.c **** 
 1032              		.loc 1 475 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036 0000 08B5     		push	{r3, lr}
 1037              	.LCFI14:
 1038              		.cfi_def_cfa_offset 8
 1039              		.cfi_offset 3, -8
 1040              		.cfi_offset 14, -4
 485:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1041              		.loc 1 485 3 view .LVU362
 485:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1042              		.loc 1 485 18 is_stmt 0 view .LVU363
 1043 0002 0F48     		ldr	r0, .L53
 1044 0004 0F4B     		ldr	r3, .L53+4
 1045 0006 0360     		str	r3, [r0]
 486:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1046              		.loc 1 486 3 is_stmt 1 view .LVU364
 486:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1047              		.loc 1 486 19 is_stmt 0 view .LVU365
 1048 0008 4FF48273 		mov	r3, #260
 1049 000c 4360     		str	r3, [r0, #4]
 487:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 1050              		.loc 1 487 3 is_stmt 1 view .LVU366
 487:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 1051              		.loc 1 487 24 is_stmt 0 view .LVU367
 1052 000e 0023     		movs	r3, #0
 1053 0010 8360     		str	r3, [r0, #8]
 488:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1054              		.loc 1 488 3 is_stmt 1 view .LVU368
 488:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1055              		.loc 1 488 23 is_stmt 0 view .LVU369
 1056 0012 4FF44072 		mov	r2, #768
 1057 0016 C260     		str	r2, [r0, #12]
 489:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1058              		.loc 1 489 3 is_stmt 1 view .LVU370
 489:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1059              		.loc 1 489 26 is_stmt 0 view .LVU371
 1060 0018 0361     		str	r3, [r0, #16]
 490:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1061              		.loc 1 490 3 is_stmt 1 view .LVU372
 490:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1062              		.loc 1 490 23 is_stmt 0 view .LVU373
ARM GAS  /tmp/ccdlFz3r.s 			page 42


 1063 001a 4361     		str	r3, [r0, #20]
 491:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1064              		.loc 1 491 3 is_stmt 1 view .LVU374
 491:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1065              		.loc 1 491 18 is_stmt 0 view .LVU375
 1066 001c 4FF40072 		mov	r2, #512
 1067 0020 8261     		str	r2, [r0, #24]
 492:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1068              		.loc 1 492 3 is_stmt 1 view .LVU376
 492:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1069              		.loc 1 492 32 is_stmt 0 view .LVU377
 1070 0022 C361     		str	r3, [r0, #28]
 493:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1071              		.loc 1 493 3 is_stmt 1 view .LVU378
 493:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1072              		.loc 1 493 23 is_stmt 0 view .LVU379
 1073 0024 0362     		str	r3, [r0, #32]
 494:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1074              		.loc 1 494 3 is_stmt 1 view .LVU380
 494:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1075              		.loc 1 494 21 is_stmt 0 view .LVU381
 1076 0026 4362     		str	r3, [r0, #36]
 495:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1077              		.loc 1 495 3 is_stmt 1 view .LVU382
 495:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1078              		.loc 1 495 29 is_stmt 0 view .LVU383
 1079 0028 8362     		str	r3, [r0, #40]
 496:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1080              		.loc 1 496 3 is_stmt 1 view .LVU384
 496:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1081              		.loc 1 496 28 is_stmt 0 view .LVU385
 1082 002a 0722     		movs	r2, #7
 1083 002c C262     		str	r2, [r0, #44]
 497:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1084              		.loc 1 497 3 is_stmt 1 view .LVU386
 497:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1085              		.loc 1 497 24 is_stmt 0 view .LVU387
 1086 002e 0363     		str	r3, [r0, #48]
 498:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1087              		.loc 1 498 3 is_stmt 1 view .LVU388
 498:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1088              		.loc 1 498 23 is_stmt 0 view .LVU389
 1089 0030 0823     		movs	r3, #8
 1090 0032 4363     		str	r3, [r0, #52]
 499:Core/Src/main.c ****   {
 1091              		.loc 1 499 3 is_stmt 1 view .LVU390
 499:Core/Src/main.c ****   {
 1092              		.loc 1 499 7 is_stmt 0 view .LVU391
 1093 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1094              	.LVL46:
 499:Core/Src/main.c ****   {
 1095              		.loc 1 499 6 view .LVU392
 1096 0038 00B9     		cbnz	r0, .L52
 507:Core/Src/main.c **** 
 1097              		.loc 1 507 1 view .LVU393
 1098 003a 08BD     		pop	{r3, pc}
 1099              	.L52:
ARM GAS  /tmp/ccdlFz3r.s 			page 43


 501:Core/Src/main.c ****   }
 1100              		.loc 1 501 5 is_stmt 1 view .LVU394
 1101 003c FFF7FEFF 		bl	Error_Handler
 1102              	.LVL47:
 1103              	.L54:
 1104              		.align	2
 1105              	.L53:
 1106 0040 00000000 		.word	hspi1
 1107 0044 00300140 		.word	1073819648
 1108              		.cfi_endproc
 1109              	.LFE300:
 1111              		.section	.text.MX_UART4_Init,"ax",%progbits
 1112              		.align	1
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1117              	MX_UART4_Init:
 1118              	.LFB301:
 515:Core/Src/main.c **** 
 1119              		.loc 1 515 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123 0000 08B5     		push	{r3, lr}
 1124              	.LCFI15:
 1125              		.cfi_def_cfa_offset 8
 1126              		.cfi_offset 3, -8
 1127              		.cfi_offset 14, -4
 524:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1128              		.loc 1 524 3 view .LVU396
 524:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1129              		.loc 1 524 19 is_stmt 0 view .LVU397
 1130 0002 1548     		ldr	r0, .L65
 1131 0004 154B     		ldr	r3, .L65+4
 1132 0006 0360     		str	r3, [r0]
 525:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1133              		.loc 1 525 3 is_stmt 1 view .LVU398
 525:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1134              		.loc 1 525 24 is_stmt 0 view .LVU399
 1135 0008 4FF4E133 		mov	r3, #115200
 1136 000c 4360     		str	r3, [r0, #4]
 526:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1137              		.loc 1 526 3 is_stmt 1 view .LVU400
 526:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1138              		.loc 1 526 26 is_stmt 0 view .LVU401
 1139 000e 0023     		movs	r3, #0
 1140 0010 8360     		str	r3, [r0, #8]
 527:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1141              		.loc 1 527 3 is_stmt 1 view .LVU402
 527:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1142              		.loc 1 527 24 is_stmt 0 view .LVU403
 1143 0012 C360     		str	r3, [r0, #12]
 528:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1144              		.loc 1 528 3 is_stmt 1 view .LVU404
 528:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1145              		.loc 1 528 22 is_stmt 0 view .LVU405
 1146 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccdlFz3r.s 			page 44


 529:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1147              		.loc 1 529 3 is_stmt 1 view .LVU406
 529:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1148              		.loc 1 529 20 is_stmt 0 view .LVU407
 1149 0016 0C22     		movs	r2, #12
 1150 0018 4261     		str	r2, [r0, #20]
 530:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1151              		.loc 1 530 3 is_stmt 1 view .LVU408
 530:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1152              		.loc 1 530 25 is_stmt 0 view .LVU409
 1153 001a 8361     		str	r3, [r0, #24]
 531:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1154              		.loc 1 531 3 is_stmt 1 view .LVU410
 531:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1155              		.loc 1 531 28 is_stmt 0 view .LVU411
 1156 001c C361     		str	r3, [r0, #28]
 532:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1157              		.loc 1 532 3 is_stmt 1 view .LVU412
 532:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1158              		.loc 1 532 30 is_stmt 0 view .LVU413
 1159 001e 0362     		str	r3, [r0, #32]
 533:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1160              		.loc 1 533 3 is_stmt 1 view .LVU414
 533:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1161              		.loc 1 533 30 is_stmt 0 view .LVU415
 1162 0020 4362     		str	r3, [r0, #36]
 534:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1163              		.loc 1 534 3 is_stmt 1 view .LVU416
 534:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1164              		.loc 1 534 38 is_stmt 0 view .LVU417
 1165 0022 8362     		str	r3, [r0, #40]
 535:Core/Src/main.c ****   {
 1166              		.loc 1 535 3 is_stmt 1 view .LVU418
 535:Core/Src/main.c ****   {
 1167              		.loc 1 535 7 is_stmt 0 view .LVU419
 1168 0024 FFF7FEFF 		bl	HAL_UART_Init
 1169              	.LVL48:
 535:Core/Src/main.c ****   {
 1170              		.loc 1 535 6 view .LVU420
 1171 0028 70B9     		cbnz	r0, .L61
 539:Core/Src/main.c ****   {
 1172              		.loc 1 539 3 is_stmt 1 view .LVU421
 539:Core/Src/main.c ****   {
 1173              		.loc 1 539 7 is_stmt 0 view .LVU422
 1174 002a 0021     		movs	r1, #0
 1175 002c 0A48     		ldr	r0, .L65
 1176 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1177              	.LVL49:
 539:Core/Src/main.c ****   {
 1178              		.loc 1 539 6 view .LVU423
 1179 0032 58B9     		cbnz	r0, .L62
 543:Core/Src/main.c ****   {
 1180              		.loc 1 543 3 is_stmt 1 view .LVU424
 543:Core/Src/main.c ****   {
 1181              		.loc 1 543 7 is_stmt 0 view .LVU425
 1182 0034 0021     		movs	r1, #0
 1183 0036 0848     		ldr	r0, .L65
ARM GAS  /tmp/ccdlFz3r.s 			page 45


 1184 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1185              	.LVL50:
 543:Core/Src/main.c ****   {
 1186              		.loc 1 543 6 view .LVU426
 1187 003c 40B9     		cbnz	r0, .L63
 547:Core/Src/main.c ****   {
 1188              		.loc 1 547 3 is_stmt 1 view .LVU427
 547:Core/Src/main.c ****   {
 1189              		.loc 1 547 7 is_stmt 0 view .LVU428
 1190 003e 0648     		ldr	r0, .L65
 1191 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1192              	.LVL51:
 547:Core/Src/main.c ****   {
 1193              		.loc 1 547 6 view .LVU429
 1194 0044 30B9     		cbnz	r0, .L64
 555:Core/Src/main.c **** 
 1195              		.loc 1 555 1 view .LVU430
 1196 0046 08BD     		pop	{r3, pc}
 1197              	.L61:
 537:Core/Src/main.c ****   }
 1198              		.loc 1 537 5 is_stmt 1 view .LVU431
 1199 0048 FFF7FEFF 		bl	Error_Handler
 1200              	.LVL52:
 1201              	.L62:
 541:Core/Src/main.c ****   }
 1202              		.loc 1 541 5 view .LVU432
 1203 004c FFF7FEFF 		bl	Error_Handler
 1204              	.LVL53:
 1205              	.L63:
 545:Core/Src/main.c ****   }
 1206              		.loc 1 545 5 view .LVU433
 1207 0050 FFF7FEFF 		bl	Error_Handler
 1208              	.LVL54:
 1209              	.L64:
 549:Core/Src/main.c ****   }
 1210              		.loc 1 549 5 view .LVU434
 1211 0054 FFF7FEFF 		bl	Error_Handler
 1212              	.LVL55:
 1213              	.L66:
 1214              		.align	2
 1215              	.L65:
 1216 0058 00000000 		.word	huart4
 1217 005c 004C0040 		.word	1073761280
 1218              		.cfi_endproc
 1219              	.LFE301:
 1221              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1222              		.align	1
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1227              	MX_USART2_UART_Init:
 1228              	.LFB303:
 611:Core/Src/main.c **** 
 1229              		.loc 1 611 1 view -0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccdlFz3r.s 			page 46


 1233 0000 08B5     		push	{r3, lr}
 1234              	.LCFI16:
 1235              		.cfi_def_cfa_offset 8
 1236              		.cfi_offset 3, -8
 1237              		.cfi_offset 14, -4
 620:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1238              		.loc 1 620 3 view .LVU436
 620:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1239              		.loc 1 620 19 is_stmt 0 view .LVU437
 1240 0002 1648     		ldr	r0, .L77
 1241 0004 164B     		ldr	r3, .L77+4
 1242 0006 0360     		str	r3, [r0]
 621:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1243              		.loc 1 621 3 is_stmt 1 view .LVU438
 621:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1244              		.loc 1 621 24 is_stmt 0 view .LVU439
 1245 0008 4FF4E133 		mov	r3, #115200
 1246 000c 4360     		str	r3, [r0, #4]
 622:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1247              		.loc 1 622 3 is_stmt 1 view .LVU440
 622:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1248              		.loc 1 622 26 is_stmt 0 view .LVU441
 1249 000e 0023     		movs	r3, #0
 1250 0010 8360     		str	r3, [r0, #8]
 623:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1251              		.loc 1 623 3 is_stmt 1 view .LVU442
 623:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1252              		.loc 1 623 24 is_stmt 0 view .LVU443
 1253 0012 C360     		str	r3, [r0, #12]
 624:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1254              		.loc 1 624 3 is_stmt 1 view .LVU444
 624:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1255              		.loc 1 624 22 is_stmt 0 view .LVU445
 1256 0014 0361     		str	r3, [r0, #16]
 625:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 1257              		.loc 1 625 3 is_stmt 1 view .LVU446
 625:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 1258              		.loc 1 625 20 is_stmt 0 view .LVU447
 1259 0016 0C22     		movs	r2, #12
 1260 0018 4261     		str	r2, [r0, #20]
 626:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1261              		.loc 1 626 3 is_stmt 1 view .LVU448
 626:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1262              		.loc 1 626 25 is_stmt 0 view .LVU449
 1263 001a 4FF44072 		mov	r2, #768
 1264 001e 8261     		str	r2, [r0, #24]
 627:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1265              		.loc 1 627 3 is_stmt 1 view .LVU450
 627:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1266              		.loc 1 627 28 is_stmt 0 view .LVU451
 1267 0020 C361     		str	r3, [r0, #28]
 628:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1268              		.loc 1 628 3 is_stmt 1 view .LVU452
 628:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1269              		.loc 1 628 30 is_stmt 0 view .LVU453
 1270 0022 0362     		str	r3, [r0, #32]
 629:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  /tmp/ccdlFz3r.s 			page 47


 1271              		.loc 1 629 3 is_stmt 1 view .LVU454
 629:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1272              		.loc 1 629 30 is_stmt 0 view .LVU455
 1273 0024 4362     		str	r3, [r0, #36]
 630:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1274              		.loc 1 630 3 is_stmt 1 view .LVU456
 630:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1275              		.loc 1 630 38 is_stmt 0 view .LVU457
 1276 0026 8362     		str	r3, [r0, #40]
 631:Core/Src/main.c ****   {
 1277              		.loc 1 631 3 is_stmt 1 view .LVU458
 631:Core/Src/main.c ****   {
 1278              		.loc 1 631 7 is_stmt 0 view .LVU459
 1279 0028 FFF7FEFF 		bl	HAL_UART_Init
 1280              	.LVL56:
 631:Core/Src/main.c ****   {
 1281              		.loc 1 631 6 view .LVU460
 1282 002c 70B9     		cbnz	r0, .L73
 635:Core/Src/main.c ****   {
 1283              		.loc 1 635 3 is_stmt 1 view .LVU461
 635:Core/Src/main.c ****   {
 1284              		.loc 1 635 7 is_stmt 0 view .LVU462
 1285 002e 0021     		movs	r1, #0
 1286 0030 0A48     		ldr	r0, .L77
 1287 0032 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1288              	.LVL57:
 635:Core/Src/main.c ****   {
 1289              		.loc 1 635 6 view .LVU463
 1290 0036 58B9     		cbnz	r0, .L74
 639:Core/Src/main.c ****   {
 1291              		.loc 1 639 3 is_stmt 1 view .LVU464
 639:Core/Src/main.c ****   {
 1292              		.loc 1 639 7 is_stmt 0 view .LVU465
 1293 0038 0021     		movs	r1, #0
 1294 003a 0848     		ldr	r0, .L77
 1295 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1296              	.LVL58:
 639:Core/Src/main.c ****   {
 1297              		.loc 1 639 6 view .LVU466
 1298 0040 40B9     		cbnz	r0, .L75
 643:Core/Src/main.c ****   {
 1299              		.loc 1 643 3 is_stmt 1 view .LVU467
 643:Core/Src/main.c ****   {
 1300              		.loc 1 643 7 is_stmt 0 view .LVU468
 1301 0042 0648     		ldr	r0, .L77
 1302 0044 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1303              	.LVL59:
 643:Core/Src/main.c ****   {
 1304              		.loc 1 643 6 view .LVU469
 1305 0048 30B9     		cbnz	r0, .L76
 651:Core/Src/main.c **** 
 1306              		.loc 1 651 1 view .LVU470
 1307 004a 08BD     		pop	{r3, pc}
 1308              	.L73:
 633:Core/Src/main.c ****   }
 1309              		.loc 1 633 5 is_stmt 1 view .LVU471
 1310 004c FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccdlFz3r.s 			page 48


 1311              	.LVL60:
 1312              	.L74:
 637:Core/Src/main.c ****   }
 1313              		.loc 1 637 5 view .LVU472
 1314 0050 FFF7FEFF 		bl	Error_Handler
 1315              	.LVL61:
 1316              	.L75:
 641:Core/Src/main.c ****   }
 1317              		.loc 1 641 5 view .LVU473
 1318 0054 FFF7FEFF 		bl	Error_Handler
 1319              	.LVL62:
 1320              	.L76:
 645:Core/Src/main.c ****   }
 1321              		.loc 1 645 5 view .LVU474
 1322 0058 FFF7FEFF 		bl	Error_Handler
 1323              	.LVL63:
 1324              	.L78:
 1325              		.align	2
 1326              	.L77:
 1327 005c 00000000 		.word	huart2
 1328 0060 00440040 		.word	1073759232
 1329              		.cfi_endproc
 1330              	.LFE303:
 1332              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1333              		.align	1
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	MX_USART3_UART_Init:
 1339              	.LFB304:
 659:Core/Src/main.c **** 
 1340              		.loc 1 659 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344 0000 08B5     		push	{r3, lr}
 1345              	.LCFI17:
 1346              		.cfi_def_cfa_offset 8
 1347              		.cfi_offset 3, -8
 1348              		.cfi_offset 14, -4
 668:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1349              		.loc 1 668 3 view .LVU476
 668:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1350              		.loc 1 668 19 is_stmt 0 view .LVU477
 1351 0002 1548     		ldr	r0, .L89
 1352 0004 154B     		ldr	r3, .L89+4
 1353 0006 0360     		str	r3, [r0]
 669:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1354              		.loc 1 669 3 is_stmt 1 view .LVU478
 669:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1355              		.loc 1 669 24 is_stmt 0 view .LVU479
 1356 0008 4FF4E133 		mov	r3, #115200
 1357 000c 4360     		str	r3, [r0, #4]
 670:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1358              		.loc 1 670 3 is_stmt 1 view .LVU480
 670:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1359              		.loc 1 670 26 is_stmt 0 view .LVU481
ARM GAS  /tmp/ccdlFz3r.s 			page 49


 1360 000e 0023     		movs	r3, #0
 1361 0010 8360     		str	r3, [r0, #8]
 671:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1362              		.loc 1 671 3 is_stmt 1 view .LVU482
 671:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1363              		.loc 1 671 24 is_stmt 0 view .LVU483
 1364 0012 C360     		str	r3, [r0, #12]
 672:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1365              		.loc 1 672 3 is_stmt 1 view .LVU484
 672:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1366              		.loc 1 672 22 is_stmt 0 view .LVU485
 1367 0014 0361     		str	r3, [r0, #16]
 673:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1368              		.loc 1 673 3 is_stmt 1 view .LVU486
 673:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1369              		.loc 1 673 20 is_stmt 0 view .LVU487
 1370 0016 0C22     		movs	r2, #12
 1371 0018 4261     		str	r2, [r0, #20]
 674:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1372              		.loc 1 674 3 is_stmt 1 view .LVU488
 674:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1373              		.loc 1 674 25 is_stmt 0 view .LVU489
 1374 001a 8361     		str	r3, [r0, #24]
 675:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1375              		.loc 1 675 3 is_stmt 1 view .LVU490
 675:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1376              		.loc 1 675 28 is_stmt 0 view .LVU491
 1377 001c C361     		str	r3, [r0, #28]
 676:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1378              		.loc 1 676 3 is_stmt 1 view .LVU492
 676:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1379              		.loc 1 676 30 is_stmt 0 view .LVU493
 1380 001e 0362     		str	r3, [r0, #32]
 677:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1381              		.loc 1 677 3 is_stmt 1 view .LVU494
 677:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1382              		.loc 1 677 30 is_stmt 0 view .LVU495
 1383 0020 4362     		str	r3, [r0, #36]
 678:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1384              		.loc 1 678 3 is_stmt 1 view .LVU496
 678:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1385              		.loc 1 678 38 is_stmt 0 view .LVU497
 1386 0022 8362     		str	r3, [r0, #40]
 679:Core/Src/main.c ****   {
 1387              		.loc 1 679 3 is_stmt 1 view .LVU498
 679:Core/Src/main.c ****   {
 1388              		.loc 1 679 7 is_stmt 0 view .LVU499
 1389 0024 FFF7FEFF 		bl	HAL_UART_Init
 1390              	.LVL64:
 679:Core/Src/main.c ****   {
 1391              		.loc 1 679 6 view .LVU500
 1392 0028 70B9     		cbnz	r0, .L85
 683:Core/Src/main.c ****   {
 1393              		.loc 1 683 3 is_stmt 1 view .LVU501
 683:Core/Src/main.c ****   {
 1394              		.loc 1 683 7 is_stmt 0 view .LVU502
 1395 002a 0021     		movs	r1, #0
ARM GAS  /tmp/ccdlFz3r.s 			page 50


 1396 002c 0A48     		ldr	r0, .L89
 1397 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1398              	.LVL65:
 683:Core/Src/main.c ****   {
 1399              		.loc 1 683 6 view .LVU503
 1400 0032 58B9     		cbnz	r0, .L86
 687:Core/Src/main.c ****   {
 1401              		.loc 1 687 3 is_stmt 1 view .LVU504
 687:Core/Src/main.c ****   {
 1402              		.loc 1 687 7 is_stmt 0 view .LVU505
 1403 0034 0021     		movs	r1, #0
 1404 0036 0848     		ldr	r0, .L89
 1405 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1406              	.LVL66:
 687:Core/Src/main.c ****   {
 1407              		.loc 1 687 6 view .LVU506
 1408 003c 40B9     		cbnz	r0, .L87
 691:Core/Src/main.c ****   {
 1409              		.loc 1 691 3 is_stmt 1 view .LVU507
 691:Core/Src/main.c ****   {
 1410              		.loc 1 691 7 is_stmt 0 view .LVU508
 1411 003e 0648     		ldr	r0, .L89
 1412 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1413              	.LVL67:
 691:Core/Src/main.c ****   {
 1414              		.loc 1 691 6 view .LVU509
 1415 0044 30B9     		cbnz	r0, .L88
 699:Core/Src/main.c **** 
 1416              		.loc 1 699 1 view .LVU510
 1417 0046 08BD     		pop	{r3, pc}
 1418              	.L85:
 681:Core/Src/main.c ****   }
 1419              		.loc 1 681 5 is_stmt 1 view .LVU511
 1420 0048 FFF7FEFF 		bl	Error_Handler
 1421              	.LVL68:
 1422              	.L86:
 685:Core/Src/main.c ****   }
 1423              		.loc 1 685 5 view .LVU512
 1424 004c FFF7FEFF 		bl	Error_Handler
 1425              	.LVL69:
 1426              	.L87:
 689:Core/Src/main.c ****   }
 1427              		.loc 1 689 5 view .LVU513
 1428 0050 FFF7FEFF 		bl	Error_Handler
 1429              	.LVL70:
 1430              	.L88:
 693:Core/Src/main.c ****   }
 1431              		.loc 1 693 5 view .LVU514
 1432 0054 FFF7FEFF 		bl	Error_Handler
 1433              	.LVL71:
 1434              	.L90:
 1435              		.align	2
 1436              	.L89:
 1437 0058 00000000 		.word	huart3
 1438 005c 00480040 		.word	1073760256
 1439              		.cfi_endproc
 1440              	.LFE304:
ARM GAS  /tmp/ccdlFz3r.s 			page 51


 1442              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1443              		.align	1
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	MX_USART1_UART_Init:
 1449              	.LFB302:
 563:Core/Src/main.c **** 
 1450              		.loc 1 563 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454 0000 08B5     		push	{r3, lr}
 1455              	.LCFI18:
 1456              		.cfi_def_cfa_offset 8
 1457              		.cfi_offset 3, -8
 1458              		.cfi_offset 14, -4
 572:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1459              		.loc 1 572 3 view .LVU516
 572:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1460              		.loc 1 572 19 is_stmt 0 view .LVU517
 1461 0002 1548     		ldr	r0, .L101
 1462 0004 154B     		ldr	r3, .L101+4
 1463 0006 0360     		str	r3, [r0]
 573:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1464              		.loc 1 573 3 is_stmt 1 view .LVU518
 573:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1465              		.loc 1 573 24 is_stmt 0 view .LVU519
 1466 0008 4FF4E133 		mov	r3, #115200
 1467 000c 4360     		str	r3, [r0, #4]
 574:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1468              		.loc 1 574 3 is_stmt 1 view .LVU520
 574:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1469              		.loc 1 574 26 is_stmt 0 view .LVU521
 1470 000e 0023     		movs	r3, #0
 1471 0010 8360     		str	r3, [r0, #8]
 575:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1472              		.loc 1 575 3 is_stmt 1 view .LVU522
 575:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1473              		.loc 1 575 24 is_stmt 0 view .LVU523
 1474 0012 C360     		str	r3, [r0, #12]
 576:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1475              		.loc 1 576 3 is_stmt 1 view .LVU524
 576:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1476              		.loc 1 576 22 is_stmt 0 view .LVU525
 1477 0014 0361     		str	r3, [r0, #16]
 577:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1478              		.loc 1 577 3 is_stmt 1 view .LVU526
 577:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1479              		.loc 1 577 20 is_stmt 0 view .LVU527
 1480 0016 0C22     		movs	r2, #12
 1481 0018 4261     		str	r2, [r0, #20]
 578:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1482              		.loc 1 578 3 is_stmt 1 view .LVU528
 578:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1483              		.loc 1 578 25 is_stmt 0 view .LVU529
 1484 001a 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccdlFz3r.s 			page 52


 579:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1485              		.loc 1 579 3 is_stmt 1 view .LVU530
 579:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1486              		.loc 1 579 28 is_stmt 0 view .LVU531
 1487 001c C361     		str	r3, [r0, #28]
 580:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1488              		.loc 1 580 3 is_stmt 1 view .LVU532
 580:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1489              		.loc 1 580 30 is_stmt 0 view .LVU533
 1490 001e 0362     		str	r3, [r0, #32]
 581:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1491              		.loc 1 581 3 is_stmt 1 view .LVU534
 581:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1492              		.loc 1 581 30 is_stmt 0 view .LVU535
 1493 0020 4362     		str	r3, [r0, #36]
 582:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1494              		.loc 1 582 3 is_stmt 1 view .LVU536
 582:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1495              		.loc 1 582 38 is_stmt 0 view .LVU537
 1496 0022 8362     		str	r3, [r0, #40]
 583:Core/Src/main.c ****   {
 1497              		.loc 1 583 3 is_stmt 1 view .LVU538
 583:Core/Src/main.c ****   {
 1498              		.loc 1 583 7 is_stmt 0 view .LVU539
 1499 0024 FFF7FEFF 		bl	HAL_UART_Init
 1500              	.LVL72:
 583:Core/Src/main.c ****   {
 1501              		.loc 1 583 6 view .LVU540
 1502 0028 70B9     		cbnz	r0, .L97
 587:Core/Src/main.c ****   {
 1503              		.loc 1 587 3 is_stmt 1 view .LVU541
 587:Core/Src/main.c ****   {
 1504              		.loc 1 587 7 is_stmt 0 view .LVU542
 1505 002a 0021     		movs	r1, #0
 1506 002c 0A48     		ldr	r0, .L101
 1507 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1508              	.LVL73:
 587:Core/Src/main.c ****   {
 1509              		.loc 1 587 6 view .LVU543
 1510 0032 58B9     		cbnz	r0, .L98
 591:Core/Src/main.c ****   {
 1511              		.loc 1 591 3 is_stmt 1 view .LVU544
 591:Core/Src/main.c ****   {
 1512              		.loc 1 591 7 is_stmt 0 view .LVU545
 1513 0034 0021     		movs	r1, #0
 1514 0036 0848     		ldr	r0, .L101
 1515 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1516              	.LVL74:
 591:Core/Src/main.c ****   {
 1517              		.loc 1 591 6 view .LVU546
 1518 003c 40B9     		cbnz	r0, .L99
 595:Core/Src/main.c ****   {
 1519              		.loc 1 595 3 is_stmt 1 view .LVU547
 595:Core/Src/main.c ****   {
 1520              		.loc 1 595 7 is_stmt 0 view .LVU548
 1521 003e 0648     		ldr	r0, .L101
 1522 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
ARM GAS  /tmp/ccdlFz3r.s 			page 53


 1523              	.LVL75:
 595:Core/Src/main.c ****   {
 1524              		.loc 1 595 6 view .LVU549
 1525 0044 30B9     		cbnz	r0, .L100
 603:Core/Src/main.c **** 
 1526              		.loc 1 603 1 view .LVU550
 1527 0046 08BD     		pop	{r3, pc}
 1528              	.L97:
 585:Core/Src/main.c ****   }
 1529              		.loc 1 585 5 is_stmt 1 view .LVU551
 1530 0048 FFF7FEFF 		bl	Error_Handler
 1531              	.LVL76:
 1532              	.L98:
 589:Core/Src/main.c ****   }
 1533              		.loc 1 589 5 view .LVU552
 1534 004c FFF7FEFF 		bl	Error_Handler
 1535              	.LVL77:
 1536              	.L99:
 593:Core/Src/main.c ****   }
 1537              		.loc 1 593 5 view .LVU553
 1538 0050 FFF7FEFF 		bl	Error_Handler
 1539              	.LVL78:
 1540              	.L100:
 597:Core/Src/main.c ****   }
 1541              		.loc 1 597 5 view .LVU554
 1542 0054 FFF7FEFF 		bl	Error_Handler
 1543              	.LVL79:
 1544              	.L102:
 1545              		.align	2
 1546              	.L101:
 1547 0058 00000000 		.word	huart1
 1548 005c 00380140 		.word	1073821696
 1549              		.cfi_endproc
 1550              	.LFE302:
 1552              		.section	.text.SystemClock_Config,"ax",%progbits
 1553              		.align	1
 1554              		.global	SystemClock_Config
 1555              		.syntax unified
 1556              		.thumb
 1557              		.thumb_func
 1559              	SystemClock_Config:
 1560              	.LFB293:
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1561              		.loc 1 148 1 view -0
 1562              		.cfi_startproc
 1563              		@ args = 0, pretend = 0, frame = 88
 1564              		@ frame_needed = 0, uses_anonymous_args = 0
 1565 0000 00B5     		push	{lr}
 1566              	.LCFI19:
 1567              		.cfi_def_cfa_offset 4
 1568              		.cfi_offset 14, -4
 1569 0002 97B0     		sub	sp, sp, #92
 1570              	.LCFI20:
 1571              		.cfi_def_cfa_offset 96
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1572              		.loc 1 149 3 view .LVU556
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccdlFz3r.s 			page 54


 1573              		.loc 1 149 22 is_stmt 0 view .LVU557
 1574 0004 4422     		movs	r2, #68
 1575 0006 0021     		movs	r1, #0
 1576 0008 05A8     		add	r0, sp, #20
 1577 000a FFF7FEFF 		bl	memset
 1578              	.LVL80:
 150:Core/Src/main.c **** 
 1579              		.loc 1 150 3 is_stmt 1 view .LVU558
 150:Core/Src/main.c **** 
 1580              		.loc 1 150 22 is_stmt 0 view .LVU559
 1581 000e 0020     		movs	r0, #0
 1582 0010 0090     		str	r0, [sp]
 1583 0012 0190     		str	r0, [sp, #4]
 1584 0014 0290     		str	r0, [sp, #8]
 1585 0016 0390     		str	r0, [sp, #12]
 1586 0018 0490     		str	r0, [sp, #16]
 154:Core/Src/main.c ****   {
 1587              		.loc 1 154 3 is_stmt 1 view .LVU560
 154:Core/Src/main.c ****   {
 1588              		.loc 1 154 7 is_stmt 0 view .LVU561
 1589 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1590              	.LVL81:
 154:Core/Src/main.c ****   {
 1591              		.loc 1 154 6 view .LVU562
 1592 001e 0028     		cmp	r0, #0
 1593 0020 30D1     		bne	.L108
 161:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1594              		.loc 1 161 3 is_stmt 1 view .LVU563
 1595 0022 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1596              	.LVL82:
 162:Core/Src/main.c **** 
 1597              		.loc 1 162 3 view .LVU564
 1598 0026 1A4A     		ldr	r2, .L111
 1599 0028 D2F89030 		ldr	r3, [r2, #144]
 1600 002c 23F01803 		bic	r3, r3, #24
 1601 0030 C2F89030 		str	r3, [r2, #144]
 167:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1602              		.loc 1 167 3 view .LVU565
 167:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1603              		.loc 1 167 36 is_stmt 0 view .LVU566
 1604 0034 1423     		movs	r3, #20
 1605 0036 0593     		str	r3, [sp, #20]
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1606              		.loc 1 168 3 is_stmt 1 view .LVU567
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1607              		.loc 1 168 30 is_stmt 0 view .LVU568
 1608 0038 0122     		movs	r2, #1
 1609 003a 0792     		str	r2, [sp, #28]
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1610              		.loc 1 169 3 is_stmt 1 view .LVU569
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1611              		.loc 1 169 30 is_stmt 0 view .LVU570
 1612 003c 0B92     		str	r2, [sp, #44]
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1613              		.loc 1 170 3 is_stmt 1 view .LVU571
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1614              		.loc 1 170 41 is_stmt 0 view .LVU572
ARM GAS  /tmp/ccdlFz3r.s 			page 55


 1615 003e 0023     		movs	r3, #0
 1616 0040 0C93     		str	r3, [sp, #48]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1617              		.loc 1 171 3 is_stmt 1 view .LVU573
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1618              		.loc 1 171 35 is_stmt 0 view .LVU574
 1619 0042 6023     		movs	r3, #96
 1620 0044 0D93     		str	r3, [sp, #52]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1621              		.loc 1 172 3 is_stmt 1 view .LVU575
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1622              		.loc 1 172 34 is_stmt 0 view .LVU576
 1623 0046 0223     		movs	r3, #2
 1624 0048 0F93     		str	r3, [sp, #60]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1625              		.loc 1 173 3 is_stmt 1 view .LVU577
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1626              		.loc 1 173 35 is_stmt 0 view .LVU578
 1627 004a 1092     		str	r2, [sp, #64]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1628              		.loc 1 174 3 is_stmt 1 view .LVU579
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1629              		.loc 1 174 30 is_stmt 0 view .LVU580
 1630 004c 1192     		str	r2, [sp, #68]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1631              		.loc 1 175 3 is_stmt 1 view .LVU581
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1632              		.loc 1 175 30 is_stmt 0 view .LVU582
 1633 004e 3C22     		movs	r2, #60
 1634 0050 1292     		str	r2, [sp, #72]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1635              		.loc 1 176 3 is_stmt 1 view .LVU583
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1636              		.loc 1 176 30 is_stmt 0 view .LVU584
 1637 0052 1393     		str	r3, [sp, #76]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1638              		.loc 1 177 3 is_stmt 1 view .LVU585
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1639              		.loc 1 177 30 is_stmt 0 view .LVU586
 1640 0054 1493     		str	r3, [sp, #80]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1641              		.loc 1 178 3 is_stmt 1 view .LVU587
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1642              		.loc 1 178 30 is_stmt 0 view .LVU588
 1643 0056 1593     		str	r3, [sp, #84]
 179:Core/Src/main.c ****   {
 1644              		.loc 1 179 3 is_stmt 1 view .LVU589
 179:Core/Src/main.c ****   {
 1645              		.loc 1 179 7 is_stmt 0 view .LVU590
 1646 0058 05A8     		add	r0, sp, #20
 1647 005a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1648              	.LVL83:
 179:Core/Src/main.c ****   {
 1649              		.loc 1 179 6 view .LVU591
 1650 005e 98B9     		cbnz	r0, .L109
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1651              		.loc 1 186 3 is_stmt 1 view .LVU592
ARM GAS  /tmp/ccdlFz3r.s 			page 56


 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1652              		.loc 1 186 31 is_stmt 0 view .LVU593
 1653 0060 0F23     		movs	r3, #15
 1654 0062 0093     		str	r3, [sp]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1655              		.loc 1 188 3 is_stmt 1 view .LVU594
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1656              		.loc 1 188 34 is_stmt 0 view .LVU595
 1657 0064 0323     		movs	r3, #3
 1658 0066 0193     		str	r3, [sp, #4]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1659              		.loc 1 189 3 is_stmt 1 view .LVU596
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1660              		.loc 1 189 35 is_stmt 0 view .LVU597
 1661 0068 0023     		movs	r3, #0
 1662 006a 0293     		str	r3, [sp, #8]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1663              		.loc 1 190 3 is_stmt 1 view .LVU598
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1664              		.loc 1 190 36 is_stmt 0 view .LVU599
 1665 006c 0393     		str	r3, [sp, #12]
 191:Core/Src/main.c **** 
 1666              		.loc 1 191 3 is_stmt 1 view .LVU600
 191:Core/Src/main.c **** 
 1667              		.loc 1 191 36 is_stmt 0 view .LVU601
 1668 006e 0493     		str	r3, [sp, #16]
 193:Core/Src/main.c ****   {
 1669              		.loc 1 193 3 is_stmt 1 view .LVU602
 193:Core/Src/main.c ****   {
 1670              		.loc 1 193 7 is_stmt 0 view .LVU603
 1671 0070 0521     		movs	r1, #5
 1672 0072 6846     		mov	r0, sp
 1673 0074 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1674              	.LVL84:
 193:Core/Src/main.c ****   {
 1675              		.loc 1 193 6 view .LVU604
 1676 0078 40B9     		cbnz	r0, .L110
 200:Core/Src/main.c **** }
 1677              		.loc 1 200 3 is_stmt 1 view .LVU605
 1678 007a FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1679              	.LVL85:
 201:Core/Src/main.c **** 
 1680              		.loc 1 201 1 is_stmt 0 view .LVU606
 1681 007e 17B0     		add	sp, sp, #92
 1682              	.LCFI21:
 1683              		.cfi_remember_state
 1684              		.cfi_def_cfa_offset 4
 1685              		@ sp needed
 1686 0080 5DF804FB 		ldr	pc, [sp], #4
 1687              	.L108:
 1688              	.LCFI22:
 1689              		.cfi_restore_state
 156:Core/Src/main.c ****   }
 1690              		.loc 1 156 5 is_stmt 1 view .LVU607
 1691 0084 FFF7FEFF 		bl	Error_Handler
 1692              	.LVL86:
 1693              	.L109:
ARM GAS  /tmp/ccdlFz3r.s 			page 57


 181:Core/Src/main.c ****   }
 1694              		.loc 1 181 5 view .LVU608
 1695 0088 FFF7FEFF 		bl	Error_Handler
 1696              	.LVL87:
 1697              	.L110:
 195:Core/Src/main.c ****   }
 1698              		.loc 1 195 5 view .LVU609
 1699 008c FFF7FEFF 		bl	Error_Handler
 1700              	.LVL88:
 1701              	.L112:
 1702              		.align	2
 1703              	.L111:
 1704 0090 00100240 		.word	1073876992
 1705              		.cfi_endproc
 1706              	.LFE293:
 1708              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1709              		.align	1
 1710              		.global	PeriphCommonClock_Config
 1711              		.syntax unified
 1712              		.thumb
 1713              		.thumb_func
 1715              	PeriphCommonClock_Config:
 1716              	.LFB294:
 208:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1717              		.loc 1 208 1 view -0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 152
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721 0000 00B5     		push	{lr}
 1722              	.LCFI23:
 1723              		.cfi_def_cfa_offset 4
 1724              		.cfi_offset 14, -4
 1725 0002 A7B0     		sub	sp, sp, #156
 1726              	.LCFI24:
 1727              		.cfi_def_cfa_offset 160
 209:Core/Src/main.c **** 
 1728              		.loc 1 209 3 view .LVU611
 209:Core/Src/main.c **** 
 1729              		.loc 1 209 28 is_stmt 0 view .LVU612
 1730 0004 9422     		movs	r2, #148
 1731 0006 0021     		movs	r1, #0
 1732 0008 01A8     		add	r0, sp, #4
 1733 000a FFF7FEFF 		bl	memset
 1734              	.LVL89:
 213:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 1735              		.loc 1 213 3 is_stmt 1 view .LVU613
 213:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 1736              		.loc 1 213 38 is_stmt 0 view .LVU614
 1737 000e 4FF4C043 		mov	r3, #24576
 1738 0012 0193     		str	r3, [sp, #4]
 214:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1739              		.loc 1 214 3 is_stmt 1 view .LVU615
 214:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1740              		.loc 1 214 35 is_stmt 0 view .LVU616
 1741 0014 4FF08053 		mov	r3, #268435456
 1742 0018 2193     		str	r3, [sp, #132]
 215:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
ARM GAS  /tmp/ccdlFz3r.s 			page 58


 1743              		.loc 1 215 3 is_stmt 1 view .LVU617
 215:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1744              		.loc 1 215 35 is_stmt 0 view .LVU618
 1745 001a 4FF08063 		mov	r3, #67108864
 1746 001e 1E93     		str	r3, [sp, #120]
 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1747              		.loc 1 216 3 is_stmt 1 view .LVU619
 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1748              		.loc 1 216 39 is_stmt 0 view .LVU620
 1749 0020 0123     		movs	r3, #1
 1750 0022 0293     		str	r3, [sp, #8]
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1751              		.loc 1 217 3 is_stmt 1 view .LVU621
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1752              		.loc 1 217 34 is_stmt 0 view .LVU622
 1753 0024 0393     		str	r3, [sp, #12]
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 1754              		.loc 1 218 3 is_stmt 1 view .LVU623
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 1755              		.loc 1 218 34 is_stmt 0 view .LVU624
 1756 0026 1823     		movs	r3, #24
 1757 0028 0493     		str	r3, [sp, #16]
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1758              		.loc 1 219 3 is_stmt 1 view .LVU625
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1759              		.loc 1 219 34 is_stmt 0 view .LVU626
 1760 002a 0223     		movs	r3, #2
 1761 002c 0593     		str	r3, [sp, #20]
 220:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1762              		.loc 1 220 3 is_stmt 1 view .LVU627
 220:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1763              		.loc 1 220 34 is_stmt 0 view .LVU628
 1764 002e 0693     		str	r3, [sp, #24]
 221:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 1765              		.loc 1 221 3 is_stmt 1 view .LVU629
 221:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 1766              		.loc 1 221 34 is_stmt 0 view .LVU630
 1767 0030 0793     		str	r3, [sp, #28]
 222:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1768              		.loc 1 222 3 is_stmt 1 view .LVU631
 222:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1769              		.loc 1 222 41 is_stmt 0 view .LVU632
 1770 0032 4FF08873 		mov	r3, #17825792
 1771 0036 0893     		str	r3, [sp, #32]
 223:Core/Src/main.c ****   {
 1772              		.loc 1 223 3 is_stmt 1 view .LVU633
 223:Core/Src/main.c ****   {
 1773              		.loc 1 223 7 is_stmt 0 view .LVU634
 1774 0038 01A8     		add	r0, sp, #4
 1775 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1776              	.LVL90:
 223:Core/Src/main.c ****   {
 1777              		.loc 1 223 6 view .LVU635
 1778 003e 10B9     		cbnz	r0, .L116
 227:Core/Src/main.c **** 
 1779              		.loc 1 227 1 view .LVU636
 1780 0040 27B0     		add	sp, sp, #156
ARM GAS  /tmp/ccdlFz3r.s 			page 59


 1781              	.LCFI25:
 1782              		.cfi_remember_state
 1783              		.cfi_def_cfa_offset 4
 1784              		@ sp needed
 1785 0042 5DF804FB 		ldr	pc, [sp], #4
 1786              	.L116:
 1787              	.LCFI26:
 1788              		.cfi_restore_state
 225:Core/Src/main.c ****   }
 1789              		.loc 1 225 5 is_stmt 1 view .LVU637
 1790 0046 FFF7FEFF 		bl	Error_Handler
 1791              	.LVL91:
 1792              		.cfi_endproc
 1793              	.LFE294:
 1795              		.section	.text.main,"ax",%progbits
 1796              		.align	1
 1797              		.global	main
 1798              		.syntax unified
 1799              		.thumb
 1800              		.thumb_func
 1802              	main:
 1803              	.LFB292:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1804              		.loc 1 91 1 view -0
 1805              		.cfi_startproc
 1806              		@ Volatile: function does not return.
 1807              		@ args = 0, pretend = 0, frame = 0
 1808              		@ frame_needed = 0, uses_anonymous_args = 0
 1809 0000 08B5     		push	{r3, lr}
 1810              	.LCFI27:
 1811              		.cfi_def_cfa_offset 8
 1812              		.cfi_offset 3, -8
 1813              		.cfi_offset 14, -4
  99:Core/Src/main.c **** 
 1814              		.loc 1 99 3 view .LVU639
 1815 0002 FFF7FEFF 		bl	HAL_Init
 1816              	.LVL92:
 106:Core/Src/main.c **** 
 1817              		.loc 1 106 3 view .LVU640
 1818 0006 FFF7FEFF 		bl	SystemClock_Config
 1819              	.LVL93:
 109:Core/Src/main.c **** 
 1820              		.loc 1 109 3 view .LVU641
 1821 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 1822              	.LVL94:
 116:Core/Src/main.c ****   MX_ADC1_Init();
 1823              		.loc 1 116 3 view .LVU642
 1824 000e FFF7FEFF 		bl	MX_GPIO_Init
 1825              	.LVL95:
 117:Core/Src/main.c ****   MX_DFSDM1_Init();
 1826              		.loc 1 117 3 view .LVU643
 1827 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1828              	.LVL96:
 118:Core/Src/main.c ****   MX_I2C1_Init();
 1829              		.loc 1 118 3 view .LVU644
 1830 0016 FFF7FEFF 		bl	MX_DFSDM1_Init
 1831              	.LVL97:
ARM GAS  /tmp/ccdlFz3r.s 			page 60


 119:Core/Src/main.c ****   MX_I2C2_Init();
 1832              		.loc 1 119 3 view .LVU645
 1833 001a FFF7FEFF 		bl	MX_I2C1_Init
 1834              	.LVL98:
 120:Core/Src/main.c ****   MX_OCTOSPI1_Init();
 1835              		.loc 1 120 3 view .LVU646
 1836 001e FFF7FEFF 		bl	MX_I2C2_Init
 1837              	.LVL99:
 121:Core/Src/main.c ****   MX_SPI1_Init();
 1838              		.loc 1 121 3 view .LVU647
 1839 0022 FFF7FEFF 		bl	MX_OCTOSPI1_Init
 1840              	.LVL100:
 122:Core/Src/main.c ****   MX_UART4_Init();
 1841              		.loc 1 122 3 view .LVU648
 1842 0026 FFF7FEFF 		bl	MX_SPI1_Init
 1843              	.LVL101:
 123:Core/Src/main.c ****   MX_USART2_UART_Init();
 1844              		.loc 1 123 3 view .LVU649
 1845 002a FFF7FEFF 		bl	MX_UART4_Init
 1846              	.LVL102:
 124:Core/Src/main.c ****   MX_USART3_UART_Init();
 1847              		.loc 1 124 3 view .LVU650
 1848 002e FFF7FEFF 		bl	MX_USART2_UART_Init
 1849              	.LVL103:
 125:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 1850              		.loc 1 125 3 view .LVU651
 1851 0032 FFF7FEFF 		bl	MX_USART3_UART_Init
 1852              	.LVL104:
 126:Core/Src/main.c ****   MX_USART1_UART_Init();
 1853              		.loc 1 126 3 view .LVU652
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1854              		.loc 1 127 3 view .LVU653
 1855 0036 FFF7FEFF 		bl	MX_USART1_UART_Init
 1856              	.LVL105:
 1857              	.L118:
 134:Core/Src/main.c ****   {
 1858              		.loc 1 134 3 discriminator 1 view .LVU654
 139:Core/Src/main.c ****   /* USER CODE END 3 */
 1859              		.loc 1 139 3 discriminator 1 view .LVU655
 134:Core/Src/main.c ****   {
 1860              		.loc 1 134 9 discriminator 1 view .LVU656
 1861 003a FEE7     		b	.L118
 1862              		.cfi_endproc
 1863              	.LFE292:
 1865              		.global	huart3
 1866              		.section	.bss.huart3,"aw",%nobits
 1867              		.align	2
 1870              	huart3:
 1871 0000 00000000 		.space	144
 1871      00000000 
 1871      00000000 
 1871      00000000 
 1871      00000000 
 1872              		.global	huart2
 1873              		.section	.bss.huart2,"aw",%nobits
 1874              		.align	2
 1877              	huart2:
ARM GAS  /tmp/ccdlFz3r.s 			page 61


 1878 0000 00000000 		.space	144
 1878      00000000 
 1878      00000000 
 1878      00000000 
 1878      00000000 
 1879              		.global	huart1
 1880              		.section	.bss.huart1,"aw",%nobits
 1881              		.align	2
 1884              	huart1:
 1885 0000 00000000 		.space	144
 1885      00000000 
 1885      00000000 
 1885      00000000 
 1885      00000000 
 1886              		.global	huart4
 1887              		.section	.bss.huart4,"aw",%nobits
 1888              		.align	2
 1891              	huart4:
 1892 0000 00000000 		.space	144
 1892      00000000 
 1892      00000000 
 1892      00000000 
 1892      00000000 
 1893              		.global	hspi1
 1894              		.section	.bss.hspi1,"aw",%nobits
 1895              		.align	2
 1898              	hspi1:
 1899 0000 00000000 		.space	100
 1899      00000000 
 1899      00000000 
 1899      00000000 
 1899      00000000 
 1900              		.global	hospi1
 1901              		.section	.bss.hospi1,"aw",%nobits
 1902              		.align	2
 1905              	hospi1:
 1906 0000 00000000 		.space	80
 1906      00000000 
 1906      00000000 
 1906      00000000 
 1906      00000000 
 1907              		.global	hi2c2
 1908              		.section	.bss.hi2c2,"aw",%nobits
 1909              		.align	2
 1912              	hi2c2:
 1913 0000 00000000 		.space	84
 1913      00000000 
 1913      00000000 
 1913      00000000 
 1913      00000000 
 1914              		.global	hi2c1
 1915              		.section	.bss.hi2c1,"aw",%nobits
 1916              		.align	2
 1919              	hi2c1:
 1920 0000 00000000 		.space	84
 1920      00000000 
 1920      00000000 
ARM GAS  /tmp/ccdlFz3r.s 			page 62


 1920      00000000 
 1920      00000000 
 1921              		.global	hdfsdm1_channel2
 1922              		.section	.bss.hdfsdm1_channel2,"aw",%nobits
 1923              		.align	2
 1926              	hdfsdm1_channel2:
 1927 0000 00000000 		.space	56
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1928              		.global	hadc1
 1929              		.section	.bss.hadc1,"aw",%nobits
 1930              		.align	2
 1933              	hadc1:
 1934 0000 00000000 		.space	104
 1934      00000000 
 1934      00000000 
 1934      00000000 
 1934      00000000 
 1935              		.text
 1936              	.Letext0:
 1937              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4s5xx.h"
 1938              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1939              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1940              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1941              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1942              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1943              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1944              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1945              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1946              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1947              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1948              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1949              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_ospi.h"
 1950              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1951              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1952              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1953              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1954              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1955              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1956              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1957              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1958              		.file 24 "<built-in>"
ARM GAS  /tmp/ccdlFz3r.s 			page 63


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccdlFz3r.s:21     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccdlFz3r.s:443    .text.MX_GPIO_Init:0000000000000208 $d
     /tmp/ccdlFz3r.s:452    .text.Error_Handler:0000000000000000 $t
     /tmp/ccdlFz3r.s:458    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccdlFz3r.s:490    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:495    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccdlFz3r.s:623    .text.MX_ADC1_Init:0000000000000074 $d
     /tmp/ccdlFz3r.s:1933   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccdlFz3r.s:630    .text.MX_DFSDM1_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:635    .text.MX_DFSDM1_Init:0000000000000000 MX_DFSDM1_Init
     /tmp/ccdlFz3r.s:706    .text.MX_DFSDM1_Init:0000000000000034 $d
     /tmp/ccdlFz3r.s:1926   .bss.hdfsdm1_channel2:0000000000000000 hdfsdm1_channel2
     /tmp/ccdlFz3r.s:712    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:717    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccdlFz3r.s:801    .text.MX_I2C1_Init:0000000000000050 $d
     /tmp/ccdlFz3r.s:1919   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccdlFz3r.s:807    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:812    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/ccdlFz3r.s:896    .text.MX_I2C2_Init:0000000000000050 $d
     /tmp/ccdlFz3r.s:1912   .bss.hi2c2:0000000000000000 hi2c2
     /tmp/ccdlFz3r.s:902    .text.MX_OCTOSPI1_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:907    .text.MX_OCTOSPI1_Init:0000000000000000 MX_OCTOSPI1_Init
     /tmp/ccdlFz3r.s:1019   .text.MX_OCTOSPI1_Init:0000000000000068 $d
     /tmp/ccdlFz3r.s:1905   .bss.hospi1:0000000000000000 hospi1
     /tmp/ccdlFz3r.s:1025   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:1030   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccdlFz3r.s:1106   .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccdlFz3r.s:1898   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccdlFz3r.s:1112   .text.MX_UART4_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:1117   .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
     /tmp/ccdlFz3r.s:1216   .text.MX_UART4_Init:0000000000000058 $d
     /tmp/ccdlFz3r.s:1891   .bss.huart4:0000000000000000 huart4
     /tmp/ccdlFz3r.s:1222   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:1227   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccdlFz3r.s:1327   .text.MX_USART2_UART_Init:000000000000005c $d
     /tmp/ccdlFz3r.s:1877   .bss.huart2:0000000000000000 huart2
     /tmp/ccdlFz3r.s:1333   .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:1338   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/ccdlFz3r.s:1437   .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/ccdlFz3r.s:1870   .bss.huart3:0000000000000000 huart3
     /tmp/ccdlFz3r.s:1443   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccdlFz3r.s:1448   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccdlFz3r.s:1547   .text.MX_USART1_UART_Init:0000000000000058 $d
     /tmp/ccdlFz3r.s:1884   .bss.huart1:0000000000000000 huart1
     /tmp/ccdlFz3r.s:1553   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccdlFz3r.s:1559   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccdlFz3r.s:1704   .text.SystemClock_Config:0000000000000090 $d
     /tmp/ccdlFz3r.s:1709   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/ccdlFz3r.s:1715   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/ccdlFz3r.s:1796   .text.main:0000000000000000 $t
     /tmp/ccdlFz3r.s:1802   .text.main:0000000000000000 main
     /tmp/ccdlFz3r.s:1867   .bss.huart3:0000000000000000 $d
     /tmp/ccdlFz3r.s:1874   .bss.huart2:0000000000000000 $d
     /tmp/ccdlFz3r.s:1881   .bss.huart1:0000000000000000 $d
ARM GAS  /tmp/ccdlFz3r.s 			page 64


     /tmp/ccdlFz3r.s:1888   .bss.huart4:0000000000000000 $d
     /tmp/ccdlFz3r.s:1895   .bss.hspi1:0000000000000000 $d
     /tmp/ccdlFz3r.s:1902   .bss.hospi1:0000000000000000 $d
     /tmp/ccdlFz3r.s:1909   .bss.hi2c2:0000000000000000 $d
     /tmp/ccdlFz3r.s:1916   .bss.hi2c1:0000000000000000 $d
     /tmp/ccdlFz3r.s:1923   .bss.hdfsdm1_channel2:0000000000000000 $d
     /tmp/ccdlFz3r.s:1930   .bss.hadc1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_OSPI_Init
HAL_OSPIM_Config
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
