# do xor_vhdl.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module xor_vhdl
# 
# Top level modules:
# 	xor_vhdl
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module xor_vhdl_vlg_sample_tst
# -- Compiling module xor_vhdl_vlg_check_tst
# -- Compiling module xor_vhdl_vlg_vec_tst
# 
# Top level modules:
# 	xor_vhdl_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.xor_vhdl_vlg_vec_tst 
# Loading work.xor_vhdl_vlg_vec_tst
# Loading work.xor_vhdl
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading work.xor_vhdl_vlg_sample_tst
# Loading work.xor_vhdl_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from xor_vhdl_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from xor_vhdl_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /xor_vhdl_vlg_vec_tst File: xor_vhdl.vt
# Simulation passed !
# ** Note: $finish    : xor_vhdl.vt(150)
#    Time: 200 ns  Iteration: 0  Instance: /xor_vhdl_vlg_vec_tst/tb_out
