<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='716' type='void llvm::ARMTargetLowering::PassF64ArgInRegs(const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, llvm::SDValue Chain, llvm::SDValue &amp; Arg, llvm::ARMTargetLowering::RegsToPassVector &amp; RegsToPass, llvm::CCValAssign &amp; VA, llvm::CCValAssign &amp; NextVA, llvm::SDValue &amp; StackPtr, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; MemOpChains, ISD::ArgFlagsTy Flags) const'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2194' ll='2218' type='void llvm::ARMTargetLowering::PassF64ArgInRegs(const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, llvm::SDValue Chain, llvm::SDValue &amp; Arg, llvm::ARMTargetLowering::RegsToPassVector &amp; RegsToPass, llvm::CCValAssign &amp; VA, llvm::CCValAssign &amp; NextVA, llvm::SDValue &amp; StackPtr, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; MemOpChains, ISD::ArgFlagsTy Flags) const'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2369' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2374' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2383' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
