// Seed: 190705807
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wand id_7,
    input tri id_8,
    output wor id_9,
    output uwire id_10,
    output wor id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input wand id_15,
    input wand id_16,
    output supply0 id_17,
    input wire id_18
);
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output supply0 id_9,
    input uwire id_10,
    output wire id_11,
    input wor id_12,
    output supply1 id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    input tri1 id_17
    , id_30,
    input tri0 id_18#(.id_31(1)),
    input tri id_19,
    output wire id_20,
    output tri id_21
    , id_32,
    output tri0 id_22,
    input uwire id_23,
    output tri0 id_24,
    input wire id_25,
    input uwire id_26,
    input tri0 id_27,
    input tri1 id_28
);
  wire id_33;
  module_0(
      id_19,
      id_27,
      id_7,
      id_8,
      id_17,
      id_10,
      id_24,
      id_7,
      id_26,
      id_11,
      id_3,
      id_3,
      id_27,
      id_16,
      id_28,
      id_16,
      id_15,
      id_13,
      id_26
  );
endmodule
