
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_56500Mlength_208M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2847833 heartbeat IPC: 3.51144 cumulative IPC: 3.51144 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5704976 heartbeat IPC: 3.5 cumulative IPC: 3.50571 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8509193 heartbeat IPC: 3.56606 cumulative IPC: 3.5256 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11009193 heartbeat IPC: 4 cumulative IPC: 3.63333 (Simulation time: 0 hr 1 min 24 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 11009193 (Simulation time: 0 hr 1 min 24 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 14295612 heartbeat IPC: 3.04282 cumulative IPC: 3.04282 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 17659532 heartbeat IPC: 2.97272 cumulative IPC: 3.00736 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 21023426 heartbeat IPC: 2.97275 cumulative IPC: 2.99574 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 27021574 heartbeat IPC: 1.66718 cumulative IPC: 2.49807 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 34462477 heartbeat IPC: 1.34392 cumulative IPC: 2.1319 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 44210836 heartbeat IPC: 1.02581 cumulative IPC: 1.80714 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 56542132 heartbeat IPC: 0.810945 cumulative IPC: 1.53735 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 70468567 heartbeat IPC: 0.718059 cumulative IPC: 1.34546 (Simulation time: 0 hr 9 min 31 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 84818573 heartbeat IPC: 0.696864 cumulative IPC: 1.21936 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 98824374 heartbeat IPC: 0.71399 cumulative IPC: 1.13876 (Simulation time: 0 hr 12 min 47 sec) 
Finished CPU 0 instructions: 100000004 cycles: 87815182 cumulative IPC: 1.13876 (Simulation time: 0 hr 12 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.13876 instructions: 100000004 cycles: 87815182
cpu0_DTLB TOTAL     ACCESS:   16941115  HIT:   16918498  MISS:      22617
cpu0_DTLB LOAD      ACCESS:   13102093  HIT:   13087440  MISS:      14653
cpu0_DTLB RFO       ACCESS:    3839022  HIT:    3831058  MISS:       7964
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 138.951 cycles
cpu0_DTLB MSHR FULL EVENTS: 337 MSHR MERGE EVENTS: 163284
cpu0_ITLB TOTAL     ACCESS:    4061369  HIT:    4061364  MISS:          5
cpu0_ITLB LOAD      ACCESS:    4061369  HIT:    4061364  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 271.2 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I LOAD      ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 190.706 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      22622  HIT:       1057  MISS:      21565
cpu0_STLB LOAD      ACCESS:      14658  HIT:       1024  MISS:      13634
cpu0_STLB RFO       ACCESS:       7964  HIT:         33  MISS:       7931
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 137.352 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:    7547207  HIT:    6103674  MISS:    1443533
cpu0_L1D LOAD      ACCESS:    4247633  HIT:    3314713  MISS:     932920
cpu0_L1D RFO       ACCESS:    3278013  HIT:    2768951  MISS:     509062
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      21561  HIT:      20010  MISS:       1551
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 297.688 cycles
cpu0_L1D MSHR FULL EVENTS: 697692 MSHR MERGE EVENTS: 6877881
cpu0_L2C TOTAL     ACCESS:    1952574  HIT:     510555  MISS:    1442017
cpu0_L2C LOAD      ACCESS:     932988  HIT:         54  MISS:     932934
cpu0_L2C RFO       ACCESS:     509062  HIT:          5  MISS:     509057
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     508973  HIT:     508971  MISS:          2
cpu0_L2C TRANSLATION ACCESS:       1551  HIT:       1525  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 287.955 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2884036  HIT:     307466  MISS:    1134551
LLC LOAD      ACCESS:     932934  HIT:     268978  MISS:     663956
LLC RFO       ACCESS:     509057  HIT:      38474  MISS:     470583
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1442019  HIT:          0  MISS:    1442019
LLC TRANSLATION ACCESS:         26  HIT:         14  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 340.299 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      88010  ROW_BUFFER_MISS:    1046325
 DBUS AVG_CONGESTED_CYCLE:    3.98143
 WQ ROW_BUFFER_HIT:      34683  ROW_BUFFER_MISS:     385318  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9865% MPKI: 0.03057 Average ROB Occupancy at Mispredict: 140.706
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03008
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

