#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  4 14:30:21 2020
# Process ID: 8640
# Current directory: C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3588 C:\Users\7380314\Documents\GitHub\CENG342\lab05\lab_05\lab_05.xpr
# Log file: C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/vivado.log
# Journal file: C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 14:30:47 2020...
ng IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 900.801 ; gain = 256.074
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj eight_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.srcs/sources_1/new/8_BIT_SHIFT.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shifter_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.srcs/sim_1/new/8_test.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'eight_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
"xelab -wto e2f946f856f74a3b847d16bbb2283bba --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot eight_test_behav work.eight_test -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e2f946f856f74a3b847d16bbb2283bba --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot eight_test_behav work.eight_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct_arch of entity work.shifter_8bit [shifter_8bit_default]
Compiling architecture test_arch of entity work.eight_test
Built simulation snapshot eight_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim/xsim.dir/eight_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim/xsim.dir/eight_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar  4 14:31:19 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  4 14:31:19 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 906.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_test_behav -key {Behavioral:sim_1:Functional:eight_test} -tclbatch {eight_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source eight_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 919.504 ; gain = 13.348
set_property -name {xsim.simulate.runtime} -value {3200ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.645 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj eight_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
"xelab -wto e2f946f856f74a3b847d16bbb2283bba --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot eight_test_behav work.eight_test -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e2f946f856f74a3b847d16bbb2283bba --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot eight_test_behav work.eight_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/7380314/Documents/GitHub/CENG342/lab05/lab_05/lab_05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_test_behav -key {Behavioral:sim_1:Functional:eight_test} -tclbatch {eight_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source eight_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 14:34:31 2020...
