$date
	Tue May 24 18:24:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparators_tb $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 4 $ data_a [3:0] $end
$var reg 4 % data_b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 '
b100 &
b11 %
b100 $
0#
1"
0!
$end
#1000
1#
0"
b1 %
b1 '
b1 $
b1 &
#2000
1!
0#
b100 %
b100 '
b11 $
b11 &
#3000
1#
0!
b1010 %
b1010 '
b1010 $
b1010 &
#4000
0#
1"
b1100 $
b1100 &
#5000
