-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Sat Sep 27 19:52:27 2025
-- Host        : HOME-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ TimeCard_TC_TodSlave_0_0_sim_netlist.vhdl
-- Design      : TimeCard_TC_TodSlave_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TodSlave is
  port (
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiReadAddrReady_RdyReg_reg_0 : out STD_LOGIC;
    AxiReadDataValid_ValOut : out STD_LOGIC;
    TimeAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    TimeAdjustment_ValOut : out STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SysRstN_RstIn : in STD_LOGIC;
    SysClk_ClkIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 19 downto 0 );
    RxUart_DatIn : in STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TodSlave;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TodSlave is
  signal AntennaFixValid_ValOldReg : STD_LOGIC;
  signal AntennaFixValid_ValReg1 : STD_LOGIC;
  signal AntennaFixValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal AntennaFixValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal AntennaFixValid_ValReg_reg_n_0 : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_10_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_11_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_12_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFixOk]_i_9_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][0]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][0]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][1]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][1]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][1]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][1]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][2]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][3]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][3]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][4]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][4]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][5]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][6]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][6]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][6]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[GnssFix][7]_i_9_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][0]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][0]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][0]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg[SpoofDetState][1]_i_9_n_0\ : STD_LOGIC;
  signal \AntennaFix_DatReg_reg[GnssFixOk]__0\ : STD_LOGIC;
  signal \AntennaFix_DatReg_reg[GnssFix]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AntennaFix_DatReg_reg[SpoofDetState]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AntennaInfoValid_ValOldReg : STD_LOGIC;
  signal AntennaInfoValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal AntennaInfoValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal AntennaInfoValid_ValReg_i_3_n_0 : STD_LOGIC;
  signal AntennaInfoValid_ValReg_i_4_n_0 : STD_LOGIC;
  signal AntennaInfoValid_ValReg_i_5_n_0 : STD_LOGIC;
  signal AntennaInfoValid_ValReg_reg_n_0 : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][0]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][0]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][1]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][2]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][3]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][4]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][5]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][6]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][6]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][6]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamInd][7]_i_9_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][0]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][0]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][0]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][0]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[JamState][1]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][0]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][1]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][1]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][1]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_1_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_2_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_3_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_4_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_5_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_6_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_7_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_8_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg[Status][2]_i_9_n_0\ : STD_LOGIC;
  signal \AntennaInfo_DatReg_reg[JamInd]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AntennaInfo_DatReg_reg[JamState]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \AntennaInfo_DatReg_reg[Status]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AxiReadAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axireadaddrready_rdyreg_reg_0\ : STD_LOGIC;
  signal AxiReadDataData_DatReg : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiReadDataResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \^axireaddatavalid_valout\ : STD_LOGIC;
  signal AxiReadDataValid_ValReg : STD_LOGIC;
  signal AxiReadDataValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriteaddrready_rdyout\ : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwritedataready_rdyout\ : STD_LOGIC;
  signal AxiWriteDataReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiWriteRespResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \^axiwriterespvalid_valout\ : STD_LOGIC;
  signal AxiWriteRespValid_ValReg : STD_LOGIC;
  signal AxiWriteRespValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal Axi_AccessState_StaReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \BitsPerMsgDataCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \BitsPerMsgDataCounter_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \BitsPerMsgDataCounter_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal CheckMsg_UbxMonHw_DatReg_i_1_n_0 : STD_LOGIC;
  signal CheckMsg_UbxMonHw_DatReg_i_3_n_0 : STD_LOGIC;
  signal CheckMsg_UbxMonHw_DatReg_reg_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavSat_DatReg_i_1_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavSat_DatReg_i_3_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavSat_DatReg_i_4_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavSat_DatReg_reg_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavStatus_DatReg199_out : STD_LOGIC;
  signal CheckMsg_UbxNavStatus_DatReg_i_1_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavStatus_DatReg_reg_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeLs_DatReg_i_1_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeLs_DatReg_i_2_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeLs_DatReg_reg_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeUtc_DatReg_i_1_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeUtc_DatReg_i_2_n_0 : STD_LOGIC;
  signal CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0 : STD_LOGIC;
  signal ClksPerUartBitCounter_CntReg : STD_LOGIC;
  signal ClksPerUartBitCounter_CntReg0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ClksPerUartBitCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_10_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_11_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_12_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_13_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_14_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_15_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_16_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_17_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_18_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_19_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_20_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_21_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_22_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_23_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_24_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[13]_i_7_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_10_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_11_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_12_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_7_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_8_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[25]_i_9_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_10_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_11_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_12_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_13_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_15_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_16_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_17_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_18_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_19_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_20_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_21_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_22_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_23_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_24_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_25_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[4]_i_26_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_10_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_11_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_12_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_13_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_14_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_15_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_16_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_17_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_18_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_19_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_20_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_21_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_22_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_23_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_24_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[8]_i_9_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[25]_i_4_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_7\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClksPerUartBitCounter_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClksPerUartBit_Dat : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ClockTime_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DetectTsipMsgState0 : STD_LOGIC;
  signal DetectTsipMsgState2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \DetectTsipMsgState__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \DetectUbxMsgState__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_29_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_29_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_1\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DetectUbxMsgState[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_46_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_47_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_49_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_50_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_51_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_52_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_53_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_54_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_55_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_56_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_57_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_58_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_59_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_60_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_61_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_62_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_63_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_64_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_65_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_66_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_67_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_68_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_69_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_70_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_71_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_72_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_1\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_2\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_3\ : STD_LOGIC;
  signal \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_sequential_UartRxState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_UartRxState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_UartRxState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal GnssTime_Second_DatReg : STD_LOGIC;
  signal \GnssTime_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[17]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[17]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_21_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_22_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_23_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_24_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_25_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_26_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_27_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_28_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_29_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_30_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_31_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_32_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[17]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[18]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[18]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[21]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[21]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[21]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[22]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[25]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[25]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_16_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \GnssTime_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal LeapYear_DatReg_i_1_n_0 : STD_LOGIC;
  signal LeapYear_DatReg_i_2_n_0 : STD_LOGIC;
  signal LeapYear_DatReg_i_3_n_0 : STD_LOGIC;
  signal LeapYear_DatReg_i_4_n_0 : STD_LOGIC;
  signal LeapYear_DatReg_reg_n_0 : STD_LOGIC;
  signal \MillisecondCounter_CntReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[9]_i_5_n_0\ : STD_LOGIC;
  signal MillisecondCounter_CntReg_reg : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal MillisecondFlag_EvtReg : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_1_n_0 : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_2_n_0 : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_3_n_0 : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_4_n_0 : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_5_n_0 : STD_LOGIC;
  signal MillisecondFlag_EvtReg_i_6_n_0 : STD_LOGIC;
  signal MsgDataOld_DatReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MsgDataOld_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \MsgDataOld_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal MsgDataValid_ValReg : STD_LOGIC;
  signal MsgDataValid_ValReg_reg_n_0 : STD_LOGIC;
  signal MsgData_DatReg0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \MsgData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \MsgData_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \MsgData_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \MsgData_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \MsgData_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal Reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RxToDValid_ValOldReg : STD_LOGIC;
  signal RxToDValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal RxToDValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal RxToDValid_ValReg_i_3_n_0 : STD_LOGIC;
  signal RxToDValid_ValReg_i_4_n_0 : STD_LOGIC;
  signal RxToDValid_ValReg_reg_n_0 : STD_LOGIC;
  signal \RxToD_DatReg[Day][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][0]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][1]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][2]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][2]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][3]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][3]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_10_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_11_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_12_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Day][4]_i_9_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Hour][4]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][0]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][0]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][1]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][1]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][1]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][4]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Minute][5]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][3]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][3]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Month][3]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][4]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][5]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][5]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][5]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Second][5]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]163_out\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]165_out\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_10_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Valid]_i_9_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][0]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][0]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][0]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][10]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][10]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][10]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][11]_i_9_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][1]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][2]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][2]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][3]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][3]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][4]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][4]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][5]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][5]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][6]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_10_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_11_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_12_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_13_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_14_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_3_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_4_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_5_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_6_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_7_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_8_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][7]_i_9_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][8]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][9]_i_1_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg[Year][9]_i_2_n_0\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Day_n_0_][0]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Day_n_0_][1]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Day_n_0_][2]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Day_n_0_][3]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Day_n_0_][4]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Hour_n_0_][0]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Hour_n_0_][1]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Hour_n_0_][2]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Hour_n_0_][3]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Hour_n_0_][4]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][0]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][1]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][2]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][3]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][4]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Minute_n_0_][5]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Month_n_0_][0]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Month_n_0_][1]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Month_n_0_][2]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Month_n_0_][3]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][0]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][1]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][2]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][3]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][4]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Second_n_0_][5]\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Valid]__0\ : STD_LOGIC;
  signal \RxToD_DatReg_reg[Year]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal RxUart_DatOldReg : STD_LOGIC;
  signal RxUart_DatReg : STD_LOGIC;
  signal RxUart_DatReg_i_1_n_0 : STD_LOGIC;
  signal \RxUart_ShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal SatInfoValid_ValOldReg : STD_LOGIC;
  signal SatInfoValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal SatInfoValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal SatInfoValid_ValReg_i_3_n_0 : STD_LOGIC;
  signal SatInfoValid_ValReg_i_4_n_0 : STD_LOGIC;
  signal SatInfoValid_ValReg_i_5_n_0 : STD_LOGIC;
  signal SatInfoValid_ValReg_reg_n_0 : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][0]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][1]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][2]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][3]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][3]_i_2_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][4]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][4]_i_2_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][5]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][5]_i_2_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][6]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_2_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_3_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_5_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfLockedSats][7]_i_6_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats]1\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][0]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][1]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][2]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][3]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][4]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][5]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][6]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_2_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_3_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\ : STD_LOGIC;
  signal \SatInfo_DatReg[NumberOfSeenSats][7]_i_7_n_0\ : STD_LOGIC;
  signal TaiConversionState_StaReg2 : STD_LOGIC;
  signal TaiConversionState_StaReg2323_out : STD_LOGIC;
  signal \TaiConversionState_StaReg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TimeAdjustment_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_28_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg[5]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_1\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_3\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_1\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_2\ : STD_LOGIC;
  signal \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_3\ : STD_LOGIC;
  signal TimeAdjustment_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TimeAdjustment_Second_DatReg1 : STD_LOGIC;
  signal TimeAdjustment_Second_DatReg10_out : STD_LOGIC;
  signal \TimeAdjustment_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal TimeCounter_CntReg : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_12_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_13_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_14_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_15_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_17_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_18_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_19_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_20_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_21_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_22_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_23_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_24_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_25_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_26_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_27_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_28_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_29_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_30_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[30]_i_6_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[30]_i_7_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[30]_i_5_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[30]_i_5_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TimeCounter_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_10_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_11_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_12_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_13_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_14_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_15_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_16_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_17_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_18_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_1_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_2_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_3_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_4_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_6_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_7_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_8_n_0\ : STD_LOGIC;
  signal \ToD_DatReg[Year][11]_i_9_n_0\ : STD_LOGIC;
  signal \ToD_DatReg_reg[Day]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ToD_DatReg_reg[Hour]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ToD_DatReg_reg[Minute]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ToD_DatReg_reg[Month]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ToD_DatReg_reg[Second]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ToD_DatReg_reg[Year]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \TodSlaveAntennaStatus_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_5_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_7_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[26]_i_8_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TodSlaveAntennaStatus_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal TodSlaveControl_DatReg : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \TodSlaveControl_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TodSlaveControl_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal TodSlaveSatNumber_DatReg0_out : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \TodSlaveSatNumber_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TodSlaveSatNumber_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \TodSlaveStatus_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveStatus_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveStatus_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveStatus_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveStatus_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal TodSlaveUartBaudRate_DatReg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TodSlaveUartPolarity_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveUartPolarity_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal TodSlaveUtcStatus_DatReg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TodSlaveUtcStatus_DatReg1286_out : STD_LOGIC;
  signal TodSlaveUtcStatus_DatReg1293_out : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TodSlaveUtcStatus_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal TsipAlarms_ClearSatellites_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipAlarms_ClearSatellites_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipAlarms_ClearSatellites_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg0340_out : STD_LOGIC;
  signal TsipAlarms_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg_i_5_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg_i_6_n_0 : STD_LOGIC;
  signal TsipAlarms_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgValOld_ValReg_reg_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_i_1_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_i_2_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_i_4_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_i_5_n_0 : STD_LOGIC;
  signal TsipAlarms_MsgVal_ValReg_reg_n_0 : STD_LOGIC;
  signal \TsipAlarms_NoSatellites_DatReg__0\ : STD_LOGIC;
  signal TsipAlarms_NoSatellites_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipAlarms_NoSatellites_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipAlarms_NoSatellites_DatReg_i_3_n_0 : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal TsipAlarms_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal TsipAlarms_Timeout_EvtReg : STD_LOGIC;
  signal TsipAlarms_Timeout_EvtReg115_out : STD_LOGIC;
  signal TsipAlarms_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal TsipAlarms_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal TsipAlarms_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal TsipChecksumError_DatReg0 : STD_LOGIC;
  signal TsipChecksumError_DatReg129_out : STD_LOGIC;
  signal TsipChecksumError_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipChecksum_DatReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \TsipChecksum_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TsipChecksum_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipChecksum_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipChecksum_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal TsipEoF_DatReg : STD_LOGIC;
  signal TsipEoF_DatReg239_out : STD_LOGIC;
  signal TsipEoF_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipEoF_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipEoF_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipEoF_DatReg_i_5_n_0 : STD_LOGIC;
  signal \TsipLength_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TsipLength_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TsipLength_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TsipLength_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TsipLength_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal TsipMsgDataValid_ValReg : STD_LOGIC;
  signal TsipMsgDataValid_ValReg1 : STD_LOGIC;
  signal TsipMsgDataValid_ValReg237_out : STD_LOGIC;
  signal TsipMsgDataValid_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipMsgDataValid_ValReg_i_4_n_0 : STD_LOGIC;
  signal \TsipMsgData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \TsipMsgData_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipMsgData_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipMsgData_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal TsipMsg_A1_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipMsg_A1_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipMsg_A1_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipMsg_A1_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipMsg_A1_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipMsg_A2_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipMsg_A2_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipMsg_A2_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipMsg_A3_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipMsg_A3_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipMsg_A3_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipMsg_A3_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipMsg_A3_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipPaddingSkipped_DatReg : STD_LOGIC;
  signal TsipPaddingSkipped_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipParseError_DatReg142_out : STD_LOGIC;
  signal TsipParseError_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipParseError_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipParseError_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipParseError_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipPayloadCount_CntReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \TsipPayloadCount_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipPayloadCount_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal TsipPosition_DatReg0344_out : STD_LOGIC;
  signal TsipPosition_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipPosition_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipPosition_MsgValOld_ValReg : STD_LOGIC;
  signal TsipPosition_MsgVal_ValReg_i_1_n_0 : STD_LOGIC;
  signal TsipPosition_MsgVal_ValReg_i_2_n_0 : STD_LOGIC;
  signal TsipPosition_MsgVal_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipPosition_MsgVal_ValReg_reg_n_0 : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal TsipPosition_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal TsipPosition_Timeout_EvtReg : STD_LOGIC;
  signal TsipPosition_Timeout_EvtReg46_out : STD_LOGIC;
  signal TsipPosition_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal TsipPosition_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal TsipPosition_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal TsipReceiver_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipReceiver_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipReceiver_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipReceiver_MsgValOld_ValReg : STD_LOGIC;
  signal TsipReceiver_MsgVal_ValReg_i_1_n_0 : STD_LOGIC;
  signal TsipReceiver_MsgVal_ValReg_i_2_n_0 : STD_LOGIC;
  signal TsipReceiver_MsgVal_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipReceiver_MsgVal_ValReg_reg_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg30_out : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_5_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_6_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_7_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_i_8_n_0 : STD_LOGIC;
  signal TsipReceiver_ODC_DatReg_reg_n_0 : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal TsipReceiver_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal TsipReceiver_Timeout_EvtReg : STD_LOGIC;
  signal TsipReceiver_Timeout_EvtReg44_out : STD_LOGIC;
  signal TsipReceiver_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal TsipReceiver_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal TsipReceiver_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][5]_i_2_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_3_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][5]_i_2_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_5_n_0\ : STD_LOGIC;
  signal \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TsipSatellite_DatReg0342_out : STD_LOGIC;
  signal TsipSatellite_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipSatellite_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipSatellite_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseLockSat_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseLockSat_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseLockSat_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_11_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_3_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_4_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_5_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_6_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_8_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0 : STD_LOGIC;
  signal TsipSatellite_IncreaseSeenSat_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgValOld_ValReg : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg205_out : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_i_1_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_i_2_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_i_4_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_i_5_n_0 : STD_LOGIC;
  signal TsipSatellite_MsgVal_ValReg_reg_n_0 : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal TsipSatellite_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal TsipSatellite_Timeout_EvtReg : STD_LOGIC;
  signal TsipSatellite_Timeout_EvtReg12_out : STD_LOGIC;
  signal TsipSatellite_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal TsipSatellite_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal TsipSatellite_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal TsipTiming_DatReg0345_out : STD_LOGIC;
  signal TsipTiming_DatReg_i_1_n_0 : STD_LOGIC;
  signal TsipTiming_DatReg_reg_n_0 : STD_LOGIC;
  signal TsipTiming_MsgValOld_ValReg : STD_LOGIC;
  signal TsipTiming_MsgVal_ValReg_i_1_n_0 : STD_LOGIC;
  signal TsipTiming_MsgVal_ValReg_i_2_n_0 : STD_LOGIC;
  signal TsipTiming_MsgVal_ValReg_i_3_n_0 : STD_LOGIC;
  signal TsipTiming_MsgVal_ValReg_i_4_n_0 : STD_LOGIC;
  signal TsipTiming_MsgVal_ValReg_reg_n_0 : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal TsipTiming_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal TsipTiming_Timeout_EvtReg : STD_LOGIC;
  signal TsipTiming_Timeout_EvtReg113_out : STD_LOGIC;
  signal TsipTiming_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal TsipTiming_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal TsipTiming_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal UartError_DatReg : STD_LOGIC;
  signal UartError_DatReg_reg_n_0 : STD_LOGIC;
  signal UartPolarity_Dat : STD_LOGIC;
  signal \UartRxState_StaReg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal UbxCheckLengthFlag_DatReg : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_11_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_12_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_1_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_3_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_4_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_5_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_7_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_8_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_i_9_n_0 : STD_LOGIC;
  signal UbxCheckLengthFlag_DatReg_reg_n_0 : STD_LOGIC;
  signal UbxChecksumA_DatReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \UbxChecksumA_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \UbxChecksumA_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal UbxChecksumB_DatReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \UbxChecksumB_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \UbxChecksumB_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal UbxChecksumError_DatReg128_out : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_10_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_2_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_4_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_5_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_6_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_7_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_8_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_i_9_n_0 : STD_LOGIC;
  signal UbxChecksumError_DatReg_reg_n_0 : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal UbxHwMon_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal UbxHwMon_Timeout_EvtReg : STD_LOGIC;
  signal UbxHwMon_Timeout_EvtReg73_out : STD_LOGIC;
  signal UbxHwMon_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal UbxHwMon_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal UbxHwMon_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal UbxNavSat_InLoopCounter_DatReg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavSat_InLoopCounter_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal UbxNavSat_Loop_DatReg : STD_LOGIC;
  signal UbxNavSat_Loop_DatReg_i_1_n_0 : STD_LOGIC;
  signal UbxNavSat_Loop_DatReg_i_2_n_0 : STD_LOGIC;
  signal UbxNavSat_Loop_DatReg_i_3_n_0 : STD_LOGIC;
  signal UbxNavSat_Loop_DatReg_reg_n_0 : STD_LOGIC;
  signal UbxNavSat_SatCounter_DatReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \UbxNavSat_SatCounter_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal UbxNavSat_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal UbxNavSat_Timeout_EvtReg : STD_LOGIC;
  signal UbxNavSat_Timeout_EvtReg2_out : STD_LOGIC;
  signal UbxNavSat_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal UbxNavSat_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal UbxNavSat_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal UbxNavStatus_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal UbxNavStatus_Timeout_EvtReg : STD_LOGIC;
  signal UbxNavStatus_Timeout_EvtReg34_out : STD_LOGIC;
  signal UbxNavStatus_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal UbxNavStatus_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal UbxNavStatus_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal UbxNavTimeLs_TimeoutCounter_CntReg_reg : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal UbxNavTimeLs_Timeout_EvtReg : STD_LOGIC;
  signal UbxNavTimeLs_Timeout_EvtReg103_out : STD_LOGIC;
  signal UbxNavTimeLs_Timeout_EvtReg_i_2_n_0 : STD_LOGIC;
  signal UbxNavTimeLs_Timeout_EvtReg_i_3_n_0 : STD_LOGIC;
  signal UbxNavTimeLs_Timeout_EvtReg_i_4_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg131_out : STD_LOGIC;
  signal UbxParseError_DatReg1362_out : STD_LOGIC;
  signal UbxParseError_DatReg1364_out : STD_LOGIC;
  signal UbxParseError_DatReg1365_out : STD_LOGIC;
  signal UbxParseError_DatReg1368_out : STD_LOGIC;
  signal UbxParseError_DatReg1370_out : STD_LOGIC;
  signal UbxParseError_DatReg1372_out : STD_LOGIC;
  signal UbxParseError_DatReg1375_out : STD_LOGIC;
  signal UbxParseError_DatReg2 : STD_LOGIC;
  signal UbxParseError_DatReg_i_2_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_3_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_4_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_5_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_6_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_7_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_i_9_n_0 : STD_LOGIC;
  signal UbxParseError_DatReg_reg_n_0 : STD_LOGIC;
  signal UbxPayloadCount_CntReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \UbxPayloadCount_CntReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \UbxPayloadCount_CntReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \UbxPayloadCount_CntReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal UtcOffsetInfoValid_ValOldReg : STD_LOGIC;
  signal UtcOffsetInfoValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal UtcOffsetInfoValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal UtcOffsetInfoValid_ValReg_i_3_n_0 : STD_LOGIC;
  signal UtcOffsetInfoValid_ValReg_i_4_n_0 : STD_LOGIC;
  signal UtcOffsetInfoValid_ValReg_reg_n_0 : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffsetValid]166_in\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][0]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_11_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_12_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_10_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_11_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_12_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_13_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_14_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_15_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_16_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_9_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset]0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]101_out\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap59]_i_9_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap61]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap61]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap61]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap61]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[Leap61]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_10_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_11_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]84_out\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[LeapChangeValid]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]88_out\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_10_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_11_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_13_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_14_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_7_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_9_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][24]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][25]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][26]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][27]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][28]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][29]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][30]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_2_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \UtcOffsetInfo_DatReg_reg[Leap59]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[Leap61]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[LeapAnnouncement]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[LeapChangeValid]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][0]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][1]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][2]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][3]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][4]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][5]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][6]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][7]\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[TimeToLeapSecondValid]__0\ : STD_LOGIC;
  signal \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Year_004_Counter_CntReg : STD_LOGIC;
  signal \Year_004_Counter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Year_004_Counter_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Year_004_Counter_CntReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \Year_004_Counter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Year_004_Counter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Year_004_Counter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal Year_100_Counter_CntReg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Year_100_Counter_CntReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Year_100_Counter_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal Year_400_Counter_CntReg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \Year_400_Counter_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Year_400_Counter_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal in13 : STD_LOGIC;
  signal in19 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal in20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in21 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal in22 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in25 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in34 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in99 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in354_in : STD_LOGIC;
  signal p_0_in358_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_15_in255_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in251_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in338_out : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_359_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in9_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[25]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ClksPerUartBitCounter_CntReg_reg[25]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GnssTime_Second_DatReg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MillisecondCounter_CntReg_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MillisecondCounter_CntReg_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_MillisecondCounter_CntReg_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeCounter_CntReg_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeCounter_CntReg_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeCounter_CntReg_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeCounter_CntReg_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeCounter_CntReg_reg[30]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_TimeCounter_CntReg_reg[30]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TsipPayloadCount_CntReg_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_TsipPayloadCount_CntReg_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxChecksumA_DatReg_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxChecksumB_DatReg_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxNavSat_SatCounter_DatReg_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_UbxPayloadCount_CntReg_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_UbxPayloadCount_CntReg_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AntennaFixValid_ValReg_i_3 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFixOk]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFixOk]_i_11\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFixOk]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFixOk]_i_7\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFixOk]_i_9\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][1]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][3]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][4]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][4]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][6]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][6]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][7]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[GnssFix][7]_i_9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[SpoofDetState][1]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \AntennaFix_DatReg[SpoofDetState][1]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of AntennaInfoValid_ValReg_i_3 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of AntennaInfoValid_ValReg_i_5 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamInd][6]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamInd][7]_i_10\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamInd][7]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamInd][7]_i_5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamInd][7]_i_8\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamState][0]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamState][1]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[JamState][1]_i_7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][0]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][0]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][0]_i_7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][1]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][2]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][2]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AntennaInfo_DatReg[Status][2]_i_9\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[0]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[12]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[15]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[16]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[17]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[21]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[22]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[27]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[29]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[29]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[2]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[30]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[3]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[3]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \AxiReadDataResponse_DatReg[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \AxiReadDataResponse_DatReg[1]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \AxiReadDataResponse_DatReg[1]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of AxiWriteAddrReady_RdyReg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of AxiWriteDataReady_RdyReg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \AxiWriteRespResponse_DatReg[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \AxiWriteRespResponse_DatReg[1]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of CheckMsg_UbxMonHw_DatReg_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of CheckMsg_UbxNavSat_DatReg_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of CheckMsg_UbxNavSat_DatReg_i_4 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[0]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[0]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[13]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[13]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[17]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[18]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[21]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[23]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[24]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[25]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ClksPerUartBitCounter_CntReg[25]_i_5\ : label is "soft_lutpair229";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[12]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[25]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[4]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \ClksPerUartBitCounter_CntReg_reg[8]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_5\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[0]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[1]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[0]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[0]_i_9\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[1]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[1]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_11\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[2]_i_9\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_10\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_14\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_15\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_19\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_20\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_24\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectTsipMsgState[3]_i_8\ : label is "soft_lutpair143";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectTsipMsgState_reg[0]\ : label is "tsiplength1_st:0011,tsiplength2_st:0100,tsipeof2_st:1101,tsippacket_subid_st:0010,tsipchecksum_st:1011,tsipeof1_st:1100,tsipreceiver_data_st:1010,tsippacket_id_st:0001,idle_st:0000,tsipposition_data_st:0111,tsipalarms_data_st:1001,tsiptiming_data_st:0110,tsipsatellite_data_st:1000,tsipmode_st:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectTsipMsgState_reg[1]\ : label is "tsiplength1_st:0011,tsiplength2_st:0100,tsipeof2_st:1101,tsippacket_subid_st:0010,tsipchecksum_st:1011,tsipeof1_st:1100,tsipreceiver_data_st:1010,tsippacket_id_st:0001,idle_st:0000,tsipposition_data_st:0111,tsipalarms_data_st:1001,tsiptiming_data_st:0110,tsipsatellite_data_st:1000,tsipmode_st:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectTsipMsgState_reg[2]\ : label is "tsiplength1_st:0011,tsiplength2_st:0100,tsipeof2_st:1101,tsippacket_subid_st:0010,tsipchecksum_st:1011,tsipeof1_st:1100,tsipreceiver_data_st:1010,tsippacket_id_st:0001,idle_st:0000,tsipposition_data_st:0111,tsipalarms_data_st:1001,tsiptiming_data_st:0110,tsipsatellite_data_st:1000,tsipmode_st:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectTsipMsgState_reg[3]\ : label is "tsiplength1_st:0011,tsiplength2_st:0100,tsipeof2_st:1101,tsippacket_subid_st:0010,tsipchecksum_st:1011,tsipeof1_st:1100,tsipreceiver_data_st:1010,tsippacket_id_st:0001,idle_st:0000,tsipposition_data_st:0111,tsipalarms_data_st:1001,tsiptiming_data_st:0110,tsipsatellite_data_st:1000,tsipmode_st:0101";
  attribute ADDER_THRESHOLD of \FSM_sequential_DetectTsipMsgState_reg[3]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_DetectTsipMsgState_reg[3]_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_DetectTsipMsgState_reg[3]_i_31\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_DetectTsipMsgState_reg[3]_i_32\ : label is 35;
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[0]_i_10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[0]_i_6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[0]_i_7\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[0]_i_8\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[1]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[1]_i_8\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[2]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[2]_i_6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[2]_i_7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_11\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_16\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_18\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_22\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_24\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_32\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_33\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_DetectUbxMsgState[3]_i_4\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectUbxMsgState_reg[0]\ : label is "ubxheader_monid_st:0011,ubxheader_navid_st:0101,ubxheader_class_st:0010,ubxchecksum_checksumb_st:1011,ubxchecksum_checksuma_st:1010,ubxheader_sync_st:0001,idle_st:0000,ubxnavtimeutc_checkpayload_st:1001,ubxnavstatus_checkpayload_st:0111,ubxnavtimels_checkpayload_st:1000,ubxnavsat_checkpayload_st:0110,ubxmonhw_checkpayload_st:0100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectUbxMsgState_reg[1]\ : label is "ubxheader_monid_st:0011,ubxheader_navid_st:0101,ubxheader_class_st:0010,ubxchecksum_checksumb_st:1011,ubxchecksum_checksuma_st:1010,ubxheader_sync_st:0001,idle_st:0000,ubxnavtimeutc_checkpayload_st:1001,ubxnavstatus_checkpayload_st:0111,ubxnavtimels_checkpayload_st:1000,ubxnavsat_checkpayload_st:0110,ubxmonhw_checkpayload_st:0100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectUbxMsgState_reg[2]\ : label is "ubxheader_monid_st:0011,ubxheader_navid_st:0101,ubxheader_class_st:0010,ubxchecksum_checksumb_st:1011,ubxchecksum_checksuma_st:1010,ubxheader_sync_st:0001,idle_st:0000,ubxnavtimeutc_checkpayload_st:1001,ubxnavstatus_checkpayload_st:0111,ubxnavtimels_checkpayload_st:1000,ubxnavsat_checkpayload_st:0110,ubxmonhw_checkpayload_st:0100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DetectUbxMsgState_reg[3]\ : label is "ubxheader_monid_st:0011,ubxheader_navid_st:0101,ubxheader_class_st:0010,ubxchecksum_checksumb_st:1011,ubxchecksum_checksuma_st:1010,ubxheader_sync_st:0001,idle_st:0000,ubxnavtimeutc_checkpayload_st:1001,ubxnavstatus_checkpayload_st:0111,ubxnavtimels_checkpayload_st:1000,ubxnavsat_checkpayload_st:0110,ubxmonhw_checkpayload_st:0100";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[1]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[1]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[2]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[2]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_sequential_TaiConversionState_StaReg[2]_i_7\ : label is "soft_lutpair101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_TaiConversionState_StaReg_reg[0]\ : label is "idle_st:000,convertyears_st:001,convertmonths_st:010,convertdays_st:011,converthours_st:100,convertminutes_st:101,calctai_st:110,timeadjust_st:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_TaiConversionState_StaReg_reg[1]\ : label is "idle_st:000,convertyears_st:001,convertmonths_st:010,convertdays_st:011,converthours_st:100,convertminutes_st:101,calctai_st:110,timeadjust_st:111";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8\ : label is 11;
  attribute FSM_ENCODED_STATES of \FSM_sequential_TaiConversionState_StaReg_reg[2]\ : label is "idle_st:000,convertyears_st:001,convertmonths_st:010,convertdays_st:011,converthours_st:100,convertminutes_st:101,calctai_st:110,timeadjust_st:111";
  attribute SOFT_HLUTNM of \FSM_sequential_UartRxState_StaReg[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_sequential_UartRxState_StaReg[1]_i_1\ : label is "soft_lutpair127";
  attribute FSM_ENCODED_STATES of \FSM_sequential_UartRxState_StaReg_reg[0]\ : label is "start_st:01,stop_st:11,idle_st:00,data_st:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_UartRxState_StaReg_reg[1]\ : label is "start_st:01,stop_st:11,idle_st:00,data_st:10";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[11]_i_12\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[11]_i_14\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[11]_i_15\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[11]_i_17\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_12\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_13\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_15\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_16\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_18\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[15]_i_19\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_14\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_15\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_17\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_18\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_20\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_23\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_25\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[19]_i_32\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[23]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[23]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[23]_i_8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GnssTime_Second_DatReg[31]_i_4\ : label is "soft_lutpair94";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[10]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[13]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[14]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[14]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[18]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[18]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[21]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[22]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[22]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[25]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[26]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[29]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[30]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_15\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[31]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \GnssTime_Second_DatReg_reg[31]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[6]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[6]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \GnssTime_Second_DatReg_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \GnssTime_Second_DatReg_reg[9]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of LeapYear_DatReg_i_4 : label is "soft_lutpair90";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[13]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[17]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[2]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[5]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[9]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of MillisecondFlag_EvtReg_i_2 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of MillisecondFlag_EvtReg_i_5 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \MsgDataOld_DatReg[7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of MsgDataValid_ValReg_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \MsgData_DatReg[3]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \MsgData_DatReg[6]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \MsgData_DatReg[7]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of RxToDValid_ValReg_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of RxToDValid_ValReg_i_3 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][2]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][3]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][3]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][4]_i_10\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][4]_i_12\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][4]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][4]_i_6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Day][4]_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Hour][4]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Hour][4]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Hour][4]_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Hour][4]_i_7\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][0]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][0]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][1]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][1]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][5]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][5]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][5]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][5]_i_6\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Minute][5]_i_7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Month][3]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Month][3]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Second][5]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Second][5]_i_4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Valid]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Valid]_i_10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Valid]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Valid]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Valid]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][0]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][10]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][11]_i_8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][11]_i_9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][4]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][6]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][6]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][6]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][6]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_14\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][7]_i_9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \RxToD_DatReg[Year][9]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of SatInfoValid_ValReg_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of SatInfoValid_ValReg_i_5 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfLockedSats][3]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfLockedSats][4]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfLockedSats][5]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfLockedSats][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfLockedSats][7]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfSeenSats][0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfSeenSats][1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfSeenSats][2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfSeenSats][3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SatInfo_DatReg[NumberOfSeenSats][6]_i_1\ : label is "soft_lutpair141";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[10]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[11]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[12]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[13]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[14]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[15]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[16]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[17]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[18]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[19]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[20]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[21]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[22]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[23]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[24]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[25]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[26]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[27]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[28]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[29]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[30]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[3]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[5]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[6]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[7]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[8]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \TimeAdjustment_Second_DatReg[9]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[0]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[0]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[10]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[11]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[12]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[13]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[14]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[15]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[17]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[18]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[19]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[20]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[21]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[22]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[23]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[24]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[25]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[26]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[27]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[28]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[29]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[30]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[30]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[30]_i_7\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \TimeCounter_CntReg[6]_i_1\ : label is "soft_lutpair261";
  attribute COMPARATOR_THRESHOLD of \TimeCounter_CntReg_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \TimeCounter_CntReg_reg[0]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \TimeCounter_CntReg_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \TimeCounter_CntReg_reg[0]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[30]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \TimeCounter_CntReg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \ToD_DatReg[Year][11]_i_12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ToD_DatReg[Year][11]_i_14\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ToD_DatReg[Year][11]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ToD_DatReg[Year][11]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ToD_DatReg[Year][11]_i_7\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[10]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[11]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[12]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[12]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[17]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[19]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[20]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[21]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[22]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[23]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[24]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[25]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[26]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[26]_i_8\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[28]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[29]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[29]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[29]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[29]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[5]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[6]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[7]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \TodSlaveAntennaStatus_DatReg[9]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \TodSlaveControl_DatReg[29]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[10]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[12]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[15]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[15]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[15]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[16]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[8]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \TodSlaveSatNumber_DatReg[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \TodSlaveStatus_DatReg[2]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \TodSlaveStatus_DatReg[2]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[10]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[12]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[13]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[14]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[15]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[16]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[17]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[18]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[19]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[20]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[21]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[22]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[23]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[24]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[25]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[26]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[27]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[28]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[29]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[30]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[31]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[31]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[31]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[3]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[4]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[5]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[6]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[8]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \TodSlaveTimeToLeapSecond_DatReg[9]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[13]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[14]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[16]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[16]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[3]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[6]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \TodSlaveUtcStatus_DatReg[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of TsipAlarms_ClearSatellites_DatReg_i_2 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of TsipAlarms_DatReg_i_3 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of TsipAlarms_MsgVal_ValReg_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of TsipAlarms_MsgVal_ValReg_i_4 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of TsipAlarms_NoSatellites_DatReg_i_3 : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD of \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of TsipEoF_DatReg_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of TsipEoF_DatReg_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of TsipMsgDataValid_ValReg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[5]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \TsipMsgData_DatReg[7]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of TsipMsg_A1_DatReg_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of TsipMsg_A1_DatReg_i_4 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of TsipMsg_A2_DatReg_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of TsipMsg_A3_DatReg_i_3 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of TsipMsg_A3_DatReg_i_4 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of TsipPaddingSkipped_DatReg_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of TsipParseError_DatReg_i_3 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of TsipParseError_DatReg_i_4 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \TsipPayloadCount_CntReg[0]_i_2\ : label is "soft_lutpair116";
  attribute ADDER_THRESHOLD of \TsipPayloadCount_CntReg_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \TsipPayloadCount_CntReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \TsipPayloadCount_CntReg_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \TsipPayloadCount_CntReg_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of TsipPosition_DatReg_i_2 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of TsipPosition_DatReg_i_3 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of TsipPosition_MsgVal_ValReg_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of TsipPosition_MsgVal_ValReg_i_3 : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD of \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of TsipReceiver_DatReg_i_2 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of TsipReceiver_DatReg_i_3 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of TsipReceiver_MsgVal_ValReg_i_3 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of TsipReceiver_ODC_DatReg_i_1 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of TsipReceiver_ODC_DatReg_i_4 : label is "soft_lutpair52";
  attribute ADDER_THRESHOLD of \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of TsipSatellite_DatReg_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of TsipSatellite_DatReg_i_3 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of TsipSatellite_IncreaseSeenSat_DatReg_i_10 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of TsipSatellite_IncreaseSeenSat_DatReg_i_5 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of TsipSatellite_IncreaseSeenSat_DatReg_i_6 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of TsipSatellite_IncreaseSeenSat_DatReg_i_8 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of TsipSatellite_IncreaseSeenSat_DatReg_i_9 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of TsipSatellite_MsgVal_ValReg_i_2 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of TsipSatellite_MsgVal_ValReg_i_4 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of TsipSatellite_MsgVal_ValReg_i_5 : label is "soft_lutpair167";
  attribute ADDER_THRESHOLD of \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of TsipTiming_MsgVal_ValReg_i_2 : label is "soft_lutpair173";
  attribute ADDER_THRESHOLD of \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of TsipTiming_Timeout_EvtReg_i_2 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of UartError_DatReg_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_11 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_12 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_4 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_5 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_7 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of UbxCheckLengthFlag_DatReg_i_9 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \UbxChecksumA_DatReg[7]_i_2\ : label is "soft_lutpair158";
  attribute ADDER_THRESHOLD of \UbxChecksumA_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \UbxChecksumA_DatReg_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \UbxChecksumB_DatReg[7]_i_2\ : label is "soft_lutpair161";
  attribute ADDER_THRESHOLD of \UbxChecksumB_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \UbxChecksumB_DatReg_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of UbxChecksumError_DatReg_i_10 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of UbxChecksumError_DatReg_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of UbxChecksumError_DatReg_i_4 : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD of \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \UbxNavSat_InLoopCounter_DatReg[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \UbxNavSat_InLoopCounter_DatReg[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \UbxNavSat_InLoopCounter_DatReg[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \UbxNavSat_InLoopCounter_DatReg[3]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \UbxNavSat_InLoopCounter_DatReg[3]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of UbxNavSat_Loop_DatReg_i_3 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[7]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[7]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \UbxNavSat_SatCounter_DatReg[7]_i_6\ : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD of \UbxNavSat_SatCounter_DatReg_reg[7]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of UbxParseError_DatReg_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of UbxParseError_DatReg_i_3 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of UbxParseError_DatReg_i_7 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of UbxParseError_DatReg_i_9 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[12]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[13]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[14]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_11\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_12\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_8\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[15]_i_9\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \UbxPayloadCount_CntReg[9]_i_1\ : label is "soft_lutpair212";
  attribute ADDER_THRESHOLD of \UbxPayloadCount_CntReg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \UbxPayloadCount_CntReg_reg[15]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \UbxPayloadCount_CntReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \UbxPayloadCount_CntReg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of UtcOffsetInfoValid_ValReg_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of UtcOffsetInfoValid_ValReg_i_3 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_11\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_14\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_16\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap59]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap59]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap59]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap59]_i_9\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap61]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[Leap61]_i_5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_11\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapChangeValid]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapChangeValid]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapChangeValid]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[LeapChangeValid]_i_7\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_7\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][27]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][28]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][29]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][30]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Year_004_Counter_CntReg[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Year_004_Counter_CntReg[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Year_004_Counter_CntReg[2]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Year_100_Counter_CntReg[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Year_100_Counter_CntReg[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Year_100_Counter_CntReg[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Year_100_Counter_CntReg[5]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Year_100_Counter_CntReg[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[4]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[5]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Year_400_Counter_CntReg[7]_i_1\ : label is "soft_lutpair70";
begin
  AxiReadAddrReady_RdyReg_reg_0 <= \^axireadaddrready_rdyreg_reg_0\;
  AxiReadDataResponse_DatOut(0) <= \^axireaddataresponse_datout\(0);
  AxiReadDataValid_ValOut <= \^axireaddatavalid_valout\;
  AxiWriteAddrReady_RdyOut <= \^axiwriteaddrready_rdyout\;
  AxiWriteDataReady_RdyOut <= \^axiwritedataready_rdyout\;
  AxiWriteRespResponse_DatOut(0) <= \^axiwriterespresponse_datout\(0);
  AxiWriteRespValid_ValOut <= \^axiwriterespvalid_valout\;
AntennaFixValid_ValOldReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AntennaFixValid_ValReg_reg_n_0,
      Q => AntennaFixValid_ValOldReg
    );
AntennaFixValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F0000002000"
    )
        port map (
      I0 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I1 => \DetectUbxMsgState__0\(2),
      I2 => AntennaFixValid_ValReg_i_2_n_0,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => AntennaFixValid_ValReg1,
      I5 => AntennaFixValid_ValReg_reg_n_0,
      O => AntennaFixValid_ValReg_i_1_n_0
    );
AntennaFixValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => SatInfoValid_ValReg_i_4_n_0,
      I1 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I3 => UbxParseError_DatReg1370_out,
      I4 => UbxCheckLengthFlag_DatReg_i_5_n_0,
      I5 => UbxParseError_DatReg1365_out,
      O => AntennaFixValid_ValReg_i_2_n_0
    );
AntennaFixValid_ValReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_8_in9_in,
      I1 => p_15_in255_in,
      O => AntennaFixValid_ValReg1
    );
AntennaFixValid_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AntennaFixValid_ValReg_i_1_n_0,
      Q => AntennaFixValid_ValReg_reg_n_0
    );
\AntennaFix_DatReg[GnssFixOk]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88808080"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFixOk]_i_2_n_0\,
      I1 => \AntennaFix_DatReg[GnssFixOk]_i_3_n_0\,
      I2 => \AntennaFix_DatReg[GnssFixOk]_i_4_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaFix_DatReg[GnssFixOk]_i_5_n_0\,
      I5 => \AntennaFix_DatReg_reg[GnssFixOk]__0\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      O => \AntennaFix_DatReg[GnssFixOk]_i_10_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\,
      I1 => UbxPayloadCount_CntReg(2),
      I2 => UbxPayloadCount_CntReg(1),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => UbxPayloadCount_CntReg(3),
      O => \AntennaFix_DatReg[GnssFixOk]_i_11_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in4_in,
      I2 => p_0_in7_in,
      I3 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I4 => p_0_in16_in,
      I5 => p_0_in10_in,
      O => \AntennaFix_DatReg[GnssFixOk]_i_12_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CCCC04CCCC"
    )
        port map (
      I0 => p_6_in,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_9_in,
      I3 => p_15_in255_in,
      I4 => p_0_in358_in,
      I5 => p_8_in9_in,
      O => \AntennaFix_DatReg[GnssFixOk]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFAFAA0000"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFixOk]_i_6_n_0\,
      I1 => \AntennaFix_DatReg[GnssFixOk]_i_7_n_0\,
      I2 => \AntennaFix_DatReg[GnssFixOk]_i_8_n_0\,
      I3 => \AntennaFix_DatReg[GnssFixOk]_i_9_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_3_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I2 => \AntennaFix_DatReg[GnssFixOk]_i_10_n_0\,
      I3 => UbxPayloadCount_CntReg(3),
      I4 => \RxToD_DatReg[Year][11]_i_8_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][7]_i_3_n_0\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_4_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFixOk]_i_8_n_0\,
      I1 => \AntennaFix_DatReg[GnssFixOk]_i_7_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I3 => \AntennaFix_DatReg[GnssFixOk]_i_10_n_0\,
      I4 => \AntennaFix_DatReg[GnssFixOk]_i_11_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_5_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBF0000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_6_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      O => \AntennaFix_DatReg[GnssFixOk]_i_7_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(3),
      I5 => TsipPayloadCount_CntReg(0),
      O => \AntennaFix_DatReg[GnssFixOk]_i_8_n_0\
    );
\AntennaFix_DatReg[GnssFixOk]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => TsipReceiver_ODC_DatReg_reg_n_0,
      I3 => \AntennaFix_DatReg[GnssFixOk]_i_7_n_0\,
      I4 => \AntennaFix_DatReg[GnssFixOk]_i_12_n_0\,
      O => \AntennaFix_DatReg[GnssFixOk]_i_9_n_0\
    );
\AntennaFix_DatReg[GnssFix][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C000EA00C000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \AntennaFix_DatReg[GnssFix][1]_i_2_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \AntennaFix_DatReg[GnssFix][0]_i_2_n_0\,
      O => \AntennaFix_DatReg[GnssFix][0]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][1]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\,
      O => \AntennaFix_DatReg[GnssFix][0]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C000EA00C000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \AntennaFix_DatReg[GnssFix][1]_i_2_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \AntennaFix_DatReg[GnssFix][1]_i_3_n_0\,
      O => \AntennaFix_DatReg[GnssFix][1]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33337F3333333333"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => \AntennaFix_DatReg[GnssFix][1]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][1]_i_4_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\,
      O => \AntennaFix_DatReg[GnssFix][1]_i_3_n_0\
    );
\AntennaFix_DatReg[GnssFix][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => p_0_in10_in,
      I2 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I3 => p_0_in7_in,
      I4 => p_0_in1_in,
      I5 => p_0_in4_in,
      O => \AntennaFix_DatReg[GnssFix][1]_i_4_n_0\
    );
\AntennaFix_DatReg[GnssFix][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][7]_i_7_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \AntennaFix_DatReg[GnssFix][2]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA80000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][6]_i_3_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][3]_i_2_n_0\,
      O => \AntennaFix_DatReg[GnssFix][3]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282A0000"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => p_1_in(1),
      O => \AntennaFix_DatReg[GnssFix][3]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA80000"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][6]_i_3_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][4]_i_2_n_0\,
      O => \AntennaFix_DatReg[GnssFix][4]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282A0000"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \p_1_in__0\(1),
      O => \AntennaFix_DatReg[GnssFix][4]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      O => \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\
    );
\AntennaFix_DatReg[GnssFix][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A800A800A800"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][7]_i_7_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2_n_0\,
      O => \AntennaFix_DatReg[GnssFix][5]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][6]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][6]_i_3_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      O => \AntennaFix_DatReg[GnssFix][6]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000A000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[6]\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \AntennaFix_DatReg[GnssFix][6]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipMsgDataValid_ValReg,
      O => \AntennaFix_DatReg[GnssFix][6]_i_3_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAFBBBEAAA"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFix][7]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\,
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_5_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A800A800A800"
    )
        port map (
      I0 => p_0_in0,
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][7]_i_7_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8_n_0\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_2_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFF55DDDDFD55"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => p_8_in9_in,
      I2 => p_6_in,
      I3 => p_0_in358_in,
      I4 => p_15_in255_in,
      I5 => p_9_in,
      O => \AntennaFix_DatReg[GnssFix][7]_i_3_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I1 => TsipPayloadCount_CntReg(0),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(1),
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_4_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(1),
      I4 => UbxPayloadCount_CntReg(3),
      I5 => \RxToD_DatReg[Year][11]_i_8_n_0\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_5_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I1 => \RxToD_DatReg[Minute][5]_i_7_n_0\,
      I2 => \AntennaFix_DatReg[GnssFix][7]_i_9_n_0\,
      I3 => TsipPayloadCount_CntReg(0),
      I4 => TsipPayloadCount_CntReg(3),
      I5 => \AntennaInfo_DatReg[Status][0]_i_5_n_0\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_6_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D7555"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(2),
      O => \AntennaFix_DatReg[GnssFix][7]_i_7_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303CFDF00000000"
    )
        port map (
      I0 => p_9_in,
      I1 => p_15_in255_in,
      I2 => p_0_in358_in,
      I3 => p_6_in,
      I4 => p_8_in9_in,
      I5 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\
    );
\AntennaFix_DatReg[GnssFix][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(2),
      O => \AntennaFix_DatReg[GnssFix][7]_i_9_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFEEE0E0E0"
    )
        port map (
      I0 => \AntennaFix_DatReg[SpoofDetState][0]_i_2_n_0\,
      I1 => \AntennaFix_DatReg[SpoofDetState][0]_i_3_n_0\,
      I2 => \AntennaFix_DatReg[SpoofDetState][1]_i_4_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaFix_DatReg[SpoofDetState][1]_i_5_n_0\,
      I5 => \AntennaFix_DatReg_reg[SpoofDetState]\(0),
      O => \AntennaFix_DatReg[SpoofDetState][0]_i_1_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800000000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      I1 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I2 => p_0_in16_in,
      I3 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][0]_i_2_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800088888080"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][1]_i_5_n_0\,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][0]_i_3_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFEEE0E0E0"
    )
        port map (
      I0 => \AntennaFix_DatReg[SpoofDetState][1]_i_2_n_0\,
      I1 => \AntennaFix_DatReg[SpoofDetState][1]_i_3_n_0\,
      I2 => \AntennaFix_DatReg[SpoofDetState][1]_i_4_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaFix_DatReg[SpoofDetState][1]_i_5_n_0\,
      I5 => \AntennaFix_DatReg_reg[SpoofDetState]\(1),
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_1_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000000000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      I1 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I2 => p_0_in16_in,
      I3 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][4]_i_3_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_2_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800088888080"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \AntennaFix_DatReg[GnssFix][7]_i_8_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][1]_i_5_n_0\,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_3_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \AntennaFix_DatReg[SpoofDetState][1]_i_6_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\,
      I3 => UbxNavSat_Loop_DatReg,
      I4 => \AntennaFix_DatReg[SpoofDetState][1]_i_7_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][7]_i_3_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_4_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0C0C0CAE0C0C0C"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \AntennaFix_DatReg[SpoofDetState][1]_i_8_n_0\,
      I2 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I3 => \AntennaFix_DatReg[SpoofDetState][1]_i_9_n_0\,
      I4 => \AntennaFix_DatReg[SpoofDetState][1]_i_7_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_5_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(3),
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\,
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(4),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_6_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(5),
      I1 => UbxPayloadCount_CntReg(4),
      I2 => UbxPayloadCount_CntReg(1),
      I3 => UbxPayloadCount_CntReg(2),
      I4 => UbxPayloadCount_CntReg(3),
      I5 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_7_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => TsipPayloadCount_CntReg(0),
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_8_n_0\
    );
\AntennaFix_DatReg[SpoofDetState][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \AntennaFix_DatReg[GnssFixOk]_i_10_n_0\,
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\,
      I2 => UbxPayloadCount_CntReg(4),
      I3 => UbxPayloadCount_CntReg(5),
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\,
      I5 => UbxPayloadCount_CntReg(3),
      O => \AntennaFix_DatReg[SpoofDetState][1]_i_9_n_0\
    );
\AntennaFix_DatReg_reg[GnssFixOk]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFixOk]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFixOk]__0\
    );
\AntennaFix_DatReg_reg[GnssFix][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][0]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(0)
    );
\AntennaFix_DatReg_reg[GnssFix][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][1]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(1)
    );
\AntennaFix_DatReg_reg[GnssFix][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][2]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(2)
    );
\AntennaFix_DatReg_reg[GnssFix][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][3]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(3)
    );
\AntennaFix_DatReg_reg[GnssFix][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][4]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(4)
    );
\AntennaFix_DatReg_reg[GnssFix][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][5]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(5)
    );
\AntennaFix_DatReg_reg[GnssFix][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][6]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(6)
    );
\AntennaFix_DatReg_reg[GnssFix][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaFix_DatReg[GnssFix][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[GnssFix][7]_i_2_n_0\,
      Q => \AntennaFix_DatReg_reg[GnssFix]\(7)
    );
\AntennaFix_DatReg_reg[SpoofDetState][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[SpoofDetState][0]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[SpoofDetState]\(0)
    );
\AntennaFix_DatReg_reg[SpoofDetState][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaFix_DatReg[SpoofDetState][1]_i_1_n_0\,
      Q => \AntennaFix_DatReg_reg[SpoofDetState]\(1)
    );
AntennaInfoValid_ValOldReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AntennaInfoValid_ValReg_reg_n_0,
      Q => AntennaInfoValid_ValOldReg
    );
AntennaInfoValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00000080000000"
    )
        port map (
      I0 => UbxChecksumError_DatReg_i_4_n_0,
      I1 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I2 => AntennaInfoValid_ValReg_i_2_n_0,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => AntennaInfoValid_ValReg_i_3_n_0,
      I5 => AntennaInfoValid_ValReg_reg_n_0,
      O => AntennaInfoValid_ValReg_i_1_n_0
    );
AntennaInfoValid_ValReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I1 => AntennaInfoValid_ValReg_i_4_n_0,
      I2 => UbxParseError_DatReg1370_out,
      I3 => UbxParseError_DatReg_i_5_n_0,
      O => AntennaInfoValid_ValReg_i_2_n_0
    );
AntennaInfoValid_ValReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_9_in,
      I1 => p_15_in255_in,
      O => AntennaInfoValid_ValReg_i_3_n_0
    );
AntennaInfoValid_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_i_5_n_0,
      I1 => UbxChecksumError_DatReg_i_5_n_0,
      I2 => p_0_in0,
      I3 => \UbxChecksumB_DatReg_reg_n_0_[7]\,
      I4 => \MsgData_DatReg_reg_n_0_[6]\,
      I5 => \UbxChecksumB_DatReg_reg_n_0_[6]\,
      O => AntennaInfoValid_ValReg_i_4_n_0
    );
AntennaInfoValid_ValReg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => AntennaInfoValid_ValReg_i_5_n_0
    );
AntennaInfoValid_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AntennaInfoValid_ValReg_i_1_n_0,
      Q => AntennaInfoValid_ValReg_reg_n_0
    );
\AntennaInfo_DatReg[JamInd][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAEAEA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[Status][0]_i_3_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \AntennaInfo_DatReg[JamInd][0]_i_2_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      O => \AntennaInfo_DatReg[JamInd][0]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0FEF0FFF"
    )
        port map (
      I0 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[JamInd][0]_i_2_n_0\
    );
\AntennaInfo_DatReg[JamInd][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][1]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => p_1_in(0),
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][2]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => p_1_in(1),
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][3]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => \p_1_in__0\(1),
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][4]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[5]\,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][5]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00AA00FF0000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][6]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \AntennaInfo_DatReg[JamInd][6]_i_3_n_0\,
      I3 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[6]\,
      I5 => TsipMsgDataValid_ValReg,
      O => \AntennaInfo_DatReg[JamInd][6]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB00A800"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[6]\,
      I1 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I2 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \AntennaInfo_DatReg[JamInd][6]_i_2_n_0\
    );
\AntennaInfo_DatReg[JamInd][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"668A"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[JamInd][6]_i_3_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAFBBBEAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_5_n_0\,
      I4 => \AntennaInfo_DatReg[JamInd][7]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(0),
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(4),
      O => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFEAAAAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I4 => p_0_in0,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[JamInd][7]_i_2_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(1),
      I3 => \AntennaInfo_DatReg[JamInd][7]_i_7_n_0\,
      I4 => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\,
      O => \AntennaInfo_DatReg[JamInd][7]_i_3_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_9_n_0\,
      I2 => TsipPayloadCount_CntReg(0),
      I3 => TsipPayloadCount_CntReg(3),
      I4 => TsipPayloadCount_CntReg(4),
      I5 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      O => \AntennaInfo_DatReg[JamInd][7]_i_4_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][1]_i_5_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_10_n_0\,
      I2 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I3 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I4 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      O => \AntennaInfo_DatReg[JamInd][7]_i_6_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg_i_3_n_0,
      I1 => UbxNavSat_Loop_DatReg,
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(4),
      I4 => UbxPayloadCount_CntReg(0),
      I5 => UbxPayloadCount_CntReg(3),
      O => \AntennaInfo_DatReg[JamInd][7]_i_7_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\,
      I1 => UbxPayloadCount_CntReg(9),
      I2 => UbxPayloadCount_CntReg(8),
      I3 => UbxPayloadCount_CntReg(7),
      I4 => UbxPayloadCount_CntReg(6),
      O => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\
    );
\AntennaInfo_DatReg[JamInd][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[JamInd][7]_i_9_n_0\
    );
\AntennaInfo_DatReg[JamState][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][0]_i_2_n_0\,
      I1 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_5_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][1]_i_4_n_0\,
      I5 => \AntennaInfo_DatReg_reg[JamState]\(0),
      O => \AntennaInfo_DatReg[JamState][0]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamState][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFE00000E0E0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => p_1_in(0),
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\,
      O => \AntennaInfo_DatReg[JamState][0]_i_2_n_0\
    );
\AntennaInfo_DatReg[JamState][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088888880888"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_0_in358_in,
      I3 => p_6_in,
      I4 => p_15_in255_in,
      I5 => p_9_in,
      O => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\
    );
\AntennaInfo_DatReg[JamState][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][1]_i_2_n_0\,
      I1 => \AntennaInfo_DatReg[JamState][1]_i_3_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][1]_i_4_n_0\,
      I3 => \AntennaInfo_DatReg_reg[JamState]\(1),
      O => \AntennaInfo_DatReg[JamState][1]_i_1_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000080000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I3 => TsipPayloadCount_CntReg(0),
      I4 => \AntennaInfo_DatReg[JamState][0]_i_3_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2_n_0\,
      O => \AntennaInfo_DatReg[JamState][1]_i_2_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044444000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => p_1_in(1),
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][1]_i_5_n_0\,
      I5 => TsipPayloadCount_CntReg(0),
      O => \AntennaInfo_DatReg[JamState][1]_i_3_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAFBBBEAAA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_5_n_0\,
      I4 => \AntennaInfo_DatReg[JamState][1]_i_6_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \AntennaInfo_DatReg[JamState][1]_i_4_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7575555D"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[JamState][1]_i_5_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_24_n_0\,
      I1 => UbxNavSat_Loop_DatReg,
      I2 => UbxPayloadCount_CntReg(1),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => \AntennaInfo_DatReg[JamState][1]_i_7_n_0\,
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\,
      O => \AntennaInfo_DatReg[JamState][1]_i_6_n_0\
    );
\AntennaInfo_DatReg[JamState][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(3),
      I1 => UbxPayloadCount_CntReg(2),
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(4),
      O => \AntennaInfo_DatReg[JamState][1]_i_7_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][0]_i_2_n_0\,
      I1 => \AntennaInfo_DatReg[Status][0]_i_3_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \AntennaInfo_DatReg[Status][0]_i_4_n_0\,
      I4 => \AntennaInfo_DatReg[Status][2]_i_5_n_0\,
      I5 => \AntennaInfo_DatReg_reg[Status]\(0),
      O => \AntennaInfo_DatReg[Status][0]_i_1_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFAFAFFEAFAFA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[Status][0]_i_5_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \AntennaInfo_DatReg[Status][0]_i_6_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \AntennaInfo_DatReg[Status][0]_i_7_n_0\,
      O => \AntennaInfo_DatReg[Status][0]_i_2_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7B00"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \AntennaInfo_DatReg[Status][0]_i_3_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      O => \AntennaInfo_DatReg[Status][0]_i_4_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      O => \AntennaInfo_DatReg[Status][0]_i_5_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I1 => TsipPayloadCount_CntReg(0),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => \AntennaInfo_DatReg[Status][0]_i_8_n_0\,
      I4 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \AntennaInfo_DatReg[Status][0]_i_6_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      O => \AntennaInfo_DatReg[Status][0]_i_7_n_0\
    );
\AntennaInfo_DatReg[Status][0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(2),
      O => \AntennaInfo_DatReg[Status][0]_i_8_n_0\
    );
\AntennaInfo_DatReg[Status][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEA0000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][1]_i_2_n_0\,
      I1 => \AntennaInfo_DatReg[Status][2]_i_3_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I4 => \AntennaInfo_DatReg[Status][2]_i_5_n_0\,
      I5 => \AntennaInfo_DatReg_reg[Status]\(1),
      O => \AntennaInfo_DatReg[Status][1]_i_1_n_0\
    );
\AntennaInfo_DatReg[Status][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000000200"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I1 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I5 => \AntennaInfo_DatReg[Status][1]_i_3_n_0\,
      O => \AntennaInfo_DatReg[Status][1]_i_2_n_0\
    );
\AntennaInfo_DatReg[Status][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"228A"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \AntennaInfo_DatReg[Status][1]_i_3_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEA0000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_2_n_0\,
      I1 => \AntennaInfo_DatReg[Status][2]_i_3_n_0\,
      I2 => p_1_in(0),
      I3 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I4 => \AntennaInfo_DatReg[Status][2]_i_5_n_0\,
      I5 => \AntennaInfo_DatReg_reg[Status]\(2),
      O => \AntennaInfo_DatReg[Status][2]_i_1_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000004000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I1 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\,
      O => \AntennaInfo_DatReg[Status][2]_i_2_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023CC00FFFFFFFF"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => TsipMsgDataValid_ValReg,
      O => \AntennaInfo_DatReg[Status][2]_i_3_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888FFFF"
    )
        port map (
      I0 => p_9_in,
      I1 => p_15_in255_in,
      I2 => p_6_in,
      I3 => p_0_in358_in,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \AntennaInfo_DatReg[Status][2]_i_4_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFEFEFABAFABA"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \AntennaInfo_DatReg[Status][2]_i_7_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      I4 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I5 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      O => \AntennaInfo_DatReg[Status][2]_i_5_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(3),
      I5 => TsipPayloadCount_CntReg(0),
      O => \AntennaInfo_DatReg[Status][2]_i_6_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => UbxPayloadCount_CntReg(4),
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxNavSat_Loop_DatReg_i_3_n_0,
      I4 => \AntennaInfo_DatReg[Status][2]_i_8_n_0\,
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\,
      O => \AntennaInfo_DatReg[Status][2]_i_7_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040404"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][2]_i_9_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_24_n_0\,
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(4),
      I4 => UbxPayloadCount_CntReg(3),
      O => \AntennaInfo_DatReg[Status][2]_i_8_n_0\
    );
\AntennaInfo_DatReg[Status][2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => UbxPayloadCount_CntReg(2),
      O => \AntennaInfo_DatReg[Status][2]_i_9_n_0\
    );
\AntennaInfo_DatReg_reg[JamInd][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][0]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(0)
    );
\AntennaInfo_DatReg_reg[JamInd][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][1]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(1)
    );
\AntennaInfo_DatReg_reg[JamInd][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][2]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(2)
    );
\AntennaInfo_DatReg_reg[JamInd][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][3]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(3)
    );
\AntennaInfo_DatReg_reg[JamInd][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][4]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(4)
    );
\AntennaInfo_DatReg_reg[JamInd][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][5]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(5)
    );
\AntennaInfo_DatReg_reg[JamInd][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][6]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(6)
    );
\AntennaInfo_DatReg_reg[JamInd][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \AntennaInfo_DatReg[JamInd][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamInd][7]_i_2_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamInd]\(7)
    );
\AntennaInfo_DatReg_reg[JamState][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamState][0]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamState]\(0)
    );
\AntennaInfo_DatReg_reg[JamState][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[JamState][1]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[JamState]\(1)
    );
\AntennaInfo_DatReg_reg[Status][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => \AntennaInfo_DatReg[Status][0]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \AntennaInfo_DatReg_reg[Status]\(0)
    );
\AntennaInfo_DatReg_reg[Status][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[Status][1]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[Status]\(1)
    );
\AntennaInfo_DatReg_reg[Status][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AntennaInfo_DatReg[Status][2]_i_1_n_0\,
      Q => \AntennaInfo_DatReg_reg[Status]\(2)
    );
AxiReadAddrReady_RdyReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00150015FFFF0000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => \^axireadaddrready_rdyreg_reg_0\,
      I5 => AxiReadAddrValid_ValIn,
      O => AxiReadAddrReady_RdyReg_i_1_n_0
    );
AxiReadAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiReadAddrReady_RdyReg_i_1_n_0,
      Q => \^axireadaddrready_rdyreg_reg_0\
    );
\AxiReadDataData_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[0]_i_3_n_0\,
      I2 => \AxiReadDataData_DatReg[0]_i_4_n_0\,
      I3 => \AxiReadDataData_DatReg[0]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[0]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_1_n_0\
    );
\AxiReadDataData_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_2_n_0\
    );
\AxiReadDataData_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000080800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I1 => UartPolarity_Dat,
      I2 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I5 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_3_n_0\
    );
\AxiReadDataData_DatReg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => Reg(0),
      I2 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I3 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_4_n_0\
    );
\AxiReadDataData_DatReg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[0]\,
      I2 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_5_n_0\
    );
\AxiReadDataData_DatReg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30800000"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg_reg_n_0_[0]\,
      I1 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I2 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_6_n_0\
    );
\AxiReadDataData_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[10]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[10]\,
      I4 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[10]\,
      I5 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[10]_i_1_n_0\
    );
\AxiReadDataData_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I1 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[11]\,
      I2 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[11]\,
      I4 => \AxiReadDataData_DatReg[11]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[11]_i_1_n_0\
    );
\AxiReadDataData_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[11]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[11]\,
      I2 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[11]_i_2_n_0\
    );
\AxiReadDataData_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[12]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[12]_i_3_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[12]\,
      I4 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I5 => \TodSlaveUtcStatus_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_1_n_0\
    );
\AxiReadDataData_DatReg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_2_n_0\
    );
\AxiReadDataData_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[12]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[12]\,
      I2 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[12]_i_3_n_0\
    );
\AxiReadDataData_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I1 => \TodSlaveUtcStatus_DatReg_reg_n_0_[13]\,
      I2 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[13]\,
      I4 => \AxiReadDataData_DatReg[13]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[13]_i_1_n_0\
    );
\AxiReadDataData_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[13]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[13]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[13]_i_2_n_0\
    );
\AxiReadDataData_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I1 => \TodSlaveUtcStatus_DatReg_reg_n_0_[14]\,
      I2 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[14]\,
      I4 => \AxiReadDataData_DatReg[14]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[14]_i_1_n_0\
    );
\AxiReadDataData_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[14]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[14]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[14]_i_2_n_0\
    );
\AxiReadDataData_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[15]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[15]\,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[15]\,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[15]_i_1_n_0\
    );
\AxiReadDataData_DatReg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I2 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[15]_i_2_n_0\
    );
\AxiReadDataData_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[16]_i_3_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[16]\,
      I4 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I5 => \TodSlaveUtcStatus_DatReg_reg_n_0_[16]\,
      O => \AxiReadDataData_DatReg[16]_i_1_n_0\
    );
\AxiReadDataData_DatReg[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I1 => p_6_in,
      O => \AxiReadDataData_DatReg[16]_i_2_n_0\
    );
\AxiReadDataData_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[16]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[16]\,
      I2 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_3_n_0\
    );
\AxiReadDataData_DatReg[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_4_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I2 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_4_n_0\
    );
\AxiReadDataData_DatReg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFEFFFFFDDD"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(2),
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(4),
      I5 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[16]_i_5_n_0\
    );
\AxiReadDataData_DatReg[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_6_n_0\
    );
\AxiReadDataData_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[17]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I2 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[17]\,
      I3 => \AxiReadDataData_DatReg[17]_i_3_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_1_n_0\
    );
\AxiReadDataData_DatReg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => p_7_in,
      I1 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I4 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[17]\,
      O => \AxiReadDataData_DatReg[17]_i_2_n_0\
    );
\AxiReadDataData_DatReg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_3_n_0\
    );
\AxiReadDataData_DatReg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000100"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(1),
      I1 => AxiReadAddrAddress_AdrIn(0),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(5),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[17]_i_4_n_0\
    );
\AxiReadDataData_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[18]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[18]\,
      I4 => p_8_in9_in,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[18]_i_1_n_0\
    );
\AxiReadDataData_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[19]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[19]\,
      I4 => p_9_in,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[19]_i_1_n_0\
    );
\AxiReadDataData_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I2 => \AxiReadDataData_DatReg[17]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[1]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[1]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[1]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_1_n_0\
    );
\AxiReadDataData_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[1]\,
      I2 => \AxiReadDataData_DatReg[29]_i_4_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_2_n_0\
    );
\AxiReadDataData_DatReg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => Reg(1),
      I2 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I3 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_3_n_0\
    );
\AxiReadDataData_DatReg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[1]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_4_n_0\
    );
\AxiReadDataData_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[20]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[20]\,
      I4 => p_10_in,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[20]_i_1_n_0\
    );
\AxiReadDataData_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[21]\,
      I1 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I2 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[21]\,
      I3 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[21]_i_1_n_0\
    );
\AxiReadDataData_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[22]\,
      I1 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I2 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[22]\,
      I3 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[22]_i_1_n_0\
    );
\AxiReadDataData_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[23]\,
      I1 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I2 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[23]\,
      I3 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[23]_i_1_n_0\
    );
\AxiReadDataData_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[24]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[24]\,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[24]\,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[24]_i_1_n_0\
    );
\AxiReadDataData_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[25]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[25]\,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[25]\,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[25]_i_1_n_0\
    );
\AxiReadDataData_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[26]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[26]\,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[26]\,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[26]_i_1_n_0\
    );
\AxiReadDataData_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[27]\,
      I1 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I2 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[27]\,
      I3 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[27]_i_1_n_0\
    );
\AxiReadDataData_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[28]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[28]\,
      I4 => p_15_in255_in,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[28]_i_1_n_0\
    );
\AxiReadDataData_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[29]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[29]\,
      I4 => p_0_in358_in,
      I5 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[29]_i_1_n_0\
    );
\AxiReadDataData_DatReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_4_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I2 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[29]_i_2_n_0\
    );
\AxiReadDataData_DatReg[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I2 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[29]_i_3_n_0\
    );
\AxiReadDataData_DatReg[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010050"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[29]_i_4_n_0\
    );
\AxiReadDataData_DatReg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFEFEBFAB"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[29]_i_5_n_0\
    );
\AxiReadDataData_DatReg[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(2),
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[29]_i_6_n_0\
    );
\AxiReadDataData_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[2]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[17]_i_3_n_0\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I3 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[2]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[2]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_1_n_0\
    );
\AxiReadDataData_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[2]\,
      I2 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_2_n_0\
    );
\AxiReadDataData_DatReg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => Reg(2),
      I2 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I3 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_3_n_0\
    );
\AxiReadDataData_DatReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0000000000"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[2]\,
      I2 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_4_n_0\
    );
\AxiReadDataData_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I1 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_1_n_0\
    );
\AxiReadDataData_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => AxiReadDataValid_ValReg,
      I1 => AxiReadAddrAddress_AdrIn(0),
      I2 => AxiReadAddrAddress_AdrIn(1),
      I3 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      I4 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      O => AxiReadDataData_DatReg
    );
\AxiReadDataData_DatReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I1 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[31]\,
      O => \AxiReadDataData_DatReg[31]_i_2_n_0\
    );
\AxiReadDataData_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0301013F"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(2),
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[31]_i_3_n_0\
    );
\AxiReadDataData_DatReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[31]_i_4_n_0\
    );
\AxiReadDataData_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010300"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(2),
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(5),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[31]_i_5_n_0\
    );
\AxiReadDataData_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001004000000004"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[31]_i_6_n_0\
    );
\AxiReadDataData_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(1),
      I1 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataData_DatReg[31]_i_7_n_0\
    );
\AxiReadDataData_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[31]_i_8_n_0\
    );
\AxiReadDataData_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[3]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[3]_i_3_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[3]\,
      I4 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I5 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_1_n_0\
    );
\AxiReadDataData_DatReg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I2 => \AxiReadDataData_DatReg[29]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_2_n_0\
    );
\AxiReadDataData_DatReg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[3]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_3_n_0\
    );
\AxiReadDataData_DatReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[4]\,
      I2 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[4]\,
      I4 => \AxiReadDataData_DatReg[4]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_1_n_0\
    );
\AxiReadDataData_DatReg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[4]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[4]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_2_n_0\
    );
\AxiReadDataData_DatReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[5]\,
      I2 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[5]\,
      I4 => \AxiReadDataData_DatReg[5]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_1_n_0\
    );
\AxiReadDataData_DatReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[5]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[5]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_2_n_0\
    );
\AxiReadDataData_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[6]\,
      I2 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[6]\,
      I4 => \AxiReadDataData_DatReg[6]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_1_n_0\
    );
\AxiReadDataData_DatReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[6]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[6]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_2_n_0\
    );
\AxiReadDataData_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[7]\,
      I2 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[7]\,
      I4 => \AxiReadDataData_DatReg[7]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_1_n_0\
    );
\AxiReadDataData_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[7]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[7]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_2_n_0\
    );
\AxiReadDataData_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[8]\,
      I2 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I3 => \TodSlaveUtcStatus_DatReg_reg_n_0_[8]\,
      I4 => \AxiReadDataData_DatReg[8]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[8]_i_1_n_0\
    );
\AxiReadDataData_DatReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[8]\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[8]\,
      I2 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[8]_i_2_n_0\
    );
\AxiReadDataData_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I1 => \TodSlaveSatNumber_DatReg_reg_n_0_[9]\,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[9]\,
      I4 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[9]\,
      I5 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      O => \AxiReadDataData_DatReg[9]_i_1_n_0\
    );
\AxiReadDataData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[0]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(0)
    );
\AxiReadDataData_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[10]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(10)
    );
\AxiReadDataData_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[11]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(11)
    );
\AxiReadDataData_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[12]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(12)
    );
\AxiReadDataData_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[13]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(13)
    );
\AxiReadDataData_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[14]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(14)
    );
\AxiReadDataData_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[15]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(15)
    );
\AxiReadDataData_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[16]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(16)
    );
\AxiReadDataData_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[17]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(17)
    );
\AxiReadDataData_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[18]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(18)
    );
\AxiReadDataData_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[19]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(19)
    );
\AxiReadDataData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[1]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(1)
    );
\AxiReadDataData_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[20]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(20)
    );
\AxiReadDataData_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[21]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(21)
    );
\AxiReadDataData_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[22]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(22)
    );
\AxiReadDataData_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[23]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(23)
    );
\AxiReadDataData_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[24]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(24)
    );
\AxiReadDataData_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[25]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(25)
    );
\AxiReadDataData_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[26]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(26)
    );
\AxiReadDataData_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[27]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(27)
    );
\AxiReadDataData_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[28]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(28)
    );
\AxiReadDataData_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[29]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(29)
    );
\AxiReadDataData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[2]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(2)
    );
\AxiReadDataData_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[30]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(30)
    );
\AxiReadDataData_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[31]_i_2_n_0\,
      Q => AxiReadDataData_DatOut(31)
    );
\AxiReadDataData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[3]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(3)
    );
\AxiReadDataData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[4]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(4)
    );
\AxiReadDataData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[5]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(5)
    );
\AxiReadDataData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[6]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(6)
    );
\AxiReadDataData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[7]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(7)
    );
\AxiReadDataData_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[8]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(8)
    );
\AxiReadDataData_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[9]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(9)
    );
\AxiReadDataResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I1 => \AxiReadDataResponse_DatReg[1]_i_3_n_0\,
      I2 => \AxiReadDataResponse_DatReg[1]_i_4_n_0\,
      I3 => AxiReadDataValid_ValReg,
      I4 => \^axireaddataresponse_datout\(0),
      O => \AxiReadDataResponse_DatReg[1]_i_1_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(0),
      I1 => AxiReadAddrAddress_AdrIn(1),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataResponse_DatReg[1]_i_2_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFE00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataResponse_DatReg[1]_i_3_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(12),
      I2 => AxiReadAddrAddress_AdrIn(11),
      I3 => AxiReadAddrAddress_AdrIn(10),
      I4 => AxiReadAddrAddress_AdrIn(9),
      O => \AxiReadDataResponse_DatReg[1]_i_4_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^axireadaddrready_rdyreg_reg_0\,
      I1 => AxiReadAddrValid_ValIn,
      I2 => Axi_AccessState_StaReg(0),
      I3 => Axi_AccessState_StaReg(1),
      O => AxiReadDataValid_ValReg
    );
\AxiReadDataResponse_DatReg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(15),
      I1 => AxiReadAddrAddress_AdrIn(14),
      I2 => AxiReadAddrAddress_AdrIn(13),
      I3 => AxiReadAddrAddress_AdrIn(7),
      I4 => AxiReadAddrAddress_AdrIn(8),
      O => \AxiReadDataResponse_DatReg[1]_i_6_n_0\
    );
\AxiReadDataResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiReadDataResponse_DatReg[1]_i_1_n_0\,
      Q => \^axireaddataresponse_datout\(0)
    );
AxiReadDataValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2222222222222"
    )
        port map (
      I0 => \^axireaddatavalid_valout\,
      I1 => AxiReadDataReady_RdyIn,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      I4 => AxiReadAddrValid_ValIn,
      I5 => \^axireadaddrready_rdyreg_reg_0\,
      O => AxiReadDataValid_ValReg_i_1_n_0
    );
AxiReadDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiReadDataValid_ValReg_i_1_n_0,
      Q => \^axireaddatavalid_valout\
    );
AxiWriteAddrReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222222E2"
    )
        port map (
      I0 => \^axiwriteaddrready_rdyout\,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => AxiWriteDataValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteAddrReady_RdyReg_i_1_n_0
    );
AxiWriteAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteAddrReady_RdyReg_i_1_n_0,
      Q => \^axiwriteaddrready_rdyout\
    );
AxiWriteDataReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \^axiwritedataready_rdyout\,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => AxiWriteDataValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteDataReady_RdyReg_i_1_n_0
    );
AxiWriteDataReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataReady_RdyReg_i_1_n_0,
      Q => \^axiwritedataready_rdyout\
    );
\AxiWriteRespResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\,
      I1 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I2 => AxiWriteRespValid_ValReg,
      I3 => \^axiwriterespresponse_datout\(0),
      O => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE8"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(3),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => AxiWriteAddrAddress_AdrIn(6),
      O => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(7),
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(1),
      I3 => \AxiWriteRespResponse_DatReg[1]_i_4_n_0\,
      I4 => \AxiWriteRespResponse_DatReg[1]_i_5_n_0\,
      O => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(11),
      I1 => AxiWriteAddrAddress_AdrIn(12),
      I2 => AxiWriteAddrAddress_AdrIn(13),
      I3 => AxiWriteAddrAddress_AdrIn(14),
      O => \AxiWriteRespResponse_DatReg[1]_i_4_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(15),
      I1 => AxiWriteAddrAddress_AdrIn(0),
      I2 => AxiWriteAddrAddress_AdrIn(9),
      I3 => AxiWriteAddrAddress_AdrIn(10),
      O => \AxiWriteRespResponse_DatReg[1]_i_5_n_0\
    );
\AxiWriteRespResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\,
      Q => \^axiwriterespresponse_datout\(0)
    );
AxiWriteRespValid_ValReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^axiwriterespvalid_valout\,
      I1 => AxiWriteRespReady_RdyIn,
      I2 => AxiWriteRespValid_ValReg,
      O => AxiWriteRespValid_ValReg_i_1_n_0
    );
AxiWriteRespValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(1),
      I1 => \^axiwriteaddrready_rdyout\,
      I2 => \^axiwritedataready_rdyout\,
      I3 => AxiWriteDataValid_ValIn,
      I4 => AxiWriteAddrValid_ValIn,
      I5 => Axi_AccessState_StaReg(0),
      O => AxiWriteRespValid_ValReg
    );
AxiWriteRespValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteRespValid_ValReg_i_1_n_0,
      Q => \^axiwriterespvalid_valout\
    );
\BitsPerMsgDataCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEC1010ECEC1010"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => \UartRxState_StaReg__0\(1),
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      I4 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I5 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      O => \BitsPerMsgDataCounter_CntReg[0]_i_1_n_0\
    );
\BitsPerMsgDataCounter_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCECFCFC10100000"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => \UartRxState_StaReg__0\(1),
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      I4 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I5 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      O => \BitsPerMsgDataCounter_CntReg[1]_i_1_n_0\
    );
\BitsPerMsgDataCounter_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC10FC00FC00FC00"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => \UartRxState_StaReg__0\(1),
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      I4 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I5 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      O => \BitsPerMsgDataCounter_CntReg[2]_i_1_n_0\
    );
\BitsPerMsgDataCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \BitsPerMsgDataCounter_CntReg[0]_i_1_n_0\,
      Q => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\
    );
\BitsPerMsgDataCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \BitsPerMsgDataCounter_CntReg[1]_i_1_n_0\,
      Q => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\
    );
\BitsPerMsgDataCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \BitsPerMsgDataCounter_CntReg[2]_i_1_n_0\,
      Q => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\
    );
CheckMsg_UbxMonHw_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404FFF40404000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(1),
      I2 => UbxParseError_DatReg1375_out,
      I3 => CheckMsg_UbxMonHw_DatReg_i_3_n_0,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      I5 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      O => CheckMsg_UbxMonHw_DatReg_i_1_n_0
    );
CheckMsg_UbxMonHw_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[2]_i_6_n_0\,
      I1 => \p_1_in__0\(1),
      I2 => p_1_in(0),
      I3 => \FSM_sequential_DetectUbxMsgState[0]_i_6_n_0\,
      I4 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I5 => \FSM_sequential_DetectUbxMsgState[0]_i_7_n_0\,
      O => UbxParseError_DatReg1375_out
    );
CheckMsg_UbxMonHw_DatReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => CheckMsg_UbxMonHw_DatReg_i_3_n_0
    );
CheckMsg_UbxMonHw_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => CheckMsg_UbxMonHw_DatReg_i_1_n_0,
      Q => CheckMsg_UbxMonHw_DatReg_reg_n_0
    );
CheckMsg_UbxNavSat_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BFFF88888000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => UbxParseError_DatReg1368_out,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => CheckMsg_UbxNavSat_DatReg_i_3_n_0,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      I5 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      O => CheckMsg_UbxNavSat_DatReg_i_1_n_0
    );
CheckMsg_UbxNavSat_DatReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      O => UbxParseError_DatReg1368_out
    );
CheckMsg_UbxNavSat_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_i_4_n_0,
      I1 => \p_1_in__0\(1),
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => p_1_in(0),
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => CheckMsg_UbxNavSat_DatReg_i_3_n_0
    );
CheckMsg_UbxNavSat_DatReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[6]\,
      I1 => p_0_in0,
      I2 => p_1_in(1),
      O => CheckMsg_UbxNavSat_DatReg_i_4_n_0
    );
CheckMsg_UbxNavSat_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => CheckMsg_UbxNavSat_DatReg_i_1_n_0,
      Q => CheckMsg_UbxNavSat_DatReg_reg_n_0
    );
CheckMsg_UbxNavStatus_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00020000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I4 => CheckMsg_UbxNavStatus_DatReg199_out,
      I5 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      O => CheckMsg_UbxNavStatus_DatReg_i_1_n_0
    );
CheckMsg_UbxNavStatus_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => TsipEoF_DatReg_i_4_n_0,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => UbxParseError_DatReg1368_out,
      I4 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      I5 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      O => CheckMsg_UbxNavStatus_DatReg199_out
    );
CheckMsg_UbxNavStatus_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => CheckMsg_UbxNavStatus_DatReg_i_1_n_0,
      Q => CheckMsg_UbxNavStatus_DatReg_reg_n_0
    );
CheckMsg_UbxNavTimeLs_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BFFF88888000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => UbxParseError_DatReg1368_out,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => CheckMsg_UbxNavTimeLs_DatReg_i_2_n_0,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      I5 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      O => CheckMsg_UbxNavTimeLs_DatReg_i_1_n_0
    );
CheckMsg_UbxNavTimeLs_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_i_4_n_0,
      I1 => \p_1_in__0\(1),
      I2 => p_1_in(0),
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => CheckMsg_UbxNavTimeLs_DatReg_i_2_n_0
    );
CheckMsg_UbxNavTimeLs_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => CheckMsg_UbxNavTimeLs_DatReg_i_1_n_0,
      Q => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0
    );
CheckMsg_UbxNavTimeUtc_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BFFF88888000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => UbxParseError_DatReg1368_out,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => CheckMsg_UbxNavTimeUtc_DatReg_i_2_n_0,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      I5 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      O => CheckMsg_UbxNavTimeUtc_DatReg_i_1_n_0
    );
CheckMsg_UbxNavTimeUtc_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_i_4_n_0,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \p_1_in__0\(1),
      I4 => p_1_in(0),
      I5 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => CheckMsg_UbxNavTimeUtc_DatReg_i_2_n_0
    );
CheckMsg_UbxNavTimeUtc_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => CheckMsg_UbxNavTimeUtc_DatReg_i_1_n_0,
      Q => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0
    );
\ClksPerUartBitCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => ClksPerUartBitCounter_CntReg0(0),
      I1 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[0]_i_3_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I4 => \ClksPerUartBitCounter_CntReg_reg_n_0_[0]\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[0]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => ClksPerUartBitCounter_CntReg0(0)
    );
\ClksPerUartBitCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[0]_i_3_n_0\
    );
\ClksPerUartBitCounter_CntReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(10),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_6\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_6\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[10]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(11),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_5\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_5\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[11]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(12),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_4\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_4\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_10_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5642"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_11_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF9F"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_13_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDD3"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_14_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_15_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE1B"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_16_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_17_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5642"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_18_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF9F"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_19_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"445A"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_20_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[12]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_21_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[11]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_22_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[10]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_23_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[9]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_24_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => ClksPerUartBit_Dat(12)
    );
\ClksPerUartBitCounter_CntReg[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDD3"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(11)
    );
\ClksPerUartBitCounter_CntReg[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => ClksPerUartBit_Dat(10)
    );
\ClksPerUartBitCounter_CntReg[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[12]_i_9_n_0\
    );
\ClksPerUartBitCounter_CntReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => \ClksPerUartBitCounter_CntReg_reg[13]_i_3_n_3\,
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_7\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_7\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[13]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => RxUart_DatReg,
      I1 => RxUart_DatOldReg,
      I2 => \UartRxState_StaReg__0\(1),
      I3 => \UartRxState_StaReg__0\(0),
      O => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\
    );
\ClksPerUartBitCounter_CntReg[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(1),
      I1 => \UartRxState_StaReg__0\(0),
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      O => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\
    );
\ClksPerUartBitCounter_CntReg[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[13]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[13]_i_7_n_0\
    );
\ClksPerUartBitCounter_CntReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_6\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[14]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_5\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[15]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_4\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[16]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[16]\,
      O => \ClksPerUartBitCounter_CntReg[16]_i_3_n_0\
    );
\ClksPerUartBitCounter_CntReg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[15]\,
      O => \ClksPerUartBitCounter_CntReg[16]_i_4_n_0\
    );
\ClksPerUartBitCounter_CntReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[14]\,
      O => \ClksPerUartBitCounter_CntReg[16]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[13]\,
      O => \ClksPerUartBitCounter_CntReg[16]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_7\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[17]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_6\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[18]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_5\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[19]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(1),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_7\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_7\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[1]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_4\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[20]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[20]\,
      O => \ClksPerUartBitCounter_CntReg[20]_i_3_n_0\
    );
\ClksPerUartBitCounter_CntReg[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[19]\,
      O => \ClksPerUartBitCounter_CntReg[20]_i_4_n_0\
    );
\ClksPerUartBitCounter_CntReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[18]\,
      O => \ClksPerUartBitCounter_CntReg[20]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[17]\,
      O => \ClksPerUartBitCounter_CntReg[20]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_7\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[21]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_6\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[22]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_5\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[23]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_4\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[24]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[24]\,
      O => \ClksPerUartBitCounter_CntReg[24]_i_3_n_0\
    );
\ClksPerUartBitCounter_CntReg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[23]\,
      O => \ClksPerUartBitCounter_CntReg[24]_i_4_n_0\
    );
\ClksPerUartBitCounter_CntReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[22]\,
      O => \ClksPerUartBitCounter_CntReg[24]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[21]\,
      O => \ClksPerUartBitCounter_CntReg[24]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => RxUart_DatReg,
      I3 => \UartRxState_StaReg__0\(1),
      O => ClksPerUartBitCounter_CntReg
    );
\ClksPerUartBitCounter_CntReg[25]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[25]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_10_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[13]\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[14]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[15]\,
      I3 => \ClksPerUartBitCounter_CntReg_reg_n_0_[16]\,
      I4 => \ClksPerUartBitCounter_CntReg_reg_n_0_[0]\,
      I5 => \ClksPerUartBitCounter_CntReg_reg_n_0_[25]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_11_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[1]\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[2]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[3]\,
      I3 => \ClksPerUartBitCounter_CntReg_reg_n_0_[4]\,
      I4 => \ClksPerUartBitCounter_CntReg_reg_n_0_[10]\,
      I5 => \ClksPerUartBitCounter_CntReg_reg_n_0_[9]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[25]_i_4_n_7\,
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_2_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_7_n_0\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[12]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[11]\,
      I3 => \ClksPerUartBitCounter_CntReg[25]_i_8_n_0\,
      I4 => \ClksPerUartBitCounter_CntReg[25]_i_9_n_0\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(1),
      I2 => \UartRxState_StaReg__0\(0),
      O => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140014"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_2\,
      I1 => \UartRxState_StaReg__0\(1),
      I2 => \UartRxState_StaReg__0\(0),
      I3 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[13]_i_3_n_3\,
      I5 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_11_n_0\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[21]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[22]\,
      I3 => \ClksPerUartBitCounter_CntReg_reg_n_0_[23]\,
      I4 => \ClksPerUartBitCounter_CntReg_reg_n_0_[24]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_7_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_12_n_0\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[5]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[6]\,
      I3 => \ClksPerUartBitCounter_CntReg_reg_n_0_[7]\,
      I4 => \ClksPerUartBitCounter_CntReg_reg_n_0_[8]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_8_n_0\
    );
\ClksPerUartBitCounter_CntReg[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[20]\,
      I1 => \ClksPerUartBitCounter_CntReg_reg_n_0_[19]\,
      I2 => \ClksPerUartBitCounter_CntReg_reg_n_0_[18]\,
      I3 => \ClksPerUartBitCounter_CntReg_reg_n_0_[17]\,
      O => \ClksPerUartBitCounter_CntReg[25]_i_9_n_0\
    );
\ClksPerUartBitCounter_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(2),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_6\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_6\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[2]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(3),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_5\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_5\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[3]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(4),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_4\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_4\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0224"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_10_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1EB"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_11_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5410"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4052"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_13_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(0)
    );
\ClksPerUartBitCounter_CntReg[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3026"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_15_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDEF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_16_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5ED"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_17_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_18_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1EB"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_19_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5410"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_20_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4052"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_21_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_22_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[4]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_23_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_24_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_25_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[1]\,
      O => \ClksPerUartBitCounter_CntReg[4]_i_26_n_0\
    );
\ClksPerUartBitCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(1)
    );
\ClksPerUartBitCounter_CntReg[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE9F"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => ClksPerUartBit_Dat(5)
    );
\ClksPerUartBitCounter_CntReg[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3026"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(4)
    );
\ClksPerUartBitCounter_CntReg[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDEF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(3)
    );
\ClksPerUartBitCounter_CntReg[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5ED"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      O => ClksPerUartBit_Dat(2)
    );
\ClksPerUartBitCounter_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(5),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_7\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_7\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[5]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(6),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_6\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_6\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[6]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(7),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_5\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_5\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[7]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(8),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_4\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_4\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_10_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFED"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_11_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFD3"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5040"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_13_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4012"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_14_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0264"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_15_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE9F"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_16_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFF"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_17_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFED"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_18_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFD3"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_19_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0224"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_20_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[8]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_21_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[7]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_22_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[6]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_23_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg_reg_n_0_[5]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_24_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE1B"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_5_n_0\
    );
\ClksPerUartBitCounter_CntReg[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5040"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      O => ClksPerUartBit_Dat(8)
    );
\ClksPerUartBitCounter_CntReg[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4012"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(7)
    );
\ClksPerUartBitCounter_CntReg[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0264"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => ClksPerUartBit_Dat(6)
    );
\ClksPerUartBitCounter_CntReg[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"445A"
    )
        port map (
      I0 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\,
      I1 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\,
      I3 => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\,
      O => \ClksPerUartBitCounter_CntReg[8]_i_9_n_0\
    );
\ClksPerUartBitCounter_CntReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I1 => ClksPerUartBitCounter_CntReg0(9),
      I2 => \ClksPerUartBitCounter_CntReg[13]_i_4_n_0\,
      I3 => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_7\,
      I4 => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_7\,
      I5 => \ClksPerUartBitCounter_CntReg[25]_i_5_n_0\,
      O => \ClksPerUartBitCounter_CntReg[9]_i_1_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[0]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[0]\
    );
\ClksPerUartBitCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[10]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[10]\
    );
\ClksPerUartBitCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[11]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[11]\
    );
\ClksPerUartBitCounter_CntReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[12]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[12]\
    );
\ClksPerUartBitCounter_CntReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg[12]_i_5_n_0\,
      DI(2 downto 0) => ClksPerUartBit_Dat(12 downto 10),
      O(3 downto 0) => ClksPerUartBitCounter_CntReg0(12 downto 9),
      S(3) => \ClksPerUartBitCounter_CntReg[12]_i_9_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[12]_i_10_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[12]_i_11_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[12]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg[12]_i_13_n_0\,
      DI(2) => \ClksPerUartBitCounter_CntReg[12]_i_14_n_0\,
      DI(1) => \ClksPerUartBitCounter_CntReg[12]_i_15_n_0\,
      DI(0) => \ClksPerUartBitCounter_CntReg[12]_i_16_n_0\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[12]_i_17_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[12]_i_18_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[12]_i_19_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[12]_i_20_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[12]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[11]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[10]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[9]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[12]_i_21_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[12]_i_22_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[12]_i_23_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[12]_i_24_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[13]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[13]\
    );
\ClksPerUartBitCounter_CntReg_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[12]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ClksPerUartBitCounter_CntReg_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[12]_i_3_n_0\,
      CO(3 downto 2) => \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_2\,
      CO(0) => \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_5_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ClksPerUartBitCounter_CntReg[13]_i_6_n_0\,
      O(3 downto 1) => \NLW_ClksPerUartBitCounter_CntReg_reg[13]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \ClksPerUartBitCounter_CntReg_reg[13]_i_5_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \ClksPerUartBitCounter_CntReg[13]_i_7_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[14]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[14]\
    );
\ClksPerUartBitCounter_CntReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[15]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[15]\
    );
\ClksPerUartBitCounter_CntReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[16]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[16]\
    );
\ClksPerUartBitCounter_CntReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[12]_i_4_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[16]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[15]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[14]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[13]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[16]_i_3_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[16]_i_4_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[16]_i_5_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[16]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[17]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[17]\
    );
\ClksPerUartBitCounter_CntReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[18]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[18]\
    );
\ClksPerUartBitCounter_CntReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[19]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[19]\
    );
\ClksPerUartBitCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[1]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[1]\
    );
\ClksPerUartBitCounter_CntReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[20]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[20]\
    );
\ClksPerUartBitCounter_CntReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[16]_i_2_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[20]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[19]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[18]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[17]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[20]_i_3_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[20]_i_4_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[20]_i_5_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[20]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[21]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[21]\
    );
\ClksPerUartBitCounter_CntReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[22]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[22]\
    );
\ClksPerUartBitCounter_CntReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[23]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[23]\
    );
\ClksPerUartBitCounter_CntReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[24]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[24]\
    );
\ClksPerUartBitCounter_CntReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[20]_i_2_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[24]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[23]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[22]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[21]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[24]_i_3_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[24]_i_4_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[24]_i_5_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[24]_i_6_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[25]_i_2_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[25]\
    );
\ClksPerUartBitCounter_CntReg_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[24]_i_2_n_0\,
      CO(3 downto 0) => \NLW_ClksPerUartBitCounter_CntReg_reg[25]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ClksPerUartBitCounter_CntReg_reg[25]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => \ClksPerUartBitCounter_CntReg_reg[25]_i_4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ClksPerUartBitCounter_CntReg[25]_i_10_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[2]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[2]\
    );
\ClksPerUartBitCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[3]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[3]\
    );
\ClksPerUartBitCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[4]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[4]\
    );
\ClksPerUartBitCounter_CntReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_3\,
      CYINIT => ClksPerUartBit_Dat(1),
      DI(3 downto 0) => ClksPerUartBit_Dat(5 downto 2),
      O(3 downto 0) => ClksPerUartBitCounter_CntReg0(4 downto 1),
      S(3) => \ClksPerUartBitCounter_CntReg[4]_i_10_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[4]_i_11_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[4]_i_12_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[4]_i_13_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_3\,
      CYINIT => ClksPerUartBit_Dat(0),
      DI(3) => \ClksPerUartBitCounter_CntReg[4]_i_15_n_0\,
      DI(2) => \ClksPerUartBitCounter_CntReg[4]_i_16_n_0\,
      DI(1) => \ClksPerUartBitCounter_CntReg[4]_i_17_n_0\,
      DI(0) => \ClksPerUartBitCounter_CntReg[4]_i_18_n_0\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[4]_i_19_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[4]_i_20_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[4]_i_21_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[4]_i_22_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_3\,
      CYINIT => \ClksPerUartBitCounter_CntReg_reg_n_0_[0]\,
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[4]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[3]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[2]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[1]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[4]_i_23_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[4]_i_24_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[4]_i_25_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[4]_i_26_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[5]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[5]\
    );
\ClksPerUartBitCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[6]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[6]\
    );
\ClksPerUartBitCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[7]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[7]\
    );
\ClksPerUartBitCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[8]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[8]\
    );
\ClksPerUartBitCounter_CntReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[4]_i_2_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg[8]_i_5_n_0\,
      DI(2 downto 0) => ClksPerUartBit_Dat(8 downto 6),
      O(3 downto 0) => ClksPerUartBitCounter_CntReg0(8 downto 5),
      S(3) => \ClksPerUartBitCounter_CntReg[8]_i_9_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[8]_i_10_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[8]_i_11_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[8]_i_12_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[4]_i_3_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg[8]_i_13_n_0\,
      DI(2) => \ClksPerUartBitCounter_CntReg[8]_i_14_n_0\,
      DI(1) => \ClksPerUartBitCounter_CntReg[8]_i_15_n_0\,
      DI(0) => \ClksPerUartBitCounter_CntReg[8]_i_16_n_0\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[8]_i_3_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[8]_i_17_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[8]_i_18_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[8]_i_19_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[8]_i_20_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClksPerUartBitCounter_CntReg_reg[4]_i_4_n_0\,
      CO(3) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_0\,
      CO(2) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_1\,
      CO(1) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_2\,
      CO(0) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ClksPerUartBitCounter_CntReg_reg_n_0_[8]\,
      DI(2) => \ClksPerUartBitCounter_CntReg_reg_n_0_[7]\,
      DI(1) => \ClksPerUartBitCounter_CntReg_reg_n_0_[6]\,
      DI(0) => \ClksPerUartBitCounter_CntReg_reg_n_0_[5]\,
      O(3) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_4\,
      O(2) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_5\,
      O(1) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_6\,
      O(0) => \ClksPerUartBitCounter_CntReg_reg[8]_i_4_n_7\,
      S(3) => \ClksPerUartBitCounter_CntReg[8]_i_21_n_0\,
      S(2) => \ClksPerUartBitCounter_CntReg[8]_i_22_n_0\,
      S(1) => \ClksPerUartBitCounter_CntReg[8]_i_23_n_0\,
      S(0) => \ClksPerUartBitCounter_CntReg[8]_i_24_n_0\
    );
\ClksPerUartBitCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClksPerUartBitCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \ClksPerUartBitCounter_CntReg[9]_i_1_n_0\,
      Q => \ClksPerUartBitCounter_CntReg_reg_n_0_[9]\
    );
\ClockTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(0),
      Q => p_0_in354_in
    );
\ClockTime_Nanosecond_OldDatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => p_0_in354_in,
      Q => p_1_in251_in
    );
\ClockTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(0),
      Q => ClockTime_Second_DatReg(0)
    );
\ClockTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(10),
      Q => ClockTime_Second_DatReg(10)
    );
\ClockTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(11),
      Q => ClockTime_Second_DatReg(11)
    );
\ClockTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(12),
      Q => ClockTime_Second_DatReg(12)
    );
\ClockTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(13),
      Q => ClockTime_Second_DatReg(13)
    );
\ClockTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(14),
      Q => ClockTime_Second_DatReg(14)
    );
\ClockTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(15),
      Q => ClockTime_Second_DatReg(15)
    );
\ClockTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(16),
      Q => ClockTime_Second_DatReg(16)
    );
\ClockTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(17),
      Q => ClockTime_Second_DatReg(17)
    );
\ClockTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(18),
      Q => ClockTime_Second_DatReg(18)
    );
\ClockTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(19),
      Q => ClockTime_Second_DatReg(19)
    );
\ClockTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(1),
      Q => ClockTime_Second_DatReg(1)
    );
\ClockTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(20),
      Q => ClockTime_Second_DatReg(20)
    );
\ClockTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(21),
      Q => ClockTime_Second_DatReg(21)
    );
\ClockTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(22),
      Q => ClockTime_Second_DatReg(22)
    );
\ClockTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(23),
      Q => ClockTime_Second_DatReg(23)
    );
\ClockTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(24),
      Q => ClockTime_Second_DatReg(24)
    );
\ClockTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(25),
      Q => ClockTime_Second_DatReg(25)
    );
\ClockTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(26),
      Q => ClockTime_Second_DatReg(26)
    );
\ClockTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(27),
      Q => ClockTime_Second_DatReg(27)
    );
\ClockTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(28),
      Q => ClockTime_Second_DatReg(28)
    );
\ClockTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(29),
      Q => ClockTime_Second_DatReg(29)
    );
\ClockTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(2),
      Q => ClockTime_Second_DatReg(2)
    );
\ClockTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(30),
      Q => ClockTime_Second_DatReg(30)
    );
\ClockTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(31),
      Q => ClockTime_Second_DatReg(31)
    );
\ClockTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(3),
      Q => ClockTime_Second_DatReg(3)
    );
\ClockTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(4),
      Q => ClockTime_Second_DatReg(4)
    );
\ClockTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(5),
      Q => ClockTime_Second_DatReg(5)
    );
\ClockTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(6),
      Q => ClockTime_Second_DatReg(6)
    );
\ClockTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(7),
      Q => ClockTime_Second_DatReg(7)
    );
\ClockTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(8),
      Q => ClockTime_Second_DatReg(8)
    );
\ClockTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => ClockTime_Second_DatIn(9),
      Q => ClockTime_Second_DatReg(9)
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => AxiWriteAddrReady_RdyReg,
      I1 => AxiReadDataValid_ValReg,
      I2 => AxiWriteRespValid_ValReg,
      I3 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I4 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => AxiWriteDataValid_ValIn,
      I3 => AxiWriteAddrValid_ValIn,
      O => AxiWriteAddrReady_RdyReg
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEFE0000"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiReadDataValid_ValReg,
      I2 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I3 => Axi_AccessState_StaReg(0),
      I4 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => AxiWriteAddrValid_ValIn,
      I1 => AxiWriteDataValid_ValIn,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFEEFFFFFFEE"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\,
      I1 => AxiWriteAddrReady_RdyReg,
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiWriteRespValid_ValReg,
      I4 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_5_n_0\,
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => AxiWriteRespReady_RdyIn,
      I3 => \^axiwriterespvalid_valout\,
      I4 => AxiReadDataReady_RdyIn,
      I5 => \^axireaddatavalid_valout\,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiReadAddrValid_ValIn,
      I1 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_5_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(0)
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(1)
    );
\FSM_sequential_DetectTsipMsgState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDDF"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[0]_i_2_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_10_n_0\,
      I2 => TsipEoF_DatReg,
      I3 => \FSM_sequential_DetectTsipMsgState[0]_i_3_n_0\,
      I4 => \FSM_sequential_DetectTsipMsgState[0]_i_4_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[0]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \FSM_sequential_DetectTsipMsgState[0]_i_2_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAFB"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[0]_i_5_n_0\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      I5 => \DetectTsipMsgState__0\(0),
      O => \FSM_sequential_DetectTsipMsgState[0]_i_3_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AA000088AF"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => TsipReceiver_DatReg_i_2_n_0,
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(2),
      I5 => p_1_in338_out,
      O => \FSM_sequential_DetectTsipMsgState[0]_i_4_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F4000000FFFF"
    )
        port map (
      I0 => TsipPosition_DatReg_reg_n_0,
      I1 => \FSM_sequential_DetectTsipMsgState[0]_i_6_n_0\,
      I2 => TsipTiming_DatReg_reg_n_0,
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \FSM_sequential_DetectTsipMsgState[0]_i_7_n_0\,
      I5 => \FSM_sequential_DetectTsipMsgState[0]_i_8_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[0]_i_5_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipSatellite_DatReg_reg_n_0,
      I1 => TsipAlarms_DatReg_reg_n_0,
      O => \FSM_sequential_DetectTsipMsgState[0]_i_6_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(2),
      O => \FSM_sequential_DetectTsipMsgState[0]_i_7_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in4_in,
      I2 => \AntennaInfo_DatReg[Status][0]_i_7_n_0\,
      I3 => p_0_in7_in,
      I4 => \FSM_sequential_DetectTsipMsgState[0]_i_9_n_0\,
      I5 => \DetectTsipMsgState__0\(0),
      O => \FSM_sequential_DetectTsipMsgState[0]_i_8_n_0\
    );
\FSM_sequential_DetectTsipMsgState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I1 => p_0_in10_in,
      I2 => p_0_in16_in,
      O => \FSM_sequential_DetectTsipMsgState[0]_i_9_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2FFF2F2F2"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[1]_i_2_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[1]_i_3_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState[1]_i_4_n_0\,
      I3 => \FSM_sequential_DetectTsipMsgState[1]_i_5_n_0\,
      I4 => \DetectTsipMsgState__0\(1),
      I5 => TsipEoF_DatReg,
      O => \FSM_sequential_DetectTsipMsgState[1]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => TsipEoF_DatReg,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => p_0_in16_in,
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \FSM_sequential_DetectTsipMsgState[1]_i_2_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \FSM_sequential_DetectTsipMsgState[1]_i_6_n_0\,
      I2 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I3 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I4 => p_0_in10_in,
      I5 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      O => \FSM_sequential_DetectTsipMsgState[1]_i_3_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00050004"
    )
        port map (
      I0 => TsipEoF_DatReg,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I4 => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      I5 => \FSM_sequential_DetectTsipMsgState[1]_i_8_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[1]_i_4_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => p_1_in338_out,
      I3 => TsipReceiver_DatReg_i_2_n_0,
      I4 => \DetectTsipMsgState__0\(2),
      O => \FSM_sequential_DetectTsipMsgState[1]_i_5_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TsipSatellite_DatReg_reg_n_0,
      I1 => TsipAlarms_DatReg_reg_n_0,
      I2 => TsipReceiver_DatReg_reg_n_0,
      O => \FSM_sequential_DetectTsipMsgState[1]_i_6_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in1_in,
      I2 => p_0_in7_in,
      O => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\
    );
\FSM_sequential_DetectTsipMsgState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080800"
    )
        port map (
      I0 => TsipMsg_A3_DatReg_i_3_n_0,
      I1 => \FSM_sequential_DetectTsipMsgState[2]_i_4_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I5 => \DetectTsipMsgState__0\(1),
      O => \FSM_sequential_DetectTsipMsgState[1]_i_8_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00BA00FF00"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[2]_i_2_n_0\,
      I1 => TsipChecksumError_DatReg0,
      I2 => \FSM_sequential_DetectTsipMsgState[2]_i_4_n_0\,
      I3 => \FSM_sequential_DetectTsipMsgState[2]_i_5_n_0\,
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_10_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7777000F0000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => TsipEoF_DatReg,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_10_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \TsipChecksum_DatReg_reg_n_0_[7]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I3 => p_1_in14_in,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_11_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => p_0_in7_in,
      I3 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I4 => p_0_in10_in,
      I5 => p_0_in16_in,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_12_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipEoF_DatReg,
      I3 => \DetectTsipMsgState__0\(3),
      O => \FSM_sequential_DetectTsipMsgState[2]_i_2_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[2]_i_6_n_0\,
      I1 => p_0_in10_in,
      I2 => p_1_in11_in,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      I5 => \FSM_sequential_DetectTsipMsgState[2]_i_7_n_0\,
      O => TsipChecksumError_DatReg0
    );
\FSM_sequential_DetectTsipMsgState[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipEoF_DatReg,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_4_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[2]_i_8_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[2]_i_9_n_0\,
      I2 => TsipChecksumError_DatReg0,
      I3 => \FSM_sequential_DetectTsipMsgState[2]_i_4_n_0\,
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \FSM_sequential_DetectTsipMsgState[2]_i_10_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_5_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in5_in,
      I2 => p_0_in1_in,
      I3 => p_1_in2_in,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_6_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \TsipChecksum_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \TsipChecksum_DatReg_reg_n_0_[1]\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I4 => \FSM_sequential_DetectTsipMsgState[2]_i_11_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_7_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040444"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \FSM_sequential_DetectTsipMsgState[2]_i_12_n_0\,
      I4 => p_0_in4_in,
      I5 => p_0_in1_in,
      O => \FSM_sequential_DetectTsipMsgState[2]_i_8_n_0\
    );
\FSM_sequential_DetectTsipMsgState[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002C000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => TsipEoF_DatReg,
      I4 => \DetectTsipMsgState__0\(0),
      O => \FSM_sequential_DetectTsipMsgState[2]_i_9_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SysRstN_RstIn,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => TsipEoF_DatReg,
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(2),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_10_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => TsipAlarms_DatReg_reg_n_0,
      I1 => TsipSatellite_DatReg_reg_n_0,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => TsipReceiver_DatReg_reg_n_0,
      I5 => TsipEoF_DatReg,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_11_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888080808080"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_8_n_0\,
      I2 => TsipParseError_DatReg_i_4_n_0,
      I3 => TsipEoF_DatReg,
      I4 => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_20_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_12_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in4_in,
      I2 => p_0_in7_in,
      I3 => p_0_in16_in,
      I4 => p_0_in10_in,
      I5 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_14_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => SysRstN_RstIn,
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_15_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_24_n_0\,
      I1 => TsipPayloadCount_CntReg(6),
      I2 => TsipPayloadCount_CntReg(5),
      I3 => TsipPayloadCount_CntReg(7),
      I4 => TsipPayloadCount_CntReg(4),
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_17_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \AntennaInfo_DatReg[Status][0]_i_7_n_0\,
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I5 => \AntennaFix_DatReg[GnssFix][1]_i_4_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_18_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(2),
      O => TsipReceiver_ODC_DatReg
    );
\FSM_sequential_DetectTsipMsgState[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_4_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_5_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState[3]_i_6_n_0\,
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\,
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_8_n_0\,
      O => DetectTsipMsgState0
    );
\FSM_sequential_DetectTsipMsgState[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(3),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_20_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DetectTsipMsgState2(15),
      I1 => TsipPayloadCount_CntReg(15),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_22_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => DetectTsipMsgState2(13),
      I1 => TsipPayloadCount_CntReg(13),
      I2 => TsipPayloadCount_CntReg(14),
      I3 => DetectTsipMsgState2(14),
      I4 => TsipPayloadCount_CntReg(12),
      I5 => DetectTsipMsgState2(12),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_23_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I2 => p_0_in10_in,
      I3 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_24_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => DetectTsipMsgState2(10),
      I1 => TsipPayloadCount_CntReg(10),
      I2 => TsipPayloadCount_CntReg(11),
      I3 => DetectTsipMsgState2(11),
      I4 => TsipPayloadCount_CntReg(9),
      I5 => DetectTsipMsgState2(9),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_25_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => DetectTsipMsgState2(7),
      I1 => TsipPayloadCount_CntReg(7),
      I2 => DetectTsipMsgState2(6),
      I3 => TsipPayloadCount_CntReg(6),
      I4 => TsipPayloadCount_CntReg(8),
      I5 => DetectTsipMsgState2(8),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_26_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => DetectTsipMsgState2(5),
      I1 => TsipPayloadCount_CntReg(5),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => DetectTsipMsgState2(3),
      I4 => TsipPayloadCount_CntReg(4),
      I5 => DetectTsipMsgState2(4),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_27_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => DetectTsipMsgState2(2),
      I1 => TsipPayloadCount_CntReg(2),
      I2 => DetectTsipMsgState2(1),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => \TsipLength_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_28_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEC0C0C0C0"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_9_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_10_n_0\,
      I2 => TsipEoF_DatReg,
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(2),
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_11_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_3_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TsipLength_DatReg_reg_n_0_[1]\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_33_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A000E000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipMsgDataValid_ValReg,
      I3 => SysRstN_RstIn,
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_4_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_12_n_0\,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState[3]_i_14_n_0\,
      I3 => TsipEoF_DatReg,
      I4 => p_359_in,
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_15_n_0\,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_5_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044444440"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_8_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      I3 => TsipEoF_DatReg,
      I4 => \FSM_sequential_DetectTsipMsgState[3]_i_17_n_0\,
      I5 => \DetectTsipMsgState__0\(0),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_6_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      O => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SysRstN_RstIn,
      I1 => TsipMsgDataValid_ValReg,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_8_n_0\
    );
\FSM_sequential_DetectTsipMsgState[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_18_n_0\,
      I1 => TsipChecksumError_DatReg0,
      I2 => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => TsipReceiver_ODC_DatReg,
      O => \FSM_sequential_DetectTsipMsgState[3]_i_9_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => DetectTsipMsgState0,
      D => \FSM_sequential_DetectTsipMsgState[0]_i_1_n_0\,
      Q => \DetectTsipMsgState__0\(0),
      R => \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => DetectTsipMsgState0,
      D => \FSM_sequential_DetectTsipMsgState[1]_i_1_n_0\,
      Q => \DetectTsipMsgState__0\(1),
      R => \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => DetectTsipMsgState0,
      D => \FSM_sequential_DetectTsipMsgState[2]_i_1_n_0\,
      Q => \DetectTsipMsgState__0\(2),
      R => \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => DetectTsipMsgState0,
      D => \FSM_sequential_DetectTsipMsgState[3]_i_3_n_0\,
      Q => \DetectTsipMsgState__0\(3),
      R => \FSM_sequential_DetectTsipMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_0\,
      CO(3 downto 2) => \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FSM_sequential_DetectTsipMsgState[3]_i_22_n_0\,
      S(0) => \FSM_sequential_DetectTsipMsgState[3]_i_23_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_0\,
      CO(2) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_1\,
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_21_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_DetectTsipMsgState[3]_i_25_n_0\,
      S(2) => \FSM_sequential_DetectTsipMsgState[3]_i_26_n_0\,
      S(1) => \FSM_sequential_DetectTsipMsgState[3]_i_27_n_0\,
      S(0) => \FSM_sequential_DetectTsipMsgState[3]_i_28_n_0\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_0\,
      CO(3 downto 2) => \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_29_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_FSM_sequential_DetectTsipMsgState_reg[3]_i_29_O_UNCONNECTED\(3),
      O(2 downto 0) => DetectTsipMsgState2(15 downto 13),
      S(3) => '0',
      S(2) => \TsipLength_DatReg_reg_n_0_[15]\,
      S(1) => \TsipLength_DatReg_reg_n_0_[14]\,
      S(0) => \TsipLength_DatReg_reg_n_0_[13]\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_0\,
      CO(3) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_0\,
      CO(2) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_1\,
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DetectTsipMsgState2(12 downto 9),
      S(3) => \TsipLength_DatReg_reg_n_0_[12]\,
      S(2) => \TsipLength_DatReg_reg_n_0_[11]\,
      S(1) => \TsipLength_DatReg_reg_n_0_[10]\,
      S(0) => \TsipLength_DatReg_reg_n_0_[9]\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_0\,
      CO(3) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_0\,
      CO(2) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_1\,
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DetectTsipMsgState2(8 downto 5),
      S(3) => \TsipLength_DatReg_reg_n_0_[8]\,
      S(2) => \TsipLength_DatReg_reg_n_0_[7]\,
      S(1) => \TsipLength_DatReg_reg_n_0_[6]\,
      S(0) => \TsipLength_DatReg_reg_n_0_[5]\
    );
\FSM_sequential_DetectTsipMsgState_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_0\,
      CO(2) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_1\,
      CO(1) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_2\,
      CO(0) => \FSM_sequential_DetectTsipMsgState_reg[3]_i_32_n_3\,
      CYINIT => \TsipLength_DatReg_reg_n_0_[0]\,
      DI(3 downto 1) => B"000",
      DI(0) => \TsipLength_DatReg_reg_n_0_[1]\,
      O(3 downto 0) => DetectTsipMsgState2(4 downto 1),
      S(3) => \TsipLength_DatReg_reg_n_0_[4]\,
      S(2) => \TsipLength_DatReg_reg_n_0_[3]\,
      S(1) => \TsipLength_DatReg_reg_n_0_[2]\,
      S(0) => \FSM_sequential_DetectTsipMsgState[3]_i_33_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808880FFF08880"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[0]_i_2_n_0\,
      I1 => UbxParseError_DatReg1370_out,
      I2 => \FSM_sequential_DetectUbxMsgState[0]_i_3_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[0]_i_4_n_0\,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I5 => \DetectUbxMsgState__0\(0),
      O => \FSM_sequential_DetectUbxMsgState[0]_i_1_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \DetectUbxMsgState__0\(2),
      O => \FSM_sequential_DetectUbxMsgState[0]_i_10_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[0]_i_5_n_0\,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \DetectUbxMsgState__0\(2),
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I5 => UbxParseError_DatReg1368_out,
      O => \FSM_sequential_DetectUbxMsgState[0]_i_2_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111115"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[2]_i_7_n_0\,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \FSM_sequential_DetectUbxMsgState[0]_i_6_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[0]_i_7_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[0]_i_8_n_0\,
      I5 => \FSM_sequential_DetectUbxMsgState[0]_i_9_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[0]_i_3_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888800000F00"
    )
        port map (
      I0 => in13,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => TsipEoF_DatReg_i_4_n_0,
      I3 => \FSM_sequential_DetectUbxMsgState[2]_i_6_n_0\,
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \DetectUbxMsgState__0\(3),
      O => \FSM_sequential_DetectUbxMsgState[0]_i_4_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      O => \FSM_sequential_DetectUbxMsgState[0]_i_5_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => p_1_in(1),
      O => \FSM_sequential_DetectUbxMsgState[0]_i_6_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in0,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \FSM_sequential_DetectUbxMsgState[0]_i_7_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \p_1_in__0\(1),
      I3 => p_1_in(0),
      O => \FSM_sequential_DetectUbxMsgState[0]_i_8_n_0\
    );
\FSM_sequential_DetectUbxMsgState[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AE00000000"
    )
        port map (
      I0 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I4 => \FSM_sequential_DetectUbxMsgState[0]_i_10_n_0\,
      I5 => UbxParseError_DatReg1370_out,
      O => \FSM_sequential_DetectUbxMsgState[0]_i_9_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_11_n_0\,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \FSM_sequential_DetectUbxMsgState[1]_i_2_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[1]_i_3_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_1_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA2FFFF"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg,
      I1 => \DetectUbxMsgState__0\(0),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[1]_i_5_n_0\,
      I5 => \FSM_sequential_DetectUbxMsgState[1]_i_6_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_2_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC4440CCCC"
    )
        port map (
      I0 => UbxParseError_DatReg1368_out,
      I1 => \FSM_sequential_DetectUbxMsgState[1]_i_7_n_0\,
      I2 => UbxParseError_DatReg1370_out,
      I3 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \FSM_sequential_DetectUbxMsgState[1]_i_8_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_3_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAFB"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      I4 => \FSM_sequential_DetectUbxMsgState[0]_i_8_n_0\,
      I5 => p_0_in0,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_5_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FF2FFFF0F"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\,
      I2 => p_1_in(1),
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      I4 => \MsgData_DatReg_reg_n_0_[6]\,
      I5 => \FSM_sequential_DetectUbxMsgState[1]_i_8_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_6_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFFFF00000000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg_reg_n_0,
      I1 => UbxParseError_DatReg2,
      I2 => \DetectUbxMsgState__0\(1),
      I3 => \DetectUbxMsgState__0\(0),
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectUbxMsgState[1]_i_7_n_0\
    );
\FSM_sequential_DetectUbxMsgState[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      O => \FSM_sequential_DetectUbxMsgState[1]_i_8_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAEEAAEEAA"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[2]_i_2_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[2]_i_3_n_0\,
      I2 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I3 => UbxParseError_DatReg1370_out,
      I4 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I5 => \FSM_sequential_DetectUbxMsgState[2]_i_5_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[2]_i_1_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[2]_i_6_n_0\,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => \FSM_sequential_DetectUbxMsgState[2]_i_7_n_0\,
      I3 => \DetectUbxMsgState__0\(1),
      I4 => \DetectUbxMsgState__0\(0),
      I5 => TsipEoF_DatReg_i_4_n_0,
      O => \FSM_sequential_DetectUbxMsgState[2]_i_2_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \DetectUbxMsgState__0\(3),
      O => \FSM_sequential_DetectUbxMsgState[2]_i_3_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I3 => TsipEoF_DatReg_i_4_n_0,
      O => UbxParseError_DatReg1370_out
    );
\FSM_sequential_DetectUbxMsgState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I5 => UbxParseError_DatReg1368_out,
      O => \FSM_sequential_DetectUbxMsgState[2]_i_5_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \FSM_sequential_DetectUbxMsgState[2]_i_6_n_0\
    );
\FSM_sequential_DetectUbxMsgState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(2),
      O => \FSM_sequential_DetectUbxMsgState[2]_i_7_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_3_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_4_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_5_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_6_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_7_n_0\,
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_8_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000000000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I4 => \DetectUbxMsgState__0\(0),
      I5 => UbxParseError_DatReg1370_out,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_10_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => in13,
      I2 => \DetectUbxMsgState__0\(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_11_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80808080808F8F8"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I2 => UbxParseError_DatReg1368_out,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => p_1_in(0),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_12_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3EC0000CFEF0000"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \p_1_in__0\(1),
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => p_1_in(0),
      I4 => UbxParseError_DatReg1368_out,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_13_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030303030A0A0A00"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_25_n_0\,
      I1 => UbxParseError_DatReg1365_out,
      I2 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I4 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I5 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_14_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000D00"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => p_1_in(0),
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => UbxParseError_DatReg1368_out,
      I4 => CheckMsg_UbxNavSat_DatReg_i_4_n_0,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_15_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(2),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_26_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_27_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_28_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_29_n_0\,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_5_n_0\,
      I5 => UbxParseError_DatReg2,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_17_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => \DetectUbxMsgState__0\(0),
      I2 => \DetectUbxMsgState__0\(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(5),
      I1 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I2 => UbxPayloadCount_CntReg(4),
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\,
      I4 => UbxPayloadCount_CntReg(3),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_19_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A800A800A800"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_9_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_10_n_0\,
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_11_n_0\,
      I5 => \DetectUbxMsgState__0\(3),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_2_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFAA"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_30_n_0\,
      I1 => UbxParseError_DatReg1372_out,
      I2 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(1),
      I4 => UbxParseError_DatReg1375_out,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_20_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000010FF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(3),
      I1 => UbxPayloadCount_CntReg(2),
      I2 => \UbxPayloadCount_CntReg[15]_i_10_n_0\,
      I3 => UbxPayloadCount_CntReg(4),
      I4 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I5 => UbxPayloadCount_CntReg(5),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_21_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => MsgDataValid_ValReg_reg_n_0,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_22_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007500FF00FF00FF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(2),
      I2 => \UbxPayloadCount_CntReg[15]_i_10_n_0\,
      I3 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I4 => UbxPayloadCount_CntReg(3),
      I5 => UbxPayloadCount_CntReg(5),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_23_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_24_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFBF"
    )
        port map (
      I0 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I1 => UbxParseError_DatReg_i_9_n_0,
      I2 => p_1_in(0),
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      I4 => \FSM_sequential_DetectUbxMsgState[0]_i_7_n_0\,
      I5 => p_1_in(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_25_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6F96F"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\,
      I1 => p_2_in(7),
      I2 => p_2_in(6),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\,
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_31_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_26_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_32_n_0\,
      I1 => p_2_in(2),
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_33_n_0\,
      I4 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\,
      I5 => p_2_in(5),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_27_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF3FFFC5FAFFFFF"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(1),
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_34_n_0\,
      I5 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_28_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C7D7D3C3C7DD7"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I1 => p_2_in(4),
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      I3 => p_2_in(2),
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_32_n_0\,
      I5 => p_2_in(3),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_29_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_12_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_13_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_14_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_15_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_3_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6676666666666666"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      I4 => \p_1_in__0\(1),
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_35_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_30_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_2_in(4),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(1),
      I4 => p_2_in(3),
      I5 => p_2_in(5),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_31_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(0),
      I1 => p_2_in(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_32_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(1),
      I2 => p_2_in(0),
      I3 => p_2_in(2),
      I4 => p_2_in(4),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_33_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      I1 => p_2_in(3),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_34_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => p_1_in(0),
      I2 => p_0_in0,
      I3 => p_15_in255_in,
      I4 => \MsgData_DatReg_reg_n_0_[5]\,
      I5 => p_1_in(1),
      O => \FSM_sequential_DetectUbxMsgState[3]_i_35_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => \DetectUbxMsgState__0\(0),
      I4 => MsgDataValid_ValReg_reg_n_0,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_4_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(0),
      I4 => UbxNavSat_Loop_DatReg_reg_n_0,
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_17_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_5_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF5555D5D55555"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \UbxPayloadCount_CntReg[15]_i_6_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\,
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_6_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000022F00000"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_19_n_0\,
      I1 => \DetectUbxMsgState__0\(0),
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_20_n_0\,
      I3 => \DetectUbxMsgState__0\(3),
      I4 => MsgDataValid_ValReg_reg_n_0,
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_7_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_21_n_0\,
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_22_n_0\,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_23_n_0\,
      I4 => \FSM_sequential_DetectUbxMsgState[3]_i_16_n_0\,
      I5 => \FSM_sequential_DetectUbxMsgState[3]_i_24_n_0\,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_8_n_0\
    );
\FSM_sequential_DetectUbxMsgState[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80FF8FFF80F"
    )
        port map (
      I0 => UbxParseError_DatReg2,
      I1 => UbxNavSat_Loop_DatReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(1),
      I4 => \DetectUbxMsgState__0\(3),
      I5 => in13,
      O => \FSM_sequential_DetectUbxMsgState[3]_i_9_n_0\
    );
\FSM_sequential_DetectUbxMsgState_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_DetectUbxMsgState[0]_i_1_n_0\,
      Q => \DetectUbxMsgState__0\(0)
    );
\FSM_sequential_DetectUbxMsgState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_DetectUbxMsgState[1]_i_1_n_0\,
      Q => \DetectUbxMsgState__0\(1)
    );
\FSM_sequential_DetectUbxMsgState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_DetectUbxMsgState[2]_i_1_n_0\,
      Q => \DetectUbxMsgState__0\(2)
    );
\FSM_sequential_DetectUbxMsgState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \FSM_sequential_DetectUbxMsgState[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_DetectUbxMsgState[3]_i_2_n_0\,
      Q => \DetectUbxMsgState__0\(3)
    );
\FSM_sequential_TaiConversionState_StaReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010100FEFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg[1]_i_4_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg[1]_i_3_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_1_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \FSM_sequential_TaiConversionState_StaReg[0]_i_2_n_0\,
      I5 => \TaiConversionState_StaReg__0\(0),
      O => \FSM_sequential_TaiConversionState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      I1 => \TaiConversionState_StaReg__0\(1),
      I2 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      O => \FSM_sequential_TaiConversionState_StaReg[0]_i_2_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg[1]_i_2_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_1_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg[1]_i_3_n_0\,
      I4 => \FSM_sequential_TaiConversionState_StaReg[1]_i_4_n_0\,
      I5 => \TaiConversionState_StaReg__0\(1),
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[28]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_10_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[27]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[26]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_11_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[24]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_12_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[30]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_14_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[28]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_15_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[27]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[26]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_16_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[24]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_17_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[30]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_19_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[28]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_20_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[27]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[26]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_21_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[24]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_22_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[23]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[22]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_24_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[20]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_25_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[19]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[18]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_26_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[16]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_27_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[23]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[22]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_29_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8800AF00"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(1),
      I1 => ClockTime_TimeJump_DatIn,
      I2 => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_3_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[20]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_30_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[19]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[18]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_31_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[16]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_32_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[23]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[22]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_34_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[20]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_35_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[19]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[18]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_36_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[16]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_37_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[14]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_39_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0F0000BB003300"
    )
        port map (
      I0 => TimeAdjustment_Second_DatReg10_out,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I5 => \TaiConversionState_StaReg__0\(0),
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_4_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[12]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_40_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[10]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_41_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[8]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_42_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[14]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_44_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[12]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_45_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[10]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_46_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[8]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_47_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[14]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_49_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[12]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_50_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[10]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_51_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[8]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_52_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[5]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \ToD_DatReg_reg[Day]\(4),
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_53_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Day]\(2),
      I2 => \ToD_DatReg_reg[Day]\(3),
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_54_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Day]\(0),
      I2 => \ToD_DatReg_reg[Day]\(1),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_55_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[6]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_56_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ToD_DatReg_reg[Day]\(4),
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[5]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_57_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Day]\(3),
      I1 => \ToD_DatReg_reg[Day]\(2),
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_58_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Day]\(1),
      I1 => \ToD_DatReg_reg[Day]\(0),
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_59_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Month]\(2),
      I2 => \ToD_DatReg_reg[Month]\(3),
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_60_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Month]\(0),
      I2 => \ToD_DatReg_reg[Month]\(1),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_61_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[6]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_62_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[5]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_63_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Month]\(3),
      I1 => \ToD_DatReg_reg[Month]\(2),
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_64_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Month]\(1),
      I1 => \ToD_DatReg_reg[Month]\(0),
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_65_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[5]\,
      I1 => \ToD_DatReg_reg[Minute]\(4),
      I2 => \ToD_DatReg_reg[Minute]\(5),
      I3 => \TimeCounter_CntReg_reg_n_0_[4]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_66_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Minute]\(2),
      I2 => \ToD_DatReg_reg[Minute]\(3),
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_67_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Minute]\(0),
      I2 => \ToD_DatReg_reg[Minute]\(1),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_68_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[6]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_69_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ToD_DatReg_reg[Minute]\(4),
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \ToD_DatReg_reg[Minute]\(5),
      I3 => \TimeCounter_CntReg_reg_n_0_[5]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_70_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Minute]\(3),
      I1 => \ToD_DatReg_reg[Minute]\(2),
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_71_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Minute]\(1),
      I1 => \ToD_DatReg_reg[Minute]\(0),
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_72_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[30]\,
      O => \FSM_sequential_TaiConversionState_StaReg[1]_i_9_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(1),
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg[2]_i_2_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_1_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg[0]_i_2_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg[2]_i_3_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg[2]_i_4_n_0\,
      I3 => \ToD_DatReg[Year][11]_i_2_n_0\,
      I4 => \FSM_sequential_TaiConversionState_StaReg[1]_i_3_n_0\,
      I5 => \FSM_sequential_TaiConversionState_StaReg[1]_i_4_n_0\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_2_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_3_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000002000000"
    )
        port map (
      I0 => \ToD_DatReg[Year][11]_i_4_n_0\,
      I1 => TaiConversionState_StaReg2323_out,
      I2 => TaiConversionState_StaReg2,
      I3 => \FSM_sequential_TaiConversionState_StaReg[2]_i_6_n_0\,
      I4 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\,
      I5 => \TimeCounter_CntReg[30]_i_3_n_0\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_4_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg[2]_i_7_n_0\,
      I1 => \ToD_DatReg[Year][11]_i_18_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_17_n_0\,
      I3 => \ToD_DatReg[Year][11]_i_16_n_0\,
      I4 => \ToD_DatReg[Year][11]_i_15_n_0\,
      I5 => \FSM_sequential_TaiConversionState_StaReg[2]_i_8_n_0\,
      O => TaiConversionState_StaReg2
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Valid]__0\,
      I1 => ClockTime_ValIn,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_6_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Hour_n_0_][2]\,
      I1 => \RxToD_DatReg_reg[Hour_n_0_][1]\,
      I2 => \RxToD_DatReg_reg[Hour_n_0_][0]\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_7_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEF"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Day_n_0_][1]\,
      I1 => \RxToD_DatReg_reg[Day_n_0_][2]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][3]\,
      I3 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      I4 => \RxToD_DatReg_reg[Month_n_0_][2]\,
      O => \FSM_sequential_TaiConversionState_StaReg[2]_i_8_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_TaiConversionState_StaReg[0]_i_1_n_0\,
      Q => \TaiConversionState_StaReg__0\(0)
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_TaiConversionState_StaReg[1]_i_1_n_0\,
      Q => \TaiConversionState_StaReg__0\(1)
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_29_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_30_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_31_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_32_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_34_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_35_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_36_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_37_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_39_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_40_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_41_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_42_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_44_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_45_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_46_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_47_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_49_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_50_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_51_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_52_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_53_n_0\,
      DI(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_54_n_0\,
      DI(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_55_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_56_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_57_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_58_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_59_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_60_n_0\,
      DI(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_61_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_62_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_63_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_64_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_65_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_66_n_0\,
      DI(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_67_n_0\,
      DI(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_68_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_69_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_70_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_71_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_72_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_9_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_10_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_11_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_12_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_13_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_14_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_15_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_16_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_17_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_18_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_19_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_20_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_21_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_22_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_23_n_0\,
      CO(3) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_0\,
      CO(2) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_1\,
      CO(1) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_2\,
      CO(0) => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_TaiConversionState_StaReg_reg[1]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_TaiConversionState_StaReg[1]_i_24_n_0\,
      S(2) => \FSM_sequential_TaiConversionState_StaReg[1]_i_25_n_0\,
      S(1) => \FSM_sequential_TaiConversionState_StaReg[1]_i_26_n_0\,
      S(0) => \FSM_sequential_TaiConversionState_StaReg[1]_i_27_n_0\
    );
\FSM_sequential_TaiConversionState_StaReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_TaiConversionState_StaReg[2]_i_1_n_0\,
      Q => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\
    );
\FSM_sequential_UartRxState_StaReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_UartRxState_StaReg[1]_i_2_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      O => \FSM_sequential_UartRxState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_UartRxState_StaReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F20"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(0),
      I1 => RxUart_DatReg,
      I2 => \FSM_sequential_UartRxState_StaReg[1]_i_2_n_0\,
      I3 => \UartRxState_StaReg__0\(1),
      O => \FSM_sequential_UartRxState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_UartRxState_StaReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECECECFCECECE"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(0),
      I1 => \ClksPerUartBitCounter_CntReg[13]_i_2_n_0\,
      I2 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      I4 => \UartRxState_StaReg__0\(1),
      I5 => \MsgData_DatReg[7]_i_2_n_0\,
      O => \FSM_sequential_UartRxState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_UartRxState_StaReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_UartRxState_StaReg[0]_i_1_n_0\,
      Q => \UartRxState_StaReg__0\(0)
    );
\FSM_sequential_UartRxState_StaReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \FSM_sequential_UartRxState_StaReg[1]_i_1_n_0\,
      Q => \UartRxState_StaReg__0\(1)
    );
\GnssTime_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC800C8"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => in20(0),
      O => \GnssTime_Second_DatReg[0]_i_1_n_0\
    );
\GnssTime_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(10),
      I4 => in20(10),
      I5 => \GnssTime_Second_DatReg[10]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[10]_i_1_n_0\
    );
\GnssTime_Second_DatReg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(10),
      I1 => in21(10),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[10]_i_2_n_0\
    );
\GnssTime_Second_DatReg[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      O => \GnssTime_Second_DatReg[10]_i_4_n_0\
    );
\GnssTime_Second_DatReg[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      O => \GnssTime_Second_DatReg[10]_i_5_n_0\
    );
\GnssTime_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(11),
      I4 => in20(11),
      I5 => \GnssTime_Second_DatReg[11]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_1_n_0\
    );
\GnssTime_Second_DatReg[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F70A08"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      I1 => \GnssTime_Second_DatReg[19]_i_18_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \TaiConversionState_StaReg__0\(0),
      I4 => \GnssTime_Second_DatReg[11]_i_16_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_10_n_0\
    );
\GnssTime_Second_DatReg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7778777777787878"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \GnssTime_Second_DatReg[11]_i_17_n_0\,
      I2 => \GnssTime_Second_DatReg[11]_i_18_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      I5 => \GnssTime_Second_DatReg[11]_i_19_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_11_n_0\
    );
\GnssTime_Second_DatReg[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[11]_i_12_n_0\
    );
\GnssTime_Second_DatReg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755555578AAAAAA8"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \GnssTime_Second_DatReg[15]_i_14_n_0\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      O => \GnssTime_Second_DatReg[11]_i_13_n_0\
    );
\GnssTime_Second_DatReg[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFA"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[11]_i_14_n_0\
    );
\GnssTime_Second_DatReg[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008300"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[11]_i_15_n_0\
    );
\GnssTime_Second_DatReg[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEEE11101110"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg[15]_i_12_n_0\,
      I3 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I4 => \GnssTime_Second_DatReg[15]_i_15_n_0\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      O => \GnssTime_Second_DatReg[11]_i_16_n_0\
    );
\GnssTime_Second_DatReg[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \GnssTime_Second_DatReg[23]_i_8_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(7),
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[11]_i_17_n_0\
    );
\GnssTime_Second_DatReg[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E700"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      I5 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_18_n_0\
    );
\GnssTime_Second_DatReg[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000AEBA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I5 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[11]_i_19_n_0\
    );
\GnssTime_Second_DatReg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(11),
      I1 => in21(11),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[11]_i_3_n_0\
    );
\GnssTime_Second_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000404000"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I2 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I5 => \GnssTime_Second_DatReg[11]_i_12_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_4_n_0\
    );
\GnssTime_Second_DatReg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I4 => \GnssTime_Second_DatReg[15]_i_12_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_5_n_0\
    );
\GnssTime_Second_DatReg[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3200"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \GnssTime_Second_DatReg[19]_i_18_n_0\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      O => \GnssTime_Second_DatReg[11]_i_6_n_0\
    );
\GnssTime_Second_DatReg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA0000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(7),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => p_1_out(12),
      I4 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      O => \GnssTime_Second_DatReg[11]_i_7_n_0\
    );
\GnssTime_Second_DatReg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF41FF0000BE00"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[11]_i_12_n_0\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      I4 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I5 => \GnssTime_Second_DatReg[11]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_8_n_0\
    );
\GnssTime_Second_DatReg[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555669A"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[11]_i_5_n_0\,
      I1 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I2 => \GnssTime_Second_DatReg[11]_i_14_n_0\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      I4 => \GnssTime_Second_DatReg[11]_i_15_n_0\,
      O => \GnssTime_Second_DatReg[11]_i_9_n_0\
    );
\GnssTime_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(12),
      I4 => in20(12),
      I5 => \GnssTime_Second_DatReg[12]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[12]_i_1_n_0\
    );
\GnssTime_Second_DatReg[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(12),
      I1 => in21(12),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[12]_i_3_n_0\
    );
\GnssTime_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(13),
      I4 => in20(13),
      I5 => \GnssTime_Second_DatReg[13]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[13]_i_1_n_0\
    );
\GnssTime_Second_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(13),
      I1 => in21(13),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[13]_i_2_n_0\
    );
\GnssTime_Second_DatReg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5AAAAAA2A"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      O => \GnssTime_Second_DatReg[13]_i_4_n_0\
    );
\GnssTime_Second_DatReg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5AAAAAA2A"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      O => \GnssTime_Second_DatReg[13]_i_5_n_0\
    );
\GnssTime_Second_DatReg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2A555555D5"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      O => \GnssTime_Second_DatReg[13]_i_6_n_0\
    );
\GnssTime_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(14),
      I4 => in20(14),
      I5 => \GnssTime_Second_DatReg[14]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[14]_i_1_n_0\
    );
\GnssTime_Second_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(14),
      I1 => in21(14),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[14]_i_2_n_0\
    );
\GnssTime_Second_DatReg[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      O => \GnssTime_Second_DatReg[14]_i_4_n_0\
    );
\GnssTime_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(15),
      I4 => in20(15),
      I5 => \GnssTime_Second_DatReg[15]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_1_n_0\
    );
\GnssTime_Second_DatReg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5556A955AA55AA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[15]_i_6_n_0\,
      I1 => \GnssTime_Second_DatReg[15]_i_18_n_0\,
      I2 => \GnssTime_Second_DatReg[15]_i_13_n_0\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      I4 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I5 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_10_n_0\
    );
\GnssTime_Second_DatReg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0008F707F8"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[23]_i_6_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      I4 => p_1_out(12),
      I5 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[15]_i_11_n_0\
    );
\GnssTime_Second_DatReg[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D3C"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[1]\,
      O => \GnssTime_Second_DatReg[15]_i_12_n_0\
    );
\GnssTime_Second_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      O => \GnssTime_Second_DatReg[15]_i_13_n_0\
    );
\GnssTime_Second_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[1]\,
      O => \GnssTime_Second_DatReg[15]_i_14_n_0\
    );
\GnssTime_Second_DatReg[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC23"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      O => \GnssTime_Second_DatReg[15]_i_15_n_0\
    );
\GnssTime_Second_DatReg[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[15]_i_16_n_0\
    );
\GnssTime_Second_DatReg[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \GnssTime_Second_DatReg[15]_i_12_n_0\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[15]_i_17_n_0\
    );
\GnssTime_Second_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[1]\,
      O => \GnssTime_Second_DatReg[15]_i_18_n_0\
    );
\GnssTime_Second_DatReg[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF343C"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I4 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => p_1_out(12)
    );
\GnssTime_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(15),
      I1 => in21(15),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[15]_i_3_n_0\
    );
\GnssTime_Second_DatReg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22320000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \GnssTime_Second_DatReg[15]_i_12_n_0\,
      I3 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      O => \GnssTime_Second_DatReg[15]_i_4_n_0\
    );
\GnssTime_Second_DatReg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808880"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I2 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I3 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I5 => \GnssTime_Second_DatReg[15]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_5_n_0\
    );
\GnssTime_Second_DatReg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33320000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I3 => \GnssTime_Second_DatReg[23]_i_8_n_0\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      O => \GnssTime_Second_DatReg[15]_i_6_n_0\
    );
\GnssTime_Second_DatReg[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \GnssTime_Second_DatReg[23]_i_6_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_7_n_0\
    );
\GnssTime_Second_DatReg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA6AA99556"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[15]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \GnssTime_Second_DatReg[15]_i_14_n_0\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      I5 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_8_n_0\
    );
\GnssTime_Second_DatReg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555595A55A5A9AAA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[15]_i_5_n_0\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      I3 => \GnssTime_Second_DatReg[15]_i_15_n_0\,
      I4 => \GnssTime_Second_DatReg[15]_i_16_n_0\,
      I5 => \GnssTime_Second_DatReg[15]_i_17_n_0\,
      O => \GnssTime_Second_DatReg[15]_i_9_n_0\
    );
\GnssTime_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(16),
      I4 => in20(16),
      I5 => \GnssTime_Second_DatReg[16]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[16]_i_1_n_0\
    );
\GnssTime_Second_DatReg[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(16),
      I1 => in21(16),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[16]_i_3_n_0\
    );
\GnssTime_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(17),
      I4 => in20(17),
      I5 => \GnssTime_Second_DatReg[17]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[17]_i_1_n_0\
    );
\GnssTime_Second_DatReg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(17),
      I1 => in21(17),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[17]_i_2_n_0\
    );
\GnssTime_Second_DatReg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2A555555D5"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      O => \GnssTime_Second_DatReg[17]_i_4_n_0\
    );
\GnssTime_Second_DatReg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5AAAAAA2A"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      O => \GnssTime_Second_DatReg[17]_i_5_n_0\
    );
\GnssTime_Second_DatReg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2A555555D5"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      O => \GnssTime_Second_DatReg[17]_i_6_n_0\
    );
\GnssTime_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(18),
      I4 => in20(18),
      I5 => \GnssTime_Second_DatReg[18]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[18]_i_1_n_0\
    );
\GnssTime_Second_DatReg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(18),
      I1 => in21(18),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[18]_i_2_n_0\
    );
\GnssTime_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(19),
      I4 => in20(19),
      I5 => \GnssTime_Second_DatReg[19]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_1_n_0\
    );
\GnssTime_Second_DatReg[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \GnssTime_Second_DatReg[19]_i_21_n_0\,
      I2 => \GnssTime_Second_DatReg[19]_i_22_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_10_n_0\
    );
\GnssTime_Second_DatReg[19]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F708"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_23_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      I2 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I3 => \GnssTime_Second_DatReg[19]_i_24_n_0\,
      I4 => \GnssTime_Second_DatReg[19]_i_25_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_11_n_0\
    );
\GnssTime_Second_DatReg[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      O => \GnssTime_Second_DatReg[19]_i_12_n_0\
    );
\GnssTime_Second_DatReg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_26_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_27_n_0\,
      I2 => LeapYear_DatReg_reg_n_0,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[6]\,
      I5 => \GnssTime_Second_DatReg[19]_i_28_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_13_n_0\
    );
\GnssTime_Second_DatReg[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[19]_i_14_n_0\
    );
\GnssTime_Second_DatReg[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0024"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[19]_i_15_n_0\
    );
\GnssTime_Second_DatReg[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[19]_i_16_n_0\
    );
\GnssTime_Second_DatReg[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[19]_i_17_n_0\
    );
\GnssTime_Second_DatReg[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[19]_i_18_n_0\
    );
\GnssTime_Second_DatReg[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAA02"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I5 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_19_n_0\
    );
\GnssTime_Second_DatReg[19]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C32"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_20_n_0\
    );
\GnssTime_Second_DatReg[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000410"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I5 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[19]_i_21_n_0\
    );
\GnssTime_Second_DatReg[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757777578A8888A8"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      O => \GnssTime_Second_DatReg[19]_i_22_n_0\
    );
\GnssTime_Second_DatReg[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFE"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[19]_i_23_n_0\
    );
\GnssTime_Second_DatReg[19]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444404"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[19]_i_24_n_0\
    );
\GnssTime_Second_DatReg[19]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA55BA98"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I2 => \GnssTime_Second_DatReg[19]_i_15_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[19]_i_25_n_0\
    );
\GnssTime_Second_DatReg[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[16]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[5]\,
      I5 => \TimeCounter_CntReg_reg_n_0_[4]\,
      O => \GnssTime_Second_DatReg[19]_i_26_n_0\
    );
\GnssTime_Second_DatReg[19]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[8]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[10]\,
      I4 => \GnssTime_Second_DatReg[19]_i_29_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_27_n_0\
    );
\GnssTime_Second_DatReg[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_30_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_31_n_0\,
      I2 => \TimeCounter_CntReg_reg_n_0_[30]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[18]\,
      I5 => \GnssTime_Second_DatReg[19]_i_32_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_28_n_0\
    );
\GnssTime_Second_DatReg[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[14]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[12]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[11]\,
      O => \GnssTime_Second_DatReg[19]_i_29_n_0\
    );
\GnssTime_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(19),
      I1 => in21(19),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[19]_i_3_n_0\
    );
\GnssTime_Second_DatReg[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[24]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[26]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[23]\,
      O => \GnssTime_Second_DatReg[19]_i_30_n_0\
    );
\GnssTime_Second_DatReg[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[20]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[22]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[19]\,
      O => \GnssTime_Second_DatReg[19]_i_31_n_0\
    );
\GnssTime_Second_DatReg[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[28]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[27]\,
      O => \GnssTime_Second_DatReg[19]_i_32_n_0\
    );
\GnssTime_Second_DatReg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A88A8A88A88A88"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_12_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I5 => \TimeCounter_CntReg_reg_n_0_[1]\,
      O => \GnssTime_Second_DatReg[19]_i_4_n_0\
    );
\GnssTime_Second_DatReg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800800800"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      I1 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I2 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I5 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_5_n_0\
    );
\GnssTime_Second_DatReg[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \GnssTime_Second_DatReg[19]_i_15_n_0\,
      I3 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      O => \GnssTime_Second_DatReg[19]_i_6_n_0\
    );
\GnssTime_Second_DatReg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444044404444440"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I5 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[19]_i_7_n_0\
    );
\GnssTime_Second_DatReg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555959A5AA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_4_n_0\,
      I1 => \GnssTime_Second_DatReg[19]_i_16_n_0\,
      I2 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I3 => \GnssTime_Second_DatReg[23]_i_8_n_0\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      I5 => \GnssTime_Second_DatReg[19]_i_17_n_0\,
      O => \GnssTime_Second_DatReg[19]_i_8_n_0\
    );
\GnssTime_Second_DatReg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878FFFF7778F0F0"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_18_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      I2 => \GnssTime_Second_DatReg[19]_i_19_n_0\,
      I3 => \GnssTime_Second_DatReg[19]_i_20_n_0\,
      I4 => \GnssTime_Second_DatReg[19]_i_14_n_0\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      O => \GnssTime_Second_DatReg[19]_i_9_n_0\
    );
\GnssTime_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE8600000E860"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg_reg_n_0_[1]\,
      I3 => in22(1),
      I4 => \TaiConversionState_StaReg__0\(1),
      I5 => in20(1),
      O => \GnssTime_Second_DatReg[1]_i_1_n_0\
    );
\GnssTime_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(20),
      I4 => in20(20),
      I5 => \GnssTime_Second_DatReg[20]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[20]_i_1_n_0\
    );
\GnssTime_Second_DatReg[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(20),
      I1 => in21(20),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[20]_i_3_n_0\
    );
\GnssTime_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(21),
      I4 => in20(21),
      I5 => \GnssTime_Second_DatReg[21]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[21]_i_1_n_0\
    );
\GnssTime_Second_DatReg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(21),
      I1 => in21(21),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[21]_i_2_n_0\
    );
\GnssTime_Second_DatReg[21]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      O => \GnssTime_Second_DatReg[21]_i_4_n_0\
    );
\GnssTime_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(22),
      I4 => in20(22),
      I5 => \GnssTime_Second_DatReg[22]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[22]_i_1_n_0\
    );
\GnssTime_Second_DatReg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(22),
      I1 => in21(22),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[22]_i_2_n_0\
    );
\GnssTime_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(23),
      I4 => in20(23),
      I5 => \GnssTime_Second_DatReg[23]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[23]_i_1_n_0\
    );
\GnssTime_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(23),
      I1 => in21(23),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[23]_i_3_n_0\
    );
\GnssTime_Second_DatReg[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg[23]_i_6_n_0\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      O => \GnssTime_Second_DatReg[23]_i_4_n_0\
    );
\GnssTime_Second_DatReg[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[23]_i_7_n_0\,
      I1 => \GnssTime_Second_DatReg[23]_i_8_n_0\,
      I2 => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      O => \GnssTime_Second_DatReg[23]_i_5_n_0\
    );
\GnssTime_Second_DatReg[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF777E"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I4 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      O => \GnssTime_Second_DatReg[23]_i_6_n_0\
    );
\GnssTime_Second_DatReg[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[19]_i_13_n_0\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[23]_i_7_n_0\
    );
\GnssTime_Second_DatReg[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C3C"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[2]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[1]\,
      O => \GnssTime_Second_DatReg[23]_i_8_n_0\
    );
\GnssTime_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(24),
      I4 => in20(24),
      I5 => \GnssTime_Second_DatReg[24]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[24]_i_1_n_0\
    );
\GnssTime_Second_DatReg[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(24),
      I1 => in21(24),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[24]_i_3_n_0\
    );
\GnssTime_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(25),
      I4 => in20(25),
      I5 => \GnssTime_Second_DatReg[25]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[25]_i_1_n_0\
    );
\GnssTime_Second_DatReg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(25),
      I1 => in21(25),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[25]_i_2_n_0\
    );
\GnssTime_Second_DatReg[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      O => \GnssTime_Second_DatReg[25]_i_4_n_0\
    );
\GnssTime_Second_DatReg[25]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      O => \GnssTime_Second_DatReg[25]_i_5_n_0\
    );
\GnssTime_Second_DatReg[25]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      O => \GnssTime_Second_DatReg[25]_i_6_n_0\
    );
\GnssTime_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(26),
      I4 => in20(26),
      I5 => \GnssTime_Second_DatReg[26]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[26]_i_1_n_0\
    );
\GnssTime_Second_DatReg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(26),
      I1 => in21(26),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[26]_i_2_n_0\
    );
\GnssTime_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(27),
      I4 => in20(27),
      I5 => \GnssTime_Second_DatReg[27]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[27]_i_1_n_0\
    );
\GnssTime_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(27),
      I1 => in21(27),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[27]_i_3_n_0\
    );
\GnssTime_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(28),
      I4 => in20(28),
      I5 => \GnssTime_Second_DatReg[28]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[28]_i_1_n_0\
    );
\GnssTime_Second_DatReg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(28),
      I1 => in21(28),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[28]_i_3_n_0\
    );
\GnssTime_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(29),
      I4 => in20(29),
      I5 => \GnssTime_Second_DatReg[29]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[29]_i_1_n_0\
    );
\GnssTime_Second_DatReg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(29),
      I1 => in21(29),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[29]_i_2_n_0\
    );
\GnssTime_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE8600000E860"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      I3 => in22(2),
      I4 => \TaiConversionState_StaReg__0\(1),
      I5 => in20(2),
      O => \GnssTime_Second_DatReg[2]_i_1_n_0\
    );
\GnssTime_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(30),
      I4 => in20(30),
      I5 => \GnssTime_Second_DatReg[30]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[30]_i_1_n_0\
    );
\GnssTime_Second_DatReg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(30),
      I1 => in21(30),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[30]_i_2_n_0\
    );
\GnssTime_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \ToD_DatReg[Year][11]_i_1_n_0\,
      I4 => \GnssTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \GnssTime_Second_DatReg[31]_i_5_n_0\,
      O => GnssTime_Second_DatReg
    );
\GnssTime_Second_DatReg[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[30]\,
      O => \GnssTime_Second_DatReg[31]_i_10_n_0\
    );
\GnssTime_Second_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[28]\,
      O => \GnssTime_Second_DatReg[31]_i_11_n_0\
    );
\GnssTime_Second_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[27]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[26]\,
      O => \GnssTime_Second_DatReg[31]_i_12_n_0\
    );
\GnssTime_Second_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[24]\,
      O => \GnssTime_Second_DatReg[31]_i_13_n_0\
    );
\GnssTime_Second_DatReg[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[23]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[22]\,
      O => \GnssTime_Second_DatReg[31]_i_17_n_0\
    );
\GnssTime_Second_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[20]\,
      O => \GnssTime_Second_DatReg[31]_i_18_n_0\
    );
\GnssTime_Second_DatReg[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[19]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[18]\,
      O => \GnssTime_Second_DatReg[31]_i_19_n_0\
    );
\GnssTime_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(31),
      I4 => in20(31),
      I5 => \GnssTime_Second_DatReg[31]_i_8_n_0\,
      O => \GnssTime_Second_DatReg[31]_i_2_n_0\
    );
\GnssTime_Second_DatReg[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[16]\,
      O => \GnssTime_Second_DatReg[31]_i_20_n_0\
    );
\GnssTime_Second_DatReg[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[14]\,
      O => \GnssTime_Second_DatReg[31]_i_22_n_0\
    );
\GnssTime_Second_DatReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[12]\,
      O => \GnssTime_Second_DatReg[31]_i_23_n_0\
    );
\GnssTime_Second_DatReg[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[10]\,
      O => \GnssTime_Second_DatReg[31]_i_24_n_0\
    );
\GnssTime_Second_DatReg[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[8]\,
      O => \GnssTime_Second_DatReg[31]_i_25_n_0\
    );
\GnssTime_Second_DatReg[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[5]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \ToD_DatReg_reg[Hour]\(4),
      O => \GnssTime_Second_DatReg[31]_i_26_n_0\
    );
\GnssTime_Second_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Hour]\(2),
      I2 => \ToD_DatReg_reg[Hour]\(3),
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[31]_i_27_n_0\
    );
\GnssTime_Second_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Hour]\(0),
      I2 => \ToD_DatReg_reg[Hour]\(1),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[31]_i_28_n_0\
    );
\GnssTime_Second_DatReg[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[6]\,
      O => \GnssTime_Second_DatReg[31]_i_29_n_0\
    );
\GnssTime_Second_DatReg[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ToD_DatReg_reg[Hour]\(4),
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \TimeCounter_CntReg_reg_n_0_[5]\,
      O => \GnssTime_Second_DatReg[31]_i_30_n_0\
    );
\GnssTime_Second_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Hour]\(3),
      I1 => \ToD_DatReg_reg[Hour]\(2),
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[31]_i_31_n_0\
    );
\GnssTime_Second_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Hour]\(1),
      I1 => \ToD_DatReg_reg[Hour]\(0),
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \GnssTime_Second_DatReg[31]_i_32_n_0\
    );
\GnssTime_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3200"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      I3 => \TaiConversionState_StaReg__0\(1),
      O => \GnssTime_Second_DatReg[31]_i_4_n_0\
    );
\GnssTime_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      I4 => \TaiConversionState_StaReg__0\(0),
      I5 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[31]_i_5_n_0\
    );
\GnssTime_Second_DatReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(31),
      I1 => in21(31),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[31]_i_8_n_0\
    );
\GnssTime_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(3),
      I4 => in20(3),
      I5 => \GnssTime_Second_DatReg[3]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[3]_i_1_n_0\
    );
\GnssTime_Second_DatReg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11EF0F0F0F0"
    )
        port map (
      I0 => \ToD_DatReg_reg[Second]\(0),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \GnssTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \ToD_DatReg_reg[Second]\(1),
      I4 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(1),
      I5 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_10_n_0\
    );
\GnssTime_Second_DatReg[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69AA"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ToD_DatReg_reg[Second]\(0),
      I2 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(0),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_11_n_0\
    );
\GnssTime_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      I1 => in21(3),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[3]_i_3_n_0\
    );
\GnssTime_Second_DatReg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      I1 => \ToD_DatReg_reg[Second]\(2),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(2),
      O => \GnssTime_Second_DatReg[3]_i_4_n_0\
    );
\GnssTime_Second_DatReg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Second]\(1),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(1),
      O => \GnssTime_Second_DatReg[3]_i_5_n_0\
    );
\GnssTime_Second_DatReg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ToD_DatReg_reg[Second]\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_6_n_0\
    );
\GnssTime_Second_DatReg[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \ToD_DatReg_reg[Second]\(0),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_7_n_0\
    );
\GnssTime_Second_DatReg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[3]_i_4_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      I2 => \ToD_DatReg_reg[Second]\(3),
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(3),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_8_n_0\
    );
\GnssTime_Second_DatReg[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[3]_i_5_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      I2 => \ToD_DatReg_reg[Second]\(2),
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(2),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[3]_i_9_n_0\
    );
\GnssTime_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(4),
      I4 => in20(4),
      I5 => \GnssTime_Second_DatReg[4]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[4]_i_1_n_0\
    );
\GnssTime_Second_DatReg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      I1 => in21(4),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[4]_i_3_n_0\
    );
\GnssTime_Second_DatReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      O => \GnssTime_Second_DatReg[4]_i_4_n_0\
    );
\GnssTime_Second_DatReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      O => \GnssTime_Second_DatReg[4]_i_5_n_0\
    );
\GnssTime_Second_DatReg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[4]_i_6_n_0\
    );
\GnssTime_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(5),
      I4 => in20(5),
      I5 => \GnssTime_Second_DatReg[5]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[5]_i_1_n_0\
    );
\GnssTime_Second_DatReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      I1 => in21(5),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[5]_i_2_n_0\
    );
\GnssTime_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(6),
      I4 => in20(6),
      I5 => \GnssTime_Second_DatReg[6]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[6]_i_1_n_0\
    );
\GnssTime_Second_DatReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(6),
      I1 => in21(6),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[6]_i_2_n_0\
    );
\GnssTime_Second_DatReg[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      O => \GnssTime_Second_DatReg[6]_i_4_n_0\
    );
\GnssTime_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(7),
      I4 => in20(7),
      I5 => \GnssTime_Second_DatReg[7]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[7]_i_1_n_0\
    );
\GnssTime_Second_DatReg[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[7]_i_6_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      I2 => \ToD_DatReg_reg[Second]\(5),
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(5),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[7]_i_10_n_0\
    );
\GnssTime_Second_DatReg[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[7]_i_7_n_0\,
      I1 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \ToD_DatReg_reg[Second]\(4),
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(4),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[7]_i_11_n_0\
    );
\GnssTime_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(7),
      I1 => in21(7),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[7]_i_3_n_0\
    );
\GnssTime_Second_DatReg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(6),
      O => \GnssTime_Second_DatReg[7]_i_4_n_0\
    );
\GnssTime_Second_DatReg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      I1 => \ToD_DatReg_reg[Second]\(5),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(5),
      O => \GnssTime_Second_DatReg[7]_i_5_n_0\
    );
\GnssTime_Second_DatReg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \ToD_DatReg_reg[Second]\(4),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(4),
      O => \GnssTime_Second_DatReg[7]_i_6_n_0\
    );
\GnssTime_Second_DatReg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E080"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Second]\(3),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(3),
      O => \GnssTime_Second_DatReg[7]_i_7_n_0\
    );
\GnssTime_Second_DatReg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A596A5A5A596A55A"
    )
        port map (
      I0 => \GnssTime_Second_DatReg[7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(7),
      I2 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      I3 => \TaiConversionState_StaReg__0\(0),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I5 => p_1_out(12),
      O => \GnssTime_Second_DatReg[7]_i_8_n_0\
    );
\GnssTime_Second_DatReg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E8FF00FF00"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(5),
      I1 => \ToD_DatReg_reg[Second]\(5),
      I2 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      I3 => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      I4 => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(6),
      I5 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \GnssTime_Second_DatReg[7]_i_9_n_0\
    );
\GnssTime_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(8),
      I4 => in20(8),
      I5 => \GnssTime_Second_DatReg[8]_i_3_n_0\,
      O => \GnssTime_Second_DatReg[8]_i_1_n_0\
    );
\GnssTime_Second_DatReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(8),
      I1 => in21(8),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[8]_i_3_n_0\
    );
\GnssTime_Second_DatReg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      O => \GnssTime_Second_DatReg[8]_i_4_n_0\
    );
\GnssTime_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F00800"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => in22(9),
      I4 => in20(9),
      I5 => \GnssTime_Second_DatReg[9]_i_2_n_0\,
      O => \GnssTime_Second_DatReg[9]_i_1_n_0\
    );
\GnssTime_Second_DatReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => in19(9),
      I1 => in21(9),
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \GnssTime_Second_DatReg[9]_i_2_n_0\
    );
\GnssTime_Second_DatReg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5AAAAAA2A"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      O => \GnssTime_Second_DatReg[9]_i_4_n_0\
    );
\GnssTime_Second_DatReg[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      O => \GnssTime_Second_DatReg[9]_i_5_n_0\
    );
\GnssTime_Second_DatReg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5AAAAAA2A"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I5 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      O => \GnssTime_Second_DatReg[9]_i_6_n_0\
    );
\GnssTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[0]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[0]\
    );
\GnssTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[10]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[10]\
    );
\GnssTime_Second_DatReg_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[6]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[10]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[10]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[10]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => in21(10 downto 7),
      S(3) => \GnssTime_Second_DatReg[10]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg[10]_i_5_n_0\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[7]\
    );
\GnssTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[11]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[11]\
    );
\GnssTime_Second_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg[11]_i_4_n_0\,
      DI(2) => \GnssTime_Second_DatReg[11]_i_5_n_0\,
      DI(1) => \GnssTime_Second_DatReg[11]_i_6_n_0\,
      DI(0) => \GnssTime_Second_DatReg[11]_i_7_n_0\,
      O(3 downto 0) => in20(11 downto 8),
      S(3) => \GnssTime_Second_DatReg[11]_i_8_n_0\,
      S(2) => \GnssTime_Second_DatReg[11]_i_9_n_0\,
      S(1) => \GnssTime_Second_DatReg[11]_i_10_n_0\,
      S(0) => \GnssTime_Second_DatReg[11]_i_11_n_0\
    );
\GnssTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[12]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[12]\
    );
\GnssTime_Second_DatReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[8]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[12]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[12]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[12]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in22(12 downto 9),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[9]\
    );
\GnssTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[13]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[13]\
    );
\GnssTime_Second_DatReg_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[9]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[13]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[13]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[13]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      DI(1) => '0',
      DI(0) => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      O(3 downto 0) => in19(13 downto 10),
      S(3) => \GnssTime_Second_DatReg[13]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg[13]_i_5_n_0\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      S(0) => \GnssTime_Second_DatReg[13]_i_6_n_0\
    );
\GnssTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[14]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[14]\
    );
\GnssTime_Second_DatReg_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[10]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[14]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[14]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[14]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      O(3 downto 0) => in21(14 downto 11),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      S(0) => \GnssTime_Second_DatReg[14]_i_4_n_0\
    );
\GnssTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[15]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[15]\
    );
\GnssTime_Second_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg[15]_i_4_n_0\,
      DI(2) => \GnssTime_Second_DatReg[15]_i_5_n_0\,
      DI(1) => \GnssTime_Second_DatReg[15]_i_6_n_0\,
      DI(0) => \GnssTime_Second_DatReg[15]_i_7_n_0\,
      O(3 downto 0) => in20(15 downto 12),
      S(3) => \GnssTime_Second_DatReg[15]_i_8_n_0\,
      S(2) => \GnssTime_Second_DatReg[15]_i_9_n_0\,
      S(1) => \GnssTime_Second_DatReg[15]_i_10_n_0\,
      S(0) => \GnssTime_Second_DatReg[15]_i_11_n_0\
    );
\GnssTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[16]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[16]\
    );
\GnssTime_Second_DatReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[12]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[16]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[16]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[16]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in22(16 downto 13),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[13]\
    );
\GnssTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[17]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[17]\
    );
\GnssTime_Second_DatReg_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[13]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[17]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[17]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[17]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      DI(0) => '0',
      O(3 downto 0) => in19(17 downto 14),
      S(3) => \GnssTime_Second_DatReg[17]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg[17]_i_5_n_0\,
      S(1) => \GnssTime_Second_DatReg[17]_i_6_n_0\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[14]\
    );
\GnssTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[18]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[18]\
    );
\GnssTime_Second_DatReg_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[14]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[18]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[18]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[18]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[18]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(18 downto 15),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[15]\
    );
\GnssTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[19]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[19]\
    );
\GnssTime_Second_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg[19]_i_4_n_0\,
      DI(2) => \GnssTime_Second_DatReg[19]_i_5_n_0\,
      DI(1) => \GnssTime_Second_DatReg[19]_i_6_n_0\,
      DI(0) => \GnssTime_Second_DatReg[19]_i_7_n_0\,
      O(3 downto 0) => in20(19 downto 16),
      S(3) => \GnssTime_Second_DatReg[19]_i_8_n_0\,
      S(2) => \GnssTime_Second_DatReg[19]_i_9_n_0\,
      S(1) => \GnssTime_Second_DatReg[19]_i_10_n_0\,
      S(0) => \GnssTime_Second_DatReg[19]_i_11_n_0\
    );
\GnssTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[1]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[1]\
    );
\GnssTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[20]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[20]\
    );
\GnssTime_Second_DatReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[16]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[20]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[20]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[20]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in22(20 downto 17),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[17]\
    );
\GnssTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[21]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[21]\
    );
\GnssTime_Second_DatReg_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[17]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[21]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[21]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[21]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[21]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => in19(21 downto 18),
      S(3) => \GnssTime_Second_DatReg[21]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[18]\
    );
\GnssTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[22]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[22]\
    );
\GnssTime_Second_DatReg_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[18]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[22]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[22]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[22]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(22 downto 19),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[19]\
    );
\GnssTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[23]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[23]\
    );
\GnssTime_Second_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => in20(23 downto 20),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      S(1) => \GnssTime_Second_DatReg[23]_i_4_n_0\,
      S(0) => \GnssTime_Second_DatReg[23]_i_5_n_0\
    );
\GnssTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[24]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[24]\
    );
\GnssTime_Second_DatReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[20]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[24]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[24]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[24]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in22(24 downto 21),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[21]\
    );
\GnssTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[25]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[25]\
    );
\GnssTime_Second_DatReg_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[21]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[25]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[25]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[25]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[25]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      DI(0) => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      O(3 downto 0) => in19(25 downto 22),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[25]\,
      S(2) => \GnssTime_Second_DatReg[25]_i_4_n_0\,
      S(1) => \GnssTime_Second_DatReg[25]_i_5_n_0\,
      S(0) => \GnssTime_Second_DatReg[25]_i_6_n_0\
    );
\GnssTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[26]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[26]\
    );
\GnssTime_Second_DatReg_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[22]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[26]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[26]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[26]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(26 downto 23),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[26]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[25]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[23]\
    );
\GnssTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[27]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[27]\
    );
\GnssTime_Second_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(27 downto 24),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[27]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[26]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[25]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[24]\
    );
\GnssTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[28]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[28]\
    );
\GnssTime_Second_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[24]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[28]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in22(28 downto 25),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[28]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[27]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[26]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[25]\
    );
\GnssTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[29]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[29]\
    );
\GnssTime_Second_DatReg_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[25]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[29]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[29]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[29]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[29]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(29 downto 26),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[29]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[28]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[27]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[26]\
    );
\GnssTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[2]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[2]\
    );
\GnssTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[30]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[30]\
    );
\GnssTime_Second_DatReg_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[26]_i_3_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[30]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[30]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[30]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(30 downto 27),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[30]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[29]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[28]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[27]\
    );
\GnssTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[31]_i_2_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[31]\
    );
\GnssTime_Second_DatReg_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[29]_i_3_n_0\,
      CO(3 downto 1) => \NLW_GnssTime_Second_DatReg_reg[31]_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_GnssTime_Second_DatReg_reg[31]_i_14_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in19(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[31]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[30]\
    );
\GnssTime_Second_DatReg_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[30]_i_3_n_0\,
      CO(3 downto 0) => \NLW_GnssTime_Second_DatReg_reg[31]_i_15_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_GnssTime_Second_DatReg_reg[31]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => in21(31),
      S(3 downto 1) => B"000",
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[31]\
    );
\GnssTime_Second_DatReg_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[31]_i_21_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[31]_i_16_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[31]_i_16_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_16_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GnssTime_Second_DatReg_reg[31]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \GnssTime_Second_DatReg[31]_i_22_n_0\,
      S(2) => \GnssTime_Second_DatReg[31]_i_23_n_0\,
      S(1) => \GnssTime_Second_DatReg[31]_i_24_n_0\,
      S(0) => \GnssTime_Second_DatReg[31]_i_25_n_0\
    );
\GnssTime_Second_DatReg_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GnssTime_Second_DatReg_reg[31]_i_21_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[31]_i_21_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_21_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GnssTime_Second_DatReg[31]_i_26_n_0\,
      DI(1) => \GnssTime_Second_DatReg[31]_i_27_n_0\,
      DI(0) => \GnssTime_Second_DatReg[31]_i_28_n_0\,
      O(3 downto 0) => \NLW_GnssTime_Second_DatReg_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \GnssTime_Second_DatReg[31]_i_29_n_0\,
      S(2) => \GnssTime_Second_DatReg[31]_i_30_n_0\,
      S(1) => \GnssTime_Second_DatReg[31]_i_31_n_0\,
      S(0) => \GnssTime_Second_DatReg[31]_i_32_n_0\
    );
\GnssTime_Second_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[31]_i_9_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[31]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GnssTime_Second_DatReg_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GnssTime_Second_DatReg[31]_i_10_n_0\,
      S(2) => \GnssTime_Second_DatReg[31]_i_11_n_0\,
      S(1) => \GnssTime_Second_DatReg[31]_i_12_n_0\,
      S(0) => \GnssTime_Second_DatReg[31]_i_13_n_0\
    );
\GnssTime_Second_DatReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_GnssTime_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_6_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_GnssTime_Second_DatReg_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => in22(31 downto 29),
      S(3) => '0',
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[31]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[30]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[29]\
    );
\GnssTime_Second_DatReg_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_GnssTime_Second_DatReg_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \GnssTime_Second_DatReg_reg[31]_i_7_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_7_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(31 downto 28),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[31]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[30]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[29]\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[28]\
    );
\GnssTime_Second_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[31]_i_16_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[31]_i_9_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GnssTime_Second_DatReg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \GnssTime_Second_DatReg[31]_i_17_n_0\,
      S(2) => \GnssTime_Second_DatReg[31]_i_18_n_0\,
      S(1) => \GnssTime_Second_DatReg[31]_i_19_n_0\,
      S(0) => \GnssTime_Second_DatReg[31]_i_20_n_0\
    );
\GnssTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[3]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[3]\
    );
\GnssTime_Second_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GnssTime_Second_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg[3]_i_4_n_0\,
      DI(2) => \GnssTime_Second_DatReg[3]_i_5_n_0\,
      DI(1) => \GnssTime_Second_DatReg[3]_i_6_n_0\,
      DI(0) => \GnssTime_Second_DatReg[3]_i_7_n_0\,
      O(3 downto 0) => in20(3 downto 0),
      S(3) => \GnssTime_Second_DatReg[3]_i_8_n_0\,
      S(2) => \GnssTime_Second_DatReg[3]_i_9_n_0\,
      S(1) => \GnssTime_Second_DatReg[3]_i_10_n_0\,
      S(0) => \GnssTime_Second_DatReg[3]_i_11_n_0\
    );
\GnssTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[4]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[4]\
    );
\GnssTime_Second_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GnssTime_Second_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 0) => in22(4 downto 1),
      S(3) => \GnssTime_Second_DatReg[4]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg[4]_i_5_n_0\,
      S(1) => \GnssTime_Second_DatReg[4]_i_6_n_0\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[1]\
    );
\GnssTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[5]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[5]\
    );
\GnssTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[6]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[6]\
    );
\GnssTime_Second_DatReg_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GnssTime_Second_DatReg_reg[6]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[6]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[6]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      DI(0) => '0',
      O(3 downto 0) => in21(6 downto 3),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      S(1) => \GnssTime_Second_DatReg[6]_i_4_n_0\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[3]\
    );
\GnssTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[7]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[7]\
    );
\GnssTime_Second_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg[7]_i_4_n_0\,
      DI(2) => \GnssTime_Second_DatReg[7]_i_5_n_0\,
      DI(1) => \GnssTime_Second_DatReg[7]_i_6_n_0\,
      DI(0) => \GnssTime_Second_DatReg[7]_i_7_n_0\,
      O(3 downto 0) => in20(7 downto 4),
      S(3) => \GnssTime_Second_DatReg[7]_i_8_n_0\,
      S(2) => \GnssTime_Second_DatReg[7]_i_9_n_0\,
      S(1) => \GnssTime_Second_DatReg[7]_i_10_n_0\,
      S(0) => \GnssTime_Second_DatReg[7]_i_11_n_0\
    );
\GnssTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[8]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[8]\
    );
\GnssTime_Second_DatReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GnssTime_Second_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \GnssTime_Second_DatReg_reg[8]_i_2_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[8]_i_2_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[8]_i_2_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      O(3 downto 0) => in22(8 downto 5),
      S(3) => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      S(2) => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      S(1) => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      S(0) => \GnssTime_Second_DatReg[8]_i_4_n_0\
    );
\GnssTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => GnssTime_Second_DatReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \GnssTime_Second_DatReg[9]_i_1_n_0\,
      Q => \GnssTime_Second_DatReg_reg_n_0_[9]\
    );
\GnssTime_Second_DatReg_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GnssTime_Second_DatReg_reg[9]_i_3_n_0\,
      CO(2) => \GnssTime_Second_DatReg_reg[9]_i_3_n_1\,
      CO(1) => \GnssTime_Second_DatReg_reg[9]_i_3_n_2\,
      CO(0) => \GnssTime_Second_DatReg_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      DI(2) => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      DI(1) => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      DI(0) => '0',
      O(3 downto 0) => in19(9 downto 6),
      S(3) => \GnssTime_Second_DatReg[9]_i_4_n_0\,
      S(2) => \GnssTime_Second_DatReg[9]_i_5_n_0\,
      S(1) => \GnssTime_Second_DatReg[9]_i_6_n_0\,
      S(0) => \GnssTime_Second_DatReg_reg_n_0_[6]\
    );
LeapYear_DatReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => LeapYear_DatReg_i_2_n_0,
      I1 => LeapYear_DatReg_i_3_n_0,
      I2 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      I3 => LeapYear_DatReg_i_4_n_0,
      I4 => LeapYear_DatReg_reg_n_0,
      O => LeapYear_DatReg_i_1_n_0
    );
LeapYear_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I1 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I2 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_100_Counter_CntReg[5]_i_2_n_0\,
      I4 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I5 => \TaiConversionState_StaReg__0\(0),
      O => LeapYear_DatReg_i_2_n_0
    );
LeapYear_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C88888800000000"
    )
        port map (
      I0 => \ToD_DatReg[Year][11]_i_4_n_0\,
      I1 => \ToD_DatReg[Year][11]_i_3_n_0\,
      I2 => RxToDValid_ValOldReg,
      I3 => RxToDValid_ValReg_reg_n_0,
      I4 => p_15_in255_in,
      I5 => \ToD_DatReg[Year][11]_i_2_n_0\,
      O => LeapYear_DatReg_i_3_n_0
    );
LeapYear_DatReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \TaiConversionState_StaReg__0\(1),
      O => LeapYear_DatReg_i_4_n_0
    );
LeapYear_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => LeapYear_DatReg_i_1_n_0,
      Q => LeapYear_DatReg_reg_n_0
    );
\MillisecondCounter_CntReg[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(16),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[13]_i_2_n_0\
    );
\MillisecondCounter_CntReg[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(15),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[13]_i_3_n_0\
    );
\MillisecondCounter_CntReg[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(14),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[13]_i_4_n_0\
    );
\MillisecondCounter_CntReg[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(13),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[13]_i_5_n_0\
    );
\MillisecondCounter_CntReg[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(19),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[17]_i_2_n_0\
    );
\MillisecondCounter_CntReg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(18),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[17]_i_3_n_0\
    );
\MillisecondCounter_CntReg[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(17),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[17]_i_4_n_0\
    );
\MillisecondCounter_CntReg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(4),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[2]_i_2_n_0\
    );
\MillisecondCounter_CntReg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(2),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[2]_i_3_n_0\
    );
\MillisecondCounter_CntReg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(4),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[2]_i_4_n_0\
    );
\MillisecondCounter_CntReg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(3),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[2]_i_5_n_0\
    );
\MillisecondCounter_CntReg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(2),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[2]_i_6_n_0\
    );
\MillisecondCounter_CntReg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(8),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[5]_i_2_n_0\
    );
\MillisecondCounter_CntReg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(7),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[5]_i_3_n_0\
    );
\MillisecondCounter_CntReg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[5]_i_4_n_0\
    );
\MillisecondCounter_CntReg[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(5),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[5]_i_5_n_0\
    );
\MillisecondCounter_CntReg[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(12),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[9]_i_2_n_0\
    );
\MillisecondCounter_CntReg[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(11),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[9]_i_3_n_0\
    );
\MillisecondCounter_CntReg[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(10),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[9]_i_4_n_0\
    );
\MillisecondCounter_CntReg[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(9),
      I1 => MillisecondFlag_EvtReg_i_1_n_0,
      O => \MillisecondCounter_CntReg[9]_i_5_n_0\
    );
\MillisecondCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[9]_i_1_n_6\,
      Q => MillisecondCounter_CntReg_reg(10)
    );
\MillisecondCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[9]_i_1_n_5\,
      Q => MillisecondCounter_CntReg_reg(11)
    );
\MillisecondCounter_CntReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[9]_i_1_n_4\,
      Q => MillisecondCounter_CntReg_reg(12)
    );
\MillisecondCounter_CntReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[13]_i_1_n_7\,
      Q => MillisecondCounter_CntReg_reg(13)
    );
\MillisecondCounter_CntReg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[9]_i_1_n_0\,
      CO(3) => \MillisecondCounter_CntReg_reg[13]_i_1_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[13]_i_1_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[13]_i_1_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \MillisecondCounter_CntReg_reg[13]_i_1_n_4\,
      O(2) => \MillisecondCounter_CntReg_reg[13]_i_1_n_5\,
      O(1) => \MillisecondCounter_CntReg_reg[13]_i_1_n_6\,
      O(0) => \MillisecondCounter_CntReg_reg[13]_i_1_n_7\,
      S(3) => \MillisecondCounter_CntReg[13]_i_2_n_0\,
      S(2) => \MillisecondCounter_CntReg[13]_i_3_n_0\,
      S(1) => \MillisecondCounter_CntReg[13]_i_4_n_0\,
      S(0) => \MillisecondCounter_CntReg[13]_i_5_n_0\
    );
\MillisecondCounter_CntReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[13]_i_1_n_6\,
      Q => MillisecondCounter_CntReg_reg(14)
    );
\MillisecondCounter_CntReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[13]_i_1_n_5\,
      Q => MillisecondCounter_CntReg_reg(15)
    );
\MillisecondCounter_CntReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[13]_i_1_n_4\,
      Q => MillisecondCounter_CntReg_reg(16)
    );
\MillisecondCounter_CntReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[17]_i_1_n_7\,
      Q => MillisecondCounter_CntReg_reg(17)
    );
\MillisecondCounter_CntReg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[13]_i_1_n_0\,
      CO(3 downto 2) => \NLW_MillisecondCounter_CntReg_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MillisecondCounter_CntReg_reg[17]_i_1_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_MillisecondCounter_CntReg_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2) => \MillisecondCounter_CntReg_reg[17]_i_1_n_5\,
      O(1) => \MillisecondCounter_CntReg_reg[17]_i_1_n_6\,
      O(0) => \MillisecondCounter_CntReg_reg[17]_i_1_n_7\,
      S(3) => '0',
      S(2) => \MillisecondCounter_CntReg[17]_i_2_n_0\,
      S(1) => \MillisecondCounter_CntReg[17]_i_3_n_0\,
      S(0) => \MillisecondCounter_CntReg[17]_i_4_n_0\
    );
\MillisecondCounter_CntReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[17]_i_1_n_6\,
      Q => MillisecondCounter_CntReg_reg(18)
    );
\MillisecondCounter_CntReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[17]_i_1_n_5\,
      Q => MillisecondCounter_CntReg_reg(19)
    );
\MillisecondCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[2]_i_1_n_6\,
      Q => MillisecondCounter_CntReg_reg(2)
    );
\MillisecondCounter_CntReg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MillisecondCounter_CntReg_reg[2]_i_1_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[2]_i_1_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[2]_i_1_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MillisecondCounter_CntReg[2]_i_2_n_0\,
      DI(2) => '0',
      DI(1) => \MillisecondCounter_CntReg[2]_i_3_n_0\,
      DI(0) => '0',
      O(3) => \MillisecondCounter_CntReg_reg[2]_i_1_n_4\,
      O(2) => \MillisecondCounter_CntReg_reg[2]_i_1_n_5\,
      O(1) => \MillisecondCounter_CntReg_reg[2]_i_1_n_6\,
      O(0) => \NLW_MillisecondCounter_CntReg_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \MillisecondCounter_CntReg[2]_i_4_n_0\,
      S(2) => \MillisecondCounter_CntReg[2]_i_5_n_0\,
      S(1) => \MillisecondCounter_CntReg[2]_i_6_n_0\,
      S(0) => '0'
    );
\MillisecondCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[2]_i_1_n_5\,
      Q => MillisecondCounter_CntReg_reg(3)
    );
\MillisecondCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[2]_i_1_n_4\,
      Q => MillisecondCounter_CntReg_reg(4)
    );
\MillisecondCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[5]_i_1_n_7\,
      Q => MillisecondCounter_CntReg_reg(5)
    );
\MillisecondCounter_CntReg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[2]_i_1_n_0\,
      CO(3) => \MillisecondCounter_CntReg_reg[5]_i_1_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[5]_i_1_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[5]_i_1_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \MillisecondCounter_CntReg_reg[5]_i_1_n_4\,
      O(2) => \MillisecondCounter_CntReg_reg[5]_i_1_n_5\,
      O(1) => \MillisecondCounter_CntReg_reg[5]_i_1_n_6\,
      O(0) => \MillisecondCounter_CntReg_reg[5]_i_1_n_7\,
      S(3) => \MillisecondCounter_CntReg[5]_i_2_n_0\,
      S(2) => \MillisecondCounter_CntReg[5]_i_3_n_0\,
      S(1) => \MillisecondCounter_CntReg[5]_i_4_n_0\,
      S(0) => \MillisecondCounter_CntReg[5]_i_5_n_0\
    );
\MillisecondCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[5]_i_1_n_6\,
      Q => MillisecondCounter_CntReg_reg(6)
    );
\MillisecondCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[5]_i_1_n_5\,
      Q => MillisecondCounter_CntReg_reg(7)
    );
\MillisecondCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[5]_i_1_n_4\,
      Q => MillisecondCounter_CntReg_reg(8)
    );
\MillisecondCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MillisecondCounter_CntReg_reg[9]_i_1_n_7\,
      Q => MillisecondCounter_CntReg_reg(9)
    );
\MillisecondCounter_CntReg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[5]_i_1_n_0\,
      CO(3) => \MillisecondCounter_CntReg_reg[9]_i_1_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[9]_i_1_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[9]_i_1_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \MillisecondCounter_CntReg_reg[9]_i_1_n_4\,
      O(2) => \MillisecondCounter_CntReg_reg[9]_i_1_n_5\,
      O(1) => \MillisecondCounter_CntReg_reg[9]_i_1_n_6\,
      O(0) => \MillisecondCounter_CntReg_reg[9]_i_1_n_7\,
      S(3) => \MillisecondCounter_CntReg[9]_i_2_n_0\,
      S(2) => \MillisecondCounter_CntReg[9]_i_3_n_0\,
      S(1) => \MillisecondCounter_CntReg[9]_i_4_n_0\,
      S(0) => \MillisecondCounter_CntReg[9]_i_5_n_0\
    );
MillisecondFlag_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(6),
      I1 => MillisecondCounter_CntReg_reg(7),
      I2 => MillisecondFlag_EvtReg_i_2_n_0,
      I3 => MillisecondCounter_CntReg_reg(9),
      I4 => MillisecondFlag_EvtReg_i_3_n_0,
      I5 => MillisecondFlag_EvtReg_i_4_n_0,
      O => MillisecondFlag_EvtReg_i_1_n_0
    );
MillisecondFlag_EvtReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(18),
      I1 => MillisecondCounter_CntReg_reg(19),
      I2 => MillisecondCounter_CntReg_reg(16),
      I3 => MillisecondCounter_CntReg_reg(17),
      I4 => MillisecondCounter_CntReg_reg(14),
      O => MillisecondFlag_EvtReg_i_2_n_0
    );
MillisecondFlag_EvtReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA00EA00EA00EA00"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(15),
      I1 => MillisecondCounter_CntReg_reg(11),
      I2 => MillisecondCounter_CntReg_reg(14),
      I3 => MillisecondFlag_EvtReg_i_5_n_0,
      I4 => MillisecondCounter_CntReg_reg(9),
      I5 => MillisecondFlag_EvtReg_i_6_n_0,
      O => MillisecondFlag_EvtReg_i_3_n_0
    );
MillisecondFlag_EvtReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00EA00"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(12),
      I1 => MillisecondCounter_CntReg_reg(9),
      I2 => MillisecondCounter_CntReg_reg(8),
      I3 => MillisecondFlag_EvtReg_i_2_n_0,
      I4 => MillisecondCounter_CntReg_reg(10),
      I5 => MillisecondCounter_CntReg_reg(13),
      O => MillisecondFlag_EvtReg_i_4_n_0
    );
MillisecondFlag_EvtReg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(17),
      I1 => MillisecondCounter_CntReg_reg(16),
      I2 => MillisecondCounter_CntReg_reg(19),
      I3 => MillisecondCounter_CntReg_reg(18),
      O => MillisecondFlag_EvtReg_i_5_n_0
    );
MillisecondFlag_EvtReg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => MillisecondCounter_CntReg_reg(4),
      I1 => MillisecondCounter_CntReg_reg(2),
      I2 => MillisecondCounter_CntReg_reg(3),
      I3 => MillisecondCounter_CntReg_reg(5),
      O => MillisecondFlag_EvtReg_i_6_n_0
    );
MillisecondFlag_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => MillisecondFlag_EvtReg_i_1_n_0,
      Q => MillisecondFlag_EvtReg
    );
\MsgDataOld_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \MsgDataOld_DatReg[0]_i_1_n_0\
    );
\MsgDataOld_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \MsgDataOld_DatReg[1]_i_1_n_0\
    );
\MsgDataOld_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_1_in(0),
      O => \MsgDataOld_DatReg[2]_i_1_n_0\
    );
\MsgDataOld_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_1_in(1),
      O => \MsgDataOld_DatReg[3]_i_1_n_0\
    );
\MsgDataOld_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \p_1_in__0\(1),
      O => \MsgDataOld_DatReg[4]_i_1_n_0\
    );
\MsgDataOld_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \MsgDataOld_DatReg[5]_i_1_n_0\
    );
\MsgDataOld_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \MsgDataOld_DatReg[6]_i_1_n_0\
    );
\MsgDataOld_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => TsipEoF_DatReg,
      I3 => MsgDataValid_ValReg_reg_n_0,
      O => \MsgDataOld_DatReg[7]_i_1_n_0\
    );
\MsgDataOld_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_0_in0,
      O => \MsgDataOld_DatReg[7]_i_2_n_0\
    );
\MsgDataOld_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[0]_i_1_n_0\,
      Q => MsgDataOld_DatReg(0)
    );
\MsgDataOld_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[1]_i_1_n_0\,
      Q => MsgDataOld_DatReg(1)
    );
\MsgDataOld_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[2]_i_1_n_0\,
      Q => MsgDataOld_DatReg(2)
    );
\MsgDataOld_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[3]_i_1_n_0\,
      Q => MsgDataOld_DatReg(3)
    );
\MsgDataOld_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[4]_i_1_n_0\,
      Q => MsgDataOld_DatReg(4)
    );
\MsgDataOld_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[5]_i_1_n_0\,
      Q => MsgDataOld_DatReg(5)
    );
\MsgDataOld_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[6]_i_1_n_0\,
      Q => MsgDataOld_DatReg(6)
    );
\MsgDataOld_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgDataOld_DatReg[7]_i_2_n_0\,
      Q => MsgDataOld_DatReg(7)
    );
MsgDataValid_ValReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => RxUart_DatReg,
      I3 => \UartRxState_StaReg__0\(1),
      O => MsgDataValid_ValReg
    );
MsgDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => MsgDataValid_ValReg,
      Q => MsgDataValid_ValReg_reg_n_0
    );
\MsgData_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAA0008AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[3]_i_2_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \MsgData_DatReg[0]_i_1_n_0\
    );
\MsgData_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAA0080AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[3]_i_2_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \MsgData_DatReg[1]_i_1_n_0\
    );
\MsgData_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAA0080AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[3]_i_2_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => p_1_in(0),
      O => \MsgData_DatReg[2]_i_1_n_0\
    );
\MsgData_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEF0020002000"
    )
        port map (
      I0 => RxUart_DatReg,
      I1 => \MsgData_DatReg[7]_i_2_n_0\,
      I2 => \MsgData_DatReg[3]_i_2_n_0\,
      I3 => \UartRxState_StaReg__0\(1),
      I4 => \UartRxState_StaReg__0\(0),
      I5 => p_1_in(1),
      O => \MsgData_DatReg[3]_i_1_n_0\
    );
\MsgData_DatReg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(0),
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      O => \MsgData_DatReg[3]_i_2_n_0\
    );
\MsgData_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAA0008AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[7]_i_3_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => \p_1_in__0\(1),
      O => \MsgData_DatReg[4]_i_1_n_0\
    );
\MsgData_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAA0080AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[7]_i_3_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \MsgData_DatReg[5]_i_1_n_0\
    );
\MsgData_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAA0080AAAA"
    )
        port map (
      I0 => MsgData_DatReg0_in(0),
      I1 => \MsgData_DatReg[7]_i_3_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      I3 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg[6]_i_3_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \MsgData_DatReg[6]_i_1_n_0\
    );
\MsgData_DatReg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(1),
      I1 => RxUart_DatReg,
      O => MsgData_DatReg0_in(0)
    );
\MsgData_DatReg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(0),
      I1 => \UartRxState_StaReg__0\(1),
      O => \MsgData_DatReg[6]_i_3_n_0\
    );
\MsgData_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEF0020002000"
    )
        port map (
      I0 => RxUart_DatReg,
      I1 => \MsgData_DatReg[7]_i_2_n_0\,
      I2 => \MsgData_DatReg[7]_i_3_n_0\,
      I3 => \UartRxState_StaReg__0\(1),
      I4 => \UartRxState_StaReg__0\(0),
      I5 => p_0_in0,
      O => \MsgData_DatReg[7]_i_1_n_0\
    );
\MsgData_DatReg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[0]\,
      I1 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[1]\,
      O => \MsgData_DatReg[7]_i_2_n_0\
    );
\MsgData_DatReg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \UartRxState_StaReg__0\(0),
      I1 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I2 => \BitsPerMsgDataCounter_CntReg_reg_n_0_[2]\,
      O => \MsgData_DatReg[7]_i_3_n_0\
    );
\MsgData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[0]_i_1_n_0\,
      Q => \MsgData_DatReg_reg_n_0_[0]\
    );
\MsgData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[1]_i_1_n_0\,
      Q => \MsgData_DatReg_reg_n_0_[1]\
    );
\MsgData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[2]_i_1_n_0\,
      Q => p_1_in(0)
    );
\MsgData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[3]_i_1_n_0\,
      Q => p_1_in(1)
    );
\MsgData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[4]_i_1_n_0\,
      Q => \p_1_in__0\(1)
    );
\MsgData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[5]_i_1_n_0\,
      Q => \MsgData_DatReg_reg_n_0_[5]\
    );
\MsgData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[6]_i_1_n_0\,
      Q => \MsgData_DatReg_reg_n_0_[6]\
    );
\MsgData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \MsgData_DatReg[7]_i_1_n_0\,
      Q => p_0_in0
    );
RxToDValid_ValOldReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => RxToDValid_ValReg_reg_n_0,
      Q => RxToDValid_ValOldReg
    );
RxToDValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040F04040400"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I2 => RxToDValid_ValReg_i_2_n_0,
      I3 => RxToDValid_ValReg_i_3_n_0,
      I4 => RxToDValid_ValReg_i_4_n_0,
      I5 => RxToDValid_ValReg_reg_n_0,
      O => RxToDValid_ValReg_i_1_n_0
    );
RxToDValid_ValReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_7_in,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => RxToDValid_ValReg_i_2_n_0
    );
RxToDValid_ValReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I4 => SatInfoValid_ValReg_i_4_n_0,
      O => RxToDValid_ValReg_i_3_n_0
    );
RxToDValid_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => UbxParseError_DatReg1362_out,
      I1 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      I2 => \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\,
      I3 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I4 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I5 => UbxParseError_DatReg1370_out,
      O => RxToDValid_ValReg_i_4_n_0
    );
RxToDValid_ValReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_i_11_n_0,
      I1 => p_1_in(0),
      I2 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I3 => \p_1_in__0\(1),
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => UbxParseError_DatReg1362_out
    );
RxToDValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => RxToDValid_ValReg_i_1_n_0,
      Q => RxToDValid_ValReg_reg_n_0
    );
\RxToD_DatReg[Day][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAAAEAAAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][0]_i_2_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \RxToD_DatReg[Day][4]_i_11_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Day][0]_i_1_n_0\
    );
\RxToD_DatReg[Day][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAD0"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      O => \RxToD_DatReg[Day][0]_i_2_n_0\
    );
\RxToD_DatReg[Day][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC800080"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \RxToD_DatReg[Day][4]_i_11_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \RxToD_DatReg[Day][1]_i_2_n_0\,
      O => \RxToD_DatReg[Day][1]_i_1_n_0\
    );
\RxToD_DatReg[Day][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FC008C"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\,
      O => \RxToD_DatReg[Day][1]_i_2_n_0\
    );
\RxToD_DatReg[Day][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(0),
      I3 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_11_n_0\,
      I5 => \RxToD_DatReg[Day][2]_i_3_n_0\,
      O => \RxToD_DatReg[Day][2]_i_1_n_0\
    );
\RxToD_DatReg[Day][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => p_1_in(0),
      I4 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Day][2]_i_2_n_0\
    );
\RxToD_DatReg[Day][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => p_0_in1_in,
      O => \RxToD_DatReg[Day][2]_i_3_n_0\
    );
\RxToD_DatReg[Day][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(1),
      I3 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_11_n_0\,
      I5 => \RxToD_DatReg[Day][3]_i_3_n_0\,
      O => \RxToD_DatReg[Day][3]_i_1_n_0\
    );
\RxToD_DatReg[Day][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => p_1_in(1),
      I4 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Day][3]_i_2_n_0\
    );
\RxToD_DatReg[Day][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => p_0_in4_in,
      O => \RxToD_DatReg[Day][3]_i_3_n_0\
    );
\RxToD_DatReg[Day][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAFBBBEAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_5_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_6_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \RxToD_DatReg[Day][4]_i_1_n_0\
    );
\RxToD_DatReg[Day][4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \p_1_in__0\(1),
      I4 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Day][4]_i_10_n_0\
    );
\RxToD_DatReg[Day][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(4),
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => TsipPayloadCount_CntReg(2),
      O => \RxToD_DatReg[Day][4]_i_11_n_0\
    );
\RxToD_DatReg[Day][4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => p_0_in7_in,
      O => \RxToD_DatReg[Day][4]_i_12_n_0\
    );
\RxToD_DatReg[Day][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \p_1_in__0\(1),
      I3 => \RxToD_DatReg[Day][4]_i_10_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_11_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_12_n_0\,
      O => \RxToD_DatReg[Day][4]_i_2_n_0\
    );
\RxToD_DatReg[Day][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => p_7_in,
      I1 => p_15_in255_in,
      I2 => p_0_in358_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Day][4]_i_3_n_0\
    );
\RxToD_DatReg[Day][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \RxToD_DatReg[Day][4]_i_4_n_0\
    );
\RxToD_DatReg[Day][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(2),
      I2 => TsipPayloadCount_CntReg(4),
      I3 => TsipPayloadCount_CntReg(3),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      O => \RxToD_DatReg[Day][4]_i_5_n_0\
    );
\RxToD_DatReg[Day][4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(0),
      I1 => UbxPayloadCount_CntReg(1),
      I2 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      O => \RxToD_DatReg[Day][4]_i_6_n_0\
    );
\RxToD_DatReg[Day][4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      O => \RxToD_DatReg[Day][4]_i_7_n_0\
    );
\RxToD_DatReg[Day][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D557575"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(2),
      I5 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      O => \RxToD_DatReg[Day][4]_i_8_n_0\
    );
\RxToD_DatReg[Day][4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_0_in358_in,
      I3 => p_15_in255_in,
      I4 => p_7_in,
      O => \RxToD_DatReg[Day][4]_i_9_n_0\
    );
\RxToD_DatReg[Hour][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAAAFEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][0]_i_2_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \RxToD_DatReg[Hour][4]_i_5_n_0\,
      I5 => \RxToD_DatReg[Minute][0]_i_3_n_0\,
      O => \RxToD_DatReg[Hour][0]_i_1_n_0\
    );
\RxToD_DatReg[Hour][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAAAFEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][1]_i_2_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \RxToD_DatReg[Hour][4]_i_5_n_0\,
      I5 => \RxToD_DatReg[Minute][1]_i_4_n_0\,
      O => \RxToD_DatReg[Hour][1]_i_1_n_0\
    );
\RxToD_DatReg[Hour][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAAAFEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I3 => p_1_in(0),
      I4 => \RxToD_DatReg[Hour][4]_i_5_n_0\,
      I5 => \RxToD_DatReg[Day][2]_i_3_n_0\,
      O => \RxToD_DatReg[Hour][2]_i_1_n_0\
    );
\RxToD_DatReg[Hour][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAAAFEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I3 => p_1_in(1),
      I4 => \RxToD_DatReg[Hour][4]_i_5_n_0\,
      I5 => \RxToD_DatReg[Day][3]_i_3_n_0\,
      O => \RxToD_DatReg[Hour][3]_i_1_n_0\
    );
\RxToD_DatReg[Hour][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFAAFBAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \RxToD_DatReg[Hour][4]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I5 => \RxToD_DatReg[Hour][4]_i_4_n_0\,
      O => \RxToD_DatReg[Hour][4]_i_1_n_0\
    );
\RxToD_DatReg[Hour][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAAAFEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_10_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I3 => \p_1_in__0\(1),
      I4 => \RxToD_DatReg[Hour][4]_i_5_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_12_n_0\,
      O => \RxToD_DatReg[Hour][4]_i_2_n_0\
    );
\RxToD_DatReg[Hour][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => \RxToD_DatReg[Minute][5]_i_8_n_0\,
      O => \RxToD_DatReg[Hour][4]_i_3_n_0\
    );
\RxToD_DatReg[Hour][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I1 => TsipPayloadCount_CntReg(0),
      I2 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I3 => TsipPayloadCount_CntReg(1),
      I4 => \RxToD_DatReg[Hour][4]_i_7_n_0\,
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \RxToD_DatReg[Hour][4]_i_4_n_0\
    );
\RxToD_DatReg[Hour][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(0),
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => \RxToD_DatReg[Minute][5]_i_7_n_0\,
      O => \RxToD_DatReg[Hour][4]_i_5_n_0\
    );
\RxToD_DatReg[Hour][4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(6),
      I1 => TsipPayloadCount_CntReg(5),
      I2 => TsipPayloadCount_CntReg(7),
      I3 => TsipPayloadCount_CntReg(4),
      O => \RxToD_DatReg[Hour][4]_i_6_n_0\
    );
\RxToD_DatReg[Hour][4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(2),
      I1 => TsipPayloadCount_CntReg(3),
      O => \RxToD_DatReg[Hour][4]_i_7_n_0\
    );
\RxToD_DatReg[Hour][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(14),
      I1 => TsipPayloadCount_CntReg(12),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_6_n_0,
      I3 => TsipPayloadCount_CntReg(15),
      I4 => TsipPayloadCount_CntReg(11),
      I5 => TsipPayloadCount_CntReg(9),
      O => \RxToD_DatReg[Hour][4]_i_8_n_0\
    );
\RxToD_DatReg[Minute][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAEEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][0]_i_2_n_0\,
      I1 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][0]_i_3_n_0\,
      O => \RxToD_DatReg[Minute][0]_i_1_n_0\
    );
\RxToD_DatReg[Minute][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Minute][0]_i_2_n_0\
    );
\RxToD_DatReg[Minute][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Minute][0]_i_3_n_0\
    );
\RxToD_DatReg[Minute][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAEEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][1]_i_2_n_0\,
      I1 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][1]_i_4_n_0\,
      O => \RxToD_DatReg[Minute][1]_i_1_n_0\
    );
\RxToD_DatReg[Minute][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Minute][1]_i_2_n_0\
    );
\RxToD_DatReg[Minute][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D55555"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      O => \RxToD_DatReg[Minute][1]_i_3_n_0\
    );
\RxToD_DatReg[Minute][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      O => \RxToD_DatReg[Minute][1]_i_4_n_0\
    );
\RxToD_DatReg[Minute][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(0),
      I3 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][2]_i_3_n_0\,
      O => \RxToD_DatReg[Minute][2]_i_1_n_0\
    );
\RxToD_DatReg[Minute][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(1),
      I3 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][3]_i_3_n_0\,
      O => \RxToD_DatReg[Minute][3]_i_1_n_0\
    );
\RxToD_DatReg[Minute][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \p_1_in__0\(1),
      I3 => \RxToD_DatReg[Day][4]_i_10_n_0\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_12_n_0\,
      O => \RxToD_DatReg[Minute][4]_i_1_n_0\
    );
\RxToD_DatReg[Minute][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAABFBBAEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I4 => \RxToD_DatReg[Minute][5]_i_4_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \RxToD_DatReg[Minute][5]_i_1_n_0\
    );
\RxToD_DatReg[Minute][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => \RxToD_DatReg[Minute][5]_i_5_n_0\,
      I4 => \RxToD_DatReg[Minute][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][5]_i_6_n_0\,
      O => \RxToD_DatReg[Minute][5]_i_2_n_0\
    );
\RxToD_DatReg[Minute][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][5]_i_7_n_0\,
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Minute][5]_i_3_n_0\
    );
\RxToD_DatReg[Minute][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => \RxToD_DatReg[Minute][5]_i_8_n_0\,
      O => \RxToD_DatReg[Minute][5]_i_4_n_0\
    );
\RxToD_DatReg[Minute][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      I4 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      O => \RxToD_DatReg[Minute][5]_i_5_n_0\
    );
\RxToD_DatReg[Minute][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I3 => p_0_in10_in,
      O => \RxToD_DatReg[Minute][5]_i_6_n_0\
    );
\RxToD_DatReg[Minute][5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      I1 => TsipPayloadCount_CntReg(4),
      I2 => TsipPayloadCount_CntReg(7),
      I3 => TsipPayloadCount_CntReg(5),
      I4 => TsipPayloadCount_CntReg(6),
      O => \RxToD_DatReg[Minute][5]_i_7_n_0\
    );
\RxToD_DatReg[Minute][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(5),
      I2 => UbxPayloadCount_CntReg(2),
      I3 => UbxPayloadCount_CntReg(3),
      I4 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I5 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      O => \RxToD_DatReg[Minute][5]_i_8_n_0\
    );
\RxToD_DatReg[Month][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][0]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \RxToD_DatReg[Month][3]_i_3_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Month][0]_i_1_n_0\
    );
\RxToD_DatReg[Month][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C808080"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Month][3]_i_3_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \RxToD_DatReg[Day][1]_i_2_n_0\,
      O => \RxToD_DatReg[Month][1]_i_1_n_0\
    );
\RxToD_DatReg[Month][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(0),
      I3 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I4 => \RxToD_DatReg[Month][3]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][2]_i_3_n_0\,
      O => \RxToD_DatReg[Month][2]_i_1_n_0\
    );
\RxToD_DatReg[Month][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAABFBBAEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Month][3]_i_3_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I4 => \RxToD_DatReg[Month][3]_i_4_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \RxToD_DatReg[Month][3]_i_1_n_0\
    );
\RxToD_DatReg[Month][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(1),
      I3 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I4 => \RxToD_DatReg[Month][3]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][3]_i_3_n_0\,
      O => \RxToD_DatReg[Month][3]_i_2_n_0\
    );
\RxToD_DatReg[Month][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => \RxToD_DatReg[Minute][5]_i_7_n_0\,
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Month][3]_i_3_n_0\
    );
\RxToD_DatReg[Month][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      O => \RxToD_DatReg[Month][3]_i_4_n_0\
    );
\RxToD_DatReg[Second][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFEFEFAAAEEEE"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][0]_i_2_n_0\,
      I1 => \RxToD_DatReg[Minute][0]_i_3_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      O => \RxToD_DatReg[Second][0]_i_1_n_0\
    );
\RxToD_DatReg[Second][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFEFEFAAAEEEE"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][1]_i_2_n_0\,
      I1 => \RxToD_DatReg[Minute][1]_i_4_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][1]_i_3_n_0\,
      O => \RxToD_DatReg[Second][1]_i_1_n_0\
    );
\RxToD_DatReg[Second][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(0),
      I3 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][2]_i_3_n_0\,
      O => \RxToD_DatReg[Second][2]_i_1_n_0\
    );
\RxToD_DatReg[Second][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => p_1_in(1),
      I3 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][3]_i_3_n_0\,
      O => \RxToD_DatReg[Second][3]_i_1_n_0\
    );
\RxToD_DatReg[Second][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \p_1_in__0\(1),
      I3 => \RxToD_DatReg[Day][4]_i_10_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_12_n_0\,
      O => \RxToD_DatReg[Second][4]_i_1_n_0\
    );
\RxToD_DatReg[Second][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAABFBBAEAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_4_n_0\,
      I5 => \RxToD_DatReg[Day][4]_i_7_n_0\,
      O => \RxToD_DatReg[Second][5]_i_1_n_0\
    );
\RxToD_DatReg[Second][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE0FFA0"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => \RxToD_DatReg[Minute][5]_i_5_n_0\,
      I4 => \RxToD_DatReg[Second][5]_i_3_n_0\,
      I5 => \RxToD_DatReg[Minute][5]_i_6_n_0\,
      O => \RxToD_DatReg[Second][5]_i_2_n_0\
    );
\RxToD_DatReg[Second][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => \RxToD_DatReg[Minute][5]_i_7_n_0\,
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Second][5]_i_3_n_0\
    );
\RxToD_DatReg[Second][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \RxToD_DatReg[Minute][5]_i_8_n_0\,
      I1 => UbxPayloadCount_CntReg(0),
      I2 => UbxPayloadCount_CntReg(1),
      O => \RxToD_DatReg[Second][5]_i_4_n_0\
    );
\RxToD_DatReg[Valid]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxToD_DatReg[Valid]163_out\,
      I1 => \RxToD_DatReg[Valid]_i_3_n_0\,
      I2 => \RxToD_DatReg_reg[Valid]__0\,
      O => \RxToD_DatReg[Valid]_i_1_n_0\
    );
\RxToD_DatReg[Valid]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Valid]_i_10_n_0\
    );
\RxToD_DatReg[Valid]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C4C0000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => \RxToD_DatReg[Valid]_i_4_n_0\,
      I2 => p_7_in,
      I3 => p_0_in358_in,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Valid]163_out\
    );
\RxToD_DatReg[Valid]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFAAFBAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \RxToD_DatReg[Valid]165_out\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I5 => \RxToD_DatReg[Valid]_i_6_n_0\,
      O => \RxToD_DatReg[Valid]_i_3_n_0\
    );
\RxToD_DatReg[Valid]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFFFFF200000"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \RxToD_DatReg[Valid]_i_7_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \RxToD_DatReg[Valid]_i_8_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => p_1_in(0),
      O => \RxToD_DatReg[Valid]_i_4_n_0\
    );
\RxToD_DatReg[Valid]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I1 => \RxToD_DatReg[Valid]_i_9_n_0\,
      I2 => UbxPayloadCount_CntReg(2),
      I3 => UbxPayloadCount_CntReg(5),
      I4 => UbxPayloadCount_CntReg(4),
      I5 => \UbxPayloadCount_CntReg[15]_i_10_n_0\,
      O => \RxToD_DatReg[Valid]165_out\
    );
\RxToD_DatReg[Valid]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\,
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Valid]_i_6_n_0\
    );
\RxToD_DatReg[Valid]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \RxToD_DatReg[Valid]_i_10_n_0\,
      I1 => TsipPayloadCount_CntReg(2),
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17_n_0\,
      O => \RxToD_DatReg[Valid]_i_7_n_0\
    );
\RxToD_DatReg[Valid]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDF0000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => p_1_in(0),
      O => \RxToD_DatReg[Valid]_i_8_n_0\
    );
\RxToD_DatReg[Valid]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(8),
      I1 => UbxPayloadCount_CntReg(9),
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\,
      I3 => UbxPayloadCount_CntReg(7),
      I4 => UbxPayloadCount_CntReg(6),
      I5 => UbxPayloadCount_CntReg(3),
      O => \RxToD_DatReg[Valid]_i_9_n_0\
    );
\RxToD_DatReg[Year][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Year][6]_i_4_n_0\,
      I3 => \RxToD_DatReg[Minute][0]_i_3_n_0\,
      I4 => \RxToD_DatReg[Year][0]_i_2_n_0\,
      I5 => \RxToD_DatReg[Year][0]_i_3_n_0\,
      O => \RxToD_DatReg[Year][0]_i_1_n_0\
    );
\RxToD_DatReg[Year][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBD00000000"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(4),
      I1 => TsipPayloadCount_CntReg(2),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I5 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      O => \RxToD_DatReg[Year][0]_i_2_n_0\
    );
\RxToD_DatReg[Year][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FC008C"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\,
      O => \RxToD_DatReg[Year][0]_i_3_n_0\
    );
\RxToD_DatReg[Year][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \RxToD_DatReg[Year][10]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => p_1_in(0),
      I4 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I5 => \RxToD_DatReg[Year][11]_i_5_n_0\,
      O => \RxToD_DatReg[Year][10]_i_1_n_0\
    );
\RxToD_DatReg[Year][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      I2 => p_1_in(0),
      I3 => \RxToD_DatReg[Year][11]_i_5_n_0\,
      I4 => \RxToD_DatReg[Year][10]_i_3_n_0\,
      I5 => p_0_in1_in,
      O => \RxToD_DatReg[Year][10]_i_2_n_0\
    );
\RxToD_DatReg[Year][10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipMsgDataValid_ValReg,
      O => \RxToD_DatReg[Year][10]_i_3_n_0\
    );
\RxToD_DatReg[Year][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFAAFBAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][11]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I5 => \RxToD_DatReg[Year][11]_i_4_n_0\,
      O => \RxToD_DatReg[Year][11]_i_1_n_0\
    );
\RxToD_DatReg[Year][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C808080"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I2 => \RxToD_DatReg[Year][11]_i_5_n_0\,
      I3 => p_0_in4_in,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \RxToD_DatReg[Year][11]_i_6_n_0\,
      O => \RxToD_DatReg[Year][11]_i_2_n_0\
    );
\RxToD_DatReg[Year][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4_n_0\,
      I1 => \RxToD_DatReg[Year][11]_i_7_n_0\,
      I2 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I3 => UbxPayloadCount_CntReg(3),
      I4 => \RxToD_DatReg[Year][11]_i_8_n_0\,
      O => \RxToD_DatReg[Year][11]_i_3_n_0\
    );
\RxToD_DatReg[Year][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(0),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \RxToD_DatReg[Year][11]_i_9_n_0\,
      O => \RxToD_DatReg[Year][11]_i_4_n_0\
    );
\RxToD_DatReg[Year][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(4),
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => TsipPayloadCount_CntReg(2),
      O => \RxToD_DatReg[Year][11]_i_5_n_0\
    );
\RxToD_DatReg[Year][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA80000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      I4 => p_1_in(1),
      I5 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      O => \RxToD_DatReg[Year][11]_i_6_n_0\
    );
\RxToD_DatReg[Year][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4000000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(3),
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(2),
      I4 => UbxPayloadCount_CntReg(0),
      I5 => UbxPayloadCount_CntReg(1),
      O => \RxToD_DatReg[Year][11]_i_7_n_0\
    );
\RxToD_DatReg[Year][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(0),
      I1 => UbxPayloadCount_CntReg(1),
      I2 => UbxPayloadCount_CntReg(2),
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\,
      O => \RxToD_DatReg[Year][11]_i_8_n_0\
    );
\RxToD_DatReg[Year][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(2),
      I1 => TsipPayloadCount_CntReg(4),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I4 => TsipPayloadCount_CntReg(1),
      O => \RxToD_DatReg[Year][11]_i_9_n_0\
    );
\RxToD_DatReg[Year][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Year][6]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][7]_i_9_n_0\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I5 => \RxToD_DatReg[Year][9]_i_2_n_0\,
      O => \RxToD_DatReg[Year][1]_i_1_n_0\
    );
\RxToD_DatReg[Year][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEA00"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Year][6]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I3 => p_1_in(0),
      I4 => \RxToD_DatReg[Day][2]_i_2_n_0\,
      I5 => \RxToD_DatReg[Year][2]_i_2_n_0\,
      O => \RxToD_DatReg[Year][2]_i_1_n_0\
    );
\RxToD_DatReg[Year][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => \RxToD_DatReg[Year][7]_i_14_n_0\,
      O => \RxToD_DatReg[Year][2]_i_2_n_0\
    );
\RxToD_DatReg[Year][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEA00"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_8_n_0\,
      I1 => \RxToD_DatReg[Year][6]_i_4_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_9_n_0\,
      I3 => p_1_in(1),
      I4 => \RxToD_DatReg[Day][3]_i_2_n_0\,
      I5 => \RxToD_DatReg[Year][3]_i_2_n_0\,
      O => \RxToD_DatReg[Year][3]_i_1_n_0\
    );
\RxToD_DatReg[Year][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I3 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I4 => p_0_in4_in,
      I5 => \RxToD_DatReg[Year][7]_i_14_n_0\,
      O => \RxToD_DatReg[Year][3]_i_2_n_0\
    );
\RxToD_DatReg[Year][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_8_n_0\,
      I1 => \p_1_in__0\(1),
      I2 => \RxToD_DatReg[Year][7]_i_9_n_0\,
      I3 => p_0_in7_in,
      I4 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I5 => \RxToD_DatReg[Year][4]_i_2_n_0\,
      O => \RxToD_DatReg[Year][4]_i_1_n_0\
    );
\RxToD_DatReg[Year][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \p_1_in__0\(1),
      I4 => TsipMsgDataValid_ValReg,
      O => \RxToD_DatReg[Year][4]_i_2_n_0\
    );
\RxToD_DatReg[Year][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_8_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[5]\,
      I2 => \RxToD_DatReg[Year][7]_i_9_n_0\,
      I3 => p_0_in10_in,
      I4 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I5 => \RxToD_DatReg[Year][5]_i_2_n_0\,
      O => \RxToD_DatReg[Year][5]_i_1_n_0\
    );
\RxToD_DatReg[Year][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      I4 => TsipMsgDataValid_ValReg,
      O => \RxToD_DatReg[Year][5]_i_2_n_0\
    );
\RxToD_DatReg[Year][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \RxToD_DatReg[Year][6]_i_2_n_0\,
      I1 => \RxToD_DatReg[Year][6]_i_3_n_0\,
      I2 => \RxToD_DatReg[Year][6]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][6]_i_5_n_0\,
      I4 => \RxToD_DatReg[Year][6]_i_6_n_0\,
      I5 => \RxToD_DatReg[Year][6]_i_7_n_0\,
      O => \RxToD_DatReg[Year][6]_i_1_n_0\
    );
\RxToD_DatReg[Year][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8AAAAA"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[6]\,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      O => \RxToD_DatReg[Year][6]_i_2_n_0\
    );
\RxToD_DatReg[Year][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \RxToD_DatReg[Year][6]_i_3_n_0\
    );
\RxToD_DatReg[Year][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555F55755"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I1 => TsipPayloadCount_CntReg(1),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(4),
      I4 => TsipPayloadCount_CntReg(3),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      O => \RxToD_DatReg[Year][6]_i_4_n_0\
    );
\RxToD_DatReg[Year][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I3 => \RxToD_DatReg[Year][7]_i_14_n_0\,
      O => \RxToD_DatReg[Year][6]_i_5_n_0\
    );
\RxToD_DatReg[Year][6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_0_in358_in,
      I3 => p_15_in255_in,
      I4 => p_7_in,
      O => \RxToD_DatReg[Year][6]_i_6_n_0\
    );
\RxToD_DatReg[Year][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004040404040"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => p_0_in358_in,
      I4 => p_15_in255_in,
      I5 => p_7_in,
      O => \RxToD_DatReg[Year][6]_i_7_n_0\
    );
\RxToD_DatReg[Year][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \RxToD_DatReg[Year][7]_i_4_n_0\,
      I3 => \RxToD_DatReg[Year][7]_i_5_n_0\,
      I4 => \RxToD_DatReg[Year][7]_i_6_n_0\,
      I5 => \RxToD_DatReg[Year][7]_i_7_n_0\,
      O => \RxToD_DatReg[Year][7]_i_1_n_0\
    );
\RxToD_DatReg[Year][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => p_0_in0,
      I4 => TsipMsgDataValid_ValReg,
      O => \RxToD_DatReg[Year][7]_i_10_n_0\
    );
\RxToD_DatReg[Year][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(3),
      I1 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\,
      I3 => UbxPayloadCount_CntReg(2),
      I4 => UbxPayloadCount_CntReg(1),
      I5 => UbxPayloadCount_CntReg(0),
      O => \RxToD_DatReg[Year][7]_i_11_n_0\
    );
\RxToD_DatReg[Year][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I1 => TsipPayloadCount_CntReg(0),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \RxToD_DatReg[Year][7]_i_12_n_0\
    );
\RxToD_DatReg[Year][7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(4),
      I1 => TsipPayloadCount_CntReg(2),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      O => \RxToD_DatReg[Year][7]_i_13_n_0\
    );
\RxToD_DatReg[Year][7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAFFF"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I1 => TsipPayloadCount_CntReg(1),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(4),
      O => \RxToD_DatReg[Year][7]_i_14_n_0\
    );
\RxToD_DatReg[Year][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_8_n_0\,
      I1 => p_0_in0,
      I2 => \RxToD_DatReg[Year][7]_i_9_n_0\,
      I3 => p_0_in16_in,
      I4 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I5 => \RxToD_DatReg[Year][7]_i_10_n_0\,
      O => \RxToD_DatReg[Year][7]_i_2_n_0\
    );
\RxToD_DatReg[Year][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F4F4F4F4F"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \RxToD_DatReg[Year][7]_i_11_n_0\,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => p_0_in358_in,
      I4 => p_15_in255_in,
      I5 => p_7_in,
      O => \RxToD_DatReg[Year][7]_i_3_n_0\
    );
\RxToD_DatReg[Year][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      O => \RxToD_DatReg[Year][7]_i_4_n_0\
    );
\RxToD_DatReg[Year][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2A2AA8A"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(4),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => TsipPayloadCount_CntReg(2),
      I5 => \RxToD_DatReg[Year][7]_i_11_n_0\,
      O => \RxToD_DatReg[Year][7]_i_5_n_0\
    );
\RxToD_DatReg[Year][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I2 => \RxToD_DatReg[Year][7]_i_11_n_0\,
      I3 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      O => \RxToD_DatReg[Year][7]_i_6_n_0\
    );
\RxToD_DatReg[Year][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8AAAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_11_n_0\,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      O => \RxToD_DatReg[Year][7]_i_7_n_0\
    );
\RxToD_DatReg[Year][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I2 => \RxToD_DatReg[Year][7]_i_13_n_0\,
      I3 => TsipAlarms_NoSatellites_DatReg_i_3_n_0,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      O => \RxToD_DatReg[Year][7]_i_8_n_0\
    );
\RxToD_DatReg[Year][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RxToD_DatReg[Year][7]_i_12_n_0\,
      I1 => \RxToD_DatReg[Year][7]_i_14_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      O => \RxToD_DatReg[Year][7]_i_9_n_0\
    );
\RxToD_DatReg[Year][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][0]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \RxToD_DatReg[Year][11]_i_5_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \RxToD_DatReg[Year][8]_i_1_n_0\
    );
\RxToD_DatReg[Year][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C808080"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \RxToD_DatReg[Year][11]_i_5_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \RxToD_DatReg[Year][9]_i_2_n_0\,
      O => \RxToD_DatReg[Year][9]_i_1_n_0\
    );
\RxToD_DatReg[Year][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEFBAA"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\,
      O => \RxToD_DatReg[Year][9]_i_2_n_0\
    );
\RxToD_DatReg_reg[Day][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Day][4]_i_1_n_0\,
      D => \RxToD_DatReg[Day][0]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Day_n_0_][0]\
    );
\RxToD_DatReg_reg[Day][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Day][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Day][1]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Day_n_0_][1]\
    );
\RxToD_DatReg_reg[Day][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Day][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Day][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Day_n_0_][2]\
    );
\RxToD_DatReg_reg[Day][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Day][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Day][3]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Day_n_0_][3]\
    );
\RxToD_DatReg_reg[Day][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Day][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Day][4]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Day_n_0_][4]\
    );
\RxToD_DatReg_reg[Hour][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Hour][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Hour][0]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Hour_n_0_][0]\
    );
\RxToD_DatReg_reg[Hour][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Hour][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Hour][1]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Hour_n_0_][1]\
    );
\RxToD_DatReg_reg[Hour][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Hour][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Hour][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Hour_n_0_][2]\
    );
\RxToD_DatReg_reg[Hour][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Hour][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Hour][3]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Hour_n_0_][3]\
    );
\RxToD_DatReg_reg[Hour][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Hour][4]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Hour][4]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Hour_n_0_][4]\
    );
\RxToD_DatReg_reg[Minute][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][0]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][0]\
    );
\RxToD_DatReg_reg[Minute][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][1]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][1]\
    );
\RxToD_DatReg_reg[Minute][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][2]\
    );
\RxToD_DatReg_reg[Minute][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][3]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][3]\
    );
\RxToD_DatReg_reg[Minute][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][4]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][4]\
    );
\RxToD_DatReg_reg[Minute][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Minute][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Minute][5]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Minute_n_0_][5]\
    );
\RxToD_DatReg_reg[Month][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Month][3]_i_1_n_0\,
      D => \RxToD_DatReg[Month][0]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Month_n_0_][0]\
    );
\RxToD_DatReg_reg[Month][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Month][3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Month][1]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Month_n_0_][1]\
    );
\RxToD_DatReg_reg[Month][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Month][3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Month][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Month_n_0_][2]\
    );
\RxToD_DatReg_reg[Month][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Month][3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Month][3]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Month_n_0_][3]\
    );
\RxToD_DatReg_reg[Second][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][0]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][0]\
    );
\RxToD_DatReg_reg[Second][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][1]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][1]\
    );
\RxToD_DatReg_reg[Second][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][2]\
    );
\RxToD_DatReg_reg[Second][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][3]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][3]\
    );
\RxToD_DatReg_reg[Second][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][4]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][4]\
    );
\RxToD_DatReg_reg[Second][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Second][5]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Second][5]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Second_n_0_][5]\
    );
\RxToD_DatReg_reg[Valid]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Valid]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Valid]__0\
    );
\RxToD_DatReg_reg[Year][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Year][0]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(0)
    );
\RxToD_DatReg_reg[Year][10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg[Year][10]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(10)
    );
\RxToD_DatReg_reg[Year][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Year][11]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(11)
    );
\RxToD_DatReg_reg[Year][1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      D => \RxToD_DatReg[Year][1]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(1)
    );
\RxToD_DatReg_reg[Year][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Year][2]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(2)
    );
\RxToD_DatReg_reg[Year][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Year][3]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(3)
    );
\RxToD_DatReg_reg[Year][4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      D => \RxToD_DatReg[Year][4]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(4)
    );
\RxToD_DatReg_reg[Year][5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      D => \RxToD_DatReg[Year][5]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(5)
    );
\RxToD_DatReg_reg[Year][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg[Year][6]_i_1_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(6)
    );
\RxToD_DatReg_reg[Year][7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][7]_i_1_n_0\,
      D => \RxToD_DatReg[Year][7]_i_2_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(7)
    );
\RxToD_DatReg_reg[Year][8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg[Year][8]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(8)
    );
\RxToD_DatReg_reg[Year][9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \RxToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg[Year][9]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \RxToD_DatReg_reg[Year]\(9)
    );
RxUart_DatOldReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => RxUart_DatReg,
      Q => RxUart_DatOldReg
    );
RxUart_DatReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => UartPolarity_Dat,
      I1 => p_0_in,
      O => RxUart_DatReg_i_1_n_0
    );
RxUart_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => RxUart_DatReg_i_1_n_0,
      Q => RxUart_DatReg
    );
\RxUart_ShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => RxUart_DatIn,
      Q => \RxUart_ShiftReg_reg_n_0_[0]\
    );
\RxUart_ShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxUart_ShiftReg_reg_n_0_[0]\,
      Q => p_0_in
    );
SatInfoValid_ValOldReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => SatInfoValid_ValReg_reg_n_0,
      Q => SatInfoValid_ValOldReg
    );
SatInfoValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1103130311001000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => SatInfoValid_ValReg_i_2_n_0,
      I2 => SatInfoValid_ValReg_i_3_n_0,
      I3 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I4 => SatInfoValid_ValReg_i_4_n_0,
      I5 => SatInfoValid_ValReg_reg_n_0,
      O => SatInfoValid_ValReg_i_1_n_0
    );
SatInfoValid_ValReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_10_in,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => SatInfoValid_ValReg_i_2_n_0
    );
SatInfoValid_ValReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I1 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I2 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => SatInfoValid_ValReg_i_3_n_0
    );
SatInfoValid_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => SatInfoValid_ValReg_i_5_n_0,
      I1 => UbxChecksumError_DatReg_i_5_n_0,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\,
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      I5 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      O => SatInfoValid_ValReg_i_4_n_0
    );
SatInfoValid_ValReg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_0_in0,
      I1 => \UbxChecksumB_DatReg_reg_n_0_[7]\,
      I2 => \MsgData_DatReg_reg_n_0_[6]\,
      I3 => \UbxChecksumB_DatReg_reg_n_0_[6]\,
      O => SatInfoValid_ValReg_i_5_n_0
    );
SatInfoValid_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => SatInfoValid_ValReg_i_1_n_0,
      Q => SatInfoValid_ValReg_reg_n_0
    );
\SatInfo_DatReg[NumberOfLockedSats][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => p_2_in(8),
      I3 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][0]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => p_2_in(9),
      I1 => p_2_in(8),
      I2 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][1]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6A006A006A00"
    )
        port map (
      I0 => p_2_in(10),
      I1 => p_2_in(9),
      I2 => p_2_in(8),
      I3 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][2]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF909090"
    )
        port map (
      I0 => p_2_in(11),
      I1 => \SatInfo_DatReg[NumberOfLockedSats][3]_i_2_n_0\,
      I2 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][3]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_2_in(8),
      I1 => p_2_in(9),
      I2 => p_2_in(10),
      O => \SatInfo_DatReg[NumberOfLockedSats][3]_i_2_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF909090"
    )
        port map (
      I0 => p_2_in(12),
      I1 => \SatInfo_DatReg[NumberOfLockedSats][4]_i_2_n_0\,
      I2 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(4),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][4]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in(10),
      I1 => p_2_in(9),
      I2 => p_2_in(8),
      I3 => p_2_in(11),
      O => \SatInfo_DatReg[NumberOfLockedSats][4]_i_2_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => p_2_in(13),
      I1 => \SatInfo_DatReg[NumberOfLockedSats][5]_i_2_n_0\,
      I2 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(5),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][5]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_2_in(12),
      I1 => p_2_in(11),
      I2 => p_2_in(8),
      I3 => p_2_in(9),
      I4 => p_2_in(10),
      O => \SatInfo_DatReg[NumberOfLockedSats][5]_i_2_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF909090"
    )
        port map (
      I0 => p_2_in(14),
      I1 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(6),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][6]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_3_n_0\,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(0),
      I4 => UbxNavSat_Loop_DatReg,
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF884888488848"
    )
        port map (
      I0 => p_2_in(15),
      I1 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\,
      I2 => p_2_in(14),
      I3 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_5_n_0\,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(7),
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_2_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_6_n_0\,
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      I3 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_3_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I3 => \SatInfo_DatReg[NumberOfLockedSats][7]_i_6_n_0\,
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_4_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_2_in(13),
      I1 => p_2_in(10),
      I2 => p_2_in(9),
      I3 => p_2_in(8),
      I4 => p_2_in(11),
      I5 => p_2_in(12),
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_5_n_0\
    );
\SatInfo_DatReg[NumberOfLockedSats][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\,
      I1 => \MsgData_DatReg_reg_n_0_[5]\,
      I2 => \p_1_in__0\(1),
      I3 => p_1_in(0),
      I4 => UbxParseError_DatReg2,
      I5 => UbxNavSat_Loop_DatReg_reg_n_0,
      O => \SatInfo_DatReg[NumberOfLockedSats][7]_i_6_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \SatInfo_DatReg[NumberOfSeenSats][0]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \SatInfo_DatReg[NumberOfSeenSats][1]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => p_1_in(0),
      O => \SatInfo_DatReg[NumberOfSeenSats][2]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => p_1_in(1),
      O => \SatInfo_DatReg[NumberOfSeenSats][3]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(4),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => \p_1_in__0\(1),
      O => \SatInfo_DatReg[NumberOfSeenSats][4]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(5),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \SatInfo_DatReg[NumberOfSeenSats][5]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(6),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \SatInfo_DatReg[NumberOfSeenSats][6]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(0),
      I4 => UbxNavSat_Loop_DatReg,
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(7),
      I1 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I2 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\,
      I3 => p_0_in0,
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_2_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => UbxPayloadCount_CntReg(2),
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5_n_0\,
      I4 => \UbxPayloadCount_CntReg[15]_i_11_n_0\,
      I5 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\,
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_3_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB3BBB3BBF3BBB3"
    )
        port map (
      I0 => p_10_in,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_0_in358_in,
      I3 => p_15_in255_in,
      I4 => p_0_in354_in,
      I5 => ClockTime_Nanosecond_DatIn(0),
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_4_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => p_0_in354_in,
      I1 => ClockTime_Nanosecond_DatIn(0),
      I2 => p_10_in,
      I3 => p_0_in358_in,
      I4 => p_15_in255_in,
      I5 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_5_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(15),
      I1 => UbxPayloadCount_CntReg(12),
      I2 => UbxPayloadCount_CntReg(13),
      I3 => UbxPayloadCount_CntReg(14),
      I4 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_7_n_0\,
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\
    );
\SatInfo_DatReg[NumberOfSeenSats][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(6),
      I1 => UbxPayloadCount_CntReg(8),
      I2 => UbxPayloadCount_CntReg(7),
      I3 => UbxPayloadCount_CntReg(11),
      I4 => UbxPayloadCount_CntReg(10),
      I5 => UbxPayloadCount_CntReg(9),
      O => \SatInfo_DatReg[NumberOfSeenSats][7]_i_7_n_0\
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][0]_i_1_n_0\,
      Q => p_2_in(8)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][1]_i_1_n_0\,
      Q => p_2_in(9)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][2]_i_1_n_0\,
      Q => p_2_in(10)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][3]_i_1_n_0\,
      Q => p_2_in(11)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][4]_i_1_n_0\,
      Q => p_2_in(12)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][5]_i_1_n_0\,
      Q => p_2_in(13)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][6]_i_1_n_0\,
      Q => p_2_in(14)
    );
\SatInfo_DatReg_reg[NumberOfLockedSats][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfLockedSats][7]_i_2_n_0\,
      Q => p_2_in(15)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][0]_i_1_n_0\,
      Q => p_2_in(0)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][1]_i_1_n_0\,
      Q => p_2_in(1)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][2]_i_1_n_0\,
      Q => p_2_in(2)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][3]_i_1_n_0\,
      Q => p_2_in(3)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][4]_i_1_n_0\,
      Q => p_2_in(4)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][5]_i_1_n_0\,
      Q => p_2_in(5)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][6]_i_1_n_0\,
      Q => p_2_in(6)
    );
\SatInfo_DatReg_reg[NumberOfSeenSats][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \SatInfo_DatReg[NumberOfSeenSats][7]_i_2_n_0\,
      Q => p_2_in(7)
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ClockTime_TimeJump_DatIn,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => TimeAdjustment_Second_DatReg10_out,
      I5 => TimeAdjustment_Second_DatReg1,
      O => TimeAdjustment_Nanosecond_DatReg(5)
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(27),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[27]\,
      I2 => ClockTime_Second_DatIn(28),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[28]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[29]\,
      I5 => ClockTime_Second_DatIn(29),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_10_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(24),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      I2 => ClockTime_Second_DatIn(25),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[25]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[26]\,
      I5 => ClockTime_Second_DatIn(26),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_11_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(21),
      I1 => ClockTime_Second_DatIn(21),
      I2 => ClockTime_Second_DatReg(22),
      I3 => ClockTime_Second_DatIn(22),
      I4 => ClockTime_Second_DatIn(23),
      I5 => ClockTime_Second_DatReg(23),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_13_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(18),
      I1 => ClockTime_Second_DatIn(18),
      I2 => ClockTime_Second_DatReg(19),
      I3 => ClockTime_Second_DatIn(19),
      I4 => ClockTime_Second_DatIn(20),
      I5 => ClockTime_Second_DatReg(20),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_14_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(15),
      I1 => ClockTime_Second_DatIn(15),
      I2 => ClockTime_Second_DatReg(16),
      I3 => ClockTime_Second_DatIn(16),
      I4 => ClockTime_Second_DatIn(17),
      I5 => ClockTime_Second_DatReg(17),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_15_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(12),
      I1 => ClockTime_Second_DatIn(12),
      I2 => ClockTime_Second_DatReg(13),
      I3 => ClockTime_Second_DatIn(13),
      I4 => ClockTime_Second_DatIn(14),
      I5 => ClockTime_Second_DatReg(14),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_16_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(21),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      I2 => ClockTime_Second_DatIn(22),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      I5 => ClockTime_Second_DatIn(23),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_18_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(18),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      I2 => ClockTime_Second_DatIn(19),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      I5 => ClockTime_Second_DatIn(20),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_19_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(15),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      I2 => ClockTime_Second_DatIn(16),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      I5 => ClockTime_Second_DatIn(17),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_20_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(12),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      I2 => ClockTime_Second_DatIn(13),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      I5 => ClockTime_Second_DatIn(14),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_21_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(9),
      I1 => ClockTime_Second_DatIn(9),
      I2 => ClockTime_Second_DatReg(10),
      I3 => ClockTime_Second_DatIn(10),
      I4 => ClockTime_Second_DatIn(11),
      I5 => ClockTime_Second_DatReg(11),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_22_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(6),
      I1 => ClockTime_Second_DatIn(6),
      I2 => ClockTime_Second_DatReg(7),
      I3 => ClockTime_Second_DatIn(7),
      I4 => ClockTime_Second_DatIn(8),
      I5 => ClockTime_Second_DatReg(8),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_23_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(3),
      I1 => ClockTime_Second_DatIn(3),
      I2 => ClockTime_Second_DatReg(4),
      I3 => ClockTime_Second_DatIn(4),
      I4 => ClockTime_Second_DatIn(5),
      I5 => ClockTime_Second_DatReg(5),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_24_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(0),
      I1 => ClockTime_Second_DatIn(0),
      I2 => ClockTime_Second_DatReg(1),
      I3 => ClockTime_Second_DatIn(1),
      I4 => ClockTime_Second_DatIn(2),
      I5 => ClockTime_Second_DatReg(2),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_25_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(9),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      I2 => ClockTime_Second_DatIn(10),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      I5 => ClockTime_Second_DatIn(11),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_26_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(6),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      I2 => ClockTime_Second_DatIn(7),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      I5 => ClockTime_Second_DatIn(8),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_27_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(3),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      I2 => ClockTime_Second_DatIn(4),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      I5 => ClockTime_Second_DatIn(5),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_28_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(0),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      I2 => ClockTime_Second_DatIn(1),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[1]\,
      I4 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      I5 => ClockTime_Second_DatIn(2),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_29_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(30),
      I1 => ClockTime_Second_DatIn(30),
      I2 => ClockTime_Second_DatReg(31),
      I3 => ClockTime_Second_DatIn(31),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_5_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(27),
      I1 => ClockTime_Second_DatIn(27),
      I2 => ClockTime_Second_DatReg(28),
      I3 => ClockTime_Second_DatIn(28),
      I4 => ClockTime_Second_DatIn(29),
      I5 => ClockTime_Second_DatReg(29),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_6_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockTime_Second_DatReg(24),
      I1 => ClockTime_Second_DatIn(24),
      I2 => ClockTime_Second_DatReg(25),
      I3 => ClockTime_Second_DatIn(25),
      I4 => ClockTime_Second_DatIn(26),
      I5 => ClockTime_Second_DatReg(26),
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_7_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Second_DatIn(30),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[30]\,
      I2 => ClockTime_Second_DatIn(31),
      I3 => \GnssTime_Second_DatReg_reg_n_0_[31]\,
      O => \TimeAdjustment_Nanosecond_DatReg[5]_i_9_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Nanosecond_DatReg(5),
      Q => TimeAdjustment_Nanosecond_DatOut(0)
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_0\,
      CO(2) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_1\,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjustment_Nanosecond_DatReg[5]_i_22_n_0\,
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_23_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_24_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_25_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_0\,
      CO(2) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_1\,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjustment_Nanosecond_DatReg[5]_i_26_n_0\,
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_27_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_28_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_29_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_0\,
      CO(3) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_CO_UNCONNECTED\(3),
      CO(2) => TimeAdjustment_Second_DatReg10_out,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_5_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_6_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_7_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_0\,
      CO(3) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_CO_UNCONNECTED\(3),
      CO(2) => TimeAdjustment_Second_DatReg1,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_9_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_10_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_11_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_12_n_0\,
      CO(3) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_0\,
      CO(2) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_1\,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjustment_Nanosecond_DatReg[5]_i_13_n_0\,
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_14_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_15_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_16_n_0\
    );
\TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_17_n_0\,
      CO(3) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_0\,
      CO(2) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_1\,
      CO(1) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_2\,
      CO(0) => \TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_TimeAdjustment_Nanosecond_DatReg_reg[5]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjustment_Nanosecond_DatReg[5]_i_18_n_0\,
      S(2) => \TimeAdjustment_Nanosecond_DatReg[5]_i_19_n_0\,
      S(1) => \TimeAdjustment_Nanosecond_DatReg[5]_i_20_n_0\,
      S(0) => \TimeAdjustment_Nanosecond_DatReg[5]_i_21_n_0\
    );
\TimeAdjustment_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[0]\,
      O => TimeAdjustment_Second_DatReg(0)
    );
\TimeAdjustment_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[10]\,
      O => TimeAdjustment_Second_DatReg(10)
    );
\TimeAdjustment_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[11]\,
      O => TimeAdjustment_Second_DatReg(11)
    );
\TimeAdjustment_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[12]\,
      O => TimeAdjustment_Second_DatReg(12)
    );
\TimeAdjustment_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[13]\,
      O => TimeAdjustment_Second_DatReg(13)
    );
\TimeAdjustment_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[14]\,
      O => TimeAdjustment_Second_DatReg(14)
    );
\TimeAdjustment_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[15]\,
      O => TimeAdjustment_Second_DatReg(15)
    );
\TimeAdjustment_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[16]\,
      O => TimeAdjustment_Second_DatReg(16)
    );
\TimeAdjustment_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[17]\,
      O => TimeAdjustment_Second_DatReg(17)
    );
\TimeAdjustment_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[18]\,
      O => TimeAdjustment_Second_DatReg(18)
    );
\TimeAdjustment_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[19]\,
      O => TimeAdjustment_Second_DatReg(19)
    );
\TimeAdjustment_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[1]\,
      O => TimeAdjustment_Second_DatReg(1)
    );
\TimeAdjustment_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[20]\,
      O => TimeAdjustment_Second_DatReg(20)
    );
\TimeAdjustment_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[21]\,
      O => TimeAdjustment_Second_DatReg(21)
    );
\TimeAdjustment_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[22]\,
      O => TimeAdjustment_Second_DatReg(22)
    );
\TimeAdjustment_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[23]\,
      O => TimeAdjustment_Second_DatReg(23)
    );
\TimeAdjustment_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[24]\,
      O => TimeAdjustment_Second_DatReg(24)
    );
\TimeAdjustment_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[25]\,
      O => TimeAdjustment_Second_DatReg(25)
    );
\TimeAdjustment_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[26]\,
      O => TimeAdjustment_Second_DatReg(26)
    );
\TimeAdjustment_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[27]\,
      O => TimeAdjustment_Second_DatReg(27)
    );
\TimeAdjustment_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[28]\,
      O => TimeAdjustment_Second_DatReg(28)
    );
\TimeAdjustment_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[29]\,
      O => TimeAdjustment_Second_DatReg(29)
    );
\TimeAdjustment_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[2]\,
      O => TimeAdjustment_Second_DatReg(2)
    );
\TimeAdjustment_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[30]\,
      O => TimeAdjustment_Second_DatReg(30)
    );
\TimeAdjustment_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[31]\,
      O => TimeAdjustment_Second_DatReg(31)
    );
\TimeAdjustment_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SysRstN_RstIn,
      O => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\
    );
\TimeAdjustment_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[3]\,
      O => TimeAdjustment_Second_DatReg(3)
    );
\TimeAdjustment_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[4]\,
      O => TimeAdjustment_Second_DatReg(4)
    );
\TimeAdjustment_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[5]\,
      O => TimeAdjustment_Second_DatReg(5)
    );
\TimeAdjustment_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[6]\,
      O => TimeAdjustment_Second_DatReg(6)
    );
\TimeAdjustment_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[7]\,
      O => TimeAdjustment_Second_DatReg(7)
    );
\TimeAdjustment_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[8]\,
      O => TimeAdjustment_Second_DatReg(8)
    );
\TimeAdjustment_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TimeAdjustment_Nanosecond_DatReg(5),
      I1 => \GnssTime_Second_DatReg_reg_n_0_[9]\,
      O => TimeAdjustment_Second_DatReg(9)
    );
\TimeAdjustment_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(0),
      Q => TimeAdjustment_Second_DatOut(0)
    );
\TimeAdjustment_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(10),
      Q => TimeAdjustment_Second_DatOut(10)
    );
\TimeAdjustment_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(11),
      Q => TimeAdjustment_Second_DatOut(11)
    );
\TimeAdjustment_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(12),
      Q => TimeAdjustment_Second_DatOut(12)
    );
\TimeAdjustment_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(13),
      Q => TimeAdjustment_Second_DatOut(13)
    );
\TimeAdjustment_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(14),
      Q => TimeAdjustment_Second_DatOut(14)
    );
\TimeAdjustment_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(15),
      Q => TimeAdjustment_Second_DatOut(15)
    );
\TimeAdjustment_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(16),
      Q => TimeAdjustment_Second_DatOut(16)
    );
\TimeAdjustment_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(17),
      Q => TimeAdjustment_Second_DatOut(17)
    );
\TimeAdjustment_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(18),
      Q => TimeAdjustment_Second_DatOut(18)
    );
\TimeAdjustment_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(19),
      Q => TimeAdjustment_Second_DatOut(19)
    );
\TimeAdjustment_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(1),
      Q => TimeAdjustment_Second_DatOut(1)
    );
\TimeAdjustment_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(20),
      Q => TimeAdjustment_Second_DatOut(20)
    );
\TimeAdjustment_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(21),
      Q => TimeAdjustment_Second_DatOut(21)
    );
\TimeAdjustment_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(22),
      Q => TimeAdjustment_Second_DatOut(22)
    );
\TimeAdjustment_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(23),
      Q => TimeAdjustment_Second_DatOut(23)
    );
\TimeAdjustment_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(24),
      Q => TimeAdjustment_Second_DatOut(24)
    );
\TimeAdjustment_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(25),
      Q => TimeAdjustment_Second_DatOut(25)
    );
\TimeAdjustment_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(26),
      Q => TimeAdjustment_Second_DatOut(26)
    );
\TimeAdjustment_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(27),
      Q => TimeAdjustment_Second_DatOut(27)
    );
\TimeAdjustment_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(28),
      Q => TimeAdjustment_Second_DatOut(28)
    );
\TimeAdjustment_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(29),
      Q => TimeAdjustment_Second_DatOut(29)
    );
\TimeAdjustment_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(2),
      Q => TimeAdjustment_Second_DatOut(2)
    );
\TimeAdjustment_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(30),
      Q => TimeAdjustment_Second_DatOut(30)
    );
\TimeAdjustment_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(31),
      Q => TimeAdjustment_Second_DatOut(31)
    );
\TimeAdjustment_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(3),
      Q => TimeAdjustment_Second_DatOut(3)
    );
\TimeAdjustment_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(4),
      Q => TimeAdjustment_Second_DatOut(4)
    );
\TimeAdjustment_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(5),
      Q => TimeAdjustment_Second_DatOut(5)
    );
\TimeAdjustment_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(6),
      Q => TimeAdjustment_Second_DatOut(6)
    );
\TimeAdjustment_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(7),
      Q => TimeAdjustment_Second_DatOut(7)
    );
\TimeAdjustment_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(8),
      Q => TimeAdjustment_Second_DatOut(8)
    );
\TimeAdjustment_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Second_DatReg(9),
      Q => TimeAdjustment_Second_DatOut(9)
    );
TimeAdjustment_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TimeAdjustment_Nanosecond_DatReg(5),
      Q => TimeAdjustment_ValOut
    );
\TimeCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAABAAABA"
    )
        port map (
      I0 => \TimeCounter_CntReg[0]_i_2_n_0\,
      I1 => \TaiConversionState_StaReg__0\(1),
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I5 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      O => \TimeCounter_CntReg[0]_i_1_n_0\
    );
\TimeCounter_CntReg[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[25]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[24]\,
      O => \TimeCounter_CntReg[0]_i_10_n_0\
    );
\TimeCounter_CntReg[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[23]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[22]\,
      O => \TimeCounter_CntReg[0]_i_12_n_0\
    );
\TimeCounter_CntReg[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[21]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[20]\,
      O => \TimeCounter_CntReg[0]_i_13_n_0\
    );
\TimeCounter_CntReg[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[19]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[18]\,
      O => \TimeCounter_CntReg[0]_i_14_n_0\
    );
\TimeCounter_CntReg[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[17]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[16]\,
      O => \TimeCounter_CntReg[0]_i_15_n_0\
    );
\TimeCounter_CntReg[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(11),
      I1 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I2 => \ToD_DatReg_reg[Year]\(10),
      I3 => \TimeCounter_CntReg_reg_n_0_[10]\,
      O => \TimeCounter_CntReg[0]_i_17_n_0\
    );
\TimeCounter_CntReg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(9),
      I1 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I2 => \ToD_DatReg_reg[Year]\(8),
      I3 => \TimeCounter_CntReg_reg_n_0_[8]\,
      O => \TimeCounter_CntReg[0]_i_18_n_0\
    );
\TimeCounter_CntReg[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[15]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[14]\,
      O => \TimeCounter_CntReg[0]_i_19_n_0\
    );
\TimeCounter_CntReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54500400"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I1 => \TaiConversionState_StaReg__0\(1),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      I4 => \TimeCounter_CntReg[0]_i_4_n_0\,
      I5 => \TimeCounter_CntReg[0]_i_5_n_0\,
      O => \TimeCounter_CntReg[0]_i_2_n_0\
    );
\TimeCounter_CntReg[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[13]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[12]\,
      O => \TimeCounter_CntReg[0]_i_20_n_0\
    );
\TimeCounter_CntReg[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[11]\,
      I1 => \ToD_DatReg_reg[Year]\(11),
      I2 => \TimeCounter_CntReg_reg_n_0_[10]\,
      I3 => \ToD_DatReg_reg[Year]\(10),
      O => \TimeCounter_CntReg[0]_i_21_n_0\
    );
\TimeCounter_CntReg[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[9]\,
      I1 => \ToD_DatReg_reg[Year]\(9),
      I2 => \TimeCounter_CntReg_reg_n_0_[8]\,
      I3 => \ToD_DatReg_reg[Year]\(8),
      O => \TimeCounter_CntReg[0]_i_22_n_0\
    );
\TimeCounter_CntReg[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(7),
      I1 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I2 => \ToD_DatReg_reg[Year]\(6),
      I3 => \TimeCounter_CntReg_reg_n_0_[6]\,
      O => \TimeCounter_CntReg[0]_i_23_n_0\
    );
\TimeCounter_CntReg[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[5]\,
      I1 => \ToD_DatReg_reg[Year]\(4),
      I2 => \ToD_DatReg_reg[Year]\(5),
      I3 => \TimeCounter_CntReg_reg_n_0_[4]\,
      O => \TimeCounter_CntReg[0]_i_24_n_0\
    );
\TimeCounter_CntReg[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I1 => \ToD_DatReg_reg[Year]\(2),
      I2 => \ToD_DatReg_reg[Year]\(3),
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \TimeCounter_CntReg[0]_i_25_n_0\
    );
\TimeCounter_CntReg[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I1 => \ToD_DatReg_reg[Year]\(0),
      I2 => \ToD_DatReg_reg[Year]\(1),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \TimeCounter_CntReg[0]_i_26_n_0\
    );
\TimeCounter_CntReg[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[7]\,
      I1 => \ToD_DatReg_reg[Year]\(7),
      I2 => \TimeCounter_CntReg_reg_n_0_[6]\,
      I3 => \ToD_DatReg_reg[Year]\(6),
      O => \TimeCounter_CntReg[0]_i_27_n_0\
    );
\TimeCounter_CntReg[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(4),
      I1 => \TimeCounter_CntReg_reg_n_0_[4]\,
      I2 => \ToD_DatReg_reg[Year]\(5),
      I3 => \TimeCounter_CntReg_reg_n_0_[5]\,
      O => \TimeCounter_CntReg[0]_i_28_n_0\
    );
\TimeCounter_CntReg[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(3),
      I1 => \ToD_DatReg_reg[Year]\(2),
      I2 => \TimeCounter_CntReg_reg_n_0_[3]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[2]\,
      O => \TimeCounter_CntReg[0]_i_29_n_0\
    );
\TimeCounter_CntReg[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ToD_DatReg_reg[Year]\(1),
      I1 => \ToD_DatReg_reg[Year]\(0),
      I2 => \TimeCounter_CntReg_reg_n_0_[1]\,
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      O => \TimeCounter_CntReg[0]_i_30_n_0\
    );
\TimeCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      O => \TimeCounter_CntReg[0]_i_4_n_0\
    );
\TimeCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020202"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(1),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \TimeCounter_CntReg_reg_n_0_[0]\,
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      O => \TimeCounter_CntReg[0]_i_5_n_0\
    );
\TimeCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[30]\,
      O => \TimeCounter_CntReg[0]_i_7_n_0\
    );
\TimeCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[29]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[28]\,
      O => \TimeCounter_CntReg[0]_i_8_n_0\
    );
\TimeCounter_CntReg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg_n_0_[27]\,
      I1 => \TimeCounter_CntReg_reg_n_0_[26]\,
      O => \TimeCounter_CntReg[0]_i_9_n_0\
    );
\TimeCounter_CntReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[12]_i_2_n_6\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[10]_i_1_n_0\
    );
\TimeCounter_CntReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F8F0FFF0F8F0F0"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      I2 => \TimeCounter_CntReg[10]_i_3_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(1),
      I5 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      O => \TimeCounter_CntReg[10]_i_2_n_0\
    );
\TimeCounter_CntReg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0EEC022"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      I3 => \TaiConversionState_StaReg__0\(0),
      I4 => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      O => \TimeCounter_CntReg[10]_i_3_n_0\
    );
\TimeCounter_CntReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[12]_i_2_n_5\,
      O => \TimeCounter_CntReg[11]_i_1_n_0\
    );
\TimeCounter_CntReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[12]_i_2_n_4\,
      O => \TimeCounter_CntReg[12]_i_1_n_0\
    );
\TimeCounter_CntReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[16]_i_2_n_7\,
      O => \TimeCounter_CntReg[13]_i_1_n_0\
    );
\TimeCounter_CntReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[16]_i_2_n_6\,
      O => \TimeCounter_CntReg[14]_i_1_n_0\
    );
\TimeCounter_CntReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[16]_i_2_n_5\,
      O => \TimeCounter_CntReg[15]_i_1_n_0\
    );
\TimeCounter_CntReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[16]_i_2_n_4\,
      O => \TimeCounter_CntReg[16]_i_1_n_0\
    );
\TimeCounter_CntReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[20]_i_2_n_7\,
      O => \TimeCounter_CntReg[17]_i_1_n_0\
    );
\TimeCounter_CntReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[20]_i_2_n_6\,
      O => \TimeCounter_CntReg[18]_i_1_n_0\
    );
\TimeCounter_CntReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[20]_i_2_n_5\,
      O => \TimeCounter_CntReg[19]_i_1_n_0\
    );
\TimeCounter_CntReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[4]_i_2_n_7\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[1]_i_1_n_0\
    );
\TimeCounter_CntReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[20]_i_2_n_4\,
      O => \TimeCounter_CntReg[20]_i_1_n_0\
    );
\TimeCounter_CntReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[24]_i_2_n_7\,
      O => \TimeCounter_CntReg[21]_i_1_n_0\
    );
\TimeCounter_CntReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[24]_i_2_n_6\,
      O => \TimeCounter_CntReg[22]_i_1_n_0\
    );
\TimeCounter_CntReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[24]_i_2_n_5\,
      O => \TimeCounter_CntReg[23]_i_1_n_0\
    );
\TimeCounter_CntReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[24]_i_2_n_4\,
      O => \TimeCounter_CntReg[24]_i_1_n_0\
    );
\TimeCounter_CntReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[28]_i_2_n_7\,
      O => \TimeCounter_CntReg[25]_i_1_n_0\
    );
\TimeCounter_CntReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[28]_i_2_n_6\,
      O => \TimeCounter_CntReg[26]_i_1_n_0\
    );
\TimeCounter_CntReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[28]_i_2_n_5\,
      O => \TimeCounter_CntReg[27]_i_1_n_0\
    );
\TimeCounter_CntReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[28]_i_2_n_4\,
      O => \TimeCounter_CntReg[28]_i_1_n_0\
    );
\TimeCounter_CntReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[30]_i_5_n_7\,
      O => \TimeCounter_CntReg[29]_i_1_n_0\
    );
\TimeCounter_CntReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[4]_i_2_n_6\,
      O => \TimeCounter_CntReg[2]_i_1_n_0\
    );
\TimeCounter_CntReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFFFC8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_3_n_0\,
      I1 => \ToD_DatReg[Year][11]_i_3_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_4_n_0\,
      I3 => \TaiConversionState_StaReg__0\(0),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I5 => \TaiConversionState_StaReg__0\(1),
      O => TimeCounter_CntReg
    );
\TimeCounter_CntReg[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[30]_i_5_n_6\,
      O => \TimeCounter_CntReg[30]_i_2_n_0\
    );
\TimeCounter_CntReg[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => RxToDValid_ValReg_reg_n_0,
      I2 => RxToDValid_ValOldReg,
      O => \TimeCounter_CntReg[30]_i_3_n_0\
    );
\TimeCounter_CntReg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_6_n_0\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => \TimeCounter_CntReg[30]_i_6_n_0\,
      I5 => \TimeCounter_CntReg[30]_i_7_n_0\,
      O => \TimeCounter_CntReg[30]_i_4_n_0\
    );
\TimeCounter_CntReg[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \GnssTime_Second_DatReg_reg[31]_i_3_n_0\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_7_n_0\,
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      O => \TimeCounter_CntReg[30]_i_6_n_0\
    );
\TimeCounter_CntReg[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I1 => \TaiConversionState_StaReg__0\(0),
      I2 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => \FSM_sequential_TaiConversionState_StaReg_reg[1]_i_5_n_0\,
      O => \TimeCounter_CntReg[30]_i_7_n_0\
    );
\TimeCounter_CntReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[4]_i_2_n_5\,
      O => \TimeCounter_CntReg[3]_i_1_n_0\
    );
\TimeCounter_CntReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[4]_i_2_n_4\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[4]_i_1_n_0\
    );
\TimeCounter_CntReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[8]_i_2_n_7\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[5]_i_1_n_0\
    );
\TimeCounter_CntReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TimeCounter_CntReg[30]_i_4_n_0\,
      I1 => \TimeCounter_CntReg_reg[8]_i_2_n_6\,
      O => \TimeCounter_CntReg[6]_i_1_n_0\
    );
\TimeCounter_CntReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[8]_i_2_n_5\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[7]_i_1_n_0\
    );
\TimeCounter_CntReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[8]_i_2_n_4\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[8]_i_1_n_0\
    );
\TimeCounter_CntReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[12]_i_2_n_7\,
      I1 => \TimeCounter_CntReg[10]_i_2_n_0\,
      I2 => \TaiConversionState_StaReg__0\(1),
      I3 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I4 => \TaiConversionState_StaReg__0\(0),
      O => \TimeCounter_CntReg[9]_i_1_n_0\
    );
\TimeCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[0]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[0]\
    );
\TimeCounter_CntReg_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[0]_i_16_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[0]_i_11_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[0]_i_11_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[0]_i_11_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \TimeCounter_CntReg[0]_i_17_n_0\,
      DI(0) => \TimeCounter_CntReg[0]_i_18_n_0\,
      O(3 downto 0) => \NLW_TimeCounter_CntReg_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeCounter_CntReg[0]_i_19_n_0\,
      S(2) => \TimeCounter_CntReg[0]_i_20_n_0\,
      S(1) => \TimeCounter_CntReg[0]_i_21_n_0\,
      S(0) => \TimeCounter_CntReg[0]_i_22_n_0\
    );
\TimeCounter_CntReg_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeCounter_CntReg_reg[0]_i_16_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[0]_i_16_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[0]_i_16_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \TimeCounter_CntReg[0]_i_23_n_0\,
      DI(2) => \TimeCounter_CntReg[0]_i_24_n_0\,
      DI(1) => \TimeCounter_CntReg[0]_i_25_n_0\,
      DI(0) => \TimeCounter_CntReg[0]_i_26_n_0\,
      O(3 downto 0) => \NLW_TimeCounter_CntReg_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeCounter_CntReg[0]_i_27_n_0\,
      S(2) => \TimeCounter_CntReg[0]_i_28_n_0\,
      S(1) => \TimeCounter_CntReg[0]_i_29_n_0\,
      S(0) => \TimeCounter_CntReg[0]_i_30_n_0\
    );
\TimeCounter_CntReg_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[0]_i_6_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[0]_i_3_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[0]_i_3_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_TimeCounter_CntReg_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeCounter_CntReg[0]_i_7_n_0\,
      S(2) => \TimeCounter_CntReg[0]_i_8_n_0\,
      S(1) => \TimeCounter_CntReg[0]_i_9_n_0\,
      S(0) => \TimeCounter_CntReg[0]_i_10_n_0\
    );
\TimeCounter_CntReg_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[0]_i_11_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[0]_i_6_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[0]_i_6_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[0]_i_6_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_TimeCounter_CntReg_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeCounter_CntReg[0]_i_12_n_0\,
      S(2) => \TimeCounter_CntReg[0]_i_13_n_0\,
      S(1) => \TimeCounter_CntReg[0]_i_14_n_0\,
      S(0) => \TimeCounter_CntReg[0]_i_15_n_0\
    );
\TimeCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[10]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[10]\
    );
\TimeCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[11]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[11]\
    );
\TimeCounter_CntReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[12]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[12]\
    );
\TimeCounter_CntReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[8]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[12]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[12]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[12]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[12]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[12]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[12]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[12]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[12]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[11]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[10]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[9]\
    );
\TimeCounter_CntReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[13]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[13]\
    );
\TimeCounter_CntReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[14]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[14]\
    );
\TimeCounter_CntReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[15]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[15]\
    );
\TimeCounter_CntReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[16]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[16]\
    );
\TimeCounter_CntReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[12]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[16]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[16]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[16]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[16]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[16]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[16]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[16]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[16]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[15]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[14]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[13]\
    );
\TimeCounter_CntReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[17]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[17]\
    );
\TimeCounter_CntReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[18]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[18]\
    );
\TimeCounter_CntReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[19]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[19]\
    );
\TimeCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[1]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[1]\
    );
\TimeCounter_CntReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[20]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[20]\
    );
\TimeCounter_CntReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[16]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[20]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[20]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[20]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[20]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[20]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[20]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[20]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[20]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[19]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[18]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[17]\
    );
\TimeCounter_CntReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[21]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[21]\
    );
\TimeCounter_CntReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[22]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[22]\
    );
\TimeCounter_CntReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[23]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[23]\
    );
\TimeCounter_CntReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[24]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[24]\
    );
\TimeCounter_CntReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[20]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[24]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[24]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[24]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[24]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[24]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[24]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[24]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[24]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[23]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[22]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[21]\
    );
\TimeCounter_CntReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[25]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[25]\
    );
\TimeCounter_CntReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[26]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[26]\
    );
\TimeCounter_CntReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[27]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[27]\
    );
\TimeCounter_CntReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[28]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[28]\
    );
\TimeCounter_CntReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[24]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[28]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[28]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[28]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[28]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[28]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[28]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[28]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[28]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[27]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[26]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[25]\
    );
\TimeCounter_CntReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[29]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[29]\
    );
\TimeCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[2]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[2]\
    );
\TimeCounter_CntReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[30]_i_2_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[30]\
    );
\TimeCounter_CntReg_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_TimeCounter_CntReg_reg[30]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \TimeCounter_CntReg_reg[30]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_TimeCounter_CntReg_reg[30]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \TimeCounter_CntReg_reg[30]_i_5_n_6\,
      O(0) => \TimeCounter_CntReg_reg[30]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \TimeCounter_CntReg_reg_n_0_[30]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[29]\
    );
\TimeCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[3]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[3]\
    );
\TimeCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[4]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[4]\
    );
\TimeCounter_CntReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeCounter_CntReg_reg[4]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[4]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[4]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[4]_i_2_n_3\,
      CYINIT => \TimeCounter_CntReg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[4]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[4]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[4]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[4]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[4]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[3]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[2]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[1]\
    );
\TimeCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[5]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[5]\
    );
\TimeCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[6]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[6]\
    );
\TimeCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[7]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[7]\
    );
\TimeCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[8]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[8]\
    );
\TimeCounter_CntReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeCounter_CntReg_reg[4]_i_2_n_0\,
      CO(3) => \TimeCounter_CntReg_reg[8]_i_2_n_0\,
      CO(2) => \TimeCounter_CntReg_reg[8]_i_2_n_1\,
      CO(1) => \TimeCounter_CntReg_reg[8]_i_2_n_2\,
      CO(0) => \TimeCounter_CntReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeCounter_CntReg_reg[8]_i_2_n_4\,
      O(2) => \TimeCounter_CntReg_reg[8]_i_2_n_5\,
      O(1) => \TimeCounter_CntReg_reg[8]_i_2_n_6\,
      O(0) => \TimeCounter_CntReg_reg[8]_i_2_n_7\,
      S(3) => \TimeCounter_CntReg_reg_n_0_[8]\,
      S(2) => \TimeCounter_CntReg_reg_n_0_[7]\,
      S(1) => \TimeCounter_CntReg_reg_n_0_[6]\,
      S(0) => \TimeCounter_CntReg_reg_n_0_[5]\
    );
\TimeCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => TimeCounter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TimeCounter_CntReg[9]_i_1_n_0\,
      Q => \TimeCounter_CntReg_reg_n_0_[9]\
    );
\ToD_DatReg[Year][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000020000000"
    )
        port map (
      I0 => \ToD_DatReg[Year][11]_i_2_n_0\,
      I1 => RxToDValid_ValOldReg,
      I2 => RxToDValid_ValReg_reg_n_0,
      I3 => p_15_in255_in,
      I4 => \ToD_DatReg[Year][11]_i_3_n_0\,
      I5 => \ToD_DatReg[Year][11]_i_4_n_0\,
      O => \ToD_DatReg[Year][11]_i_1_n_0\
    );
\ToD_DatReg[Year][11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Hour_n_0_][4]\,
      I1 => \RxToD_DatReg_reg[Hour_n_0_][0]\,
      I2 => \RxToD_DatReg_reg[Day_n_0_][4]\,
      I3 => \RxToD_DatReg_reg[Day_n_0_][1]\,
      O => \ToD_DatReg[Year][11]_i_10_n_0\
    );
\ToD_DatReg[Year][11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F999"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Month_n_0_][3]\,
      I1 => \RxToD_DatReg_reg[Month_n_0_][1]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][2]\,
      I3 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      O => \ToD_DatReg[Year][11]_i_11_n_0\
    );
\ToD_DatReg[Year][11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFFF"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Hour_n_0_][1]\,
      I1 => \RxToD_DatReg_reg[Hour_n_0_][3]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      I3 => \RxToD_DatReg_reg[Month_n_0_][2]\,
      I4 => \RxToD_DatReg_reg[Hour_n_0_][2]\,
      O => \ToD_DatReg[Year][11]_i_12_n_0\
    );
\ToD_DatReg[Year][11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF7F77F"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Day_n_0_][2]\,
      I1 => \RxToD_DatReg_reg[Day_n_0_][3]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][1]\,
      I3 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      I4 => \RxToD_DatReg_reg[Day_n_0_][0]\,
      O => \ToD_DatReg[Year][11]_i_13_n_0\
    );
\ToD_DatReg[Year][11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      I1 => \RxToD_DatReg_reg[Month_n_0_][2]\,
      O => \ToD_DatReg[Year][11]_i_14_n_0\
    );
\ToD_DatReg[Year][11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Second_n_0_][4]\,
      I1 => \RxToD_DatReg_reg[Day_n_0_][3]\,
      I2 => \RxToD_DatReg_reg[Day_n_0_][4]\,
      I3 => \RxToD_DatReg_reg[Second_n_0_][2]\,
      I4 => \RxToD_DatReg_reg[Second_n_0_][5]\,
      O => \ToD_DatReg[Year][11]_i_15_n_0\
    );
\ToD_DatReg[Year][11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFDDFFDDFFD"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Day_n_0_][0]\,
      I1 => \RxToD_DatReg_reg[Second_n_0_][3]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][1]\,
      I3 => \RxToD_DatReg_reg[Month_n_0_][3]\,
      I4 => \RxToD_DatReg_reg[Month_n_0_][2]\,
      I5 => \RxToD_DatReg_reg[Month_n_0_][0]\,
      O => \ToD_DatReg[Year][11]_i_16_n_0\
    );
\ToD_DatReg[Year][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Minute_n_0_][1]\,
      I1 => \RxToD_DatReg_reg[Minute_n_0_][0]\,
      I2 => \RxToD_DatReg_reg[Hour_n_0_][4]\,
      I3 => \RxToD_DatReg_reg[Hour_n_0_][3]\,
      O => \ToD_DatReg[Year][11]_i_17_n_0\
    );
\ToD_DatReg[Year][11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Minute_n_0_][5]\,
      I1 => \RxToD_DatReg_reg[Minute_n_0_][4]\,
      I2 => \RxToD_DatReg_reg[Minute_n_0_][3]\,
      I3 => \RxToD_DatReg_reg[Minute_n_0_][2]\,
      O => \ToD_DatReg[Year][11]_i_18_n_0\
    );
\ToD_DatReg[Year][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(1),
      O => \ToD_DatReg[Year][11]_i_2_n_0\
    );
\ToD_DatReg[Year][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500000000000000"
    )
        port map (
      I0 => TaiConversionState_StaReg2323_out,
      I1 => \ToD_DatReg[Year][11]_i_6_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_7_n_0\,
      I3 => \RxToD_DatReg_reg[Valid]__0\,
      I4 => ClockTime_ValIn,
      I5 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\,
      O => \ToD_DatReg[Year][11]_i_3_n_0\
    );
\ToD_DatReg[Year][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I3 => TsipTiming_MsgValOld_ValReg,
      O => \ToD_DatReg[Year][11]_i_4_n_0\
    );
\ToD_DatReg[Year][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ToD_DatReg[Year][11]_i_8_n_0\,
      I1 => \ToD_DatReg[Year][11]_i_9_n_0\,
      I2 => \ToD_DatReg[Year][11]_i_10_n_0\,
      I3 => \ToD_DatReg[Year][11]_i_11_n_0\,
      I4 => \ToD_DatReg[Year][11]_i_12_n_0\,
      I5 => \ToD_DatReg[Year][11]_i_13_n_0\,
      O => TaiConversionState_StaReg2323_out
    );
\ToD_DatReg[Year][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEF"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Day_n_0_][1]\,
      I1 => \RxToD_DatReg_reg[Day_n_0_][2]\,
      I2 => \RxToD_DatReg_reg[Month_n_0_][3]\,
      I3 => \ToD_DatReg[Year][11]_i_14_n_0\,
      I4 => \ToD_DatReg[Year][11]_i_15_n_0\,
      I5 => \ToD_DatReg[Year][11]_i_16_n_0\,
      O => \ToD_DatReg[Year][11]_i_6_n_0\
    );
\ToD_DatReg[Year][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ToD_DatReg[Year][11]_i_17_n_0\,
      I1 => \ToD_DatReg[Year][11]_i_18_n_0\,
      I2 => \RxToD_DatReg_reg[Hour_n_0_][0]\,
      I3 => \RxToD_DatReg_reg[Hour_n_0_][1]\,
      I4 => \RxToD_DatReg_reg[Hour_n_0_][2]\,
      O => \ToD_DatReg[Year][11]_i_7_n_0\
    );
\ToD_DatReg[Year][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Minute_n_0_][0]\,
      I1 => \RxToD_DatReg_reg[Minute_n_0_][1]\,
      I2 => \RxToD_DatReg_reg[Minute_n_0_][3]\,
      I3 => \RxToD_DatReg_reg[Minute_n_0_][2]\,
      I4 => \RxToD_DatReg_reg[Minute_n_0_][5]\,
      I5 => \RxToD_DatReg_reg[Minute_n_0_][4]\,
      O => \ToD_DatReg[Year][11]_i_8_n_0\
    );
\ToD_DatReg[Year][11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \RxToD_DatReg_reg[Second_n_0_][1]\,
      I1 => \RxToD_DatReg_reg[Second_n_0_][0]\,
      I2 => \RxToD_DatReg_reg[Second_n_0_][2]\,
      I3 => \RxToD_DatReg_reg[Second_n_0_][3]\,
      I4 => \RxToD_DatReg_reg[Second_n_0_][4]\,
      I5 => \RxToD_DatReg_reg[Second_n_0_][5]\,
      O => \ToD_DatReg[Year][11]_i_9_n_0\
    );
\ToD_DatReg_reg[Day][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Day_n_0_][0]\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Day]\(0)
    );
\ToD_DatReg_reg[Day][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Day_n_0_][1]\,
      Q => \ToD_DatReg_reg[Day]\(1)
    );
\ToD_DatReg_reg[Day][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Day_n_0_][2]\,
      Q => \ToD_DatReg_reg[Day]\(2)
    );
\ToD_DatReg_reg[Day][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Day_n_0_][3]\,
      Q => \ToD_DatReg_reg[Day]\(3)
    );
\ToD_DatReg_reg[Day][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Day_n_0_][4]\,
      Q => \ToD_DatReg_reg[Day]\(4)
    );
\ToD_DatReg_reg[Hour][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Hour_n_0_][0]\,
      Q => \ToD_DatReg_reg[Hour]\(0)
    );
\ToD_DatReg_reg[Hour][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Hour_n_0_][1]\,
      Q => \ToD_DatReg_reg[Hour]\(1)
    );
\ToD_DatReg_reg[Hour][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Hour_n_0_][2]\,
      Q => \ToD_DatReg_reg[Hour]\(2)
    );
\ToD_DatReg_reg[Hour][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Hour_n_0_][3]\,
      Q => \ToD_DatReg_reg[Hour]\(3)
    );
\ToD_DatReg_reg[Hour][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Hour_n_0_][4]\,
      Q => \ToD_DatReg_reg[Hour]\(4)
    );
\ToD_DatReg_reg[Minute][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][0]\,
      Q => \ToD_DatReg_reg[Minute]\(0)
    );
\ToD_DatReg_reg[Minute][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][1]\,
      Q => \ToD_DatReg_reg[Minute]\(1)
    );
\ToD_DatReg_reg[Minute][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][2]\,
      Q => \ToD_DatReg_reg[Minute]\(2)
    );
\ToD_DatReg_reg[Minute][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][3]\,
      Q => \ToD_DatReg_reg[Minute]\(3)
    );
\ToD_DatReg_reg[Minute][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][4]\,
      Q => \ToD_DatReg_reg[Minute]\(4)
    );
\ToD_DatReg_reg[Minute][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Minute_n_0_][5]\,
      Q => \ToD_DatReg_reg[Minute]\(5)
    );
\ToD_DatReg_reg[Month][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Month_n_0_][0]\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Month]\(0)
    );
\ToD_DatReg_reg[Month][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Month_n_0_][1]\,
      Q => \ToD_DatReg_reg[Month]\(1)
    );
\ToD_DatReg_reg[Month][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Month_n_0_][2]\,
      Q => \ToD_DatReg_reg[Month]\(2)
    );
\ToD_DatReg_reg[Month][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Month_n_0_][3]\,
      Q => \ToD_DatReg_reg[Month]\(3)
    );
\ToD_DatReg_reg[Second][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][0]\,
      Q => \ToD_DatReg_reg[Second]\(0)
    );
\ToD_DatReg_reg[Second][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][1]\,
      Q => \ToD_DatReg_reg[Second]\(1)
    );
\ToD_DatReg_reg[Second][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][2]\,
      Q => \ToD_DatReg_reg[Second]\(2)
    );
\ToD_DatReg_reg[Second][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][3]\,
      Q => \ToD_DatReg_reg[Second]\(3)
    );
\ToD_DatReg_reg[Second][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][4]\,
      Q => \ToD_DatReg_reg[Second]\(4)
    );
\ToD_DatReg_reg[Second][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Second_n_0_][5]\,
      Q => \ToD_DatReg_reg[Second]\(5)
    );
\ToD_DatReg_reg[Year][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Year]\(0),
      Q => \ToD_DatReg_reg[Year]\(0)
    );
\ToD_DatReg_reg[Year][10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(10),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(10)
    );
\ToD_DatReg_reg[Year][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Year]\(11),
      Q => \ToD_DatReg_reg[Year]\(11)
    );
\ToD_DatReg_reg[Year][1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(1),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(1)
    );
\ToD_DatReg_reg[Year][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Year]\(2),
      Q => \ToD_DatReg_reg[Year]\(2)
    );
\ToD_DatReg_reg[Year][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Year]\(3),
      Q => \ToD_DatReg_reg[Year]\(3)
    );
\ToD_DatReg_reg[Year][4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(4),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(4)
    );
\ToD_DatReg_reg[Year][5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(5),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(5)
    );
\ToD_DatReg_reg[Year][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \RxToD_DatReg_reg[Year]\(6),
      Q => \ToD_DatReg_reg[Year]\(6)
    );
\ToD_DatReg_reg[Year][7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(7),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(7)
    );
\ToD_DatReg_reg[Year][8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(8),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(8)
    );
\ToD_DatReg_reg[Year][9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \ToD_DatReg[Year][11]_i_1_n_0\,
      D => \RxToD_DatReg_reg[Year]\(9),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \ToD_DatReg_reg[Year]\(9)
    );
\TodSlaveAntennaStatus_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[Status]\(0),
      O => \TodSlaveAntennaStatus_DatReg[0]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(5),
      O => \TodSlaveAntennaStatus_DatReg[10]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(6),
      O => \TodSlaveAntennaStatus_DatReg[11]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFF2FF"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => \TodSlaveAntennaStatus_DatReg[12]_i_3_n_0\,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TodSlaveUtcStatus_DatReg1286_out,
      I5 => TsipAlarms_Timeout_EvtReg_i_2_n_0,
      O => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(7),
      O => \TodSlaveAntennaStatus_DatReg[12]_i_2_n_0\
    );
\TodSlaveAntennaStatus_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000030AABA"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => TsipAlarms_Timeout_EvtReg,
      I2 => p_359_in,
      I3 => TsipAlarms_Timeout_EvtReg_i_2_n_0,
      I4 => UbxHwMon_Timeout_EvtReg_i_2_n_0,
      I5 => UbxHwMon_Timeout_EvtReg,
      O => \TodSlaveAntennaStatus_DatReg[12]_i_3_n_0\
    );
\TodSlaveAntennaStatus_DatReg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => TsipAlarms_Timeout_EvtReg,
      O => TodSlaveUtcStatus_DatReg1286_out
    );
\TodSlaveAntennaStatus_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFixOk]__0\,
      O => \TodSlaveAntennaStatus_DatReg[16]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(0),
      O => \TodSlaveAntennaStatus_DatReg[17]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(1),
      O => \TodSlaveAntennaStatus_DatReg[18]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(2),
      O => \TodSlaveAntennaStatus_DatReg[19]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[Status]\(1),
      O => \TodSlaveAntennaStatus_DatReg[1]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(3),
      O => \TodSlaveAntennaStatus_DatReg[20]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(4),
      O => \TodSlaveAntennaStatus_DatReg[21]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(5),
      O => \TodSlaveAntennaStatus_DatReg[22]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(6),
      O => \TodSlaveAntennaStatus_DatReg[23]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[GnssFix]\(7),
      O => \TodSlaveAntennaStatus_DatReg[24]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[SpoofDetState]\(0),
      O => \TodSlaveAntennaStatus_DatReg[25]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55557555"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => UbxNavStatus_Timeout_EvtReg,
      I2 => p_15_in255_in,
      I3 => AntennaFixValid_ValReg_reg_n_0,
      I4 => AntennaFixValid_ValOldReg,
      I5 => \TodSlaveAntennaStatus_DatReg[26]_i_3_n_0\,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \AntennaFix_DatReg_reg[SpoofDetState]\(1),
      O => \TodSlaveAntennaStatus_DatReg[26]_i_2_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => TsipAlarms_Timeout_EvtReg,
      I1 => TsipPosition_Timeout_EvtReg,
      I2 => TsipReceiver_Timeout_EvtReg,
      I3 => p_359_in,
      I4 => \TodSlaveAntennaStatus_DatReg[28]_i_3_n_0\,
      I5 => \TodSlaveAntennaStatus_DatReg[26]_i_5_n_0\,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_3_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101010"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_6_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg[26]_i_7_n_0\,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => p_15_in255_in,
      I4 => UbxNavStatus_Timeout_EvtReg,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCC000000000000"
    )
        port map (
      I0 => TsipReceiver_MsgValOld_ValReg,
      I1 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I2 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I3 => TsipPosition_MsgValOld_ValReg,
      I4 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I5 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_5_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F070707070707070"
    )
        port map (
      I0 => p_359_in,
      I1 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I2 => \TodSlaveAntennaStatus_DatReg[26]_i_8_n_0\,
      I3 => TsipPosition_MsgValOld_ValReg,
      I4 => TsipReceiver_MsgValOld_ValReg,
      I5 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_6_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FF00FF00FF00"
    )
        port map (
      I0 => TsipAlarms_Timeout_EvtReg,
      I1 => TsipPosition_Timeout_EvtReg,
      I2 => TsipReceiver_Timeout_EvtReg,
      I3 => \TodSlaveAntennaStatus_DatReg[26]_i_8_n_0\,
      I4 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I5 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_7_n_0\
    );
\TodSlaveAntennaStatus_DatReg[26]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => p_15_in255_in,
      O => \TodSlaveAntennaStatus_DatReg[26]_i_8_n_0\
    );
\TodSlaveAntennaStatus_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_4_n_0\,
      I1 => \TodSlaveAntennaStatus_DatReg[28]_i_2_n_0\,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => \TodSlaveAntennaStatus_DatReg[28]_i_3_n_0\,
      I4 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[28]\,
      O => \TodSlaveAntennaStatus_DatReg[28]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0C0C0C08"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[26]_i_5_n_0\,
      I1 => p_359_in,
      I2 => \TodSlaveAntennaStatus_DatReg[28]_i_3_n_0\,
      I3 => TsipAlarms_Timeout_EvtReg,
      I4 => TsipPosition_Timeout_EvtReg,
      I5 => TsipReceiver_Timeout_EvtReg,
      O => \TodSlaveAntennaStatus_DatReg[28]_i_2_n_0\
    );
\TodSlaveAntennaStatus_DatReg[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => AntennaFixValid_ValOldReg,
      I1 => AntennaFixValid_ValReg_reg_n_0,
      I2 => p_15_in255_in,
      I3 => UbxNavStatus_Timeout_EvtReg,
      O => \TodSlaveAntennaStatus_DatReg[28]_i_3_n_0\
    );
\TodSlaveAntennaStatus_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => \TodSlaveAntennaStatus_DatReg[29]_i_2_n_0\,
      I1 => p_359_in,
      I2 => TsipAlarms_Timeout_EvtReg_i_2_n_0,
      I3 => \TodSlaveAntennaStatus_DatReg[29]_i_4_n_0\,
      I4 => \TodSlaveAntennaStatus_DatReg[29]_i_5_n_0\,
      I5 => \TodSlaveAntennaStatus_DatReg_reg_n_0_[29]\,
      O => \TodSlaveAntennaStatus_DatReg[29]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070F070"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => TsipAlarms_Timeout_EvtReg,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => p_15_in255_in,
      I4 => UbxHwMon_Timeout_EvtReg,
      O => \TodSlaveAntennaStatus_DatReg[29]_i_2_n_0\
    );
\TodSlaveAntennaStatus_DatReg[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      O => p_359_in
    );
\TodSlaveAntennaStatus_DatReg[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => TsipAlarms_Timeout_EvtReg,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \TodSlaveAntennaStatus_DatReg[29]_i_4_n_0\
    );
\TodSlaveAntennaStatus_DatReg[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UbxHwMon_Timeout_EvtReg_i_2_n_0,
      I1 => UbxHwMon_Timeout_EvtReg,
      I2 => p_15_in255_in,
      O => \TodSlaveAntennaStatus_DatReg[29]_i_5_n_0\
    );
\TodSlaveAntennaStatus_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[Status]\(2),
      O => \TodSlaveAntennaStatus_DatReg[2]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamState]\(0),
      O => \TodSlaveAntennaStatus_DatReg[3]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamState]\(1),
      O => \TodSlaveAntennaStatus_DatReg[4]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(0),
      O => \TodSlaveAntennaStatus_DatReg[5]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(1),
      O => \TodSlaveAntennaStatus_DatReg[6]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(2),
      O => \TodSlaveAntennaStatus_DatReg[7]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(3),
      O => \TodSlaveAntennaStatus_DatReg[8]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \AntennaInfo_DatReg_reg[JamInd]\(4),
      O => \TodSlaveAntennaStatus_DatReg[9]_i_1_n_0\
    );
\TodSlaveAntennaStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[0]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[0]\
    );
\TodSlaveAntennaStatus_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[10]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[10]\
    );
\TodSlaveAntennaStatus_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[11]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[11]\
    );
\TodSlaveAntennaStatus_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[12]_i_2_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[12]\
    );
\TodSlaveAntennaStatus_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[16]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[16]\
    );
\TodSlaveAntennaStatus_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[17]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[17]\
    );
\TodSlaveAntennaStatus_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[18]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[18]\
    );
\TodSlaveAntennaStatus_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[19]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[19]\
    );
\TodSlaveAntennaStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[1]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[1]\
    );
\TodSlaveAntennaStatus_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[20]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[20]\
    );
\TodSlaveAntennaStatus_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[21]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[21]\
    );
\TodSlaveAntennaStatus_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[22]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[22]\
    );
\TodSlaveAntennaStatus_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[23]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[23]\
    );
\TodSlaveAntennaStatus_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[24]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[24]\
    );
\TodSlaveAntennaStatus_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[25]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[25]\
    );
\TodSlaveAntennaStatus_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[26]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[26]_i_2_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[26]\
    );
\TodSlaveAntennaStatus_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[28]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[28]\
    );
\TodSlaveAntennaStatus_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[29]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[29]\
    );
\TodSlaveAntennaStatus_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[2]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[2]\
    );
\TodSlaveAntennaStatus_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[3]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[3]\
    );
\TodSlaveAntennaStatus_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[4]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[4]\
    );
\TodSlaveAntennaStatus_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[5]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[5]\
    );
\TodSlaveAntennaStatus_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[6]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[6]\
    );
\TodSlaveAntennaStatus_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[7]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[7]\
    );
\TodSlaveAntennaStatus_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[8]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[8]\
    );
\TodSlaveAntennaStatus_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveAntennaStatus_DatReg[12]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveAntennaStatus_DatReg[9]_i_1_n_0\,
      Q => \TodSlaveAntennaStatus_DatReg_reg_n_0_[9]\
    );
\TodSlaveControl_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(2),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(6),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      I5 => \TodSlaveControl_DatReg[29]_i_2_n_0\,
      O => TodSlaveControl_DatReg(29)
    );
\TodSlaveControl_DatReg[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      O => \TodSlaveControl_DatReg[29]_i_2_n_0\
    );
\TodSlaveControl_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \TodSlaveControl_DatReg_reg_n_0_[0]\
    );
\TodSlaveControl_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \TodSlaveControl_DatReg_reg_n_0_[11]\
    );
\TodSlaveControl_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \TodSlaveControl_DatReg_reg_n_0_[12]\
    );
\TodSlaveControl_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \TodSlaveControl_DatReg_reg_n_0_[13]\
    );
\TodSlaveControl_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \TodSlaveControl_DatReg_reg_n_0_[14]\
    );
\TodSlaveControl_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \TodSlaveControl_DatReg_reg_n_0_[15]\
    );
\TodSlaveControl_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => p_6_in
    );
\TodSlaveControl_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => p_7_in
    );
\TodSlaveControl_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => p_8_in9_in
    );
\TodSlaveControl_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => p_9_in
    );
\TodSlaveControl_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => p_10_in
    );
\TodSlaveControl_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \TodSlaveControl_DatReg_reg_n_0_[24]\
    );
\TodSlaveControl_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \TodSlaveControl_DatReg_reg_n_0_[25]\
    );
\TodSlaveControl_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \TodSlaveControl_DatReg_reg_n_0_[26]\
    );
\TodSlaveControl_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \TodSlaveControl_DatReg_reg_n_0_[27]\
    );
\TodSlaveControl_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => p_15_in255_in
    );
\TodSlaveControl_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveControl_DatReg(29),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => p_0_in358_in
    );
\TodSlaveSatNumber_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(0),
      O => TodSlaveSatNumber_DatReg0_out(0)
    );
\TodSlaveSatNumber_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(10),
      O => TodSlaveSatNumber_DatReg0_out(10)
    );
\TodSlaveSatNumber_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(11),
      O => TodSlaveSatNumber_DatReg0_out(11)
    );
\TodSlaveSatNumber_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(12),
      O => TodSlaveSatNumber_DatReg0_out(12)
    );
\TodSlaveSatNumber_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(13),
      O => TodSlaveSatNumber_DatReg0_out(13)
    );
\TodSlaveSatNumber_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(14),
      O => TodSlaveSatNumber_DatReg0_out(14)
    );
\TodSlaveSatNumber_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555775555F5F7F5"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => UbxNavSat_Timeout_EvtReg_i_2_n_0,
      I2 => \TodSlaveSatNumber_DatReg[15]_i_3_n_0\,
      I3 => p_15_in255_in,
      I4 => UbxNavSat_Timeout_EvtReg,
      I5 => \TodSlaveSatNumber_DatReg[15]_i_4_n_0\,
      O => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\
    );
\TodSlaveSatNumber_DatReg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(15),
      O => TodSlaveSatNumber_DatReg0_out(15)
    );
\TodSlaveSatNumber_DatReg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => p_0_in354_in,
      I1 => p_1_in251_in,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      O => \TodSlaveSatNumber_DatReg[15]_i_3_n_0\
    );
\TodSlaveSatNumber_DatReg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TsipSatellite_Timeout_EvtReg,
      I1 => TsipAlarms_ClearSatellites_DatReg_reg_n_0,
      O => \TodSlaveSatNumber_DatReg[15]_i_4_n_0\
    );
\TodSlaveSatNumber_DatReg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2E2A00000000"
    )
        port map (
      I0 => \TodSlaveSatNumber_DatReg[16]_i_3_n_0\,
      I1 => p_15_in255_in,
      I2 => UbxNavSat_Timeout_EvtReg,
      I3 => SatInfoValid_ValReg_reg_n_0,
      I4 => SatInfoValid_ValOldReg,
      I5 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => TodSlaveSatNumber_DatReg0_out(16)
    );
\TodSlaveSatNumber_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAABA8A8AAA8A"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => \TodSlaveSatNumber_DatReg[16]_i_2_n_0\,
      I2 => \TodSlaveSatNumber_DatReg[16]_i_3_n_0\,
      I3 => p_15_in255_in,
      I4 => UbxNavSat_Timeout_EvtReg_i_2_n_0,
      I5 => \TodSlaveSatNumber_DatReg_reg_n_0_[16]\,
      O => \TodSlaveSatNumber_DatReg[16]_i_1_n_0\
    );
\TodSlaveSatNumber_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55DD55DDF5DD55"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => UbxNavSat_Timeout_EvtReg,
      I2 => p_0_in358_in,
      I3 => p_15_in255_in,
      I4 => p_1_in251_in,
      I5 => p_0_in354_in,
      O => \TodSlaveSatNumber_DatReg[16]_i_2_n_0\
    );
\TodSlaveSatNumber_DatReg[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => TsipAlarms_ClearSatellites_DatReg_reg_n_0,
      I1 => TsipSatellite_Timeout_EvtReg,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      O => \TodSlaveSatNumber_DatReg[16]_i_3_n_0\
    );
\TodSlaveSatNumber_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(1),
      O => TodSlaveSatNumber_DatReg0_out(1)
    );
\TodSlaveSatNumber_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(2),
      O => TodSlaveSatNumber_DatReg0_out(2)
    );
\TodSlaveSatNumber_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(3),
      O => TodSlaveSatNumber_DatReg0_out(3)
    );
\TodSlaveSatNumber_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(4),
      O => TodSlaveSatNumber_DatReg0_out(4)
    );
\TodSlaveSatNumber_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(5),
      O => TodSlaveSatNumber_DatReg0_out(5)
    );
\TodSlaveSatNumber_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(6),
      O => TodSlaveSatNumber_DatReg0_out(6)
    );
\TodSlaveSatNumber_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(7),
      O => TodSlaveSatNumber_DatReg0_out(7)
    );
\TodSlaveSatNumber_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(8),
      O => TodSlaveSatNumber_DatReg0_out(8)
    );
\TodSlaveSatNumber_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => TodSlaveSatNumber_DatReg0_out(16),
      I1 => p_2_in(9),
      O => TodSlaveSatNumber_DatReg0_out(9)
    );
\TodSlaveSatNumber_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(0),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[0]\
    );
\TodSlaveSatNumber_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(10),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[10]\
    );
\TodSlaveSatNumber_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(11),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[11]\
    );
\TodSlaveSatNumber_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(12),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[12]\
    );
\TodSlaveSatNumber_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(13),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[13]\
    );
\TodSlaveSatNumber_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(14),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[14]\
    );
\TodSlaveSatNumber_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(15),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[15]\
    );
\TodSlaveSatNumber_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveSatNumber_DatReg[16]_i_1_n_0\,
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[16]\
    );
\TodSlaveSatNumber_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(1),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[1]\
    );
\TodSlaveSatNumber_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(2),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[2]\
    );
\TodSlaveSatNumber_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(3),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[3]\
    );
\TodSlaveSatNumber_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(4),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[4]\
    );
\TodSlaveSatNumber_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(5),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[5]\
    );
\TodSlaveSatNumber_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(6),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[6]\
    );
\TodSlaveSatNumber_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(7),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[7]\
    );
\TodSlaveSatNumber_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(8),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[8]\
    );
\TodSlaveSatNumber_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveSatNumber_DatReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveSatNumber_DatReg0_out(9),
      Q => \TodSlaveSatNumber_DatReg_reg_n_0_[9]\
    );
\TodSlaveStatus_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCCFCCC0CCC0"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => TsipParseError_DatReg_reg_n_0,
      I3 => UbxParseError_DatReg_reg_n_0,
      I4 => \TodSlaveStatus_DatReg[2]_i_2_n_0\,
      I5 => Reg(0),
      O => \TodSlaveStatus_DatReg[0]_i_1_n_0\
    );
\TodSlaveStatus_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCCFCCC0CCC0"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => TsipChecksumError_DatReg_reg_n_0,
      I3 => UbxChecksumError_DatReg_reg_n_0,
      I4 => \TodSlaveStatus_DatReg[2]_i_2_n_0\,
      I5 => Reg(1),
      O => \TodSlaveStatus_DatReg[1]_i_1_n_0\
    );
\TodSlaveStatus_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC4FCC00"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(2),
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => \TodSlaveStatus_DatReg[2]_i_2_n_0\,
      I3 => UartError_DatReg_reg_n_0,
      I4 => Reg(2),
      O => \TodSlaveStatus_DatReg[2]_i_1_n_0\
    );
\TodSlaveStatus_DatReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \TodSlaveControl_DatReg[29]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(2),
      I2 => \TodSlaveStatus_DatReg[2]_i_3_n_0\,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \TodSlaveStatus_DatReg[2]_i_2_n_0\
    );
\TodSlaveStatus_DatReg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(5),
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(4),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      O => \TodSlaveStatus_DatReg[2]_i_3_n_0\
    );
\TodSlaveStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveStatus_DatReg[0]_i_1_n_0\,
      Q => Reg(0)
    );
\TodSlaveStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveStatus_DatReg[1]_i_1_n_0\,
      Q => Reg(1)
    );
\TodSlaveStatus_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveStatus_DatReg[2]_i_1_n_0\,
      Q => Reg(2)
    );
\TodSlaveTimeToLeapSecond_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(0),
      O => \TodSlaveTimeToLeapSecond_DatReg[0]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(10),
      O => \TodSlaveTimeToLeapSecond_DatReg[10]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(11),
      O => \TodSlaveTimeToLeapSecond_DatReg[11]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(12),
      O => \TodSlaveTimeToLeapSecond_DatReg[12]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(13),
      O => \TodSlaveTimeToLeapSecond_DatReg[13]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(14),
      O => \TodSlaveTimeToLeapSecond_DatReg[14]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(15),
      O => \TodSlaveTimeToLeapSecond_DatReg[15]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(16),
      O => \TodSlaveTimeToLeapSecond_DatReg[16]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(17),
      O => \TodSlaveTimeToLeapSecond_DatReg[17]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(18),
      O => \TodSlaveTimeToLeapSecond_DatReg[18]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(19),
      O => \TodSlaveTimeToLeapSecond_DatReg[19]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(1),
      O => \TodSlaveTimeToLeapSecond_DatReg[1]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(20),
      O => \TodSlaveTimeToLeapSecond_DatReg[20]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(21),
      O => \TodSlaveTimeToLeapSecond_DatReg[21]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(22),
      O => \TodSlaveTimeToLeapSecond_DatReg[22]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(23),
      O => \TodSlaveTimeToLeapSecond_DatReg[23]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(24),
      O => \TodSlaveTimeToLeapSecond_DatReg[24]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(25),
      O => \TodSlaveTimeToLeapSecond_DatReg[25]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(26),
      O => \TodSlaveTimeToLeapSecond_DatReg[26]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(27),
      O => \TodSlaveTimeToLeapSecond_DatReg[27]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(28),
      O => \TodSlaveTimeToLeapSecond_DatReg[28]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(29),
      O => \TodSlaveTimeToLeapSecond_DatReg[29]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(2),
      O => \TodSlaveTimeToLeapSecond_DatReg[2]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(30),
      O => \TodSlaveTimeToLeapSecond_DatReg[30]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF55555DDD"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \TodSlaveTimeToLeapSecond_DatReg[31]_i_3_n_0\,
      I2 => p_359_in,
      I3 => TsipTiming_Timeout_EvtReg,
      I4 => TodSlaveUtcStatus_DatReg1293_out,
      I5 => \TodSlaveTimeToLeapSecond_DatReg[31]_i_5_n_0\,
      O => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(31),
      O => \TodSlaveTimeToLeapSecond_DatReg[31]_i_2_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => p_359_in,
      I1 => TsipAlarms_Timeout_EvtReg,
      I2 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I3 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I4 => TsipTiming_MsgValOld_ValReg,
      I5 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      O => \TodSlaveTimeToLeapSecond_DatReg[31]_i_3_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => UbxNavTimeLs_Timeout_EvtReg,
      I1 => p_15_in255_in,
      O => TodSlaveUtcStatus_DatReg1293_out
    );
\TodSlaveTimeToLeapSecond_DatReg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I2 => UtcOffsetInfoValid_ValOldReg,
      O => \TodSlaveTimeToLeapSecond_DatReg[31]_i_5_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(3),
      O => \TodSlaveTimeToLeapSecond_DatReg[3]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(4),
      O => \TodSlaveTimeToLeapSecond_DatReg[4]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(5),
      O => \TodSlaveTimeToLeapSecond_DatReg[5]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(6),
      O => \TodSlaveTimeToLeapSecond_DatReg[6]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(7),
      O => \TodSlaveTimeToLeapSecond_DatReg[7]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(8),
      O => \TodSlaveTimeToLeapSecond_DatReg[8]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(9),
      O => \TodSlaveTimeToLeapSecond_DatReg[9]_i_1_n_0\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[0]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[0]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[10]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[10]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[11]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[11]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[12]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[12]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[13]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[13]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[14]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[14]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[15]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[15]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[16]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[16]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[17]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[17]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[18]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[18]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[19]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[19]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[1]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[1]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[20]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[20]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[21]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[21]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[22]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[22]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[23]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[23]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[24]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[24]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[25]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[25]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[26]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[26]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[27]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[27]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[28]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[28]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[29]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[29]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[2]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[2]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[30]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[30]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[31]_i_2_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[31]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[3]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[3]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[4]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[4]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[5]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[5]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[6]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[6]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[7]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[7]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[8]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[8]\
    );
\TodSlaveTimeToLeapSecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveTimeToLeapSecond_DatReg[9]_i_1_n_0\,
      Q => \TodSlaveTimeToLeapSecond_DatReg_reg_n_0_[9]\
    );
\TodSlaveUartBaudRate_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(6),
      I1 => AxiWriteAddrAddress_AdrIn(4),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => AxiWriteAddrAddress_AdrIn(2),
      I5 => \TodSlaveControl_DatReg[29]_i_2_n_0\,
      O => TodSlaveUartBaudRate_DatReg(3)
    );
\TodSlaveUartBaudRate_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveUartBaudRate_DatReg(3),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \TodSlaveUartBaudRate_DatReg_reg_n_0_[0]\
    );
\TodSlaveUartBaudRate_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveUartBaudRate_DatReg(3),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \TodSlaveUartBaudRate_DatReg_reg_n_0_[1]\
    );
\TodSlaveUartBaudRate_DatReg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveUartBaudRate_DatReg(3),
      D => AxiWriteDataData_DatIn(2),
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => \TodSlaveUartBaudRate_DatReg_reg_n_0_[2]\
    );
\TodSlaveUartBaudRate_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TodSlaveUartBaudRate_DatReg(3),
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \TodSlaveUartBaudRate_DatReg_reg_n_0_[3]\
    );
\TodSlaveUartPolarity_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => \TodSlaveUartPolarity_DatReg[0]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(2),
      I4 => \TodSlaveControl_DatReg[29]_i_2_n_0\,
      I5 => UartPolarity_Dat,
      O => \TodSlaveUartPolarity_DatReg[0]_i_1_n_0\
    );
\TodSlaveUartPolarity_DatReg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      O => \TodSlaveUartPolarity_DatReg[0]_i_2_n_0\
    );
\TodSlaveUartPolarity_DatReg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => \TodSlaveUartPolarity_DatReg[0]_i_1_n_0\,
      PRE => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      Q => UartPolarity_Dat
    );
\TodSlaveUtcStatus_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(0),
      O => TodSlaveUtcStatus_DatReg(0)
    );
\TodSlaveUtcStatus_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[LeapAnnouncement]__0\,
      O => TodSlaveUtcStatus_DatReg(12)
    );
\TodSlaveUtcStatus_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[Leap59]__0\,
      O => TodSlaveUtcStatus_DatReg(13)
    );
\TodSlaveUtcStatus_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[Leap61]__0\,
      O => TodSlaveUtcStatus_DatReg(14)
    );
\TodSlaveUtcStatus_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000FFEFFF"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I3 => p_15_in255_in,
      I4 => UbxNavTimeLs_Timeout_EvtReg,
      I5 => \TodSlaveUtcStatus_DatReg[14]_i_3_n_0\,
      O => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\
    );
\TodSlaveUtcStatus_DatReg[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD55"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => TsipAlarms_Timeout_EvtReg,
      I2 => TsipTiming_Timeout_EvtReg,
      I3 => p_0_in358_in,
      I4 => p_15_in255_in,
      O => \TodSlaveUtcStatus_DatReg[14]_i_3_n_0\
    );
\TodSlaveUtcStatus_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[LeapChangeValid]__0\,
      I1 => \TodSlaveUtcStatus_DatReg[16]_i_2_n_0\,
      I2 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecondValid]__0\,
      I3 => \TodSlaveUtcStatus_DatReg[16]_i_3_n_0\,
      I4 => \TodSlaveUtcStatus_DatReg[16]_i_4_n_0\,
      I5 => \TodSlaveUtcStatus_DatReg_reg_n_0_[16]\,
      O => \TodSlaveUtcStatus_DatReg[16]_i_1_n_0\
    );
\TodSlaveUtcStatus_DatReg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => UbxNavTimeLs_Timeout_EvtReg,
      I2 => p_15_in255_in,
      I3 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I4 => UtcOffsetInfoValid_ValOldReg,
      O => \TodSlaveUtcStatus_DatReg[16]_i_2_n_0\
    );
\TodSlaveUtcStatus_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F070700000707"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => TsipTiming_Timeout_EvtReg,
      I2 => \TodSlaveAntennaStatus_DatReg[29]_i_4_n_0\,
      I3 => UbxNavTimeLs_Timeout_EvtReg,
      I4 => p_15_in255_in,
      I5 => UbxNavTimeLs_Timeout_EvtReg_i_2_n_0,
      O => \TodSlaveUtcStatus_DatReg[16]_i_3_n_0\
    );
\TodSlaveUtcStatus_DatReg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FFC0FFC0"
    )
        port map (
      I0 => UbxNavTimeLs_Timeout_EvtReg_i_2_n_0,
      I1 => \TodSlaveUtcStatus_DatReg[16]_i_5_n_0\,
      I2 => p_0_in358_in,
      I3 => \TodSlaveUtcStatus_DatReg[14]_i_3_n_0\,
      I4 => UbxNavTimeLs_Timeout_EvtReg,
      I5 => p_15_in255_in,
      O => \TodSlaveUtcStatus_DatReg[16]_i_4_n_0\
    );
\TodSlaveUtcStatus_DatReg[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I3 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => \TodSlaveUtcStatus_DatReg[16]_i_5_n_0\
    );
\TodSlaveUtcStatus_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(1),
      O => TodSlaveUtcStatus_DatReg(1)
    );
\TodSlaveUtcStatus_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(2),
      O => TodSlaveUtcStatus_DatReg(2)
    );
\TodSlaveUtcStatus_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(3),
      O => TodSlaveUtcStatus_DatReg(3)
    );
\TodSlaveUtcStatus_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(4),
      O => TodSlaveUtcStatus_DatReg(4)
    );
\TodSlaveUtcStatus_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(5),
      O => TodSlaveUtcStatus_DatReg(5)
    );
\TodSlaveUtcStatus_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(6),
      O => TodSlaveUtcStatus_DatReg(6)
    );
\TodSlaveUtcStatus_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(7),
      O => TodSlaveUtcStatus_DatReg(7)
    );
\TodSlaveUtcStatus_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888880"
    )
        port map (
      I0 => \TodSlaveUtcStatus_DatReg[14]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\,
      I2 => \TodSlaveTimeToLeapSecond_DatReg[31]_i_5_n_0\,
      I3 => \TodSlaveTimeToLeapSecond_DatReg[31]_i_3_n_0\,
      I4 => \TodSlaveUtcStatus_DatReg[8]_i_2_n_0\,
      I5 => \TodSlaveUtcStatus_DatReg_reg_n_0_[8]\,
      O => \TodSlaveUtcStatus_DatReg[8]_i_1_n_0\
    );
\TodSlaveUtcStatus_DatReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA40FFFF"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => TsipTiming_Timeout_EvtReg,
      I3 => UbxNavTimeLs_Timeout_EvtReg,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \TodSlaveUtcStatus_DatReg[8]_i_2_n_0\
    );
\TodSlaveUtcStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(0),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[0]\
    );
\TodSlaveUtcStatus_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(12),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[12]\
    );
\TodSlaveUtcStatus_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(13),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[13]\
    );
\TodSlaveUtcStatus_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(14),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[14]\
    );
\TodSlaveUtcStatus_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveUtcStatus_DatReg[16]_i_1_n_0\,
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[16]\
    );
\TodSlaveUtcStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(1),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[1]\
    );
\TodSlaveUtcStatus_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(2),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[2]\
    );
\TodSlaveUtcStatus_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(3),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[3]\
    );
\TodSlaveUtcStatus_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(4),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[4]\
    );
\TodSlaveUtcStatus_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(5),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[5]\
    );
\TodSlaveUtcStatus_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(6),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[6]\
    );
\TodSlaveUtcStatus_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TodSlaveUtcStatus_DatReg(7),
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[7]\
    );
\TodSlaveUtcStatus_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TodSlaveUtcStatus_DatReg[8]_i_1_n_0\,
      Q => \TodSlaveUtcStatus_DatReg_reg_n_0_[8]\
    );
TsipAlarms_ClearSatellites_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \TsipAlarms_NoSatellites_DatReg__0\,
      I1 => TsipParseError_DatReg_i_3_n_0,
      I2 => TsipSatellite_DatReg_reg_n_0,
      I3 => TsipAlarms_DatReg_reg_n_0,
      I4 => TsipAlarms_ClearSatellites_DatReg_i_2_n_0,
      I5 => TsipAlarms_ClearSatellites_DatReg_reg_n_0,
      O => TsipAlarms_ClearSatellites_DatReg_i_1_n_0
    );
TsipAlarms_ClearSatellites_DatReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TsipTiming_DatReg_reg_n_0,
      I1 => TsipPosition_DatReg_reg_n_0,
      I2 => TsipEoF_DatReg,
      O => TsipAlarms_ClearSatellites_DatReg_i_2_n_0
    );
TsipAlarms_ClearSatellites_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipAlarms_ClearSatellites_DatReg_i_1_n_0,
      Q => TsipAlarms_ClearSatellites_DatReg_reg_n_0
    );
TsipAlarms_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0EFFFA0A02000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\,
      I1 => TsipAlarms_DatReg_i_2_n_0,
      I2 => TsipAlarms_DatReg0340_out,
      I3 => TsipAlarms_DatReg_i_4_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipAlarms_DatReg_reg_n_0,
      O => TsipAlarms_DatReg_i_1_n_0
    );
TsipAlarms_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF0800AAAA"
    )
        port map (
      I0 => TsipMsg_A1_DatReg_reg_n_0,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      I4 => TsipAlarms_DatReg_i_6_n_0,
      I5 => TsipMsg_A2_DatReg_reg_n_0,
      O => TsipAlarms_DatReg_i_2_n_0
    );
TsipAlarms_DatReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TsipMsg_A3_DatReg_reg_n_0,
      I1 => TsipAlarms_DatReg_i_6_n_0,
      O => TsipAlarms_DatReg0340_out
    );
TsipAlarms_DatReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => TsipEoF_DatReg,
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => SysRstN_RstIn,
      I5 => TsipMsgDataValid_ValReg,
      O => TsipAlarms_DatReg_i_4_n_0
    );
TsipAlarms_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => SysRstN_RstIn,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipAlarms_DatReg_i_5_n_0
    );
TsipAlarms_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I2 => p_0_in10_in,
      I3 => p_0_in16_in,
      I4 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      O => TsipAlarms_DatReg_i_6_n_0
    );
TsipAlarms_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipAlarms_DatReg_i_1_n_0,
      Q => TsipAlarms_DatReg_reg_n_0,
      R => '0'
    );
TsipAlarms_MsgValOld_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipAlarms_MsgVal_ValReg_reg_n_0,
      Q => TsipAlarms_MsgValOld_ValReg_reg_n_0
    );
TsipAlarms_MsgVal_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F0000002000"
    )
        port map (
      I0 => TsipAlarms_DatReg_reg_n_0,
      I1 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I2 => TsipAlarms_MsgVal_ValReg_i_2_n_0,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipAlarms_MsgVal_ValReg_i_3_n_0,
      I5 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => TsipAlarms_MsgVal_ValReg_i_1_n_0
    );
TsipAlarms_MsgVal_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F800"
    )
        port map (
      I0 => TsipEoF_DatReg,
      I1 => TsipAlarms_MsgVal_ValReg_i_4_n_0,
      I2 => TsipAlarms_MsgVal_ValReg_i_5_n_0,
      I3 => TsipAlarms_DatReg_reg_n_0,
      I4 => TsipSatellite_DatReg_reg_n_0,
      I5 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      O => TsipAlarms_MsgVal_ValReg_i_2_n_0
    );
TsipAlarms_MsgVal_ValReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      O => TsipAlarms_MsgVal_ValReg_i_3_n_0
    );
TsipAlarms_MsgVal_ValReg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => TsipMsgDataValid_ValReg,
      O => TsipAlarms_MsgVal_ValReg_i_4_n_0
    );
TsipAlarms_MsgVal_ValReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => TsipEoF_DatReg,
      I2 => \FSM_sequential_DetectTsipMsgState[0]_i_7_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \DetectTsipMsgState__0\(0),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_11_n_0,
      O => TsipAlarms_MsgVal_ValReg_i_5_n_0
    );
TsipAlarms_MsgVal_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipAlarms_MsgVal_ValReg_i_1_n_0,
      Q => TsipAlarms_MsgVal_ValReg_reg_n_0
    );
TsipAlarms_NoSatellites_DatReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => TsipAlarms_NoSatellites_DatReg_i_2_n_0,
      I2 => TsipAlarms_NoSatellites_DatReg_i_3_n_0,
      I3 => \TsipAlarms_NoSatellites_DatReg__0\,
      O => TsipAlarms_NoSatellites_DatReg_i_1_n_0
    );
TsipAlarms_NoSatellites_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipPayloadCount_CntReg(0),
      I3 => TsipMsgDataValid_ValReg,
      I4 => \DetectTsipMsgState__0\(2),
      I5 => \DetectTsipMsgState__0\(0),
      O => TsipAlarms_NoSatellites_DatReg_i_2_n_0
    );
TsipAlarms_NoSatellites_DatReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(4),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(1),
      O => TsipAlarms_NoSatellites_DatReg_i_3_n_0
    );
TsipAlarms_NoSatellites_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipAlarms_NoSatellites_DatReg_i_1_n_0,
      Q => \TsipAlarms_NoSatellites_DatReg__0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => TsipAlarms_Timeout_EvtReg_i_4_n_0,
      I1 => TsipAlarms_TimeoutCounter_CntReg_reg(10),
      I2 => \TsipAlarms_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => TsipAlarms_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => TsipAlarms_TimeoutCounter_CntReg_reg(11),
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => TsipAlarms_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(10),
      I3 => TsipAlarms_TimeoutCounter_CntReg_reg(5),
      I4 => TsipAlarms_TimeoutCounter_CntReg_reg(4),
      I5 => TsipAlarms_TimeoutCounter_CntReg_reg(3),
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(3),
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I2 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      O => \TsipAlarms_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(7),
      O => \TsipAlarms_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(6),
      O => \TsipAlarms_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(5),
      O => \TsipAlarms_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(4),
      O => \TsipAlarms_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(11),
      O => \TsipAlarms_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(10),
      O => \TsipAlarms_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(9),
      O => \TsipAlarms_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(8),
      O => \TsipAlarms_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \TsipAlarms_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \TsipAlarms_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \TsipAlarms_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \TsipAlarms_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \TsipAlarms_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(10)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(11)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \TsipAlarms_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(3)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(4)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipAlarms_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \TsipAlarms_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \TsipAlarms_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \TsipAlarms_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \TsipAlarms_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(5)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(6)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(7)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(8)
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipAlarms_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \TsipAlarms_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \TsipAlarms_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \TsipAlarms_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \TsipAlarms_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipAlarms_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipAlarms_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => TsipAlarms_TimeoutCounter_CntReg_reg(9)
    );
TsipAlarms_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => TsipAlarms_TimeoutCounter_CntReg_reg(11),
      I1 => TsipAlarms_Timeout_EvtReg_i_2_n_0,
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(10),
      I3 => TsipAlarms_TimeoutCounter_CntReg_reg(6),
      I4 => TsipAlarms_Timeout_EvtReg_i_3_n_0,
      I5 => TsipAlarms_Timeout_EvtReg_i_4_n_0,
      O => TsipAlarms_Timeout_EvtReg115_out
    );
TsipAlarms_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipAlarms_MsgValOld_ValReg_reg_n_0,
      I1 => TsipAlarms_MsgVal_ValReg_reg_n_0,
      O => TsipAlarms_Timeout_EvtReg_i_2_n_0
    );
TsipAlarms_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TsipAlarms_TimeoutCounter_CntReg_reg(5),
      I1 => TsipAlarms_TimeoutCounter_CntReg_reg(4),
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(3),
      O => TsipAlarms_Timeout_EvtReg_i_3_n_0
    );
TsipAlarms_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => TsipAlarms_TimeoutCounter_CntReg_reg(9),
      I1 => TsipAlarms_TimeoutCounter_CntReg_reg(8),
      I2 => TsipAlarms_TimeoutCounter_CntReg_reg(7),
      O => TsipAlarms_Timeout_EvtReg_i_4_n_0
    );
TsipAlarms_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipAlarms_Timeout_EvtReg115_out,
      Q => TsipAlarms_Timeout_EvtReg
    );
TsipChecksumError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => TsipParseError_DatReg_i_4_n_0,
      I1 => TsipEoF_DatReg,
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => TsipMsgDataValid_ValReg,
      I5 => TsipChecksumError_DatReg0,
      O => TsipChecksumError_DatReg129_out
    );
TsipChecksumError_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksumError_DatReg129_out,
      Q => TsipChecksumError_DatReg_reg_n_0
    );
\TsipChecksum_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => \TsipChecksum_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(0)
    );
\TsipChecksum_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => \TsipChecksum_DatReg_reg_n_0_[1]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(1)
    );
\TsipChecksum_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(2)
    );
\TsipChecksum_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_0_in4_in,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(3)
    );
\TsipChecksum_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => p_0_in7_in,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(4)
    );
\TsipChecksum_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => p_0_in10_in,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(5)
    );
\TsipChecksum_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(6)
    );
\TsipChecksum_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"373F0000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipMsgDataValid_ValReg,
      O => \TsipChecksum_DatReg[7]_i_1_n_0\
    );
\TsipChecksum_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606666606066C60"
    )
        port map (
      I0 => \TsipChecksum_DatReg_reg_n_0_[7]\,
      I1 => p_0_in16_in,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => TsipChecksum_DatReg(7)
    );
\TsipChecksum_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(0),
      Q => \TsipChecksum_DatReg_reg_n_0_[0]\
    );
\TsipChecksum_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(1),
      Q => \TsipChecksum_DatReg_reg_n_0_[1]\
    );
\TsipChecksum_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(2),
      Q => p_1_in2_in
    );
\TsipChecksum_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(3),
      Q => p_1_in5_in
    );
\TsipChecksum_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(4),
      Q => p_1_in8_in
    );
\TsipChecksum_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(5),
      Q => p_1_in11_in
    );
\TsipChecksum_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(6),
      Q => p_1_in14_in
    );
\TsipChecksum_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipChecksum_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipChecksum_DatReg(7),
      Q => \TsipChecksum_DatReg_reg_n_0_[7]\
    );
TsipEoF_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => TsipEoF_DatReg_i_2_n_0,
      I1 => TsipEoF_DatReg_i_3_n_0,
      I2 => MsgDataOld_DatReg(0),
      I3 => MsgDataOld_DatReg(1),
      I4 => MsgDataOld_DatReg(2),
      I5 => TsipEoF_DatReg_i_4_n_0,
      O => TsipEoF_DatReg239_out
    );
TsipEoF_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => MsgDataOld_DatReg(7),
      I1 => TsipPaddingSkipped_DatReg_reg_n_0,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => TsipEoF_DatReg_i_5_n_0,
      O => TsipEoF_DatReg_i_2_n_0
    );
TsipEoF_DatReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataValid_ValReg_reg_n_0,
      O => TsipEoF_DatReg_i_3_n_0
    );
TsipEoF_DatReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => p_0_in0,
      I3 => p_1_in(1),
      I4 => \p_1_in__0\(1),
      I5 => p_1_in(0),
      O => TsipEoF_DatReg_i_4_n_0
    );
TsipEoF_DatReg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => MsgDataOld_DatReg(6),
      I1 => MsgDataOld_DatReg(5),
      I2 => MsgDataOld_DatReg(3),
      I3 => MsgDataOld_DatReg(4),
      O => TsipEoF_DatReg_i_5_n_0
    );
TsipEoF_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipEoF_DatReg239_out,
      Q => TsipEoF_DatReg
    );
\TsipLength_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => SysRstN_RstIn,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(2),
      I5 => \DetectTsipMsgState__0\(1),
      O => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020001000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipMsgDataValid_ValReg,
      I3 => SysRstN_RstIn,
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \TsipLength_DatReg[15]_i_2_n_0\
    );
\TsipLength_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipMsgDataValid_ValReg,
      I3 => SysRstN_RstIn,
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => SysRstN_RstIn,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \DetectTsipMsgState__0\(0),
      O => \TsipLength_DatReg[7]_i_2_n_0\
    );
\TsipLength_DatReg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[0]\,
      Q => \TsipLength_DatReg_reg_n_0_[0]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => p_0_in1_in,
      Q => \TsipLength_DatReg_reg_n_0_[10]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => p_0_in4_in,
      Q => \TsipLength_DatReg_reg_n_0_[11]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => p_0_in7_in,
      Q => \TsipLength_DatReg_reg_n_0_[12]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => p_0_in10_in,
      Q => \TsipLength_DatReg_reg_n_0_[13]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[6]\,
      Q => \TsipLength_DatReg_reg_n_0_[14]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => p_0_in16_in,
      Q => \TsipLength_DatReg_reg_n_0_[15]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[1]\,
      Q => \TsipLength_DatReg_reg_n_0_[1]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => p_0_in1_in,
      Q => \TsipLength_DatReg_reg_n_0_[2]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => p_0_in4_in,
      Q => \TsipLength_DatReg_reg_n_0_[3]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => p_0_in7_in,
      Q => \TsipLength_DatReg_reg_n_0_[4]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => p_0_in10_in,
      Q => \TsipLength_DatReg_reg_n_0_[5]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[6]\,
      Q => \TsipLength_DatReg_reg_n_0_[6]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[7]_i_2_n_0\,
      D => p_0_in16_in,
      Q => \TsipLength_DatReg_reg_n_0_[7]\,
      R => \TsipLength_DatReg[7]_i_1_n_0\
    );
\TsipLength_DatReg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[0]\,
      Q => \TsipLength_DatReg_reg_n_0_[8]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
\TsipLength_DatReg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipLength_DatReg[15]_i_2_n_0\,
      D => \TsipMsgData_DatReg_reg_n_0_[1]\,
      Q => \TsipLength_DatReg_reg_n_0_[9]\,
      R => \TsipLength_DatReg[15]_i_1_n_0\
    );
TsipMsgDataValid_ValReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040C00"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg1,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => TsipEoF_DatReg,
      I4 => MsgDataValid_ValReg_reg_n_0,
      O => TsipMsgDataValid_ValReg237_out
    );
TsipMsgDataValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg_i_3_n_0,
      I1 => TsipMsgDataValid_ValReg_i_4_n_0,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      I4 => p_0_in0,
      I5 => p_1_in(1),
      O => TsipMsgDataValid_ValReg1
    );
TsipMsgDataValid_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => MsgDataOld_DatReg(4),
      I1 => MsgDataOld_DatReg(5),
      I2 => MsgDataOld_DatReg(6),
      I3 => MsgDataOld_DatReg(7),
      I4 => p_1_in(0),
      I5 => TsipPaddingSkipped_DatReg_reg_n_0,
      O => TsipMsgDataValid_ValReg_i_3_n_0
    );
TsipMsgDataValid_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2_n_0\,
      I1 => \p_1_in__0\(1),
      I2 => MsgDataOld_DatReg(2),
      I3 => MsgDataOld_DatReg(3),
      I4 => MsgDataOld_DatReg(0),
      I5 => MsgDataOld_DatReg(1),
      O => TsipMsgDataValid_ValReg_i_4_n_0
    );
TsipMsgDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipMsgDataValid_ValReg237_out,
      Q => TsipMsgDataValid_ValReg
    );
\TsipMsgData_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(0),
      O => \TsipMsgData_DatReg[0]_i_1_n_0\
    );
\TsipMsgData_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(1),
      O => \TsipMsgData_DatReg[1]_i_1_n_0\
    );
\TsipMsgData_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(2),
      O => \TsipMsgData_DatReg[2]_i_1_n_0\
    );
\TsipMsgData_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(3),
      O => \TsipMsgData_DatReg[3]_i_1_n_0\
    );
\TsipMsgData_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(4),
      O => \TsipMsgData_DatReg[4]_i_1_n_0\
    );
\TsipMsgData_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(5),
      O => \TsipMsgData_DatReg[5]_i_1_n_0\
    );
\TsipMsgData_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(6),
      O => \TsipMsgData_DatReg[6]_i_1_n_0\
    );
\TsipMsgData_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFFDFD"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => TsipEoF_DatReg,
      I3 => TsipMsgDataValid_ValReg1,
      I4 => MsgDataValid_ValReg_reg_n_0,
      O => \TsipMsgData_DatReg[7]_i_1_n_0\
    );
\TsipMsgData_DatReg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => MsgDataOld_DatReg(7),
      O => \TsipMsgData_DatReg[7]_i_2_n_0\
    );
\TsipMsgData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[0]_i_1_n_0\,
      Q => \TsipMsgData_DatReg_reg_n_0_[0]\
    );
\TsipMsgData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[1]_i_1_n_0\,
      Q => \TsipMsgData_DatReg_reg_n_0_[1]\
    );
\TsipMsgData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[2]_i_1_n_0\,
      Q => p_0_in1_in
    );
\TsipMsgData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[3]_i_1_n_0\,
      Q => p_0_in4_in
    );
\TsipMsgData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[4]_i_1_n_0\,
      Q => p_0_in7_in
    );
\TsipMsgData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[5]_i_1_n_0\,
      Q => p_0_in10_in
    );
\TsipMsgData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[6]_i_1_n_0\,
      Q => \TsipMsgData_DatReg_reg_n_0_[6]\
    );
\TsipMsgData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \TsipMsgData_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipMsgData_DatReg[7]_i_2_n_0\,
      Q => p_0_in16_in
    );
TsipMsg_A1_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222FFF22222000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipMsg_A1_DatReg_i_2_n_0,
      I3 => TsipMsg_A1_DatReg_i_3_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipMsg_A1_DatReg_reg_n_0,
      O => TsipMsg_A1_DatReg_i_1_n_0
    );
TsipMsg_A1_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => TsipEoF_DatReg,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I4 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      O => TsipMsg_A1_DatReg_i_2_n_0
    );
TsipMsg_A1_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I1 => p_0_in10_in,
      I2 => p_0_in16_in,
      I3 => TsipMsg_A1_DatReg_i_4_n_0,
      I4 => SysRstN_RstIn,
      I5 => TsipMsgDataValid_ValReg,
      O => TsipMsg_A1_DatReg_i_3_n_0
    );
TsipMsg_A1_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      O => TsipMsg_A1_DatReg_i_4_n_0
    );
TsipMsg_A1_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipMsg_A1_DatReg_i_1_n_0,
      Q => TsipMsg_A1_DatReg_reg_n_0,
      R => '0'
    );
TsipMsg_A2_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222FFF22222000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipMsg_A2_DatReg_i_2_n_0,
      I3 => TsipMsg_A1_DatReg_i_3_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipMsg_A2_DatReg_reg_n_0,
      O => TsipMsg_A2_DatReg_i_1_n_0
    );
TsipMsg_A2_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => TsipEoF_DatReg,
      I4 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      O => TsipMsg_A2_DatReg_i_2_n_0
    );
TsipMsg_A2_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipMsg_A2_DatReg_i_1_n_0,
      Q => TsipMsg_A2_DatReg_reg_n_0,
      R => '0'
    );
TsipMsg_A3_DatReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipMsg_A3_DatReg_i_2_n_0,
      I3 => TsipAlarms_DatReg_i_5_n_0,
      I4 => TsipMsg_A3_DatReg_reg_n_0,
      O => TsipMsg_A3_DatReg_i_1_n_0
    );
TsipMsg_A3_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => TsipMsg_A3_DatReg_i_3_n_0,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => TsipMsg_A3_DatReg_i_4_n_0,
      I3 => \FSM_sequential_DetectTsipMsgState[3]_i_15_n_0\,
      I4 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      O => TsipMsg_A3_DatReg_i_2_n_0
    );
TsipMsg_A3_DatReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => p_0_in10_in,
      I2 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      O => TsipMsg_A3_DatReg_i_3_n_0
    );
TsipMsg_A3_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => TsipEoF_DatReg,
      O => TsipMsg_A3_DatReg_i_4_n_0
    );
TsipMsg_A3_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipMsg_A3_DatReg_i_1_n_0,
      Q => TsipMsg_A3_DatReg_reg_n_0,
      R => '0'
    );
TsipPaddingSkipped_DatReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => TsipMsgDataValid_ValReg1,
      O => TsipPaddingSkipped_DatReg
    );
TsipPaddingSkipped_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \MsgDataOld_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipPaddingSkipped_DatReg,
      Q => TsipPaddingSkipped_DatReg_reg_n_0
    );
TsipParseError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAEEEEAAAAEEEE"
    )
        port map (
      I0 => TsipParseError_DatReg_i_2_n_0,
      I1 => TsipParseError_DatReg_i_3_n_0,
      I2 => TsipParseError_DatReg_i_4_n_0,
      I3 => \TsipPayloadCount_CntReg[0]_i_2_n_0\,
      I4 => TsipEoF_DatReg,
      I5 => TsipMsgDataValid_ValReg,
      O => TsipParseError_DatReg142_out
    );
TsipParseError_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => TsipMsgDataValid_ValReg,
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(2),
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_17_n_0\,
      O => TsipParseError_DatReg_i_2_n_0
    );
TsipParseError_DatReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipMsgDataValid_ValReg,
      O => TsipParseError_DatReg_i_3_n_0
    );
TsipParseError_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(2),
      O => TsipParseError_DatReg_i_4_n_0
    );
TsipParseError_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipParseError_DatReg142_out,
      Q => TsipParseError_DatReg_reg_n_0
    );
\TsipPayloadCount_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFFF40000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \TsipPayloadCount_CntReg[0]_i_2_n_0\,
      I3 => \TsipPayloadCount_CntReg[0]_i_3_n_0\,
      I4 => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      I5 => TsipPayloadCount_CntReg(0),
      O => \TsipPayloadCount_CntReg[0]_i_1_n_0\
    );
\TsipPayloadCount_CntReg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5E"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      O => \TsipPayloadCount_CntReg[0]_i_2_n_0\
    );
\TsipPayloadCount_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => TsipEoF_DatReg,
      I1 => p_359_in,
      I2 => \FSM_sequential_DetectTsipMsgState[0]_i_2_n_0\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I5 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      O => \TsipPayloadCount_CntReg[0]_i_3_n_0\
    );
\TsipPayloadCount_CntReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => SysRstN_RstIn,
      I2 => \DetectTsipMsgState__0\(0),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \DetectTsipMsgState__0\(3),
      I5 => \DetectTsipMsgState__0\(1),
      O => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"373F000000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => SysRstN_RstIn,
      I5 => TsipMsgDataValid_ValReg,
      O => \TsipPayloadCount_CntReg[15]_i_2_n_0\
    );
\TsipPayloadCount_CntReg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => \TsipPayloadCount_CntReg[0]_i_1_n_0\,
      Q => TsipPayloadCount_CntReg(0),
      R => '0'
    );
\TsipPayloadCount_CntReg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(10),
      Q => TsipPayloadCount_CntReg(10),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(11),
      Q => TsipPayloadCount_CntReg(11),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(12),
      Q => TsipPayloadCount_CntReg(12),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipPayloadCount_CntReg_reg[8]_i_1_n_0\,
      CO(3) => \TsipPayloadCount_CntReg_reg[12]_i_1_n_0\,
      CO(2) => \TsipPayloadCount_CntReg_reg[12]_i_1_n_1\,
      CO(1) => \TsipPayloadCount_CntReg_reg[12]_i_1_n_2\,
      CO(0) => \TsipPayloadCount_CntReg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in99(12 downto 9),
      S(3 downto 0) => TsipPayloadCount_CntReg(12 downto 9)
    );
\TsipPayloadCount_CntReg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(13),
      Q => TsipPayloadCount_CntReg(13),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(14),
      Q => TsipPayloadCount_CntReg(14),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(15),
      Q => TsipPayloadCount_CntReg(15),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipPayloadCount_CntReg_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_TsipPayloadCount_CntReg_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \TsipPayloadCount_CntReg_reg[15]_i_3_n_2\,
      CO(0) => \TsipPayloadCount_CntReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_TsipPayloadCount_CntReg_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in99(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => TsipPayloadCount_CntReg(15 downto 13)
    );
\TsipPayloadCount_CntReg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(1),
      Q => TsipPayloadCount_CntReg(1),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(2),
      Q => TsipPayloadCount_CntReg(2),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(3),
      Q => TsipPayloadCount_CntReg(3),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(4),
      Q => TsipPayloadCount_CntReg(4),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipPayloadCount_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipPayloadCount_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipPayloadCount_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipPayloadCount_CntReg_reg[4]_i_1_n_3\,
      CYINIT => TsipPayloadCount_CntReg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in99(4 downto 1),
      S(3 downto 0) => TsipPayloadCount_CntReg(4 downto 1)
    );
\TsipPayloadCount_CntReg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(5),
      Q => TsipPayloadCount_CntReg(5),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(6),
      Q => TsipPayloadCount_CntReg(6),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(7),
      Q => TsipPayloadCount_CntReg(7),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(8),
      Q => TsipPayloadCount_CntReg(8),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
\TsipPayloadCount_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipPayloadCount_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \TsipPayloadCount_CntReg_reg[8]_i_1_n_0\,
      CO(2) => \TsipPayloadCount_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipPayloadCount_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipPayloadCount_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in99(8 downto 5),
      S(3 downto 0) => TsipPayloadCount_CntReg(8 downto 5)
    );
\TsipPayloadCount_CntReg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPayloadCount_CntReg[15]_i_2_n_0\,
      D => in99(9),
      Q => TsipPayloadCount_CntReg(9),
      R => \TsipPayloadCount_CntReg[15]_i_1_n_0\
    );
TsipPosition_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0EFFFA0A02000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\,
      I1 => TsipTiming_DatReg0345_out,
      I2 => TsipPosition_DatReg0344_out,
      I3 => TsipAlarms_DatReg_i_4_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipPosition_DatReg_reg_n_0,
      O => TsipPosition_DatReg_i_1_n_0
    );
TsipPosition_DatReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TsipMsg_A1_DatReg_reg_n_0,
      I1 => TsipAlarms_DatReg_i_6_n_0,
      O => TsipTiming_DatReg0345_out
    );
TsipPosition_DatReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsg_A1_DatReg_reg_n_0,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      O => TsipPosition_DatReg0344_out
    );
TsipPosition_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipPosition_DatReg_i_1_n_0,
      Q => TsipPosition_DatReg_reg_n_0,
      R => '0'
    );
TsipPosition_MsgValOld_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipPosition_MsgVal_ValReg_reg_n_0,
      Q => TsipPosition_MsgValOld_ValReg
    );
TsipPosition_MsgVal_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000F00020000000"
    )
        port map (
      I0 => TsipPosition_DatReg_reg_n_0,
      I1 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => TsipPosition_MsgVal_ValReg_i_2_n_0,
      I4 => TsipPosition_MsgVal_ValReg_i_3_n_0,
      I5 => TsipPosition_MsgVal_ValReg_reg_n_0,
      O => TsipPosition_MsgVal_ValReg_i_1_n_0
    );
TsipPosition_MsgVal_ValReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_9_in,
      O => TsipPosition_MsgVal_ValReg_i_2_n_0
    );
TsipPosition_MsgVal_ValReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => TsipTiming_DatReg_reg_n_0,
      I1 => TsipPosition_DatReg_reg_n_0,
      I2 => TsipAlarms_MsgVal_ValReg_i_5_n_0,
      I3 => TsipAlarms_MsgVal_ValReg_i_4_n_0,
      I4 => TsipEoF_DatReg,
      O => TsipPosition_MsgVal_ValReg_i_3_n_0
    );
TsipPosition_MsgVal_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipPosition_MsgVal_ValReg_i_1_n_0,
      Q => TsipPosition_MsgVal_ValReg_reg_n_0
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => TsipPosition_Timeout_EvtReg_i_4_n_0,
      I1 => TsipPosition_TimeoutCounter_CntReg_reg(10),
      I2 => \TsipPosition_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => TsipPosition_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => TsipPosition_TimeoutCounter_CntReg_reg(11),
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => TsipPosition_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(10),
      I3 => TsipPosition_TimeoutCounter_CntReg_reg(5),
      I4 => TsipPosition_TimeoutCounter_CntReg_reg(4),
      I5 => TsipPosition_TimeoutCounter_CntReg_reg(3),
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipPosition_MsgValOld_ValReg,
      I1 => TsipPosition_MsgVal_ValReg_reg_n_0,
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(3),
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I2 => TsipPosition_MsgValOld_ValReg,
      O => \TsipPosition_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(7),
      O => \TsipPosition_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(6),
      O => \TsipPosition_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(5),
      O => \TsipPosition_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(4),
      O => \TsipPosition_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(11),
      O => \TsipPosition_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(10),
      O => \TsipPosition_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(9),
      O => \TsipPosition_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipPosition_MsgVal_ValReg_reg_n_0,
      I1 => TsipPosition_MsgValOld_ValReg,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(8),
      O => \TsipPosition_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \TsipPosition_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \TsipPosition_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \TsipPosition_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \TsipPosition_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \TsipPosition_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(10)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(11)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \TsipPosition_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(3)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(4)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipPosition_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \TsipPosition_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \TsipPosition_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \TsipPosition_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \TsipPosition_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(5)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(6)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(7)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(8)
    );
\TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipPosition_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \TsipPosition_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \TsipPosition_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \TsipPosition_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \TsipPosition_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipPosition_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipPosition_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => TsipPosition_TimeoutCounter_CntReg_reg(9)
    );
TsipPosition_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => TsipPosition_TimeoutCounter_CntReg_reg(11),
      I1 => TsipPosition_Timeout_EvtReg_i_2_n_0,
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(10),
      I3 => TsipPosition_TimeoutCounter_CntReg_reg(6),
      I4 => TsipPosition_Timeout_EvtReg_i_3_n_0,
      I5 => TsipPosition_Timeout_EvtReg_i_4_n_0,
      O => TsipPosition_Timeout_EvtReg46_out
    );
TsipPosition_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipPosition_MsgValOld_ValReg,
      I1 => TsipPosition_MsgVal_ValReg_reg_n_0,
      O => TsipPosition_Timeout_EvtReg_i_2_n_0
    );
TsipPosition_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TsipPosition_TimeoutCounter_CntReg_reg(5),
      I1 => TsipPosition_TimeoutCounter_CntReg_reg(4),
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(3),
      O => TsipPosition_Timeout_EvtReg_i_3_n_0
    );
TsipPosition_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => TsipPosition_TimeoutCounter_CntReg_reg(9),
      I1 => TsipPosition_TimeoutCounter_CntReg_reg(8),
      I2 => TsipPosition_TimeoutCounter_CntReg_reg(7),
      O => TsipPosition_Timeout_EvtReg_i_4_n_0
    );
TsipPosition_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipPosition_Timeout_EvtReg46_out,
      Q => TsipPosition_Timeout_EvtReg
    );
TsipReceiver_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0EFFFA0A02000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\,
      I1 => TsipReceiver_DatReg_i_2_n_0,
      I2 => p_1_in338_out,
      I3 => TsipAlarms_DatReg_i_4_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipReceiver_DatReg_reg_n_0,
      O => TsipReceiver_DatReg_i_1_n_0
    );
TsipReceiver_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFFCCFE"
    )
        port map (
      I0 => TsipMsg_A2_DatReg_reg_n_0,
      I1 => TsipPosition_DatReg0344_out,
      I2 => TsipMsg_A1_DatReg_reg_n_0,
      I3 => TsipAlarms_DatReg_i_6_n_0,
      I4 => TsipMsg_A3_DatReg_reg_n_0,
      O => TsipReceiver_DatReg_i_2_n_0
    );
TsipReceiver_DatReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => TsipMsg_A3_DatReg_reg_n_0,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      O => p_1_in338_out
    );
TsipReceiver_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipReceiver_DatReg_i_1_n_0,
      Q => TsipReceiver_DatReg_reg_n_0,
      R => '0'
    );
TsipReceiver_MsgValOld_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipReceiver_MsgVal_ValReg_reg_n_0,
      Q => TsipReceiver_MsgValOld_ValReg
    );
TsipReceiver_MsgVal_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00000020000000"
    )
        port map (
      I0 => TsipReceiver_DatReg_reg_n_0,
      I1 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I2 => TsipReceiver_MsgVal_ValReg_i_2_n_0,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipReceiver_MsgVal_ValReg_i_3_n_0,
      I5 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      O => TsipReceiver_MsgVal_ValReg_i_1_n_0
    );
TsipReceiver_MsgVal_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F8"
    )
        port map (
      I0 => TsipAlarms_MsgVal_ValReg_i_4_n_0,
      I1 => TsipEoF_DatReg,
      I2 => TsipAlarms_MsgVal_ValReg_i_5_n_0,
      I3 => \FSM_sequential_DetectTsipMsgState[1]_i_6_n_0\,
      I4 => TsipTiming_DatReg_reg_n_0,
      I5 => TsipPosition_DatReg_reg_n_0,
      O => TsipReceiver_MsgVal_ValReg_i_2_n_0
    );
TsipReceiver_MsgVal_ValReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => p_9_in,
      I1 => p_15_in255_in,
      I2 => p_0_in358_in,
      I3 => p_8_in9_in,
      O => TsipReceiver_MsgVal_ValReg_i_3_n_0
    );
TsipReceiver_MsgVal_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipReceiver_MsgVal_ValReg_i_1_n_0,
      Q => TsipReceiver_MsgVal_ValReg_reg_n_0
    );
TsipReceiver_ODC_DatReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => TsipReceiver_ODC_DatReg30_out,
      I3 => TsipReceiver_ODC_DatReg_reg_n_0,
      O => TsipReceiver_ODC_DatReg_i_1_n_0
    );
TsipReceiver_ODC_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000200F0000"
    )
        port map (
      I0 => TsipReceiver_ODC_DatReg_i_3_n_0,
      I1 => TsipPayloadCount_CntReg(15),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => TsipMsgDataValid_ValReg,
      I5 => TsipReceiver_ODC_DatReg_i_4_n_0,
      O => TsipReceiver_ODC_DatReg30_out
    );
TsipReceiver_ODC_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[2]_i_12_n_0\,
      I1 => TsipReceiver_ODC_DatReg_i_5_n_0,
      I2 => TsipPayloadCount_CntReg(13),
      I3 => TsipPayloadCount_CntReg(10),
      I4 => TsipPayloadCount_CntReg(8),
      I5 => TsipReceiver_ODC_DatReg_i_6_n_0,
      O => TsipReceiver_ODC_DatReg_i_3_n_0
    );
TsipReceiver_ODC_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      O => TsipReceiver_ODC_DatReg_i_4_n_0
    );
TsipReceiver_ODC_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051005100000051"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(14),
      I1 => TsipPayloadCount_CntReg(12),
      I2 => TsipPayloadCount_CntReg(13),
      I3 => TsipPayloadCount_CntReg(11),
      I4 => TsipPayloadCount_CntReg(9),
      I5 => TsipPayloadCount_CntReg(10),
      O => TsipReceiver_ODC_DatReg_i_5_n_0
    );
TsipReceiver_ODC_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => TsipReceiver_ODC_DatReg_i_7_n_0,
      I1 => TsipPayloadCount_CntReg(4),
      I2 => TsipPayloadCount_CntReg(11),
      I3 => TsipPayloadCount_CntReg(14),
      I4 => \AntennaFix_DatReg[GnssFix][7]_i_9_n_0\,
      I5 => TsipReceiver_ODC_DatReg_i_8_n_0,
      O => TsipReceiver_ODC_DatReg_i_6_n_0
    );
TsipReceiver_ODC_DatReg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230023002300"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(7),
      I1 => TsipPayloadCount_CntReg(8),
      I2 => TsipPayloadCount_CntReg(6),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => TsipPayloadCount_CntReg(1),
      O => TsipReceiver_ODC_DatReg_i_7_n_0
    );
TsipReceiver_ODC_DatReg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(3),
      I1 => TsipPayloadCount_CntReg(4),
      I2 => p_0_in1_in,
      I3 => p_0_in4_in,
      I4 => TsipPayloadCount_CntReg(7),
      I5 => TsipPayloadCount_CntReg(5),
      O => TsipReceiver_ODC_DatReg_i_8_n_0
    );
TsipReceiver_ODC_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipReceiver_ODC_DatReg_i_1_n_0,
      Q => TsipReceiver_ODC_DatReg_reg_n_0
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => TsipReceiver_Timeout_EvtReg_i_4_n_0,
      I1 => TsipReceiver_TimeoutCounter_CntReg_reg(10),
      I2 => \TsipReceiver_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => TsipReceiver_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => TsipReceiver_TimeoutCounter_CntReg_reg(11),
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => TsipReceiver_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(10),
      I3 => TsipReceiver_TimeoutCounter_CntReg_reg(5),
      I4 => TsipReceiver_TimeoutCounter_CntReg_reg(4),
      I5 => TsipReceiver_TimeoutCounter_CntReg_reg(3),
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipReceiver_MsgValOld_ValReg,
      I1 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(3),
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I2 => TsipReceiver_MsgValOld_ValReg,
      O => \TsipReceiver_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(7),
      O => \TsipReceiver_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(6),
      O => \TsipReceiver_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(5),
      O => \TsipReceiver_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(4),
      O => \TsipReceiver_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(11),
      O => \TsipReceiver_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(10),
      O => \TsipReceiver_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(9),
      O => \TsipReceiver_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      I1 => TsipReceiver_MsgValOld_ValReg,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(8),
      O => \TsipReceiver_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \TsipReceiver_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \TsipReceiver_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \TsipReceiver_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \TsipReceiver_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \TsipReceiver_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(10)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(11)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \TsipReceiver_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(3)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(4)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipReceiver_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \TsipReceiver_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \TsipReceiver_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \TsipReceiver_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \TsipReceiver_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(5)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(6)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(7)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(8)
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipReceiver_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \TsipReceiver_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \TsipReceiver_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \TsipReceiver_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \TsipReceiver_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipReceiver_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipReceiver_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => TsipReceiver_TimeoutCounter_CntReg_reg(9)
    );
TsipReceiver_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => TsipReceiver_TimeoutCounter_CntReg_reg(11),
      I1 => TsipReceiver_Timeout_EvtReg_i_2_n_0,
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(10),
      I3 => TsipReceiver_TimeoutCounter_CntReg_reg(6),
      I4 => TsipReceiver_Timeout_EvtReg_i_3_n_0,
      I5 => TsipReceiver_Timeout_EvtReg_i_4_n_0,
      O => TsipReceiver_Timeout_EvtReg44_out
    );
TsipReceiver_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipReceiver_MsgValOld_ValReg,
      I1 => TsipReceiver_MsgVal_ValReg_reg_n_0,
      O => TsipReceiver_Timeout_EvtReg_i_2_n_0
    );
TsipReceiver_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TsipReceiver_TimeoutCounter_CntReg_reg(5),
      I1 => TsipReceiver_TimeoutCounter_CntReg_reg(4),
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(3),
      O => TsipReceiver_Timeout_EvtReg_i_3_n_0
    );
TsipReceiver_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => TsipReceiver_TimeoutCounter_CntReg_reg(9),
      I1 => TsipReceiver_TimeoutCounter_CntReg_reg(8),
      I2 => TsipReceiver_TimeoutCounter_CntReg_reg(7),
      O => TsipReceiver_Timeout_EvtReg_i_4_n_0
    );
TsipReceiver_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipReceiver_Timeout_EvtReg44_out,
      Q => TsipReceiver_Timeout_EvtReg
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => p_0_in354_in,
      I3 => ClockTime_Nanosecond_DatIn(0),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      O => \p_0_in__1\(0)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFBFF0000"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(0),
      I1 => p_0_in354_in,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      O => \p_0_in__1\(1)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      O => \p_0_in__1\(2)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      I3 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3),
      O => \p_0_in__1\(3)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3),
      I4 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(4),
      O => \p_0_in__1\(4)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA55555155"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][5]_i_2_n_0\,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_0_in354_in,
      I4 => ClockTime_Nanosecond_DatIn(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(5),
      O => \p_0_in__1\(5)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(4),
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][5]_i_2_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA55555155"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_3_n_0\,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_0_in354_in,
      I4 => ClockTime_Nanosecond_DatIn(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(6),
      O => \p_0_in__1\(6)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => TsipParseError_DatReg_i_3_n_0,
      I1 => TsipSatellite_DatReg_reg_n_0,
      I2 => TsipSatellite_IncreaseLockSat_DatReg_reg_n_0,
      I3 => TsipEoF_DatReg,
      I4 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I5 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_3_n_0\,
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(6),
      I2 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(7),
      O => \p_0_in__1\(7)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(4),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(5),
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_3_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => p_0_in354_in,
      I3 => ClockTime_Nanosecond_DatIn(0),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      O => \p_0_in__0\(0)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFBFF0000"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(0),
      I1 => p_0_in354_in,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      O => \p_0_in__0\(1)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      O => \p_0_in__0\(2)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      I3 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3),
      O => \p_0_in__0\(3)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3),
      I4 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(4),
      O => \p_0_in__0\(4)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA55555155"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][5]_i_2_n_0\,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_0_in354_in,
      I4 => ClockTime_Nanosecond_DatIn(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(5),
      O => \p_0_in__0\(5)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(4),
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][5]_i_2_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA55555155"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      I3 => p_0_in354_in,
      I4 => ClockTime_Nanosecond_DatIn(0),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(6),
      O => \p_0_in__0\(6)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => TsipParseError_DatReg_i_3_n_0,
      I1 => TsipSatellite_DatReg_reg_n_0,
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_reg_n_0,
      I3 => TsipEoF_DatReg,
      I4 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\,
      I5 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_5_n_0\,
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(6),
      I2 => \SatInfo_DatReg[NumberOfSeenSats]1\,
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(7),
      O => \p_0_in__0\(7)
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TsipPosition_DatReg_reg_n_0,
      I1 => TsipTiming_DatReg_reg_n_0,
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_3_n_0\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(0),
      I1 => p_0_in354_in,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      O => \SatInfo_DatReg[NumberOfSeenSats]1\
    );
\TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(4),
      I1 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2),
      I2 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1),
      I3 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0),
      I4 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3),
      I5 => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(5),
      O => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_5_n_0\
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(0)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(1)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(2)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(3)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(4)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(5)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(6)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfLockedSats]\(7)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(0)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(1)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(2)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(3)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(4)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(5)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(6)
    );
\TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => \TsipSatellite_CntSatellites_DatReg_reg[NumberOfSeenSats]\(7)
    );
TsipSatellite_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0EFFFA0A02000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_7_n_0\,
      I1 => TsipSatellite_DatReg_i_2_n_0,
      I2 => TsipSatellite_DatReg0342_out,
      I3 => TsipAlarms_DatReg_i_4_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipSatellite_DatReg_reg_n_0,
      O => TsipSatellite_DatReg_i_1_n_0
    );
TsipSatellite_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0000"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[3]_i_13_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => TsipAlarms_DatReg_i_6_n_0,
      I4 => TsipMsg_A1_DatReg_reg_n_0,
      O => TsipSatellite_DatReg_i_2_n_0
    );
TsipSatellite_DatReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TsipMsg_A2_DatReg_reg_n_0,
      I1 => TsipAlarms_DatReg_i_6_n_0,
      O => TsipSatellite_DatReg0342_out
    );
TsipSatellite_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipSatellite_DatReg_i_1_n_0,
      Q => TsipSatellite_DatReg_reg_n_0,
      R => '0'
    );
TsipSatellite_IncreaseLockSat_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I3 => TsipSatellite_IncreaseLockSat_DatReg_i_2_n_0,
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_4_n_0,
      I5 => TsipSatellite_IncreaseLockSat_DatReg_reg_n_0,
      O => TsipSatellite_IncreaseLockSat_DatReg_i_1_n_0
    );
TsipSatellite_IncreaseLockSat_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_8_n_0,
      I1 => p_0_in1_in,
      I2 => TsipPayloadCount_CntReg(4),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0,
      O => TsipSatellite_IncreaseLockSat_DatReg_i_2_n_0
    );
TsipSatellite_IncreaseLockSat_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipSatellite_IncreaseLockSat_DatReg_i_1_n_0,
      Q => TsipSatellite_IncreaseLockSat_DatReg_reg_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_3_n_0,
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_4_n_0,
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_reg_n_0,
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_1_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => TsipPosition_DatReg_reg_n_0,
      I1 => TsipTiming_DatReg_reg_n_0,
      I2 => TsipSatellite_DatReg_reg_n_0,
      I3 => TsipEoF_DatReg,
      I4 => TsipSatellite_IncreaseSeenSat_DatReg_i_11_n_0,
      O => TsipSatellite_MsgVal_ValReg205_out
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_DetectTsipMsgState[1]_i_7_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I4 => p_0_in10_in,
      I5 => p_0_in16_in,
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_11_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_5_n_0,
      I1 => TsipPayloadCount_CntReg(15),
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_6_n_0,
      I3 => TsipPayloadCount_CntReg(12),
      I4 => TsipPayloadCount_CntReg(14),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_8_n_0,
      I1 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I2 => TsipPayloadCount_CntReg(4),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0,
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_3_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipMsgDataValid_ValReg,
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => TsipSatellite_MsgVal_ValReg205_out,
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_4_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(11),
      I1 => TsipPayloadCount_CntReg(9),
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_5_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(8),
      I1 => TsipPayloadCount_CntReg(10),
      I2 => TsipPayloadCount_CntReg(13),
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_6_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(7),
      I1 => TsipPayloadCount_CntReg(5),
      I2 => TsipPayloadCount_CntReg(6),
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_8_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(3),
      I1 => TsipPayloadCount_CntReg(1),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipPayloadCount_CntReg(0),
      O => TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0
    );
TsipSatellite_IncreaseSeenSat_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipSatellite_IncreaseSeenSat_DatReg_i_1_n_0,
      Q => TsipSatellite_IncreaseSeenSat_DatReg_reg_n_0
    );
TsipSatellite_MsgValOld_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipSatellite_MsgVal_ValReg_reg_n_0,
      Q => TsipSatellite_MsgValOld_ValReg
    );
TsipSatellite_MsgVal_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00000020000000"
    )
        port map (
      I0 => TsipSatellite_DatReg_reg_n_0,
      I1 => TsipSatellite_MsgVal_ValReg_i_2_n_0,
      I2 => TsipSatellite_MsgVal_ValReg_i_3_n_0,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipSatellite_MsgVal_ValReg_i_4_n_0,
      I5 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      O => TsipSatellite_MsgVal_ValReg_i_1_n_0
    );
TsipSatellite_MsgVal_ValReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      O => TsipSatellite_MsgVal_ValReg_i_2_n_0
    );
TsipSatellite_MsgVal_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220000F0000000"
    )
        port map (
      I0 => TsipSatellite_DatReg_reg_n_0,
      I1 => TsipAlarms_ClearSatellites_DatReg_i_2_n_0,
      I2 => TsipSatellite_MsgVal_ValReg205_out,
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipSatellite_MsgVal_ValReg_i_5_n_0,
      I5 => \DetectTsipMsgState__0\(3),
      O => TsipSatellite_MsgVal_ValReg_i_3_n_0
    );
TsipSatellite_MsgVal_ValReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_10_in,
      O => TsipSatellite_MsgVal_ValReg_i_4_n_0
    );
TsipSatellite_MsgVal_ValReg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(1),
      O => TsipSatellite_MsgVal_ValReg_i_5_n_0
    );
TsipSatellite_MsgVal_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipSatellite_MsgVal_ValReg_i_1_n_0,
      Q => TsipSatellite_MsgVal_ValReg_reg_n_0
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => TsipSatellite_Timeout_EvtReg_i_4_n_0,
      I1 => TsipSatellite_TimeoutCounter_CntReg_reg(10),
      I2 => \TsipSatellite_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => TsipSatellite_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => TsipSatellite_TimeoutCounter_CntReg_reg(11),
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => TsipSatellite_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(10),
      I3 => TsipSatellite_TimeoutCounter_CntReg_reg(5),
      I4 => TsipSatellite_TimeoutCounter_CntReg_reg(4),
      I5 => TsipSatellite_TimeoutCounter_CntReg_reg(3),
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipSatellite_MsgValOld_ValReg,
      I1 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(3),
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I2 => TsipSatellite_MsgValOld_ValReg,
      O => \TsipSatellite_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(7),
      O => \TsipSatellite_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(6),
      O => \TsipSatellite_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(5),
      O => \TsipSatellite_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(4),
      O => \TsipSatellite_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(11),
      O => \TsipSatellite_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(10),
      O => \TsipSatellite_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(9),
      O => \TsipSatellite_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      I1 => TsipSatellite_MsgValOld_ValReg,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(8),
      O => \TsipSatellite_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \TsipSatellite_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \TsipSatellite_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \TsipSatellite_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \TsipSatellite_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \TsipSatellite_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(10)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(11)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \TsipSatellite_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(3)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(4)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipSatellite_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \TsipSatellite_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \TsipSatellite_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \TsipSatellite_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \TsipSatellite_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(5)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(6)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(7)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(8)
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipSatellite_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \TsipSatellite_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \TsipSatellite_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \TsipSatellite_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \TsipSatellite_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipSatellite_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipSatellite_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => TsipSatellite_TimeoutCounter_CntReg_reg(9)
    );
TsipSatellite_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => TsipSatellite_TimeoutCounter_CntReg_reg(11),
      I1 => TsipSatellite_Timeout_EvtReg_i_2_n_0,
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(10),
      I3 => TsipSatellite_TimeoutCounter_CntReg_reg(6),
      I4 => TsipSatellite_Timeout_EvtReg_i_3_n_0,
      I5 => TsipSatellite_Timeout_EvtReg_i_4_n_0,
      O => TsipSatellite_Timeout_EvtReg12_out
    );
TsipSatellite_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipSatellite_MsgValOld_ValReg,
      I1 => TsipSatellite_MsgVal_ValReg_reg_n_0,
      O => TsipSatellite_Timeout_EvtReg_i_2_n_0
    );
TsipSatellite_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TsipSatellite_TimeoutCounter_CntReg_reg(5),
      I1 => TsipSatellite_TimeoutCounter_CntReg_reg(4),
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(3),
      O => TsipSatellite_Timeout_EvtReg_i_3_n_0
    );
TsipSatellite_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => TsipSatellite_TimeoutCounter_CntReg_reg(9),
      I1 => TsipSatellite_TimeoutCounter_CntReg_reg(8),
      I2 => TsipSatellite_TimeoutCounter_CntReg_reg(7),
      O => TsipSatellite_Timeout_EvtReg_i_4_n_0
    );
TsipSatellite_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipSatellite_Timeout_EvtReg12_out,
      Q => TsipSatellite_Timeout_EvtReg
    );
TsipTiming_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404FFF40404000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(3),
      I1 => \DetectTsipMsgState__0\(1),
      I2 => TsipTiming_DatReg0345_out,
      I3 => TsipAlarms_DatReg_i_4_n_0,
      I4 => TsipAlarms_DatReg_i_5_n_0,
      I5 => TsipTiming_DatReg_reg_n_0,
      O => TsipTiming_DatReg_i_1_n_0
    );
TsipTiming_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TsipTiming_DatReg_i_1_n_0,
      Q => TsipTiming_DatReg_reg_n_0,
      R => '0'
    );
TsipTiming_MsgValOld_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipTiming_MsgVal_ValReg_reg_n_0,
      Q => TsipTiming_MsgValOld_ValReg
    );
TsipTiming_MsgVal_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFFA2AA0000"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_i_2_n_0,
      I1 => p_7_in,
      I2 => p_15_in255_in,
      I3 => p_0_in358_in,
      I4 => TsipTiming_MsgVal_ValReg_i_3_n_0,
      I5 => TsipTiming_MsgVal_ValReg_reg_n_0,
      O => TsipTiming_MsgVal_ValReg_i_1_n_0
    );
TsipTiming_MsgVal_ValReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => TsipTiming_DatReg_reg_n_0,
      O => TsipTiming_MsgVal_ValReg_i_2_n_0
    );
TsipTiming_MsgVal_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF20FF20FF20FF"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => p_7_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipTiming_DatReg_reg_n_0,
      I5 => TsipTiming_MsgVal_ValReg_i_4_n_0,
      O => TsipTiming_MsgVal_ValReg_i_3_n_0
    );
TsipTiming_MsgVal_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000000080"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_11_n_0,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => TsipMsgDataValid_ValReg,
      I3 => \FSM_sequential_DetectTsipMsgState[0]_i_7_n_0\,
      I4 => TsipEoF_DatReg,
      I5 => \DetectTsipMsgState__0\(3),
      O => TsipTiming_MsgVal_ValReg_i_4_n_0
    );
TsipTiming_MsgVal_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipTiming_MsgVal_ValReg_i_1_n_0,
      Q => TsipTiming_MsgVal_ValReg_reg_n_0
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => TsipTiming_Timeout_EvtReg_i_4_n_0,
      I1 => TsipTiming_TimeoutCounter_CntReg_reg(10),
      I2 => \TsipTiming_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => TsipTiming_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => TsipTiming_TimeoutCounter_CntReg_reg(11),
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => TsipTiming_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(10),
      I3 => TsipTiming_TimeoutCounter_CntReg_reg(5),
      I4 => TsipTiming_TimeoutCounter_CntReg_reg(4),
      I5 => TsipTiming_TimeoutCounter_CntReg_reg(3),
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipTiming_MsgValOld_ValReg,
      I1 => TsipTiming_MsgVal_ValReg_reg_n_0,
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(3),
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I2 => TsipTiming_MsgValOld_ValReg,
      O => \TsipTiming_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(7),
      O => \TsipTiming_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(6),
      O => \TsipTiming_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(5),
      O => \TsipTiming_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(4),
      O => \TsipTiming_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(11),
      O => \TsipTiming_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(10),
      O => \TsipTiming_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(9),
      O => \TsipTiming_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => TsipTiming_MsgVal_ValReg_reg_n_0,
      I1 => TsipTiming_MsgValOld_ValReg,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(8),
      O => \TsipTiming_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \TsipTiming_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \TsipTiming_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \TsipTiming_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \TsipTiming_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \TsipTiming_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(10)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(11)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \TsipTiming_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(3)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(4)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipTiming_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \TsipTiming_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \TsipTiming_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \TsipTiming_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \TsipTiming_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(5)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(6)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(7)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(8)
    );
\TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TsipTiming_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \TsipTiming_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \TsipTiming_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \TsipTiming_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \TsipTiming_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\TsipTiming_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \TsipTiming_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => TsipTiming_TimeoutCounter_CntReg_reg(9)
    );
TsipTiming_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => TsipTiming_TimeoutCounter_CntReg_reg(11),
      I1 => TsipTiming_Timeout_EvtReg_i_2_n_0,
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(10),
      I3 => TsipTiming_TimeoutCounter_CntReg_reg(6),
      I4 => TsipTiming_Timeout_EvtReg_i_3_n_0,
      I5 => TsipTiming_Timeout_EvtReg_i_4_n_0,
      O => TsipTiming_Timeout_EvtReg113_out
    );
TsipTiming_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipTiming_MsgValOld_ValReg,
      I1 => TsipTiming_MsgVal_ValReg_reg_n_0,
      O => TsipTiming_Timeout_EvtReg_i_2_n_0
    );
TsipTiming_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TsipTiming_TimeoutCounter_CntReg_reg(5),
      I1 => TsipTiming_TimeoutCounter_CntReg_reg(4),
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(3),
      O => TsipTiming_Timeout_EvtReg_i_3_n_0
    );
TsipTiming_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => TsipTiming_TimeoutCounter_CntReg_reg(9),
      I1 => TsipTiming_TimeoutCounter_CntReg_reg(8),
      I2 => TsipTiming_TimeoutCounter_CntReg_reg(7),
      O => TsipTiming_Timeout_EvtReg_i_4_n_0
    );
TsipTiming_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => TsipTiming_Timeout_EvtReg113_out,
      Q => TsipTiming_Timeout_EvtReg
    );
UartError_DatReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \ClksPerUartBitCounter_CntReg[25]_i_3_n_0\,
      I1 => \UartRxState_StaReg__0\(0),
      I2 => \UartRxState_StaReg__0\(1),
      I3 => RxUart_DatReg,
      O => UartError_DatReg
    );
UartError_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UartError_DatReg,
      Q => UartError_DatReg_reg_n_0
    );
UbxCheckLengthFlag_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg,
      I1 => UbxCheckLengthFlag_DatReg_i_3_n_0,
      I2 => UbxCheckLengthFlag_DatReg_i_4_n_0,
      I3 => UbxCheckLengthFlag_DatReg_i_5_n_0,
      I4 => UbxParseError_DatReg1365_out,
      I5 => UbxCheckLengthFlag_DatReg_reg_n_0,
      O => UbxCheckLengthFlag_DatReg_i_1_n_0
    );
UbxCheckLengthFlag_DatReg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => p_1_in(1),
      I2 => \MsgData_DatReg_reg_n_0_[6]\,
      I3 => p_0_in0,
      I4 => p_1_in(0),
      I5 => UbxParseError_DatReg_i_9_n_0,
      O => UbxParseError_DatReg1364_out
    );
UbxCheckLengthFlag_DatReg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in0,
      I2 => \MsgData_DatReg_reg_n_0_[6]\,
      I3 => \MsgData_DatReg_reg_n_0_[5]\,
      O => UbxCheckLengthFlag_DatReg_i_11_n_0
    );
UbxCheckLengthFlag_DatReg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      I1 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavTimeUtc_DatReg_reg_n_0,
      I4 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      O => UbxCheckLengthFlag_DatReg_i_12_n_0
    );
UbxCheckLengthFlag_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_i_7_n_0,
      I1 => UbxParseError_DatReg1372_out,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => UbxCheckLengthFlag_DatReg
    );
UbxCheckLengthFlag_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEEEEEEEE"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_i_8_n_0,
      I1 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      I2 => UbxParseError_DatReg1368_out,
      I3 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I4 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I5 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => UbxCheckLengthFlag_DatReg_i_3_n_0
    );
UbxCheckLengthFlag_DatReg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => UbxParseError_DatReg1364_out,
      I1 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      I2 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I3 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I4 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      O => UbxCheckLengthFlag_DatReg_i_4_n_0
    );
UbxCheckLengthFlag_DatReg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I2 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      O => UbxCheckLengthFlag_DatReg_i_5_n_0
    );
UbxCheckLengthFlag_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => p_1_in(0),
      I1 => UbxCheckLengthFlag_DatReg_i_11_n_0,
      I2 => UbxCheckLengthFlag_DatReg_reg_n_0,
      I3 => \p_1_in__0\(1),
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => UbxParseError_DatReg1365_out
    );
UbxCheckLengthFlag_DatReg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCDD"
    )
        port map (
      I0 => \FSM_sequential_DetectUbxMsgState[3]_i_25_n_0\,
      I1 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I2 => UbxParseError_DatReg1365_out,
      I3 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      O => UbxCheckLengthFlag_DatReg_i_7_n_0
    );
UbxCheckLengthFlag_DatReg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => UbxParseError_DatReg1362_out,
      I1 => UbxCheckLengthFlag_DatReg_i_12_n_0,
      I2 => UbxParseError_DatReg1372_out,
      I3 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I4 => CheckMsg_UbxMonHw_DatReg_i_3_n_0,
      I5 => UbxParseError_DatReg1375_out,
      O => UbxCheckLengthFlag_DatReg_i_8_n_0
    );
UbxCheckLengthFlag_DatReg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      O => UbxCheckLengthFlag_DatReg_i_9_n_0
    );
UbxCheckLengthFlag_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxCheckLengthFlag_DatReg_i_1_n_0,
      Q => UbxCheckLengthFlag_DatReg_reg_n_0
    );
\UbxChecksumA_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(0),
      O => UbxChecksumA_DatReg(0)
    );
\UbxChecksumA_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(1),
      O => UbxChecksumA_DatReg(1)
    );
\UbxChecksumA_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(2),
      O => UbxChecksumA_DatReg(2)
    );
\UbxChecksumA_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(3),
      O => UbxChecksumA_DatReg(3)
    );
\UbxChecksumA_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \UbxChecksumA_DatReg_reg_n_0_[3]\,
      O => \UbxChecksumA_DatReg[3]_i_3_n_0\
    );
\UbxChecksumA_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \UbxChecksumA_DatReg_reg_n_0_[2]\,
      O => \UbxChecksumA_DatReg[3]_i_4_n_0\
    );
\UbxChecksumA_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[1]\,
      O => \UbxChecksumA_DatReg[3]_i_5_n_0\
    );
\UbxChecksumA_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[0]\,
      O => \UbxChecksumA_DatReg[3]_i_6_n_0\
    );
\UbxChecksumA_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(4),
      O => UbxChecksumA_DatReg(4)
    );
\UbxChecksumA_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(5),
      O => UbxChecksumA_DatReg(5)
    );
\UbxChecksumA_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(6),
      O => UbxChecksumA_DatReg(6)
    );
\UbxChecksumA_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E001F00"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(2),
      I2 => \DetectUbxMsgState__0\(3),
      I3 => MsgDataValid_ValReg_reg_n_0,
      I4 => \DetectUbxMsgState__0\(0),
      O => \UbxChecksumA_DatReg[7]_i_1_n_0\
    );
\UbxChecksumA_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in34(7),
      O => UbxChecksumA_DatReg(7)
    );
\UbxChecksumA_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[7]\,
      O => \UbxChecksumA_DatReg[7]_i_4_n_0\
    );
\UbxChecksumA_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[6]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[6]\,
      O => \UbxChecksumA_DatReg[7]_i_5_n_0\
    );
\UbxChecksumA_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[5]\,
      O => \UbxChecksumA_DatReg[7]_i_6_n_0\
    );
\UbxChecksumA_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \UbxChecksumA_DatReg_reg_n_0_[4]\,
      O => \UbxChecksumA_DatReg[7]_i_7_n_0\
    );
\UbxChecksumA_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(0),
      Q => \UbxChecksumA_DatReg_reg_n_0_[0]\
    );
\UbxChecksumA_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(1),
      Q => \UbxChecksumA_DatReg_reg_n_0_[1]\
    );
\UbxChecksumA_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(2),
      Q => \UbxChecksumA_DatReg_reg_n_0_[2]\
    );
\UbxChecksumA_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(3),
      Q => \UbxChecksumA_DatReg_reg_n_0_[3]\
    );
\UbxChecksumA_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxChecksumA_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \UbxChecksumA_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \UbxChecksumA_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \UbxChecksumA_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \UbxChecksumA_DatReg_reg_n_0_[3]\,
      DI(2) => \UbxChecksumA_DatReg_reg_n_0_[2]\,
      DI(1) => \UbxChecksumA_DatReg_reg_n_0_[1]\,
      DI(0) => \UbxChecksumA_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => in34(3 downto 0),
      S(3) => \UbxChecksumA_DatReg[3]_i_3_n_0\,
      S(2) => \UbxChecksumA_DatReg[3]_i_4_n_0\,
      S(1) => \UbxChecksumA_DatReg[3]_i_5_n_0\,
      S(0) => \UbxChecksumA_DatReg[3]_i_6_n_0\
    );
\UbxChecksumA_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(4),
      Q => \UbxChecksumA_DatReg_reg_n_0_[4]\
    );
\UbxChecksumA_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(5),
      Q => \UbxChecksumA_DatReg_reg_n_0_[5]\
    );
\UbxChecksumA_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(6),
      Q => \UbxChecksumA_DatReg_reg_n_0_[6]\
    );
\UbxChecksumA_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumA_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumA_DatReg(7),
      Q => \UbxChecksumA_DatReg_reg_n_0_[7]\
    );
\UbxChecksumA_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxChecksumA_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \NLW_UbxChecksumA_DatReg_reg[7]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \UbxChecksumA_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \UbxChecksumA_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \UbxChecksumA_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \UbxChecksumA_DatReg_reg_n_0_[6]\,
      DI(1) => \UbxChecksumA_DatReg_reg_n_0_[5]\,
      DI(0) => \UbxChecksumA_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => in34(7 downto 4),
      S(3) => \UbxChecksumA_DatReg[7]_i_4_n_0\,
      S(2) => \UbxChecksumA_DatReg[7]_i_5_n_0\,
      S(1) => \UbxChecksumA_DatReg[7]_i_6_n_0\,
      S(0) => \UbxChecksumA_DatReg[7]_i_7_n_0\
    );
\UbxChecksumB_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(0),
      O => UbxChecksumB_DatReg(0)
    );
\UbxChecksumB_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(1),
      O => UbxChecksumB_DatReg(1)
    );
\UbxChecksumB_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(2),
      O => UbxChecksumB_DatReg(2)
    );
\UbxChecksumB_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(3),
      O => UbxChecksumB_DatReg(3)
    );
\UbxChecksumB_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[3]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[3]\,
      O => \UbxChecksumB_DatReg[3]_i_3_n_0\
    );
\UbxChecksumB_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[2]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[2]\,
      O => \UbxChecksumB_DatReg[3]_i_4_n_0\
    );
\UbxChecksumB_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[1]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[1]\,
      O => \UbxChecksumB_DatReg[3]_i_5_n_0\
    );
\UbxChecksumB_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[0]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[0]\,
      O => \UbxChecksumB_DatReg[3]_i_6_n_0\
    );
\UbxChecksumB_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(4),
      O => UbxChecksumB_DatReg(4)
    );
\UbxChecksumB_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(5),
      O => UbxChecksumB_DatReg(5)
    );
\UbxChecksumB_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(6),
      O => UbxChecksumB_DatReg(6)
    );
\UbxChecksumB_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CC4CC4"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(0),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(1),
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      O => \UbxChecksumB_DatReg[7]_i_1_n_0\
    );
\UbxChecksumB_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7600"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(1),
      I3 => in35(7),
      O => UbxChecksumB_DatReg(7)
    );
\UbxChecksumB_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[7]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[7]\,
      O => \UbxChecksumB_DatReg[7]_i_4_n_0\
    );
\UbxChecksumB_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[6]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[6]\,
      O => \UbxChecksumB_DatReg[7]_i_5_n_0\
    );
\UbxChecksumB_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[5]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[5]\,
      O => \UbxChecksumB_DatReg[7]_i_6_n_0\
    );
\UbxChecksumB_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[4]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[4]\,
      O => \UbxChecksumB_DatReg[7]_i_7_n_0\
    );
\UbxChecksumB_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(0),
      Q => \UbxChecksumB_DatReg_reg_n_0_[0]\
    );
\UbxChecksumB_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(1),
      Q => \UbxChecksumB_DatReg_reg_n_0_[1]\
    );
\UbxChecksumB_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(2),
      Q => \UbxChecksumB_DatReg_reg_n_0_[2]\
    );
\UbxChecksumB_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(3),
      Q => \UbxChecksumB_DatReg_reg_n_0_[3]\
    );
\UbxChecksumB_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxChecksumB_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \UbxChecksumB_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \UbxChecksumB_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \UbxChecksumB_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \UbxChecksumB_DatReg_reg_n_0_[3]\,
      DI(2) => \UbxChecksumB_DatReg_reg_n_0_[2]\,
      DI(1) => \UbxChecksumB_DatReg_reg_n_0_[1]\,
      DI(0) => \UbxChecksumB_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => in35(3 downto 0),
      S(3) => \UbxChecksumB_DatReg[3]_i_3_n_0\,
      S(2) => \UbxChecksumB_DatReg[3]_i_4_n_0\,
      S(1) => \UbxChecksumB_DatReg[3]_i_5_n_0\,
      S(0) => \UbxChecksumB_DatReg[3]_i_6_n_0\
    );
\UbxChecksumB_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(4),
      Q => \UbxChecksumB_DatReg_reg_n_0_[4]\
    );
\UbxChecksumB_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(5),
      Q => \UbxChecksumB_DatReg_reg_n_0_[5]\
    );
\UbxChecksumB_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(6),
      Q => \UbxChecksumB_DatReg_reg_n_0_[6]\
    );
\UbxChecksumB_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxChecksumB_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumB_DatReg(7),
      Q => \UbxChecksumB_DatReg_reg_n_0_[7]\
    );
\UbxChecksumB_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxChecksumB_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \NLW_UbxChecksumB_DatReg_reg[7]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \UbxChecksumB_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \UbxChecksumB_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \UbxChecksumB_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \UbxChecksumB_DatReg_reg_n_0_[6]\,
      DI(1) => \UbxChecksumB_DatReg_reg_n_0_[5]\,
      DI(0) => \UbxChecksumB_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => in35(7 downto 4),
      S(3) => \UbxChecksumB_DatReg[7]_i_4_n_0\,
      S(2) => \UbxChecksumB_DatReg[7]_i_5_n_0\,
      S(1) => \UbxChecksumB_DatReg[7]_i_6_n_0\,
      S(0) => \UbxChecksumB_DatReg[7]_i_7_n_0\
    );
UbxChecksumError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000300000000000"
    )
        port map (
      I0 => UbxChecksumError_DatReg_i_2_n_0,
      I1 => in13,
      I2 => \DetectUbxMsgState__0\(1),
      I3 => MsgDataValid_ValReg_reg_n_0,
      I4 => \DetectUbxMsgState__0\(0),
      I5 => UbxChecksumError_DatReg_i_4_n_0,
      O => UbxChecksumError_DatReg128_out
    );
UbxChecksumError_DatReg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[6]\,
      I1 => \UbxChecksumA_DatReg_reg_n_0_[6]\,
      I2 => p_1_in(1),
      I3 => \UbxChecksumA_DatReg_reg_n_0_[3]\,
      O => UbxChecksumError_DatReg_i_10_n_0
    );
UbxChecksumError_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \UbxChecksumB_DatReg_reg_n_0_[6]\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \UbxChecksumB_DatReg_reg_n_0_[7]\,
      I3 => p_0_in0,
      I4 => UbxChecksumError_DatReg_i_5_n_0,
      O => UbxChecksumError_DatReg_i_2_n_0
    );
UbxChecksumError_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => UbxChecksumError_DatReg_i_6_n_0,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \UbxChecksumA_DatReg_reg_n_0_[0]\,
      I3 => \MsgData_DatReg_reg_n_0_[1]\,
      I4 => \UbxChecksumA_DatReg_reg_n_0_[1]\,
      I5 => UbxChecksumError_DatReg_i_7_n_0,
      O => in13
    );
UbxChecksumError_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(2),
      O => UbxChecksumError_DatReg_i_4_n_0
    );
UbxChecksumError_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => UbxChecksumError_DatReg_i_8_n_0,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \UbxChecksumB_DatReg_reg_n_0_[1]\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \UbxChecksumB_DatReg_reg_n_0_[0]\,
      I5 => UbxChecksumError_DatReg_i_9_n_0,
      O => UbxChecksumError_DatReg_i_5_n_0
    );
UbxChecksumError_DatReg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \UbxChecksumA_DatReg_reg_n_0_[4]\,
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => \UbxChecksumA_DatReg_reg_n_0_[5]\,
      O => UbxChecksumError_DatReg_i_6_n_0
    );
UbxChecksumError_DatReg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \UbxChecksumA_DatReg_reg_n_0_[7]\,
      I1 => p_0_in0,
      I2 => \UbxChecksumA_DatReg_reg_n_0_[2]\,
      I3 => p_1_in(0),
      I4 => UbxChecksumError_DatReg_i_10_n_0,
      O => UbxChecksumError_DatReg_i_7_n_0
    );
UbxChecksumError_DatReg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \UbxChecksumB_DatReg_reg_n_0_[4]\,
      I2 => p_1_in(1),
      I3 => \UbxChecksumB_DatReg_reg_n_0_[3]\,
      O => UbxChecksumError_DatReg_i_8_n_0
    );
UbxChecksumError_DatReg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \UbxChecksumB_DatReg_reg_n_0_[5]\,
      I2 => p_1_in(0),
      I3 => \UbxChecksumB_DatReg_reg_n_0_[2]\,
      O => UbxChecksumError_DatReg_i_9_n_0
    );
UbxChecksumError_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxChecksumError_DatReg128_out,
      Q => UbxChecksumError_DatReg_reg_n_0
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => UbxHwMon_Timeout_EvtReg_i_4_n_0,
      I1 => UbxHwMon_TimeoutCounter_CntReg_reg(10),
      I2 => \UbxHwMon_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => UbxHwMon_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => UbxHwMon_TimeoutCounter_CntReg_reg(11),
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => UbxHwMon_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(10),
      I3 => UbxHwMon_TimeoutCounter_CntReg_reg(5),
      I4 => UbxHwMon_TimeoutCounter_CntReg_reg(4),
      I5 => UbxHwMon_TimeoutCounter_CntReg_reg(3),
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AntennaInfoValid_ValOldReg,
      I1 => AntennaInfoValid_ValReg_reg_n_0,
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(3),
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => AntennaInfoValid_ValReg_reg_n_0,
      I2 => AntennaInfoValid_ValOldReg,
      O => \UbxHwMon_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(7),
      O => \UbxHwMon_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(6),
      O => \UbxHwMon_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(5),
      O => \UbxHwMon_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(4),
      O => \UbxHwMon_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(11),
      O => \UbxHwMon_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(10),
      O => \UbxHwMon_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(9),
      O => \UbxHwMon_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaInfoValid_ValReg_reg_n_0,
      I1 => AntennaInfoValid_ValOldReg,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(8),
      O => \UbxHwMon_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \UbxHwMon_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \UbxHwMon_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \UbxHwMon_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \UbxHwMon_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \UbxHwMon_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(10)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(11)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \UbxHwMon_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(3)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(4)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxHwMon_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \UbxHwMon_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \UbxHwMon_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \UbxHwMon_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \UbxHwMon_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(5)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(6)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(7)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(8)
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxHwMon_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \UbxHwMon_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \UbxHwMon_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \UbxHwMon_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \UbxHwMon_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxHwMon_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxHwMon_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => UbxHwMon_TimeoutCounter_CntReg_reg(9)
    );
UbxHwMon_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => UbxHwMon_TimeoutCounter_CntReg_reg(11),
      I1 => UbxHwMon_Timeout_EvtReg_i_2_n_0,
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(10),
      I3 => UbxHwMon_TimeoutCounter_CntReg_reg(6),
      I4 => UbxHwMon_Timeout_EvtReg_i_3_n_0,
      I5 => UbxHwMon_Timeout_EvtReg_i_4_n_0,
      O => UbxHwMon_Timeout_EvtReg73_out
    );
UbxHwMon_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AntennaInfoValid_ValOldReg,
      I1 => AntennaInfoValid_ValReg_reg_n_0,
      O => UbxHwMon_Timeout_EvtReg_i_2_n_0
    );
UbxHwMon_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => UbxHwMon_TimeoutCounter_CntReg_reg(5),
      I1 => UbxHwMon_TimeoutCounter_CntReg_reg(4),
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(3),
      O => UbxHwMon_Timeout_EvtReg_i_3_n_0
    );
UbxHwMon_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => UbxHwMon_TimeoutCounter_CntReg_reg(9),
      I1 => UbxHwMon_TimeoutCounter_CntReg_reg(8),
      I2 => UbxHwMon_TimeoutCounter_CntReg_reg(7),
      O => UbxHwMon_Timeout_EvtReg_i_4_n_0
    );
UbxHwMon_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxHwMon_Timeout_EvtReg73_out,
      Q => UbxHwMon_Timeout_EvtReg
    );
\UbxNavSat_InLoopCounter_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I3 => \DetectUbxMsgState__0\(2),
      O => UbxNavSat_InLoopCounter_DatReg(0)
    );
\UbxNavSat_InLoopCounter_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02200AA0"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I3 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\,
      I4 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      O => UbxNavSat_InLoopCounter_DatReg(1)
    );
\UbxNavSat_InLoopCounter_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I3 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\,
      I4 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      O => UbxNavSat_InLoopCounter_DatReg(2)
    );
\UbxNavSat_InLoopCounter_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000000F0000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg_reg_n_0,
      I1 => UbxParseError_DatReg2,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \UbxNavSat_InLoopCounter_DatReg[3]_i_3_n_0\,
      I5 => \DetectUbxMsgState__0\(1),
      O => \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\
    );
\UbxNavSat_InLoopCounter_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13800000"
    )
        port map (
      I0 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\,
      I3 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      I4 => \DetectUbxMsgState__0\(2),
      O => UbxNavSat_InLoopCounter_DatReg(3)
    );
\UbxNavSat_InLoopCounter_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => \DetectUbxMsgState__0\(0),
      O => \UbxNavSat_InLoopCounter_DatReg[3]_i_3_n_0\
    );
\UbxNavSat_InLoopCounter_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_InLoopCounter_DatReg(0),
      Q => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\
    );
\UbxNavSat_InLoopCounter_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_InLoopCounter_DatReg(1),
      Q => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\
    );
\UbxNavSat_InLoopCounter_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_InLoopCounter_DatReg(2),
      Q => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\
    );
\UbxNavSat_InLoopCounter_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_InLoopCounter_DatReg(3),
      Q => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\
    );
UbxNavSat_Loop_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFCFF10000000"
    )
        port map (
      I0 => UbxNavSat_Loop_DatReg_i_2_n_0,
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(2),
      I3 => \UbxNavSat_InLoopCounter_DatReg[3]_i_3_n_0\,
      I4 => \DetectUbxMsgState__0\(1),
      I5 => UbxNavSat_Loop_DatReg_reg_n_0,
      O => UbxNavSat_Loop_DatReg_i_1_n_0
    );
UbxNavSat_Loop_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777777F7777"
    )
        port map (
      I0 => \AntennaFix_DatReg[SpoofDetState][1]_i_6_n_0\,
      I1 => \DetectUbxMsgState__0\(2),
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\,
      I3 => UbxPayloadCount_CntReg(3),
      I4 => UbxPayloadCount_CntReg(0),
      I5 => UbxNavSat_Loop_DatReg_i_3_n_0,
      O => UbxNavSat_Loop_DatReg_i_2_n_0
    );
UbxNavSat_Loop_DatReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(2),
      O => UbxNavSat_Loop_DatReg_i_3_n_0
    );
UbxNavSat_Loop_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_Loop_DatReg_i_1_n_0,
      Q => UbxNavSat_Loop_DatReg_reg_n_0
    );
\UbxNavSat_SatCounter_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(2),
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      O => UbxNavSat_SatCounter_DatReg(0)
    );
\UbxNavSat_SatCounter_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      O => UbxNavSat_SatCounter_DatReg(1)
    );
\UbxNavSat_SatCounter_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      O => UbxNavSat_SatCounter_DatReg(2)
    );
\UbxNavSat_SatCounter_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      O => UbxNavSat_SatCounter_DatReg(3)
    );
\UbxNavSat_SatCounter_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      I4 => UbxNavSat_Loop_DatReg,
      I5 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      O => UbxNavSat_SatCounter_DatReg(4)
    );
\UbxNavSat_SatCounter_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      I1 => \UbxNavSat_SatCounter_DatReg[5]_i_2_n_0\,
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      I4 => UbxNavSat_Loop_DatReg,
      I5 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\,
      O => UbxNavSat_SatCounter_DatReg(5)
    );
\UbxNavSat_SatCounter_DatReg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      O => \UbxNavSat_SatCounter_DatReg[5]_i_2_n_0\
    );
\UbxNavSat_SatCounter_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg[7]_i_7_n_0\,
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(2),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\,
      O => UbxNavSat_SatCounter_DatReg(6)
    );
\UbxNavSat_SatCounter_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg[7]_i_3_n_0\,
      I1 => UbxParseError_DatReg2,
      I2 => UbxNavSat_Loop_DatReg_reg_n_0,
      I3 => \UbxNavSat_SatCounter_DatReg[7]_i_5_n_0\,
      I4 => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_2_in(3),
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      I2 => p_2_in(2),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_10_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I2 => p_2_in(1),
      I3 => p_2_in(0),
      O => \UbxNavSat_SatCounter_DatReg[7]_i_11_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\,
      I1 => p_2_in(6),
      I2 => p_2_in(7),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_12_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_2_in(5),
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\,
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      I3 => p_2_in(4),
      O => \UbxNavSat_SatCounter_DatReg[7]_i_13_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I1 => p_2_in(2),
      I2 => p_2_in(3),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_14_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I2 => p_2_in(1),
      I3 => p_2_in(0),
      O => \UbxNavSat_SatCounter_DatReg[7]_i_15_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000400"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg[7]_i_7_n_0\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\,
      I2 => \DetectUbxMsgState__0\(3),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\,
      O => UbxNavSat_SatCounter_DatReg(7)
    );
\UbxNavSat_SatCounter_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      O => \UbxNavSat_SatCounter_DatReg[7]_i_3_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[2]\,
      I1 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[1]\,
      I2 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[0]\,
      I3 => \UbxNavSat_InLoopCounter_DatReg_reg_n_0_[3]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_5_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => \UbxNavSat_SatCounter_DatReg[7]_i_6_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\,
      I2 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\,
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\,
      I4 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\,
      I5 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_7_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\,
      I2 => p_2_in(6),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_8_n_0\
    );
\UbxNavSat_SatCounter_DatReg[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_2_in(5),
      I1 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\,
      I2 => p_2_in(4),
      I3 => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\,
      O => \UbxNavSat_SatCounter_DatReg[7]_i_9_n_0\
    );
\UbxNavSat_SatCounter_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(0),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[0]\
    );
\UbxNavSat_SatCounter_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(1),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[1]\
    );
\UbxNavSat_SatCounter_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(2),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[2]\
    );
\UbxNavSat_SatCounter_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(3),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[3]\
    );
\UbxNavSat_SatCounter_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(4),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[4]\
    );
\UbxNavSat_SatCounter_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(5),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[5]\
    );
\UbxNavSat_SatCounter_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(6),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[6]\
    );
\UbxNavSat_SatCounter_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_SatCounter_DatReg[7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_SatCounter_DatReg(7),
      Q => \UbxNavSat_SatCounter_DatReg_reg_n_0_[7]\
    );
\UbxNavSat_SatCounter_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => UbxParseError_DatReg2,
      CO(2) => \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \UbxNavSat_SatCounter_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \UbxNavSat_SatCounter_DatReg[7]_i_8_n_0\,
      DI(2) => \UbxNavSat_SatCounter_DatReg[7]_i_9_n_0\,
      DI(1) => \UbxNavSat_SatCounter_DatReg[7]_i_10_n_0\,
      DI(0) => \UbxNavSat_SatCounter_DatReg[7]_i_11_n_0\,
      O(3 downto 0) => \NLW_UbxNavSat_SatCounter_DatReg_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \UbxNavSat_SatCounter_DatReg[7]_i_12_n_0\,
      S(2) => \UbxNavSat_SatCounter_DatReg[7]_i_13_n_0\,
      S(1) => \UbxNavSat_SatCounter_DatReg[7]_i_14_n_0\,
      S(0) => \UbxNavSat_SatCounter_DatReg[7]_i_15_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => UbxNavSat_Timeout_EvtReg_i_4_n_0,
      I1 => UbxNavSat_TimeoutCounter_CntReg_reg(10),
      I2 => \UbxNavSat_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => UbxNavSat_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => UbxNavSat_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => UbxNavSat_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavSat_TimeoutCounter_CntReg_reg(5),
      I4 => UbxNavSat_TimeoutCounter_CntReg_reg(4),
      I5 => UbxNavSat_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => SatInfoValid_ValOldReg,
      I1 => SatInfoValid_ValReg_reg_n_0,
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => SatInfoValid_ValReg_reg_n_0,
      I2 => SatInfoValid_ValOldReg,
      O => \UbxNavSat_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(7),
      O => \UbxNavSat_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(6),
      O => \UbxNavSat_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(5),
      O => \UbxNavSat_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(4),
      O => \UbxNavSat_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavSat_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(10),
      O => \UbxNavSat_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(9),
      O => \UbxNavSat_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SatInfoValid_ValReg_reg_n_0,
      I1 => SatInfoValid_ValOldReg,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(8),
      O => \UbxNavSat_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \UbxNavSat_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \UbxNavSat_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \UbxNavSat_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \UbxNavSat_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \UbxNavSat_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(10)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(11)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \UbxNavSat_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(3)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(4)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavSat_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \UbxNavSat_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \UbxNavSat_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \UbxNavSat_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \UbxNavSat_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(5)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(6)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(7)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(8)
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavSat_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \UbxNavSat_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \UbxNavSat_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \UbxNavSat_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \UbxNavSat_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavSat_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavSat_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => UbxNavSat_TimeoutCounter_CntReg_reg(9)
    );
UbxNavSat_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => UbxNavSat_TimeoutCounter_CntReg_reg(11),
      I1 => UbxNavSat_Timeout_EvtReg_i_2_n_0,
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavSat_TimeoutCounter_CntReg_reg(6),
      I4 => UbxNavSat_Timeout_EvtReg_i_3_n_0,
      I5 => UbxNavSat_Timeout_EvtReg_i_4_n_0,
      O => UbxNavSat_Timeout_EvtReg2_out
    );
UbxNavSat_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => SatInfoValid_ValOldReg,
      I1 => SatInfoValid_ValReg_reg_n_0,
      O => UbxNavSat_Timeout_EvtReg_i_2_n_0
    );
UbxNavSat_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => UbxNavSat_TimeoutCounter_CntReg_reg(5),
      I1 => UbxNavSat_TimeoutCounter_CntReg_reg(4),
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(3),
      O => UbxNavSat_Timeout_EvtReg_i_3_n_0
    );
UbxNavSat_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => UbxNavSat_TimeoutCounter_CntReg_reg(9),
      I1 => UbxNavSat_TimeoutCounter_CntReg_reg(8),
      I2 => UbxNavSat_TimeoutCounter_CntReg_reg(7),
      O => UbxNavSat_Timeout_EvtReg_i_4_n_0
    );
UbxNavSat_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavSat_Timeout_EvtReg2_out,
      Q => UbxNavSat_Timeout_EvtReg
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => UbxNavStatus_Timeout_EvtReg_i_4_n_0,
      I1 => UbxNavStatus_TimeoutCounter_CntReg_reg(10),
      I2 => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => UbxNavStatus_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => UbxNavStatus_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => UbxNavStatus_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavStatus_TimeoutCounter_CntReg_reg(5),
      I4 => UbxNavStatus_TimeoutCounter_CntReg_reg(4),
      I5 => UbxNavStatus_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AntennaFixValid_ValOldReg,
      I1 => AntennaFixValid_ValReg_reg_n_0,
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => AntennaFixValid_ValReg_reg_n_0,
      I2 => AntennaFixValid_ValOldReg,
      O => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(7),
      O => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(6),
      O => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(5),
      O => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(4),
      O => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(10),
      O => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(9),
      O => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => AntennaFixValid_ValReg_reg_n_0,
      I1 => AntennaFixValid_ValOldReg,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(8),
      O => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(10)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(11)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \UbxNavStatus_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(3)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(4)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavStatus_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \UbxNavStatus_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(5)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(6)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(7)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(8)
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavStatus_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \UbxNavStatus_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavStatus_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavStatus_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => UbxNavStatus_TimeoutCounter_CntReg_reg(9)
    );
UbxNavStatus_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => UbxNavStatus_TimeoutCounter_CntReg_reg(11),
      I1 => UbxNavStatus_Timeout_EvtReg_i_2_n_0,
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavStatus_TimeoutCounter_CntReg_reg(6),
      I4 => UbxNavStatus_Timeout_EvtReg_i_3_n_0,
      I5 => UbxNavStatus_Timeout_EvtReg_i_4_n_0,
      O => UbxNavStatus_Timeout_EvtReg34_out
    );
UbxNavStatus_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AntennaFixValid_ValOldReg,
      I1 => AntennaFixValid_ValReg_reg_n_0,
      O => UbxNavStatus_Timeout_EvtReg_i_2_n_0
    );
UbxNavStatus_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => UbxNavStatus_TimeoutCounter_CntReg_reg(5),
      I1 => UbxNavStatus_TimeoutCounter_CntReg_reg(4),
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(3),
      O => UbxNavStatus_Timeout_EvtReg_i_3_n_0
    );
UbxNavStatus_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => UbxNavStatus_TimeoutCounter_CntReg_reg(9),
      I1 => UbxNavStatus_TimeoutCounter_CntReg_reg(8),
      I2 => UbxNavStatus_TimeoutCounter_CntReg_reg(7),
      O => UbxNavStatus_Timeout_EvtReg_i_4_n_0
    );
UbxNavStatus_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavStatus_Timeout_EvtReg34_out,
      Q => UbxNavStatus_Timeout_EvtReg
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFFFF0FF"
    )
        port map (
      I0 => UbxNavTimeLs_Timeout_EvtReg_i_4_n_0,
      I1 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(10),
      I2 => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_3_n_0\,
      I3 => UbxNavTimeLs_Timeout_EvtReg_i_2_n_0,
      I4 => MillisecondFlag_EvtReg,
      I5 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
        port map (
      I0 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(6),
      I1 => MillisecondFlag_EvtReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(5),
      I4 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(4),
      I5 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_3_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValOldReg,
      I1 => UtcOffsetInfoValid_ValReg_reg_n_0,
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_4_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(3),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_5_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[2]\,
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_6_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[1]\,
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_7_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[0]\,
      I1 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I2 => UtcOffsetInfoValid_ValOldReg,
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(7),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_2_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(6),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_3_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(5),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_4_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(4),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(11),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_2_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(10),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_3_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(9),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_4_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValReg_reg_n_0,
      I1 => UtcOffsetInfoValid_ValOldReg,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(8),
      O => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      Q => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[0]\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_4_n_0\,
      O(3) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      O(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      O(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      O(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_7\,
      S(3) => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_5_n_0\,
      S(2) => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_6_n_0\,
      S(1) => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_7_n_0\,
      S(0) => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_8_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(10)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(11)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_6\,
      Q => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[1]\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_5\,
      Q => \UbxNavTimeLs_TimeoutCounter_CntReg_reg_n_0_[2]\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_4\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(3)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(4)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      O(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      O(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      O(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_7\,
      S(3) => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_2_n_0\,
      S(2) => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_3_n_0\,
      S(1) => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_4_n_0\,
      S(0) => \UbxNavTimeLs_TimeoutCounter_CntReg[4]_i_5_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_6\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(5)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_5\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(6)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_4\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(7)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(8)
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_4\,
      O(2) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_5\,
      O(1) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      O(0) => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_7\,
      S(3) => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_2_n_0\,
      S(2) => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_3_n_0\,
      S(1) => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_4_n_0\,
      S(0) => \UbxNavTimeLs_TimeoutCounter_CntReg[8]_i_5_n_0\
    );
\UbxNavTimeLs_TimeoutCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxNavTimeLs_TimeoutCounter_CntReg_reg[8]_i_1_n_6\,
      Q => UbxNavTimeLs_TimeoutCounter_CntReg_reg(9)
    );
UbxNavTimeLs_Timeout_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888880"
    )
        port map (
      I0 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(11),
      I1 => UbxNavTimeLs_Timeout_EvtReg_i_2_n_0,
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(10),
      I3 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(6),
      I4 => UbxNavTimeLs_Timeout_EvtReg_i_3_n_0,
      I5 => UbxNavTimeLs_Timeout_EvtReg_i_4_n_0,
      O => UbxNavTimeLs_Timeout_EvtReg103_out
    );
UbxNavTimeLs_Timeout_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => UtcOffsetInfoValid_ValOldReg,
      I1 => UtcOffsetInfoValid_ValReg_reg_n_0,
      O => UbxNavTimeLs_Timeout_EvtReg_i_2_n_0
    );
UbxNavTimeLs_Timeout_EvtReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(5),
      I1 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(4),
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(3),
      O => UbxNavTimeLs_Timeout_EvtReg_i_3_n_0
    );
UbxNavTimeLs_Timeout_EvtReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(9),
      I1 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(8),
      I2 => UbxNavTimeLs_TimeoutCounter_CntReg_reg(7),
      O => UbxNavTimeLs_Timeout_EvtReg_i_4_n_0
    );
UbxNavTimeLs_Timeout_EvtReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxNavTimeLs_Timeout_EvtReg103_out,
      Q => UbxNavTimeLs_Timeout_EvtReg
    );
UbxParseError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8A8FFA8"
    )
        port map (
      I0 => UbxParseError_DatReg_i_2_n_0,
      I1 => UbxParseError_DatReg_i_3_n_0,
      I2 => UbxParseError_DatReg_i_4_n_0,
      I3 => UbxParseError_DatReg_i_5_n_0,
      I4 => UbxParseError_DatReg1370_out,
      I5 => UbxParseError_DatReg_i_6_n_0,
      O => UbxParseError_DatReg131_out
    );
UbxParseError_DatReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(3),
      O => UbxParseError_DatReg_i_2_n_0
    );
UbxParseError_DatReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => p_1_in(1),
      O => UbxParseError_DatReg_i_3_n_0
    );
UbxParseError_DatReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFEFF00FEFE"
    )
        port map (
      I0 => p_0_in0,
      I1 => UbxParseError_DatReg_i_7_n_0,
      I2 => \FSM_sequential_DetectUbxMsgState[0]_i_8_n_0\,
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_14_n_0\,
      I4 => \DetectUbxMsgState__0\(2),
      I5 => UbxParseError_DatReg1370_out,
      O => UbxParseError_DatReg_i_4_n_0
    );
UbxParseError_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => UbxParseError_DatReg1375_out,
      I1 => \DetectUbxMsgState__0\(3),
      I2 => \DetectUbxMsgState__0\(2),
      I3 => \FSM_sequential_DetectUbxMsgState[3]_i_18_n_0\,
      I4 => CheckMsg_UbxMonHw_DatReg_reg_n_0,
      I5 => UbxParseError_DatReg1372_out,
      O => UbxParseError_DatReg_i_5_n_0
    );
UbxParseError_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => UbxParseError_DatReg2,
      I1 => UbxNavSat_Loop_DatReg_reg_n_0,
      I2 => UbxNavSat_Loop_DatReg,
      I3 => \DetectUbxMsgState__0\(0),
      I4 => MsgDataValid_ValReg_reg_n_0,
      I5 => \DetectUbxMsgState__0\(1),
      O => UbxParseError_DatReg_i_6_n_0
    );
UbxParseError_DatReg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      O => UbxParseError_DatReg_i_7_n_0
    );
UbxParseError_DatReg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(1),
      I2 => \MsgData_DatReg_reg_n_0_[5]\,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      I4 => p_0_in0,
      I5 => UbxParseError_DatReg_i_9_n_0,
      O => UbxParseError_DatReg1372_out
    );
UbxParseError_DatReg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \p_1_in__0\(1),
      I3 => UbxCheckLengthFlag_DatReg_reg_n_0,
      O => UbxParseError_DatReg_i_9_n_0
    );
UbxParseError_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UbxParseError_DatReg131_out,
      Q => UbxParseError_DatReg_reg_n_0
    );
\UbxPayloadCount_CntReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => UbxPayloadCount_CntReg(0),
      O => \UbxPayloadCount_CntReg__0\(0)
    );
\UbxPayloadCount_CntReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(10),
      O => \UbxPayloadCount_CntReg__0\(10)
    );
\UbxPayloadCount_CntReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(11),
      O => \UbxPayloadCount_CntReg__0\(11)
    );
\UbxPayloadCount_CntReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(12),
      O => \UbxPayloadCount_CntReg__0\(12)
    );
\UbxPayloadCount_CntReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(13),
      O => \UbxPayloadCount_CntReg__0\(13)
    );
\UbxPayloadCount_CntReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(14),
      O => \UbxPayloadCount_CntReg__0\(14)
    );
\UbxPayloadCount_CntReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \UbxPayloadCount_CntReg[15]_i_3_n_0\,
      I1 => \UbxPayloadCount_CntReg[15]_i_4_n_0\,
      I2 => UbxNavSat_Loop_DatReg,
      I3 => \DetectUbxMsgState__0\(1),
      I4 => MsgDataValid_ValReg_reg_n_0,
      I5 => \UbxPayloadCount_CntReg[15]_i_6_n_0\,
      O => \UbxPayloadCount_CntReg[15]_i_1_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(0),
      I1 => UbxPayloadCount_CntReg(1),
      O => \UbxPayloadCount_CntReg[15]_i_10_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(5),
      I1 => UbxPayloadCount_CntReg(4),
      O => \UbxPayloadCount_CntReg[15]_i_11_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(6),
      I1 => UbxPayloadCount_CntReg(7),
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\,
      I3 => UbxPayloadCount_CntReg(9),
      I4 => UbxPayloadCount_CntReg(8),
      O => \UbxPayloadCount_CntReg[15]_i_12_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(15),
      O => \UbxPayloadCount_CntReg__0\(15)
    );
\UbxPayloadCount_CntReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FA115500000000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \FSM_sequential_DetectUbxMsgState[3]_i_19_n_0\,
      I2 => \FSM_sequential_DetectUbxMsgState[3]_i_23_n_0\,
      I3 => \DetectUbxMsgState__0\(3),
      I4 => \DetectUbxMsgState__0\(2),
      I5 => \UbxNavSat_InLoopCounter_DatReg[3]_i_3_n_0\,
      O => \UbxPayloadCount_CntReg[15]_i_3_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202022202"
    )
        port map (
      I0 => \UbxPayloadCount_CntReg[15]_i_8_n_0\,
      I1 => \UbxPayloadCount_CntReg[15]_i_9_n_0\,
      I2 => UbxPayloadCount_CntReg(4),
      I3 => \UbxPayloadCount_CntReg[15]_i_10_n_0\,
      I4 => UbxPayloadCount_CntReg(2),
      I5 => UbxPayloadCount_CntReg(3),
      O => \UbxPayloadCount_CntReg[15]_i_4_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      O => UbxNavSat_Loop_DatReg
    );
\UbxPayloadCount_CntReg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F000000FF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(2),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => UbxPayloadCount_CntReg(1),
      I3 => \UbxPayloadCount_CntReg[15]_i_11_n_0\,
      I4 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I5 => UbxPayloadCount_CntReg(3),
      O => \UbxPayloadCount_CntReg[15]_i_6_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => \DetectUbxMsgState__0\(0),
      I2 => MsgDataValid_ValReg_reg_n_0,
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => \UbxPayloadCount_CntReg[15]_i_8_n_0\
    );
\UbxPayloadCount_CntReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I1 => UbxPayloadCount_CntReg(5),
      O => \UbxPayloadCount_CntReg[15]_i_9_n_0\
    );
\UbxPayloadCount_CntReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(1),
      O => \UbxPayloadCount_CntReg__0\(1)
    );
\UbxPayloadCount_CntReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(2),
      O => \UbxPayloadCount_CntReg__0\(2)
    );
\UbxPayloadCount_CntReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(3),
      O => \UbxPayloadCount_CntReg__0\(3)
    );
\UbxPayloadCount_CntReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(4),
      O => \UbxPayloadCount_CntReg__0\(4)
    );
\UbxPayloadCount_CntReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(5),
      O => \UbxPayloadCount_CntReg__0\(5)
    );
\UbxPayloadCount_CntReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(6),
      O => \UbxPayloadCount_CntReg__0\(6)
    );
\UbxPayloadCount_CntReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(7),
      O => \UbxPayloadCount_CntReg__0\(7)
    );
\UbxPayloadCount_CntReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(8),
      O => \UbxPayloadCount_CntReg__0\(8)
    );
\UbxPayloadCount_CntReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => \DetectUbxMsgState__0\(3),
      I2 => in25(9),
      O => \UbxPayloadCount_CntReg__0\(9)
    );
\UbxPayloadCount_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(0),
      Q => UbxPayloadCount_CntReg(0)
    );
\UbxPayloadCount_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(10),
      Q => UbxPayloadCount_CntReg(10)
    );
\UbxPayloadCount_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(11),
      Q => UbxPayloadCount_CntReg(11)
    );
\UbxPayloadCount_CntReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(12),
      Q => UbxPayloadCount_CntReg(12)
    );
\UbxPayloadCount_CntReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxPayloadCount_CntReg_reg[8]_i_2_n_0\,
      CO(3) => \UbxPayloadCount_CntReg_reg[12]_i_2_n_0\,
      CO(2) => \UbxPayloadCount_CntReg_reg[12]_i_2_n_1\,
      CO(1) => \UbxPayloadCount_CntReg_reg[12]_i_2_n_2\,
      CO(0) => \UbxPayloadCount_CntReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(12 downto 9),
      S(3 downto 0) => UbxPayloadCount_CntReg(12 downto 9)
    );
\UbxPayloadCount_CntReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(13),
      Q => UbxPayloadCount_CntReg(13)
    );
\UbxPayloadCount_CntReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(14),
      Q => UbxPayloadCount_CntReg(14)
    );
\UbxPayloadCount_CntReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(15),
      Q => UbxPayloadCount_CntReg(15)
    );
\UbxPayloadCount_CntReg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxPayloadCount_CntReg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_UbxPayloadCount_CntReg_reg[15]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \UbxPayloadCount_CntReg_reg[15]_i_7_n_2\,
      CO(0) => \UbxPayloadCount_CntReg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_UbxPayloadCount_CntReg_reg[15]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => in25(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => UbxPayloadCount_CntReg(15 downto 13)
    );
\UbxPayloadCount_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(1),
      Q => UbxPayloadCount_CntReg(1)
    );
\UbxPayloadCount_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(2),
      Q => UbxPayloadCount_CntReg(2)
    );
\UbxPayloadCount_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(3),
      Q => UbxPayloadCount_CntReg(3)
    );
\UbxPayloadCount_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(4),
      Q => UbxPayloadCount_CntReg(4)
    );
\UbxPayloadCount_CntReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \UbxPayloadCount_CntReg_reg[4]_i_2_n_0\,
      CO(2) => \UbxPayloadCount_CntReg_reg[4]_i_2_n_1\,
      CO(1) => \UbxPayloadCount_CntReg_reg[4]_i_2_n_2\,
      CO(0) => \UbxPayloadCount_CntReg_reg[4]_i_2_n_3\,
      CYINIT => UbxPayloadCount_CntReg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(4 downto 1),
      S(3 downto 0) => UbxPayloadCount_CntReg(4 downto 1)
    );
\UbxPayloadCount_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(5),
      Q => UbxPayloadCount_CntReg(5)
    );
\UbxPayloadCount_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(6),
      Q => UbxPayloadCount_CntReg(6)
    );
\UbxPayloadCount_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(7),
      Q => UbxPayloadCount_CntReg(7)
    );
\UbxPayloadCount_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(8),
      Q => UbxPayloadCount_CntReg(8)
    );
\UbxPayloadCount_CntReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \UbxPayloadCount_CntReg_reg[4]_i_2_n_0\,
      CO(3) => \UbxPayloadCount_CntReg_reg[8]_i_2_n_0\,
      CO(2) => \UbxPayloadCount_CntReg_reg[8]_i_2_n_1\,
      CO(1) => \UbxPayloadCount_CntReg_reg[8]_i_2_n_2\,
      CO(0) => \UbxPayloadCount_CntReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(8 downto 5),
      S(3 downto 0) => UbxPayloadCount_CntReg(8 downto 5)
    );
\UbxPayloadCount_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UbxPayloadCount_CntReg[15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UbxPayloadCount_CntReg__0\(9),
      Q => UbxPayloadCount_CntReg(9)
    );
UtcOffsetInfoValid_ValOldReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UtcOffsetInfoValid_ValReg_reg_n_0,
      Q => UtcOffsetInfoValid_ValOldReg
    );
UtcOffsetInfoValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040F04040400"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(2),
      I1 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I2 => UtcOffsetInfoValid_ValReg_i_2_n_0,
      I3 => UtcOffsetInfoValid_ValReg_i_3_n_0,
      I4 => UtcOffsetInfoValid_ValReg_i_4_n_0,
      I5 => UtcOffsetInfoValid_ValReg_reg_n_0,
      O => UtcOffsetInfoValid_ValReg_i_1_n_0
    );
UtcOffsetInfoValid_ValReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_6_in,
      I2 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => UtcOffsetInfoValid_ValReg_i_2_n_0
    );
UtcOffsetInfoValid_ValReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => CheckMsg_UbxNavSat_DatReg_reg_n_0,
      I1 => CheckMsg_UbxNavStatus_DatReg_reg_n_0,
      I2 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I3 => SatInfoValid_ValReg_i_4_n_0,
      O => UtcOffsetInfoValid_ValReg_i_3_n_0
    );
UtcOffsetInfoValid_ValReg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => CheckMsg_UbxNavTimeLs_DatReg_reg_n_0,
      I1 => \FSM_sequential_DetectUbxMsgState[1]_i_4_n_0\,
      I2 => UbxCheckLengthFlag_DatReg_i_9_n_0,
      I3 => UbxParseError_DatReg1364_out,
      I4 => UbxParseError_DatReg1370_out,
      O => UtcOffsetInfoValid_ValReg_i_4_n_0
    );
UtcOffsetInfoValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => UtcOffsetInfoValid_ValReg_i_1_n_0,
      Q => UtcOffsetInfoValid_ValReg_reg_n_0
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFE000000FF0000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][0]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECC0000FF000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE000000FF00000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2_n_0\,
      I3 => p_1_in(0),
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000F000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => p_1_in(1),
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECC0000FF000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880777F"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \p_1_in__0\(1),
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000F000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000777FFFFF8880"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \p_1_in__0\(1),
      I5 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000F000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777A8888888"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \p_1_in__0\(1),
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_2_n_0\,
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAAFFFBEEAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_4_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][4]\,
      I1 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][3]\,
      I2 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][6]\,
      I3 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][5]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_11_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][3]\,
      I1 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][4]\,
      I2 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][5]\,
      I3 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][7]\,
      I4 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][6]\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_12_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000F000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => TsipPayloadCount_CntReg(4),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I4 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_8_n_0\,
      I2 => UbxPayloadCount_CntReg(0),
      I3 => UbxPayloadCount_CntReg(1),
      I4 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]0\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FE0FF00FF00"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\,
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10_n_0\,
      I3 => p_0_in0,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(0),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(5),
      I2 => UbxPayloadCount_CntReg(3),
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800FFFF080000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_11_n_0\,
      I1 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][7]\,
      I2 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][0]\,
      I3 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][2]\,
      I4 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][1]\,
      I5 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_12_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset]0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88808080"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffsetValid]166_in\,
      I2 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_4_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_5_n_0\,
      I5 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFAFFFE"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I1 => TsipPayloadCount_CntReg(0),
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I3 => \AntennaFix_DatReg[GnssFix][7]_i_9_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      I5 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_10_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_5_n_0,
      I1 => TsipPayloadCount_CntReg(15),
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\,
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I5 => TsipPayloadCount_CntReg(2),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_11_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_12_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(3),
      I1 => TsipPayloadCount_CntReg(4),
      I2 => TsipPayloadCount_CntReg(1),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_13_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(0),
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(4),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(1),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_14_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_16_n_0\,
      I1 => TsipPayloadCount_CntReg(2),
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_15_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => TsipPayloadCount_CntReg(0),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_16_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(9),
      I1 => TsipPayloadCount_CntReg(11),
      I2 => TsipPayloadCount_CntReg(15),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_17_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C4C"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I2 => p_6_in,
      I3 => p_15_in255_in,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEEEFEE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_6_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_7_n_0\,
      I2 => TsipPayloadCount_CntReg(0),
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8_n_0\,
      I4 => TsipPayloadCount_CntReg(1),
      I5 => TsipAlarms_DatReg_i_6_n_0,
      O => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffsetValid]166_in\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAEEEAEAAAEA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_9_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      I3 => TsipPayloadCount_CntReg(0),
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_10_n_0\,
      I5 => TsipAlarms_DatReg_i_6_n_0,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80F0AAAA8000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      I2 => TsipPayloadCount_CntReg(0),
      I3 => TsipPayloadCount_CntReg(1),
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_11_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_12_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA22AAAAAAAAAA"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(2),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0FFE0E0E0E0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_13_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_14_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_15_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_9_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A030"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFF0CAE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C300"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \MsgData_DatReg_reg_n_0_[0]\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0E0E0E0FFE0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C08000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_2_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \MsgData_DatReg_reg_n_0_[0]\,
      I2 => p_1_in(0),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA02A8000002A8"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4_n_0\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I3 => p_0_in1_in,
      I4 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_2_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECC0000FF000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_2_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A80808A8"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_2_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_3_n_0\,
      I4 => p_0_in4_in,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => p_0_in1_in,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0E0E0E0FFE0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I4 => p_0_in7_in,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in1_in,
      I2 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I3 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C08000"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_2_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF33FB3FF33FF33"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(3),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_5_n_0\,
      I2 => p_0_in10_in,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_7_n_0\,
      I4 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_2_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I3 => TsipPayloadCount_CntReg(3),
      I4 => TsipPayloadCount_CntReg(4),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I2 => p_0_in1_in,
      I3 => p_0_in4_in,
      I4 => p_0_in7_in,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEEA0000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_3_n_0\,
      I2 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_3_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FC02A80"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_5_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[5]\,
      I2 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10_n_0\,
      I3 => \MsgData_DatReg_reg_n_0_[6]\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAA00000000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in4_in,
      I2 => p_0_in1_in,
      I3 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I4 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I5 => p_0_in10_in,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I2 => \MsgData_DatReg_reg_n_0_[6]\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_10_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF00000FF000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2_n_0\,
      I2 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_3_n_0\,
      I3 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I5 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C38F0F0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4_n_0\,
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044044440000400"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4_n_0\,
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => p_0_in16_in,
      I3 => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\,
      I4 => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_6_n_0\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(0),
      I2 => TsipPayloadCount_CntReg(2),
      I3 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I4 => TsipPayloadCount_CntReg(3),
      I5 => TsipPayloadCount_CntReg(4),
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0203"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][1]\,
      I1 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][3]\,
      I2 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][2]\,
      I3 => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][0]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset]1\
    );
\UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \FSM_sequential_DetectTsipMsgState[3]_i_14_n_0\,
      I2 => p_0_in1_in,
      I3 => p_0_in4_in,
      I4 => p_0_in7_in,
      I5 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      O => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap59]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[Leap59]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[Leap59]_i_5_n_0\,
      I4 => \UtcOffsetInfo_DatReg[Leap59]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg_reg[Leap59]__0\,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A00088A80000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap61]_i_3_n_0\,
      I1 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[Leap59]_i_7_n_0\,
      I4 => \UtcOffsetInfo_DatReg[Leap59]_i_3_n_0\,
      I5 => p_0_in1_in,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_8_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => TsipEoF_DatReg_i_4_n_0,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => p_6_in,
      I1 => p_0_in358_in,
      I2 => p_15_in255_in,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => p_6_in,
      I2 => p_15_in255_in,
      I3 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFAEAAAAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap59]_i_8_n_0\,
      I1 => \AntennaInfo_DatReg[JamInd][7]_i_5_n_0\,
      I2 => \UtcOffsetInfo_DatReg[Leap59]101_out\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I4 => TsipMsgDataValid_ValReg,
      I5 => \UtcOffsetInfo_DatReg[Leap59]_i_9_n_0\,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(1),
      I1 => TsipPayloadCount_CntReg(2),
      I2 => TsipPayloadCount_CntReg(3),
      I3 => TsipPayloadCount_CntReg(0),
      I4 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I5 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \RxToD_DatReg[Hour][4]_i_8_n_0\,
      I1 => TsipSatellite_IncreaseSeenSat_DatReg_i_9_n_0,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \RxToD_DatReg[Hour][4]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[Leap59]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[Leap59]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D75"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \DetectTsipMsgState__0\(1),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[Leap59]_i_9_n_0\
    );
\UtcOffsetInfo_DatReg[Leap61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap61]\,
      I1 => \UtcOffsetInfo_DatReg[Leap61]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[Leap61]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[Leap59]_i_6_n_0\,
      I4 => \UtcOffsetInfo_DatReg_reg[Leap61]__0\,
      O => \UtcOffsetInfo_DatReg[Leap61]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[Leap61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FFB08080"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => \UtcOffsetInfo_DatReg[Leap59]_i_7_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => \UtcOffsetInfo_DatReg[Leap61]_i_5_n_0\,
      O => \UtcOffsetInfo_DatReg[Leap61]\
    );
\UtcOffsetInfo_DatReg[Leap61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => p_15_in255_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[Leap61]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[Leap61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => UtcOffsetInfoValid_ValReg_i_2_n_0,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => TsipEoF_DatReg_i_4_n_0,
      O => \UtcOffsetInfo_DatReg[Leap61]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[Leap61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TsipEoF_DatReg_i_4_n_0,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[Leap61]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEA00"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_5_n_0\,
      I4 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg_reg[LeapAnnouncement]__0\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_10_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(1),
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_11_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2000A0802000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[Leap61]_i_3_n_0\,
      I1 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I2 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I3 => p_0_in1_in,
      I4 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3_n_0\,
      I5 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7_n_0\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_8_n_0\,
      I1 => TsipEoF_DatReg_i_4_n_0,
      I2 => \MsgData_DatReg_reg_n_0_[1]\,
      I3 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01330000"
    )
        port map (
      I0 => p_0_in358_in,
      I1 => TsipMsgDataValid_ValReg,
      I2 => p_15_in255_in,
      I3 => p_6_in,
      I4 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \AntennaInfo_DatReg[JamState][0]_i_4_n_0\,
      I2 => \AntennaInfo_DatReg[Status][2]_i_6_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCCCCCC"
    )
        port map (
      I0 => TsipMsgDataValid_ValReg,
      I1 => \UtcOffsetInfo_DatReg[Leap59]101_out\,
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7B7F"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_10_n_0\,
      I3 => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_11_n_0\,
      I4 => \p_1_in__0\(1),
      I5 => p_0_in0,
      O => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[LeapAnnouncement]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(0),
      I1 => UbxPayloadCount_CntReg(1),
      I2 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\,
      I3 => \UbxPayloadCount_CntReg[15]_i_11_n_0\,
      I4 => UbxPayloadCount_CntReg(3),
      I5 => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\,
      O => \UtcOffsetInfo_DatReg[Leap59]101_out\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAA2000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[LeapChangeValid]84_out\,
      I1 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_5_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      I5 => \UtcOffsetInfo_DatReg_reg[LeapChangeValid]__0\,
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => UbxCheckLengthFlag_DatReg_i_11_n_0,
      I1 => \p_1_in__0\(1),
      I2 => UtcOffsetInfoValid_ValReg_i_2_n_0,
      I3 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_6_n_0\,
      I4 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_7_n_0\,
      I5 => \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]84_out\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\,
      I1 => UbxPayloadCount_CntReg(3),
      I2 => UbxPayloadCount_CntReg(5),
      I3 => UbxPayloadCount_CntReg(4),
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MsgDataValid_ValReg_reg_n_0,
      I1 => \DetectUbxMsgState__0\(1),
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      I5 => UbxPayloadCount_CntReg(2),
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => p_1_in(0),
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[LeapChangeValid]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEFAAEAAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800080000000000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[0]\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      I5 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[0]\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEFAAEAAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800080000000000"
    )
        port map (
      I0 => \TsipMsgData_DatReg_reg_n_0_[1]\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      I5 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[1]\,
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\,
      I3 => p_0_in1_in,
      I4 => p_1_in(0),
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\,
      I3 => p_0_in4_in,
      I4 => p_1_in(1),
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\,
      I3 => p_0_in7_in,
      I4 => \p_1_in__0\(1),
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\,
      I3 => p_0_in10_in,
      I4 => \MsgData_DatReg_reg_n_0_[5]\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => \MsgData_DatReg_reg_n_0_[5]\,
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_2_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFC8C8CCC8C8C8"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[6]\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\,
      I4 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I5 => \TsipMsgData_DatReg_reg_n_0_[6]\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => p_6_in,
      I2 => p_0_in358_in,
      I3 => p_15_in255_in,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"58F0"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFAAFBAA"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      I1 => TsipMsgDataValid_ValReg,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_5_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_7_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(0),
      I1 => \DetectTsipMsgState__0\(2),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\,
      I2 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\,
      I1 => UbxPayloadCount_CntReg(9),
      I2 => UbxPayloadCount_CntReg(8),
      I3 => \UbxPayloadCount_CntReg[15]_i_11_n_0\,
      I4 => UbxPayloadCount_CntReg(7),
      I5 => UbxPayloadCount_CntReg(6),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\,
      I1 => TsipSatellite_IncreaseSeenSat_DatReg_i_7_n_0,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\,
      I3 => TsipPayloadCount_CntReg(15),
      I4 => TsipPayloadCount_CntReg(11),
      I5 => TsipPayloadCount_CntReg(9),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => TsipSatellite_IncreaseSeenSat_DatReg_i_2_n_0,
      I1 => TsipPayloadCount_CntReg(3),
      I2 => TsipPayloadCount_CntReg(4),
      I3 => TsipPayloadCount_CntReg(2),
      I4 => TsipPayloadCount_CntReg(0),
      I5 => TsipPayloadCount_CntReg(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_14_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(3),
      I1 => TsipPayloadCount_CntReg(4),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_15_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(13),
      I1 => TsipPayloadCount_CntReg(10),
      I2 => TsipPayloadCount_CntReg(8),
      I3 => TsipPayloadCount_CntReg(12),
      I4 => TsipPayloadCount_CntReg(14),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_16_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8_n_0\,
      I1 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\,
      I2 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_10_n_0\,
      I3 => p_0_in16_in,
      I4 => p_0_in0,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_11_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_4_n_0\,
      I1 => UbxPayloadCount_CntReg(1),
      I2 => UbxPayloadCount_CntReg(3),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_12_n_0\,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => TsipPayloadCount_CntReg(0),
      I1 => \RxToD_DatReg[Day][4]_i_4_n_0\,
      I2 => TsipPayloadCount_CntReg(1),
      I3 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_13_n_0\,
      I4 => TsipPayloadCount_CntReg(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(1),
      I3 => \DetectTsipMsgState__0\(2),
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_9_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]88_out\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_3_n_0\,
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\,
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecondValid]__0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(5),
      I1 => UbxPayloadCount_CntReg(4),
      I2 => UbxPayloadCount_CntReg(2),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => UbxPayloadCount_CntReg(1),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_10_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(7),
      I1 => UbxPayloadCount_CntReg(6),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_11_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(11),
      I1 => UbxPayloadCount_CntReg(10),
      I2 => UbxPayloadCount_CntReg(14),
      I3 => UbxPayloadCount_CntReg(13),
      I4 => UbxPayloadCount_CntReg(12),
      I5 => UbxPayloadCount_CntReg(15),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(9),
      I1 => UbxPayloadCount_CntReg(8),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_13_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000002"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8_n_0\,
      I2 => \FSM_sequential_DetectTsipMsgState[3]_i_20_n_0\,
      I3 => \DetectTsipMsgState__0\(1),
      I4 => \DetectTsipMsgState__0\(0),
      I5 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_14_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0080"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_7_n_0\,
      I1 => \UtcOffsetInfo_DatReg[Leap59]_i_4_n_0\,
      I2 => TsipMsgDataValid_ValReg,
      I3 => UtcOffsetInfoValid_ValReg_i_2_n_0,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]88_out\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      I1 => TsipParseError_DatReg_i_3_n_0,
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8_n_0\,
      I3 => TsipMsgDataValid_ValReg,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_4_n_0\,
      I5 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0850FFFF"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(2),
      I1 => \DetectTsipMsgState__0\(0),
      I2 => \DetectTsipMsgState__0\(3),
      I3 => \DetectTsipMsgState__0\(1),
      I4 => TsipMsgDataValid_ValReg,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_9_n_0\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_10_n_0\,
      I2 => UbxPayloadCount_CntReg(3),
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_11_n_0\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_12_n_0\,
      I5 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_13_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]172_out\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4868"
    )
        port map (
      I0 => \DetectTsipMsgState__0\(1),
      I1 => \DetectTsipMsgState__0\(3),
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEEEEEEE"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_14_n_0\,
      I1 => \MsgData_DatReg_reg_n_0_[1]\,
      I2 => \DetectTsipMsgState__0\(2),
      I3 => \DetectTsipMsgState__0\(0),
      I4 => \DetectTsipMsgState__0\(1),
      I5 => \DetectTsipMsgState__0\(3),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_7_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => TsipEoF_DatReg,
      I1 => TsipPosition_DatReg_reg_n_0,
      I2 => TsipTiming_DatReg_reg_n_0,
      I3 => TsipAlarms_DatReg_reg_n_0,
      I4 => TsipSatellite_DatReg_reg_n_0,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_8_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(3),
      I1 => \DetectUbxMsgState__0\(2),
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(1),
      I4 => MsgDataValid_ValReg_reg_n_0,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_9_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3_n_0\,
      I1 => UbxPayloadCount_CntReg(1),
      I2 => UbxPayloadCount_CntReg(2),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => p_1_in(0),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => p_1_in(1),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => \p_1_in__0\(1),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3_n_0\,
      I1 => UbxPayloadCount_CntReg(2),
      I2 => UbxPayloadCount_CntReg(1),
      I3 => UbxPayloadCount_CntReg(0),
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\,
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\,
      I5 => p_0_in0,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(3),
      I1 => UbxPayloadCount_CntReg(5),
      I2 => UbxPayloadCount_CntReg(4),
      I3 => \UbxPayloadCount_CntReg[15]_i_12_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(5),
      I2 => UbxPayloadCount_CntReg(3),
      I3 => \AntennaInfo_DatReg[JamInd][7]_i_8_n_0\,
      I4 => UbxPayloadCount_CntReg(2),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg_reg_n_0_[0]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][24]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg_reg_n_0_[1]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][25]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => p_1_in(0),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][26]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => p_1_in(1),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][27]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \p_1_in__0\(1),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][28]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg_reg_n_0_[5]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][29]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \MsgData_DatReg_reg_n_0_[6]\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][30]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4_n_0\,
      I2 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5_n_0\,
      I3 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\,
      I4 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => p_15_in255_in,
      I1 => p_0_in358_in,
      I2 => p_6_in,
      I3 => \TodSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => p_0_in0,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_2_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(1),
      I1 => UbxPayloadCount_CntReg(0),
      I2 => UbxPayloadCount_CntReg(2),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_3_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \SatInfo_DatReg[NumberOfSeenSats][7]_i_6_n_0\,
      I1 => UbxPayloadCount_CntReg(4),
      I2 => UbxPayloadCount_CntReg(5),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_4_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => UbxPayloadCount_CntReg(4),
      I1 => UbxPayloadCount_CntReg(3),
      I2 => UbxPayloadCount_CntReg(5),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_5_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \DetectUbxMsgState__0\(1),
      I1 => MsgDataValid_ValReg_reg_n_0,
      I2 => \DetectUbxMsgState__0\(0),
      I3 => \DetectUbxMsgState__0\(2),
      I4 => \DetectUbxMsgState__0\(3),
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\
    );
\UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_3_n_0\,
      I1 => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_6_n_0\,
      I2 => UbxPayloadCount_CntReg(0),
      I3 => UbxPayloadCount_CntReg(1),
      I4 => UbxPayloadCount_CntReg(2),
      I5 => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_3_n_0\,
      O => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][0]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(0)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][1]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(1)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][2]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(2)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][3]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(3)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][4]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(4)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][5]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(5)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][6]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(6)
    );
\UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentTaiGnssOffset]\(7)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffsetValid]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffsetValid]__0\
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][0]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(0)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][1]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(1)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][2]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(2)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][3]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(3)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][4]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(4)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][5]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(5)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][6]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(6)
    );
\UtcOffsetInfo_DatReg_reg[CurrentUtcOffset][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[CurrentUtcOffset][7]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[CurrentUtcOffset]\(7)
    );
\UtcOffsetInfo_DatReg_reg[Leap59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[Leap59]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[Leap59]__0\
    );
\UtcOffsetInfo_DatReg_reg[Leap61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[Leap61]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[Leap61]__0\
    );
\UtcOffsetInfo_DatReg_reg[LeapAnnouncement]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[LeapAnnouncement]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[LeapAnnouncement]__0\
    );
\UtcOffsetInfo_DatReg_reg[LeapChangeValid]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[LeapChangeValid]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[LeapChangeValid]__0\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][0]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][0]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][1]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][1]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][2]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][2]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][3]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][3]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][4]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][4]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][5]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][5]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][6]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][6]\
    );
\UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[SrcOfCurLeapSecond_n_0_][7]\
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecondValid]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecondValid]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecondValid]__0\
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(0)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(10)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(11)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(12)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(13)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(14)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(15)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(16)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(17)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(18)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(19)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(1)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(20)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(21)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(22)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(23)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][24]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(24)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][25]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(25)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][26]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(26)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][27]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(27)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][28]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(28)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][29]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(29)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][18]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(2)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][30]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(30)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(31)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][19]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(3)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][20]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(4)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][21]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(5)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][22]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(6)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_2_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(7)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][16]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(8)
    );
\UtcOffsetInfo_DatReg_reg[TimeToLeapSecond][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0\,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \UtcOffsetInfo_DatReg[TimeToLeapSecond][17]_i_1_n_0\,
      Q => \UtcOffsetInfo_DatReg_reg[TimeToLeapSecond]\(9)
    );
\Year_004_Counter_CntReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      O => \Year_004_Counter_CntReg[0]_i_1_n_0\
    );
\Year_004_Counter_CntReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      I1 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      O => \Year_004_Counter_CntReg[1]_i_1_n_0\
    );
\Year_004_Counter_CntReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \TimeCounter_CntReg_reg[0]_i_3_n_0\,
      I1 => \FSM_sequential_TaiConversionState_StaReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \TaiConversionState_StaReg__0\(1),
      I4 => \ToD_DatReg[Year][11]_i_1_n_0\,
      O => Year_004_Counter_CntReg
    );
\Year_004_Counter_CntReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6080"
    )
        port map (
      I0 => \Year_004_Counter_CntReg_reg_n_0_[1]\,
      I1 => \Year_004_Counter_CntReg_reg_n_0_[2]\,
      I2 => \TaiConversionState_StaReg__0\(0),
      I3 => \Year_004_Counter_CntReg_reg_n_0_[0]\,
      O => \Year_004_Counter_CntReg[2]_i_2_n_0\
    );
\Year_004_Counter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \Year_004_Counter_CntReg[0]_i_1_n_0\,
      Q => \Year_004_Counter_CntReg_reg_n_0_[0]\
    );
\Year_004_Counter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \Year_004_Counter_CntReg[1]_i_1_n_0\,
      Q => \Year_004_Counter_CntReg_reg_n_0_[1]\
    );
\Year_004_Counter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => \Year_004_Counter_CntReg[2]_i_2_n_0\,
      Q => \Year_004_Counter_CntReg_reg_n_0_[2]\
    );
\Year_100_Counter_CntReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \TaiConversionState_StaReg__0\(0),
      O => Year_100_Counter_CntReg(0)
    );
\Year_100_Counter_CntReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75D5"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I2 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      O => Year_100_Counter_CntReg(1)
    );
\Year_100_Counter_CntReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDDD555"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_100_Counter_CntReg_reg_n_0_[2]\,
      O => Year_100_Counter_CntReg(2)
    );
\Year_100_Counter_CntReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Year_100_Counter_CntReg[5]_i_2_n_0\,
      I1 => \Year_100_Counter_CntReg_reg_n_0_[2]\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I4 => \Year_100_Counter_CntReg_reg_n_0_[3]\,
      O => Year_100_Counter_CntReg(3)
    );
\Year_100_Counter_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \Year_100_Counter_CntReg[5]_i_2_n_0\,
      I1 => \Year_100_Counter_CntReg_reg_n_0_[3]\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_100_Counter_CntReg_reg_n_0_[2]\,
      I5 => \Year_100_Counter_CntReg_reg_n_0_[4]\,
      O => Year_100_Counter_CntReg(4)
    );
\Year_100_Counter_CntReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \Year_100_Counter_CntReg[5]_i_2_n_0\,
      I1 => \Year_100_Counter_CntReg[6]_i_2_n_0\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[5]\,
      O => Year_100_Counter_CntReg(5)
    );
\Year_100_Counter_CntReg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      O => \Year_100_Counter_CntReg[5]_i_2_n_0\
    );
\Year_100_Counter_CntReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF557555"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_100_Counter_CntReg[6]_i_2_n_0\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[5]\,
      I3 => \Year_100_Counter_CntReg[6]_i_3_n_0\,
      I4 => \Year_100_Counter_CntReg_reg_n_0_[6]\,
      O => Year_100_Counter_CntReg(6)
    );
\Year_100_Counter_CntReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Year_100_Counter_CntReg_reg_n_0_[3]\,
      I1 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[2]\,
      I4 => \Year_100_Counter_CntReg_reg_n_0_[4]\,
      O => \Year_100_Counter_CntReg[6]_i_2_n_0\
    );
\Year_100_Counter_CntReg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \Year_100_Counter_CntReg[6]_i_4_n_0\,
      I1 => \Year_100_Counter_CntReg_reg_n_0_[5]\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[3]\,
      O => \Year_100_Counter_CntReg[6]_i_3_n_0\
    );
\Year_100_Counter_CntReg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \Year_100_Counter_CntReg_reg_n_0_[2]\,
      I1 => \Year_100_Counter_CntReg_reg_n_0_[0]\,
      I2 => \Year_100_Counter_CntReg_reg_n_0_[6]\,
      I3 => \Year_100_Counter_CntReg_reg_n_0_[4]\,
      O => \Year_100_Counter_CntReg[6]_i_4_n_0\
    );
\Year_100_Counter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(0),
      Q => \Year_100_Counter_CntReg_reg_n_0_[0]\
    );
\Year_100_Counter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(1),
      Q => \Year_100_Counter_CntReg_reg_n_0_[1]\
    );
\Year_100_Counter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(2),
      Q => \Year_100_Counter_CntReg_reg_n_0_[2]\
    );
\Year_100_Counter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(3),
      Q => \Year_100_Counter_CntReg_reg_n_0_[3]\
    );
\Year_100_Counter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(4),
      Q => \Year_100_Counter_CntReg_reg_n_0_[4]\
    );
\Year_100_Counter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(5),
      Q => \Year_100_Counter_CntReg_reg_n_0_[5]\
    );
\Year_100_Counter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_100_Counter_CntReg(6),
      Q => \Year_100_Counter_CntReg_reg_n_0_[6]\
    );
\Year_400_Counter_CntReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \TaiConversionState_StaReg__0\(0),
      O => Year_400_Counter_CntReg(0)
    );
\Year_400_Counter_CntReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75D5"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I2 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      O => Year_400_Counter_CntReg(1)
    );
\Year_400_Counter_CntReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      O => Year_400_Counter_CntReg(2)
    );
\Year_400_Counter_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I5 => \Year_400_Counter_CntReg_reg_n_0_[3]\,
      O => Year_400_Counter_CntReg(3)
    );
\Year_400_Counter_CntReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \Year_400_Counter_CntReg[4]_i_2_n_0\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[4]\,
      O => Year_400_Counter_CntReg(4)
    );
\Year_400_Counter_CntReg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      I1 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[3]\,
      O => \Year_400_Counter_CntReg[4]_i_2_n_0\
    );
\Year_400_Counter_CntReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \Year_400_Counter_CntReg[5]_i_2_n_0\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[5]\,
      O => Year_400_Counter_CntReg(5)
    );
\Year_400_Counter_CntReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Year_400_Counter_CntReg_reg_n_0_[3]\,
      I1 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[4]\,
      O => \Year_400_Counter_CntReg[5]_i_2_n_0\
    );
\Year_400_Counter_CntReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D575"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_2_n_0\,
      I2 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[6]\,
      O => Year_400_Counter_CntReg(6)
    );
\Year_400_Counter_CntReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080080"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[6]\,
      I3 => \Year_400_Counter_CntReg[8]_i_2_n_0\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[7]\,
      O => Year_400_Counter_CntReg(7)
    );
\Year_400_Counter_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF55555D555555"
    )
        port map (
      I0 => \TaiConversionState_StaReg__0\(0),
      I1 => \Year_400_Counter_CntReg_reg_n_0_[6]\,
      I2 => \Year_400_Counter_CntReg[8]_i_2_n_0\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[7]\,
      I4 => \Year_400_Counter_CntReg[8]_i_3_n_0\,
      I5 => \Year_400_Counter_CntReg_reg_n_0_[8]\,
      O => Year_400_Counter_CntReg(8)
    );
\Year_400_Counter_CntReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Year_400_Counter_CntReg_reg_n_0_[4]\,
      I1 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[3]\,
      I5 => \Year_400_Counter_CntReg_reg_n_0_[5]\,
      O => \Year_400_Counter_CntReg[8]_i_2_n_0\
    );
\Year_400_Counter_CntReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \Year_400_Counter_CntReg[8]_i_4_n_0\,
      I1 => \Year_400_Counter_CntReg_reg_n_0_[2]\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[3]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[4]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[8]\,
      O => \Year_400_Counter_CntReg[8]_i_3_n_0\
    );
\Year_400_Counter_CntReg[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \Year_400_Counter_CntReg_reg_n_0_[1]\,
      I1 => \Year_400_Counter_CntReg_reg_n_0_[6]\,
      I2 => \Year_400_Counter_CntReg_reg_n_0_[5]\,
      I3 => \Year_400_Counter_CntReg_reg_n_0_[7]\,
      I4 => \Year_400_Counter_CntReg_reg_n_0_[0]\,
      O => \Year_400_Counter_CntReg[8]_i_4_n_0\
    );
\Year_400_Counter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(0),
      Q => \Year_400_Counter_CntReg_reg_n_0_[0]\
    );
\Year_400_Counter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(1),
      Q => \Year_400_Counter_CntReg_reg_n_0_[1]\
    );
\Year_400_Counter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(2),
      Q => \Year_400_Counter_CntReg_reg_n_0_[2]\
    );
\Year_400_Counter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(3),
      Q => \Year_400_Counter_CntReg_reg_n_0_[3]\
    );
\Year_400_Counter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(4),
      Q => \Year_400_Counter_CntReg_reg_n_0_[4]\
    );
\Year_400_Counter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(5),
      Q => \Year_400_Counter_CntReg_reg_n_0_[5]\
    );
\Year_400_Counter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(6),
      Q => \Year_400_Counter_CntReg_reg_n_0_[6]\
    );
\Year_400_Counter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(7),
      Q => \Year_400_Counter_CntReg_reg_n_0_[7]\
    );
\Year_400_Counter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => Year_004_Counter_CntReg,
      CLR => \TimeAdjustment_Second_DatReg[31]_i_2_n_0\,
      D => Year_400_Counter_CntReg(8),
      Q => \Year_400_Counter_CntReg_reg_n_0_[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_ValIn : in STD_LOGIC;
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    RxUart_DatIn : in STD_LOGIC;
    TimeAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustment_ValOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TimeCard_TC_TodSlave_0_0,TodSlave,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TodSlave,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^timeadjustment_nanosecond_datout\ : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute x_interface_info : string;
  attribute x_interface_info of AxiReadAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARREADY";
  attribute x_interface_info of AxiReadAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARVALID";
  attribute x_interface_info of AxiReadDataReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RREADY";
  attribute x_interface_info of AxiReadDataValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RVALID";
  attribute x_interface_info of AxiWriteAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWREADY";
  attribute x_interface_info of AxiWriteAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of AxiWriteAddrValid_ValIn : signal is "XIL_INTERFACENAME axi4l_slave, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of AxiWriteDataReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WREADY";
  attribute x_interface_info of AxiWriteDataValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WVALID";
  attribute x_interface_info of AxiWriteRespReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BREADY";
  attribute x_interface_info of AxiWriteRespValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BVALID";
  attribute x_interface_info of ClockTime_TimeJump_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in TimeJump";
  attribute x_interface_info of ClockTime_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Valid";
  attribute x_interface_info of SysClk_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClk_ClkIn CLK";
  attribute x_interface_parameter of SysClk_ClkIn : signal is "XIL_INTERFACENAME SysClk_ClkIn, ASSOCIATED_RESET SysRstN_RstIn, ASSOCIATED_BUSIF time_in:axi4l_slave, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysRstN_RstIn : signal is "xilinx.com:signal:reset:1.0 SysRstN_RstIn RST";
  attribute x_interface_parameter of SysRstN_RstIn : signal is "XIL_INTERFACENAME SysRstN_RstIn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of TimeAdjustment_ValOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment Valid";
  attribute x_interface_info of AxiReadAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARADDR";
  attribute x_interface_info of AxiReadAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARPROT";
  attribute x_interface_info of AxiReadDataData_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RDATA";
  attribute x_interface_info of AxiReadDataResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RRESP";
  attribute x_interface_info of AxiWriteAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWADDR";
  attribute x_interface_info of AxiWriteAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWPROT";
  attribute x_interface_info of AxiWriteDataData_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WDATA";
  attribute x_interface_info of AxiWriteDataStrobe_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WSTRB";
  attribute x_interface_info of AxiWriteRespResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BRESP";
  attribute x_interface_info of ClockTime_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Nanosecond";
  attribute x_interface_info of ClockTime_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Second";
  attribute x_interface_info of TimeAdjustment_Nanosecond_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment Nanosecond";
  attribute x_interface_info of TimeAdjustment_Second_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment Second";
begin
  AxiReadDataResponse_DatOut(1) <= \^axireaddataresponse_datout\(1);
  AxiReadDataResponse_DatOut(0) <= \<const0>\;
  AxiWriteRespResponse_DatOut(1) <= \^axiwriterespresponse_datout\(1);
  AxiWriteRespResponse_DatOut(0) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(31) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(30) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(29) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(28) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(27) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(26) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(25) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(24) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(23) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(22) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(21) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(20) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(19) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(18) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(17) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(16) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(15) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(14) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(13) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(12) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(11) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(10) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(9) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(8) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(7) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(6) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(5) <= \^timeadjustment_nanosecond_datout\(5);
  TimeAdjustment_Nanosecond_DatOut(4) <= \^timeadjustment_nanosecond_datout\(5);
  TimeAdjustment_Nanosecond_DatOut(3) <= \^timeadjustment_nanosecond_datout\(5);
  TimeAdjustment_Nanosecond_DatOut(2) <= \^timeadjustment_nanosecond_datout\(5);
  TimeAdjustment_Nanosecond_DatOut(1) <= \<const0>\;
  TimeAdjustment_Nanosecond_DatOut(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TodSlave
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => AxiReadAddrAddress_AdrIn(15 downto 0),
      AxiReadAddrReady_RdyReg_reg_0 => AxiReadAddrReady_RdyOut,
      AxiReadAddrValid_ValIn => AxiReadAddrValid_ValIn,
      AxiReadDataData_DatOut(31 downto 0) => AxiReadDataData_DatOut(31 downto 0),
      AxiReadDataReady_RdyIn => AxiReadDataReady_RdyIn,
      AxiReadDataResponse_DatOut(0) => \^axireaddataresponse_datout\(1),
      AxiReadDataValid_ValOut => AxiReadDataValid_ValOut,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => AxiWriteAddrAddress_AdrIn(15 downto 0),
      AxiWriteAddrReady_RdyOut => AxiWriteAddrReady_RdyOut,
      AxiWriteAddrValid_ValIn => AxiWriteAddrValid_ValIn,
      AxiWriteDataData_DatIn(19 downto 14) => AxiWriteDataData_DatIn(29 downto 24),
      AxiWriteDataData_DatIn(13 downto 4) => AxiWriteDataData_DatIn(20 downto 11),
      AxiWriteDataData_DatIn(3 downto 0) => AxiWriteDataData_DatIn(3 downto 0),
      AxiWriteDataReady_RdyOut => AxiWriteDataReady_RdyOut,
      AxiWriteDataValid_ValIn => AxiWriteDataValid_ValIn,
      AxiWriteRespReady_RdyIn => AxiWriteRespReady_RdyIn,
      AxiWriteRespResponse_DatOut(0) => \^axiwriterespresponse_datout\(1),
      AxiWriteRespValid_ValOut => AxiWriteRespValid_ValOut,
      ClockTime_Nanosecond_DatIn(0) => ClockTime_Nanosecond_DatIn(29),
      ClockTime_Second_DatIn(31 downto 0) => ClockTime_Second_DatIn(31 downto 0),
      ClockTime_TimeJump_DatIn => ClockTime_TimeJump_DatIn,
      ClockTime_ValIn => ClockTime_ValIn,
      RxUart_DatIn => RxUart_DatIn,
      SysClk_ClkIn => SysClk_ClkIn,
      SysRstN_RstIn => SysRstN_RstIn,
      TimeAdjustment_Nanosecond_DatOut(0) => \^timeadjustment_nanosecond_datout\(5),
      TimeAdjustment_Second_DatOut(31 downto 0) => TimeAdjustment_Second_DatOut(31 downto 0),
      TimeAdjustment_ValOut => TimeAdjustment_ValOut
    );
end STRUCTURE;
