verilog xil_defaultlib --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/00a3/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/979d/hdl/verilog" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sim/sys_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_bram_0/sim/sys_bd_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/sys_bd/ip/sys_bd_lmb_bram_1/sim/sys_bd_lmb_bram_1.v" \
"../../../bd/sys_bd/ip/sys_bd_xbar_0/sim/sys_bd_xbar_0.v" \
"../../../bd/sys_bd/ip/sys_bd_lmb_bram_2/sim/sys_bd_lmb_bram_2.v" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/sim/bd_389c.v" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_0/sim/bd_389c_one_0.v" \

sv xil_defaultlib --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/00a3/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/979d/hdl/verilog" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_2/sim/bd_389c_arsw_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_3/sim/bd_389c_rsw_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_4/sim/bd_389c_awsw_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_5/sim/bd_389c_wsw_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_6/sim/bd_389c_bsw_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_7/sim/bd_389c_s00mmu_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_8/sim/bd_389c_s00tr_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_9/sim/bd_389c_s00sic_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_10/sim/bd_389c_s00a2s_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_11/sim/bd_389c_sarn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_12/sim/bd_389c_srn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_13/sim/bd_389c_sawn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_14/sim/bd_389c_swn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_15/sim/bd_389c_sbn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_16/sim/bd_389c_m00s2a_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_17/sim/bd_389c_m00arn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_18/sim/bd_389c_m00rn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_19/sim/bd_389c_m00awn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_20/sim/bd_389c_m00wn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_21/sim/bd_389c_m00bn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_22/sim/bd_389c_m00e_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_23/sim/bd_389c_m01s2a_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_24/sim/bd_389c_m01arn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_25/sim/bd_389c_m01rn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_26/sim/bd_389c_m01awn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_27/sim/bd_389c_m01wn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_28/sim/bd_389c_m01bn_0.sv" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_29/sim/bd_389c_m01e_0.sv" \

verilog xil_defaultlib --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/00a3/hdl" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/979d/hdl/verilog" --include "../../../../zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd/ip/sys_bd_axi_smc_1/sim/sys_bd_axi_smc_1.v" \
"../../../bd/sys_bd/sim/sys_bd.v" \
"../../../bd/sys_bd/ip/sys_bd_auto_ds_0/sim/sys_bd_auto_ds_0.v" \
"../../../bd/sys_bd/ip/sys_bd_auto_pc_0/sim/sys_bd_auto_pc_0.v" \
"../../../bd/sys_bd/ip/sys_bd_auto_pc_1/sim/sys_bd_auto_pc_1.v" \
"../../../bd/sys_bd/ip/sys_bd_auto_pc_2/sim/sys_bd_auto_pc_2.v" \
"../../../bd/sys_bd/ip/sys_bd_auto_us_0/sim/sys_bd_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
