\hypertarget{delay_8h}{}\section{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/delay.h File Reference}
\label{delay_8h}\index{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/delay.\+h@{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/delay.\+h}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+C\+PU}~(32768ul $\ast$ 1024ul)
\begin{DoxyCompactList}\small\item\em Delay loop to delay n number of cycles. \end{DoxyCompactList}\item 
\#define \hyperlink{delay_8h_a87155e0be62c9f00d2f3405f7f96d02e}{U\+N\+U\+S\+ED}(v)                ~(\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})(v)
\begin{DoxyCompactList}\small\item\em Marking {\itshape v} as a unused parameter or value. \end{DoxyCompactList}\item 
\#define \hyperlink{delay_8h_a677458b76b894b9a1b9f323156c3a0ac}{cpu\+\_\+ms\+\_\+2\+\_\+cy}(ms,  f\+\_\+cpu)~(((uint64\+\_\+t)(ms) $\ast$ (f\+\_\+cpu) + (uint64\+\_\+t)(7e3-\/1ul)) / (uint64\+\_\+t)7e3)
\item 
\#define \hyperlink{delay_8h_a5732b379c3ffd4b0446c495cbc719431}{cpu\+\_\+us\+\_\+2\+\_\+cy}(us,  f\+\_\+cpu)~(((uint64\+\_\+t)(us) $\ast$ (f\+\_\+cpu) + (uint64\+\_\+t)(7e6-\/1ul)) / (uint64\+\_\+t)7e6)
\item 
\#define \hyperlink{delay_8h_a84ecb39fb8b32180b27236ae02392d39}{delay\+\_\+cycles}~\hyperlink{samr21__sysctrl_8c_ae6adde8001fcbf7853b9c38bbc87ec0e}{portable\+\_\+delay\+\_\+cycles}
\item 
\#define \hyperlink{delay_8h_ac16436855dffc7dc7939324a0408adb0}{cpu\+\_\+delay\+\_\+s}(\hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay})~\hyperlink{delay_8h_a84ecb39fb8b32180b27236ae02392d39}{delay\+\_\+cycles}(\hyperlink{delay_8h_a677458b76b894b9a1b9f323156c3a0ac}{cpu\+\_\+ms\+\_\+2\+\_\+cy}(1000 $\ast$ \hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay}, \hyperlink{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+C\+PU}))
\item 
\#define \hyperlink{delay_8h_acdbe5e2991f2b665ef2babea7b978667}{cpu\+\_\+delay\+\_\+ms}(\hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay})~\hyperlink{delay_8h_a84ecb39fb8b32180b27236ae02392d39}{delay\+\_\+cycles}(\hyperlink{delay_8h_a677458b76b894b9a1b9f323156c3a0ac}{cpu\+\_\+ms\+\_\+2\+\_\+cy}(\hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay}, \hyperlink{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+C\+PU}))
\item 
\#define \hyperlink{delay_8h_a25de6f000bcc542a5f3292e369e49681}{cpu\+\_\+delay\+\_\+us}(\hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay})~\hyperlink{delay_8h_a84ecb39fb8b32180b27236ae02392d39}{delay\+\_\+cycles}(\hyperlink{delay_8h_a5732b379c3ffd4b0446c495cbc719431}{cpu\+\_\+us\+\_\+2\+\_\+cy}(\hyperlink{chips_2cc1101_2radio_8c_ac64d140b48f8d336f899452fae7cfe00}{delay}, \hyperlink{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+C\+PU}))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{delay_8h_a740950299bad7cf428167849f201ebb4}{portable\+\_\+delay\+\_\+cycles} (unsigned long n)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{delay.\+h@{delay.\+h}!cpu\+\_\+delay\+\_\+ms@{cpu\+\_\+delay\+\_\+ms}}
\index{cpu\+\_\+delay\+\_\+ms@{cpu\+\_\+delay\+\_\+ms}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{cpu\+\_\+delay\+\_\+ms}{cpu_delay_ms}}]{\setlength{\rightskip}{0pt plus 5cm}\#define cpu\+\_\+delay\+\_\+ms(
\begin{DoxyParamCaption}
\item[{}]{{\bf delay}}
\end{DoxyParamCaption}
)~{\bf delay\+\_\+cycles}({\bf cpu\+\_\+ms\+\_\+2\+\_\+cy}({\bf delay}, {\bf F\+\_\+\+C\+PU}))}\hypertarget{delay_8h_acdbe5e2991f2b665ef2babea7b978667}{}\label{delay_8h_acdbe5e2991f2b665ef2babea7b978667}


Definition at line 76 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!cpu\+\_\+delay\+\_\+s@{cpu\+\_\+delay\+\_\+s}}
\index{cpu\+\_\+delay\+\_\+s@{cpu\+\_\+delay\+\_\+s}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{cpu\+\_\+delay\+\_\+s}{cpu_delay_s}}]{\setlength{\rightskip}{0pt plus 5cm}\#define cpu\+\_\+delay\+\_\+s(
\begin{DoxyParamCaption}
\item[{}]{{\bf delay}}
\end{DoxyParamCaption}
)~{\bf delay\+\_\+cycles}({\bf cpu\+\_\+ms\+\_\+2\+\_\+cy}(1000 $\ast$ {\bf delay}, {\bf F\+\_\+\+C\+PU}))}\hypertarget{delay_8h_ac16436855dffc7dc7939324a0408adb0}{}\label{delay_8h_ac16436855dffc7dc7939324a0408adb0}


Definition at line 75 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!cpu\+\_\+delay\+\_\+us@{cpu\+\_\+delay\+\_\+us}}
\index{cpu\+\_\+delay\+\_\+us@{cpu\+\_\+delay\+\_\+us}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{cpu\+\_\+delay\+\_\+us}{cpu_delay_us}}]{\setlength{\rightskip}{0pt plus 5cm}\#define cpu\+\_\+delay\+\_\+us(
\begin{DoxyParamCaption}
\item[{}]{{\bf delay}}
\end{DoxyParamCaption}
)~{\bf delay\+\_\+cycles}({\bf cpu\+\_\+us\+\_\+2\+\_\+cy}({\bf delay}, {\bf F\+\_\+\+C\+PU}))}\hypertarget{delay_8h_a25de6f000bcc542a5f3292e369e49681}{}\label{delay_8h_a25de6f000bcc542a5f3292e369e49681}


Definition at line 77 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!cpu\+\_\+ms\+\_\+2\+\_\+cy@{cpu\+\_\+ms\+\_\+2\+\_\+cy}}
\index{cpu\+\_\+ms\+\_\+2\+\_\+cy@{cpu\+\_\+ms\+\_\+2\+\_\+cy}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{cpu\+\_\+ms\+\_\+2\+\_\+cy}{cpu_ms_2_cy}}]{\setlength{\rightskip}{0pt plus 5cm}\#define cpu\+\_\+ms\+\_\+2\+\_\+cy(
\begin{DoxyParamCaption}
\item[{}]{ms, }
\item[{}]{f\+\_\+cpu}
\end{DoxyParamCaption}
)~(((uint64\+\_\+t)(ms) $\ast$ (f\+\_\+cpu) + (uint64\+\_\+t)(7e3-\/1ul)) / (uint64\+\_\+t)7e3)}\hypertarget{delay_8h_a677458b76b894b9a1b9f323156c3a0ac}{}\label{delay_8h_a677458b76b894b9a1b9f323156c3a0ac}


Definition at line 68 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!cpu\+\_\+us\+\_\+2\+\_\+cy@{cpu\+\_\+us\+\_\+2\+\_\+cy}}
\index{cpu\+\_\+us\+\_\+2\+\_\+cy@{cpu\+\_\+us\+\_\+2\+\_\+cy}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{cpu\+\_\+us\+\_\+2\+\_\+cy}{cpu_us_2_cy}}]{\setlength{\rightskip}{0pt plus 5cm}\#define cpu\+\_\+us\+\_\+2\+\_\+cy(
\begin{DoxyParamCaption}
\item[{}]{us, }
\item[{}]{f\+\_\+cpu}
\end{DoxyParamCaption}
)~(((uint64\+\_\+t)(us) $\ast$ (f\+\_\+cpu) + (uint64\+\_\+t)(7e6-\/1ul)) / (uint64\+\_\+t)7e6)}\hypertarget{delay_8h_a5732b379c3ffd4b0446c495cbc719431}{}\label{delay_8h_a5732b379c3ffd4b0446c495cbc719431}


Definition at line 70 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!delay\+\_\+cycles@{delay\+\_\+cycles}}
\index{delay\+\_\+cycles@{delay\+\_\+cycles}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{delay\+\_\+cycles}{delay_cycles}}]{\setlength{\rightskip}{0pt plus 5cm}\#define delay\+\_\+cycles~{\bf portable\+\_\+delay\+\_\+cycles}}\hypertarget{delay_8h_a84ecb39fb8b32180b27236ae02392d39}{}\label{delay_8h_a84ecb39fb8b32180b27236ae02392d39}


Definition at line 73 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!F\+\_\+\+C\+PU@{F\+\_\+\+C\+PU}}
\index{F\+\_\+\+C\+PU@{F\+\_\+\+C\+PU}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{F\+\_\+\+C\+PU}{F_CPU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+\_\+\+C\+PU~(32768ul $\ast$ 1024ul)}\hypertarget{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}{}\label{delay_8h_a43bafb28b29491ec7f871319b5a3b2f8}


Delay loop to delay n number of cycles. 

Copyright (c) 2014 Atmel Corporation. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.
\item This software may only be redistributed and used in connection with an Atmel microcontroller product.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. \begin{DoxyNote}{Note}
The function runs in internal R\+AM so that flash wait states will not affect the delay time.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em n} & Number of cycles \\
\hline
\end{DoxyParams}


Definition at line 48 of file delay.\+h.

\index{delay.\+h@{delay.\+h}!U\+N\+U\+S\+ED@{U\+N\+U\+S\+ED}}
\index{U\+N\+U\+S\+ED@{U\+N\+U\+S\+ED}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{U\+N\+U\+S\+ED}{UNUSED}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+N\+U\+S\+ED(
\begin{DoxyParamCaption}
\item[{}]{v}
\end{DoxyParamCaption}
)~({\bf void})(v)}\hypertarget{delay_8h_a87155e0be62c9f00d2f3405f7f96d02e}{}\label{delay_8h_a87155e0be62c9f00d2f3405f7f96d02e}


Marking {\itshape v} as a unused parameter or value. 



Definition at line 54 of file delay.\+h.



\subsection{Function Documentation}
\index{delay.\+h@{delay.\+h}!portable\+\_\+delay\+\_\+cycles@{portable\+\_\+delay\+\_\+cycles}}
\index{portable\+\_\+delay\+\_\+cycles@{portable\+\_\+delay\+\_\+cycles}!delay.\+h@{delay.\+h}}
\subsubsection[{\texorpdfstring{portable\+\_\+delay\+\_\+cycles(unsigned long n)}{portable_delay_cycles(unsigned long n)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} portable\+\_\+delay\+\_\+cycles (
\begin{DoxyParamCaption}
\item[{unsigned long}]{n}
\end{DoxyParamCaption}
)}\hypertarget{delay_8h_a740950299bad7cf428167849f201ebb4}{}\label{delay_8h_a740950299bad7cf428167849f201ebb4}


Definition at line 442 of file samr21\+\_\+sysctrl.\+c.

