$date
	Tue Apr 22 14:39:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ en $end
$var reg 1 % se $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ en $end
$var wire 1 % se $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
1"
#20
1!
1%
#30
0%
1#
0"
#40
1%
1"
#50
0!
0$
0%
#60
1%
0#
0"
