// Seed: 820918704
module module_0 ();
  logic id_1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_28,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    output supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    output wor id_13,
    input tri0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input wire id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wand id_20,
    input wand id_21,
    input supply1 id_22,
    output tri0 id_23,
    input uwire id_24,
    input wand id_25,
    output wand id_26
);
  assign id_23 = id_24 / -1 * id_4;
  nor primCall (
      id_1,
      id_14,
      id_15,
      id_17,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_24,
      id_25,
      id_28,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
endmodule
