#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  2 16:18:10 2025
# Process ID         : 25892
# Current directory  : C:/Projects/Vivado/Aging/vivado_project/aging-study
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23932 C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.xpr
# Log file           : C:/Projects/Vivado/Aging/vivado_project/aging-study/vivado.log
# Journal file       : C:/Projects/Vivado/Aging/vivado_project/aging-study\vivado.jou
# Running On         : LucasNogueira
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 23622 MB
# Total Virtual      : 40512 MB
# Available Virtual  : 18838 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Projects/Vivado/fixed_routing.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Projects/Vivado/fixed_routing.dcp
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.836 ; gain = 159.793
update_compile_order -fileset sources_1
add_files -fileset utils_1 -norecurse C:/Projects/Vivado/Aging/vivado_project/aging-study/fixed_pnr.dcp
set_property incremental_checkpoint {C:\Projects\Vivado\Aging\vivado_project\aging-study\fixed_pnr.dcp} [get_runs impl_1]
launch_runs impl_1 -jobs 18
[Sun Feb  2 16:19:46 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 16:19:46 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1531.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1609.035 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2128.844 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2128.844 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2128.844 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.844 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2128.844 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2128.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2128.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2476.422 ; gain = 1152.031
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup
route_design -nets [get_nets { design_1_i/not_series_0_critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0_critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bdf79f6f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3030.867 ; gain = 0.000
INFO: [Route 35-47] Routing for 1 net will be attempted.
Post Restoration Checksum: NetGraph: 4a5a7b98 | NumContArr: 6f40212a | Constraints: c2a8fa9d | Timing: c2a8fa9d

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 307e3d718

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3030.867 ; gain = 0.000
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 1 net was successfully routed.
Ending Interactive Router Task | Checksum: 148a4b204

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3030.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3030.867 ; gain = 0.000
select_objects [get_nets { design_1_i/not_series_0_critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0_critpath' selected.
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run impl_1 -prev_step 
close_design
launch_runs impl_1 -jobs 18
[Sun Feb  2 16:39:28 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4023.672 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4023.672 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4023.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4023.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4023.672 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:module_ref:BinToBCD:1.0 - BinToBCD_0
Adding component instance block -- xilinx.com:module_ref:DisplayController:1.0 - DisplayController_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:Dff:1.0 - Dff_0
Adding component instance block -- xilinx.com:module_ref:temp_catcher:1.0 - temp_catcher_0
Adding component instance block -- xilinx.com:module_ref:modern_sensible:1.0 - modern_sensible_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:not_series:1.0 - not_series_0
Adding component instance block -- xilinx.com:module_ref:sensor_stream:1.0 - sensor_stream_0
Adding component instance block -- xilinx.com:module_ref:uart_tx:1.0 - uart_tx_0
Successfully read diagram <design_1> from block design file <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4023.672 ; gain = 0.000
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-120} \
  CONFIG.MMCM_CLKOUT1_PHASE {-120.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
reset_run impl_1
launch_runs impl_1 -jobs 18
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 31cf420a9fb4ba48 to dir: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/3/1/31cf420a9fb4ba48/design_1_clk_wiz_0_0.dcp to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/3/1/31cf420a9fb4ba48/design_1_clk_wiz_0_0_sim_netlist.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/3/1/31cf420a9fb4ba48/design_1_clk_wiz_0_0_sim_netlist.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/3/1/31cf420a9fb4ba48/design_1_clk_wiz_0_0_stub.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/3/1/31cf420a9fb4ba48/design_1_clk_wiz_0_0_stub.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 31cf420a9fb4ba48; cache size = 3.007 MB.
[Sun Feb  2 16:46:11 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 16:46:11 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4023.672 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4023.672 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4023.672 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4023.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4023.672 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325066 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Feb  2 17:01:34 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
startgroup
route_design -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 304e25ae8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Route 35-47] Routing for 1 net will be attempted.
Post Restoration Checksum: NetGraph: a1e42d96 | NumContArr: eb423464 | Constraints: c2a8fa9d | Timing: c2a8fa9d

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 258f36727

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4023.672 ; gain = 0.000
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 1 net was successfully routed.
Ending Interactive Router Task | Checksum: 163e15335

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4023.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4023.672 ; gain = 0.000
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325066 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property is_bel_fixed 1 [get_cells {design_1_i/not_series_0/inst/genblk1[12].INV }]
set_property is_loc_fixed 1 [get_cells {design_1_i/not_series_0/inst/genblk1[12].INV }]
set_property fixed_route {  { CLBLL_L_C }  } [get_nets { design_1_i/not_series_0/inst/critpath }]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325066 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup
route_design -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 24e9e2764

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4460.883 ; gain = 0.000
INFO: [Route 35-47] Routing for 1 net will be attempted.
Post Restoration Checksum: NetGraph: df2f5f1e | NumContArr: eb423464 | Constraints: c2a8fa9d | Timing: c2a8fa9d

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 20c4d89cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4460.883 ; gain = 0.000
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 1 net was successfully routed.
Ending Interactive Router Task | Checksum: 163e15335

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 4460.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325066 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup
route_design -unroute -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -unroute -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
WARNING: [Route 35-334] 1 net was partially unrouted, due to fixed routing. To fully unroute, remove the fixed routing constraints.
INFO: [Common 17-83] Releasing license: Implementation
2 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
startgroup
route_design -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task
INFO: [Route 35-47] Routing for 1 net will be attempted.
INFO: [Route 35-307] 529 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 0 | NumContArr: 0 | Constraints: 0 | Timing: 0

Phase 1 Router Initialization
Phase 1 Router Initialization | Checksum: 1233629fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4466.227 ; gain = 0.000
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 1 net was successfully routed.
Ending Interactive Router Task | Checksum: 163e15335

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4466.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
startgroup
route_design -unroute -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -unroute -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
WARNING: [Route 35-334] 1 net was partially unrouted, due to fixed routing. To fully unroute, remove the fixed routing constraints.
INFO: [Common 17-83] Releasing license: Implementation
2 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
startgroup
route_design -nets [get_nets { design_1_i/not_series_0/inst/critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0/inst/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task
INFO: [Route 35-47] Routing for 1 net will be attempted.
INFO: [Route 35-307] 529 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 0 | NumContArr: 0 | Constraints: 0 | Timing: 0

Phase 1 Router Initialization
Phase 1 Router Initialization | Checksum: 1233629fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4466.227 ; gain = 0.000
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 1 net was successfully routed.
Ending Interactive Router Task | Checksum: 163e15335

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4466.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets { design_1_i/not_series_0/inst/critpath }]
INFO: [Coretcl 2-12] 'design_1_i/not_series_0/inst/critpath' selected.
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X2Y92/C5FF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X2Y92/CFF
endgroup
startgroup
unplace_cell  [get_cells [list  design_1_i/modern_sensible_0/inst/FF2 design_1_i/modern_sensible_0/inst/XOR1] -filter {((is_primitive==true && primitive_level!="INTERNAL")  && (loc!=""))}]
place_cell design_1_i/modern_sensible_0/inst/FF1 SLICE_X0Y91/CFF
place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X1Y91/D5FF
place_cell design_1_i/modern_sensible_0/inst/XOR1 SLICE_X1Y91/A6LUT
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'place_cell design_1_i/modern_sensible_0/inst/XOR1 SLICE_X1Y91/A6LUT'
INFO: [Common 17-17] undo 'place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X1Y91/D5FF'
INFO: [Common 17-17] undo 'place_cell design_1_i/modern_sensible_0/inst/FF1 SLICE_X0Y91/CFF'
INFO: [Common 17-17] undo 'unplace_cell  [get_cells [list  design_1_i/modern_sensible_0/inst/FF2 design_1_i/modern_sensible_0/inst/XOR1] -filter {((is_primitive==true && primitive_level!="INTERNAL")  && (loc!=""))}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X2Y92/C5FF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF3 SLICE_X0Y92/D5FF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF1 SLICE_X3Y92/CFF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF2 SLICE_X1Y92/D5FF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/FF1 SLICE_X2Y92/D5FF
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/BUF1 SLICE_X0Y92/A6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[10].INV} SLICE_X0Y92/B5LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[10].INV} SLICE_X0Y92/A5LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[10].INV} SLICE_X0Y92/B5LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[10].INV} SLICE_X0Y91/C5LUT
endgroup
startgroup
place_cell design_1_i/modern_sensible_0/inst/XOR1 SLICE_X0Y92/B6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[0].INV} SLICE_X3Y91/D6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[1].INV} SLICE_X3Y91/C6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[7].INV} SLICE_X2Y91/D6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[6].INV} SLICE_X2Y91/C6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[2].INV} SLICE_X3Y91/B6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[3].INV} SLICE_X3Y91/A6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[7].INV} SLICE_X2Y92/C6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[6].INV} SLICE_X2Y92/B6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[4].INV} SLICE_X2Y91/D6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[5].INV} SLICE_X2Y91/C6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[6].INV} SLICE_X2Y91/B6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[7].INV} SLICE_X2Y91/A6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[8].INV} SLICE_X1Y91/D6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[9].INV} SLICE_X1Y91/C6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[10].INV} SLICE_X1Y91/B5LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[11].INV} SLICE_X1Y91/A6LUT
endgroup
startgroup
place_cell {design_1_i/not_series_0/inst/genblk1[12].INV} SLICE_X0Y92/D6LUT
endgroup
startgroup
place_cell design_1_i/not_series_0/inst/inverted_bit_reg SLICE_X0Y93/A5FF
endgroup
startgroup
place_cell design_1_i/not_series_0/inst/inverted_bit_reg SLICE_X0Y91/D5FF
endgroup
startgroup
place_cell design_1_i/not_series_0/inst/start_reg SLICE_X0Y91/C5FF
endgroup
startgroup
place_cell design_1_i/not_series_0/inst/inverted_bit_reg SLICE_X1Y91/D5FF
endgroup
startgroup
place_cell design_1_i/not_series_0/inst/start_reg SLICE_X1Y91/DFF
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325066 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 18
[Sun Feb  2 17:52:13 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Runs 36-616] route_design failed. Opening C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed_error.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4551.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4551.910 ; gain = 0.000
startgroup
route_design -nets [get_nets { design_1_i/not_series_0/critpath }]
Command: route_design -nets [get_nets design_1_i/not_series_0/critpath]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 341a1ecad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Route 35-47] Routing for 1 net will be attempted.
Post Restoration Checksum: NetGraph: 6c4b603 | NumContArr: bde04054 | Constraints: c2a8fa9d | Timing: c2a8fa9d

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 26a9c52c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4551.910 ; gain = 0.000
 Number of Nodes with overlaps = 0
CRITICAL WARNING: [Route 35-276] Interactive router failed to route 1  net.
Resolution: Run report_route_status and review the logfile to identify routing failures.
Ending Interactive Router Task | Checksum: 1199d64bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 4551.910 ; gain = 0.000
Running DRC after route_design as it did not complete successfully
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 4551.910 ; gain = 0.000
set_property IS_ROUTE_FIXED 0 [get_nets design_1_i/modern_sensible_0/in_sensor]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 18
[Sun Feb  2 17:57:44 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
close_design
export_ip_user_files -of_objects  [get_files C:/Projects/Vivado/fixed_routing.dcp] -no_script -reset -force -quiet
remove_files  C:/Projects/Vivado/fixed_routing.dcp
launch_runs impl_1 -jobs 18
[Sun Feb  2 17:58:26 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0.dcp' for cell 'design_1_i/BinToBCD_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_Dff_0_0/design_1_Dff_0_0.dcp' for cell 'design_1_i/Dff_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_DisplayController_0_0/design_1_DisplayController_0_0.dcp' for cell 'design_1_i/DisplayController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0.dcp' for cell 'design_1_i/modern_sensible_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_not_series_0_0/design_1_not_series_0_0.dcp' for cell 'design_1_i/not_series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0.dcp' for cell 'design_1_i/sensor_stream_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0.dcp' for cell 'design_1_i/temp_catcher_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_uart_tx_0_0/design_1_uart_tx_0_0.dcp' for cell 'design_1_i/uart_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4551.910 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4551.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4551.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4551.910 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup 
set_property is_bel_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/not_series_0/inst/inverted_bit_reg]]
set_property is_loc_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/not_series_0/inst/inverted_bit_reg]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup 
set_property is_bel_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF2 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF3]]
set_property is_loc_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF2 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF3]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
set_property incremental_checkpoint {C:\Projects\Vivado\Aging\vivado_project\aging-study\fixed_pnr.dcp} [get_runs impl_1]
set_property incremental_checkpoint.directive RuntimeOptimized [get_runs impl_1]
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-130} \
  CONFIG.MMCM_CLKOUT1_PHASE {-130.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 18
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 768abb2f62365d23 to dir: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0.dcp to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_sim_netlist.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_sim_netlist.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_stub.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_stub.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 768abb2f62365d23; cache size = 3.007 MB.
[Sun Feb  2 18:17:33 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 18:17:33 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
set_property OPTIONS.max_paths {10000000000000000000000000000000000000000000} [get_report_config -of_objects [get_runs impl_1] {impl_1_init_report_timing_summary_0}]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4551.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4551.910 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-140} \
  CONFIG.MMCM_CLKOUT1_PHASE {-140.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Feb  2 18:27:34 2025] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 18:27:34 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4551.910 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4551.910 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4551.910 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4551.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4551.910 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-180} \
  CONFIG.MMCM_CLKOUT1_PHASE {-180.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Feb  2 18:37:53 2025] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 18:37:53 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4823.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4823.285 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4823.285 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4823.285 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4823.285 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4823.285 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-110} \
  CONFIG.MMCM_CLKOUT1_PHASE {-110.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Feb  2 18:41:44 2025] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 18:41:44 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4823.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4823.285 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4823.285 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4823.285 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4823.285 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4823.285 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4823.285 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
