INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROB
WARNING: [VRFC 10-8658] /* is inside a comment [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:204]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/delay_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/del_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module del_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/ROB_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROB_tb
WARNING: [VRFC 10-3380] identifier 'clk' is used before its declaration [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/ROB_tb.sv:15]
WARNING: [VRFC 10-3380] identifier 'no_available' is used before its declaration [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/ROB_tb.sv:16]
