{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pyrtl import *\n",
    "from enum import IntEnum\n",
    "import numpy as np\n",
    "from typing import List, Type, Callable, Optional\n",
    "from hardware_accelerators import *\n",
    "from hardware_accelerators.dtypes import BaseFloat, BF16\n",
    "from hardware_accelerators.rtllib import float_adder\n",
    "from hardware_accelerators.simulation.repr_funcs import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Address Generator"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Description"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The `TiledAddressGenerator` is a sophisticated control unit designed to manage memory access patterns for a tiled matrix multiplication accelerator. It provides two independent interfaces - one for writing data and one for reading data - each with its own FSM to handle the sequential access patterns required for tile-based operations.\n",
    "\n",
    "### Design Theory\n",
    "\n",
    "The address generator is built around the concept of tiles - logical groupings of matrix data that can be processed independently. Each tile consists of `array_size` rows of data, where each row contains results from one column of the systolic array. The tiles are stored contiguously in memory, with each tile starting at a base address computed as `tile_number * array_size`.\n",
    "\n",
    "### Key Features:\n",
    "1. **Dual FSMs**: Separate state machines for read and write operations allow overlapped access\n",
    "2. **Base Address ROM**: Pre-computed tile base addresses for fast lookup\n",
    "3. **Mode Support**: Integrated write mode control for accumulate/overwrite operations\n",
    "4. **Row Tracking**: Maintains current row position within tiles\n",
    "\n",
    "### Write Interface\n",
    "\n",
    "The write interface manages storing data from the systolic array into tiles:\n",
    "\n",
    "- `tile_addr`: Selects destination tile\n",
    "- `write_start`: Initiates write sequence\n",
    "- `write_mode`: Controls accumulate (1) vs overwrite (0) behavior\n",
    "- `write_valid`: Indicates valid data available to write\n",
    "\n",
    "#### Write FSM Behavior:\n",
    "1. **IDLE State**:\n",
    "   - Waits for write_start signal\n",
    "   - On start: Loads base address, latches mode, transitions to WRITING\n",
    "\n",
    "2. **WRITING State**:\n",
    "   - Processes one row per cycle when write_valid is high\n",
    "   - Increments address and row counter\n",
    "   - Returns to IDLE after processing array_size rows\n",
    "\n",
    "### Read Interface\n",
    "\n",
    "The read interface manages retrieving stored tile data:\n",
    "\n",
    "- `read_tile_addr`: Selects source tile\n",
    "- `read_start`: Initiates read sequence\n",
    "\n",
    "#### Read FSM Behavior:\n",
    "1. **IDLE State**:\n",
    "   - Waits for read_start signal\n",
    "   - On start: Loads base address, transitions to READING\n",
    "\n",
    "2. **READING State**:\n",
    "   - Outputs one row address per cycle\n",
    "   - Increments address and row counter\n",
    "   - Returns to IDLE after processing array_size rows"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "class TiledAccumulatorFSM(IntEnum):\n",
    "    IDLE = 0\n",
    "    WRITING = 1\n",
    "\n",
    "\n",
    "class ReadAccumulatorFSM(IntEnum):\n",
    "    IDLE = 0\n",
    "    READING = 1\n",
    "\n",
    "\n",
    "class TiledAddressGenerator:\n",
    "    \"\"\"Enhanced address generator with write mode support\"\"\"\n",
    "\n",
    "    def __init__(self, tile_addr_width: int, array_size: int):\n",
    "        self.array_size = array_size\n",
    "        self.num_tiles = 2**tile_addr_width\n",
    "        self.internal_addr_width = (self.num_tiles * array_size - 1).bit_length()\n",
    "\n",
    "        # Base address ROM\n",
    "        base_addrs = [i * array_size for i in range(self.num_tiles)]\n",
    "        self.base_addr_rom = RomBlock(\n",
    "            bitwidth=self.internal_addr_width,\n",
    "            addrwidth=tile_addr_width,\n",
    "            romdata=base_addrs,\n",
    "        )\n",
    "\n",
    "        # ================== Write Interface ==================\n",
    "        self._tile_addr = WireVector(tile_addr_width)\n",
    "        self._write_start = WireVector(1)\n",
    "        self._write_mode = WireVector(1)  # 0=overwrite, 1=accumulate\n",
    "        self._write_valid = WireVector(1)\n",
    "\n",
    "        # Write state registers\n",
    "        self.write_state = Register(1)\n",
    "        self.write_addr = Register(self.internal_addr_width)\n",
    "        self.write_row = Register(array_size.bit_length())\n",
    "        self.write_mode_reg = Register(1)  # Stores mode for current operation\n",
    "\n",
    "        # ================== Read Interface ==================\n",
    "        self._read_tile_addr = WireVector(tile_addr_width)\n",
    "        self._read_start = WireVector(1)\n",
    "\n",
    "        # Read state registers\n",
    "        self.read_state = Register(1)\n",
    "        self.read_addr = Register(self.internal_addr_width)\n",
    "        self.read_row = Register(array_size.bit_length())\n",
    "\n",
    "        # Outputs\n",
    "        self.write_addr_out = WireVector(self.internal_addr_width)\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_busy = WireVector(1)\n",
    "        self.write_done = WireVector(1)\n",
    "        self.write_mode_out = WireVector(1)\n",
    "\n",
    "        self.read_addr_out = WireVector(self.internal_addr_width)\n",
    "        self.read_busy = WireVector(1)\n",
    "        self.read_done = WireVector(1)\n",
    "\n",
    "        self._implement_write_fsm()\n",
    "        self._implement_read_fsm()\n",
    "\n",
    "    def _implement_write_fsm(self):\n",
    "        write_base = self.base_addr_rom[self._tile_addr]\n",
    "\n",
    "        # Combinational outputs\n",
    "        self.write_addr_out <<= self.write_addr\n",
    "        self.write_enable <<= (\n",
    "            self.write_state == TiledAccumulatorFSM.WRITING\n",
    "        ) & self._write_valid\n",
    "        self.write_busy <<= self.write_state == TiledAccumulatorFSM.WRITING\n",
    "        self.write_done <<= (self.write_state == TiledAccumulatorFSM.WRITING) & (\n",
    "            self.write_row == self.array_size\n",
    "        )\n",
    "        self.write_mode_out <<= self.write_mode_reg\n",
    "\n",
    "        with conditional_assignment:\n",
    "            # IDLE State\n",
    "            with self.write_state == TiledAccumulatorFSM.IDLE:\n",
    "                with self._write_start:\n",
    "                    self.write_state.next |= TiledAccumulatorFSM.WRITING\n",
    "                    self.write_addr.next |= write_base\n",
    "                    self.write_row.next |= 0\n",
    "                    self.write_mode_reg.next |= self._write_mode  # Latch mode\n",
    "\n",
    "            # WRITING State\n",
    "            with self.write_state == TiledAccumulatorFSM.WRITING:\n",
    "                with self._write_valid:\n",
    "                    with self.write_row == self.array_size - 1:\n",
    "                        self.write_state.next |= TiledAccumulatorFSM.IDLE\n",
    "                        self.write_row.next |= 0\n",
    "                    with otherwise:\n",
    "                        self.write_addr.next |= self.write_addr + 1\n",
    "                        self.write_row.next |= self.write_row + 1\n",
    "\n",
    "    def _implement_read_fsm(self):\n",
    "        read_base = self.base_addr_rom[self._read_tile_addr]\n",
    "\n",
    "        self.read_addr_out <<= self.read_addr\n",
    "        self.read_busy <<= self.read_state == ReadAccumulatorFSM.READING\n",
    "        self.read_done <<= (self.read_state == ReadAccumulatorFSM.READING) & (\n",
    "            self.read_row == self.array_size - 1\n",
    "        )\n",
    "\n",
    "        with conditional_assignment:\n",
    "            with self.read_state == ReadAccumulatorFSM.IDLE:\n",
    "                with self._read_start:\n",
    "                    self.read_state.next |= ReadAccumulatorFSM.READING\n",
    "                    self.read_addr.next |= read_base\n",
    "                    self.read_row.next |= 0\n",
    "\n",
    "            with self.read_state == ReadAccumulatorFSM.READING:\n",
    "                with self.read_row == self.array_size - 1:\n",
    "                    self.read_state.next |= ReadAccumulatorFSM.IDLE\n",
    "                with otherwise:\n",
    "                    self.read_addr.next |= self.read_addr + 1\n",
    "                    self.read_row.next |= self.read_row + 1\n",
    "\n",
    "    # Write interface methods\n",
    "    def connect_tile_addr(self, addr: WireVector) -> None:\n",
    "        self._tile_addr <<= addr\n",
    "\n",
    "    def connect_write_start(self, start: WireVector) -> None:\n",
    "        self._write_start <<= start\n",
    "\n",
    "    def connect_write_mode(self, mode: WireVector) -> None:\n",
    "        self._write_mode <<= mode\n",
    "\n",
    "    def connect_write_valid(self, valid: WireVector) -> None:\n",
    "        self._write_valid <<= valid\n",
    "\n",
    "    # Read interface methods\n",
    "    def connect_read_tile_addr(self, addr: WireVector) -> None:\n",
    "        self._read_tile_addr <<= addr\n",
    "\n",
    "    def connect_read_start(self, start: WireVector) -> None:\n",
    "        self._read_start <<= start"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Memory Bank"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Description"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The `AccumulatorMemoryBank` integrates the address generator with actual storage elements to create a complete memory subsystem for the matrix accelerator. It provides parallel memory banks that can either accumulate or overwrite incoming data based on the current mode.\n",
    "\n",
    "### Design Theory\n",
    "\n",
    "The memory bank is organized as N parallel memories (where N = array_size), each storing partial sums from one column of the systolic array. This organization allows:\n",
    "1. Parallel write/accumulate of all columns\n",
    "2. Independent access to each column's data\n",
    "3. Efficient tiled storage and retrieval\n",
    "\n",
    "#### Key Components:\n",
    "1. **Address Generator**: Controls memory access patterns\n",
    "2. **Memory Banks**: One per systolic array column\n",
    "3. **Accumulator Logic**: Per-bank adders for accumulation\n",
    "4. **Mode Control**: Integrated accumulate/overwrite switching\n",
    "\n",
    "### Operation Modes\n",
    "\n",
    "#### Write Operations:\n",
    "1. **Overwrite Mode** (`write_mode = 0`):\n",
    "   - New data directly replaces existing values\n",
    "   - Used for initial tile writes\n",
    "\n",
    "2. **Accumulate Mode** (`write_mode = 1`):\n",
    "   - New data is added to existing values\n",
    "   - Used for partial sum accumulation\n",
    "\n",
    "#### Read Operations:\n",
    "- Reads occur independently of writes\n",
    "- Returns data from all banks in parallel\n",
    "- Addressed by tile and automatically sequences through rows\n",
    "\n",
    "### Interface Design\n",
    "\n",
    "The memory bank exposes clean interfaces for both control and data:\n",
    "\n",
    "#### Write Interface:\n",
    "- Control signals for tile selection and mode\n",
    "- Data inputs matching systolic array width\n",
    "- Status signals (busy, done)\n",
    "\n",
    "#### Read Interface:\n",
    "- Tile selection and control\n",
    "- Parallel data outputs\n",
    "- Status signals"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AccumulatorMemoryBank:\n",
    "    \"\"\"Integrated memory bank with address generator and accumulation control\"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self,\n",
    "        tile_addr_width: int,\n",
    "        array_size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        self.array_size = array_size\n",
    "        self.tile_addr_width = tile_addr_width\n",
    "        self.data_width = data_type.bitwidth()\n",
    "        self.data_type = data_type\n",
    "        self.adder = adder\n",
    "\n",
    "        # Instantiate address generator\n",
    "        self.addr_gen = TiledAddressGenerator(\n",
    "            tile_addr_width=tile_addr_width, array_size=array_size\n",
    "        )\n",
    "\n",
    "        # Input ports\n",
    "        self._write_tile_addr = WireVector(self.tile_addr_width)\n",
    "        self._write_start = WireVector(1)\n",
    "        self._write_mode = WireVector(1)\n",
    "        self._write_valid = WireVector(1)\n",
    "        self._read_tile_addr = WireVector(self.tile_addr_width)\n",
    "        self._read_start = WireVector(1)\n",
    "        self._data_in = [WireVector(self.data_width) for i in range(array_size)]\n",
    "\n",
    "        # Connect address generator\n",
    "        self.addr_gen.connect_tile_addr(self._write_tile_addr)\n",
    "        self.addr_gen.connect_write_start(self._write_start)\n",
    "        self.addr_gen.connect_write_mode(self._write_mode)\n",
    "        self.addr_gen.connect_write_valid(self._write_valid)\n",
    "        self.addr_gen.connect_read_tile_addr(self._read_tile_addr)\n",
    "        self.addr_gen.connect_read_start(self._read_start)\n",
    "\n",
    "        # Create memory banks\n",
    "        self.memory_banks = [\n",
    "            MemBlock(\n",
    "                bitwidth=self.data_width,\n",
    "                addrwidth=self.addr_gen.internal_addr_width,\n",
    "                name=f\"bank_{i}\",\n",
    "            )\n",
    "            for i in range(array_size)\n",
    "        ]\n",
    "\n",
    "        # Output ports\n",
    "        self._data_out = [WireVector(self.data_width) for _ in range(array_size)]\n",
    "        self.write_busy = self.addr_gen.write_busy\n",
    "        self.write_done = self.addr_gen.write_done\n",
    "        self.read_busy = self.addr_gen.read_busy\n",
    "        self.read_done = self.addr_gen.read_done\n",
    "\n",
    "        self._implement_memory_logic()\n",
    "\n",
    "    def _implement_memory_logic(self):\n",
    "        # Write logic\n",
    "        for i, mem in enumerate(self.memory_banks):\n",
    "            current_val = mem[self.addr_gen.write_addr_out]\n",
    "            sum_result = self.adder(self._data_in[i], current_val, self.data_type)\n",
    "\n",
    "            with conditional_assignment:\n",
    "                with self.addr_gen.write_enable:\n",
    "                    with self.addr_gen.write_mode_out:  # Accumulate mode\n",
    "                        mem[self.addr_gen.write_addr_out] |= sum_result\n",
    "                    with otherwise:  # Overwrite mode\n",
    "                        mem[self.addr_gen.write_addr_out] |= self._data_in[i]\n",
    "\n",
    "        # Read logic\n",
    "        for i, mem in enumerate(self.memory_banks):\n",
    "            self._data_out[i] <<= mem[self.addr_gen.read_addr_out]\n",
    "\n",
    "    def connect_inputs(\n",
    "        self,\n",
    "        write_tile_addr: WireVector | None = None,\n",
    "        write_start: WireVector | None = None,\n",
    "        write_mode: WireVector | None = None,\n",
    "        write_valid: WireVector | None = None,\n",
    "        read_tile_addr: WireVector | None = None,\n",
    "        read_start: WireVector | None = None,\n",
    "        data_in: list[WireVector] | None = None,\n",
    "    ) -> None:\n",
    "        \"\"\"Connect all input control and data wires to the accumulator bank.\n",
    "\n",
    "        Args:\n",
    "            write_tile_addr: Address of tile to write to (tile_addr_width bits)\n",
    "                Used to select which tile receives the incoming data.\n",
    "\n",
    "            write_start: Start signal for write operation (1 bit)\n",
    "                Pulses high for one cycle to initiate a new write sequence.\n",
    "\n",
    "            write_mode: Mode selection for write operation (1 bit)\n",
    "                0 = overwrite mode: new data replaces existing values\n",
    "                1 = accumulate mode: new data is added to existing values\n",
    "\n",
    "            write_valid: Data valid signal for write operation (1 bit)\n",
    "                High when input data is valid and should be written/accumulated\n",
    "\n",
    "            read_tile_addr: Address of tile to read from (tile_addr_width bits)\n",
    "                Used to select which tile's data to output.\n",
    "\n",
    "            read_start: Start signal for read operation (1 bit)\n",
    "                Pulses high for one cycle to initiate a new read sequence.\n",
    "\n",
    "            data_in: List of data input wires (data_width bits each)\n",
    "                Input data from systolic array, one wire per column.\n",
    "                Length must match array_size.\n",
    "\n",
    "        Raises:\n",
    "            AssertionError: If input wire widths don't match expected widths or\n",
    "                        if data_in length doesn't match array_size.\n",
    "        \"\"\"\n",
    "        if write_tile_addr is not None:\n",
    "            assert len(write_tile_addr) == self.tile_addr_width\n",
    "            self._write_tile_addr <<= write_tile_addr\n",
    "\n",
    "        if write_start is not None:\n",
    "            assert len(write_start) == 1\n",
    "            self._write_start <<= write_start\n",
    "\n",
    "        if write_mode is not None:\n",
    "            assert len(write_mode) == 1\n",
    "            self._write_mode <<= write_mode\n",
    "\n",
    "        if write_valid is not None:\n",
    "            assert len(write_valid) == 1\n",
    "            self._write_valid <<= write_valid\n",
    "\n",
    "        if read_tile_addr is not None:\n",
    "            assert len(read_tile_addr) == self.tile_addr_width\n",
    "            self._read_tile_addr <<= read_tile_addr\n",
    "\n",
    "        if read_start is not None:\n",
    "            assert len(read_start) == 1\n",
    "            self._read_start <<= read_start\n",
    "\n",
    "        if data_in is not None:\n",
    "            assert (\n",
    "                len(data_in) == self.array_size\n",
    "            ), f\"Expected {self.array_size} data inputs, got {len(data_in)}\"\n",
    "            for i, wire in enumerate(data_in):\n",
    "                assert (\n",
    "                    len(wire) == self.data_width\n",
    "                ), f\"Data input {i} width mismatch. Expected {self.data_width}, got {len(wire)}\"\n",
    "                self._data_in[i] <<= wire\n",
    "\n",
    "    @property\n",
    "    def write_interface(self) -> dict:\n",
    "        return {\n",
    "            \"tile_addr\": self._write_tile_addr,\n",
    "            \"start\": self._write_start,\n",
    "            \"mode\": self._write_mode,\n",
    "            \"valid\": self._write_valid,\n",
    "            \"data\": self._data_in,\n",
    "        }\n",
    "\n",
    "    @property\n",
    "    def read_interface(self) -> dict:\n",
    "        return {\n",
    "            \"tile_addr\": self._read_tile_addr,\n",
    "            \"start\": self._read_start,\n",
    "            \"data\": self._data_out,\n",
    "        }\n",
    "\n",
    "    def get_output(self, bank: int) -> WireVector:\n",
    "        return self._data_out[bank]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Basic Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Initial State\n",
      "\n",
      "Current Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "After First Write (Tile 0)\n",
      "\n",
      "Current Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "After Second Write (Tile 2)\n",
      "\n",
      "Current Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "After Accumulation (Tile 0)\n",
      "\n",
      "Current Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[ 2.  4.  6.]\n",
      " [ 8. 10. 12.]\n",
      " [14. 16. 18.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "\n",
      "Final Validation:\n",
      "All assertions passed!\n"
     ]
    }
   ],
   "source": [
    "def simulate_accumulator():\n",
    "    \"\"\"Comprehensive test of accumulator bank with integrated address generator\"\"\"\n",
    "    reset_working_block()\n",
    "\n",
    "    # Configuration\n",
    "    ARRAY_SIZE = 3\n",
    "    NUM_TILES = 4\n",
    "    TILE_ADDR_WIDTH = (NUM_TILES - 1).bit_length()\n",
    "    DATA_TYPE = BF16\n",
    "\n",
    "    # Instantiate accumulator bank\n",
    "    acc_bank = AccumulatorMemoryBank(\n",
    "        tile_addr_width=TILE_ADDR_WIDTH,\n",
    "        array_size=ARRAY_SIZE,\n",
    "        data_type=DATA_TYPE,\n",
    "        adder=float_adder,\n",
    "    )\n",
    "    write_tile_addr = Input(TILE_ADDR_WIDTH, \"write_tile_addr\")\n",
    "    write_start = Input(1, \"write_start\")\n",
    "    write_mode = Input(1, \"write_mode\")\n",
    "    write_valid = Input(1, \"write_valid\")\n",
    "    read_tile_addr = Input(TILE_ADDR_WIDTH, \"read_tile_addr\")\n",
    "    read_start = Input(1, \"read_start\")\n",
    "    data_in = [Input(DATA_TYPE.bitwidth(), f\"data_in_{i}\") for i in range(ARRAY_SIZE)]\n",
    "\n",
    "    acc_bank.connect_inputs(\n",
    "        write_tile_addr,\n",
    "        write_start,\n",
    "        write_mode,\n",
    "        write_valid,\n",
    "        read_tile_addr,\n",
    "        read_start,\n",
    "        data_in,  # type: ignore\n",
    "    )\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    def get_inputs(update: dict[str, int] = {}) -> dict[str, int]:\n",
    "        defaults = {\n",
    "            \"write_tile_addr\": 0,\n",
    "            \"write_start\": 0,\n",
    "            \"write_mode\": 0,\n",
    "            \"write_valid\": 0,\n",
    "            \"read_tile_addr\": 0,\n",
    "            \"read_start\": 0,\n",
    "            **{f\"data_in_{i}\": 0 for i in range(ARRAY_SIZE)},\n",
    "        }\n",
    "        defaults.update(update)\n",
    "        return defaults\n",
    "\n",
    "    def write_tile(tile_num: int, data: List[List[float]], accumulate: bool = False):\n",
    "        \"\"\"Write data to specified tile\"\"\"\n",
    "        binary_data = [[DATA_TYPE(val).binint for val in row] for row in data]\n",
    "\n",
    "        # Start write operation\n",
    "        sim.step(\n",
    "            {\n",
    "                \"write_tile_addr\": tile_num,\n",
    "                \"write_start\": 1,\n",
    "                \"write_mode\": int(accumulate),\n",
    "                \"write_valid\": 0,\n",
    "                \"read_tile_addr\": 0,\n",
    "                \"read_start\": 0,\n",
    "                **{f\"data_in_{i}\": 0 for i in range(ARRAY_SIZE)},\n",
    "            }\n",
    "        )\n",
    "\n",
    "        # Write rows\n",
    "        for row in binary_data:\n",
    "            sim.step(\n",
    "                {\n",
    "                    \"write_tile_addr\": tile_num,\n",
    "                    \"write_start\": 0,\n",
    "                    \"write_mode\": int(accumulate),\n",
    "                    \"write_valid\": 1,\n",
    "                    \"read_tile_addr\": 0,\n",
    "                    \"read_start\": 0,\n",
    "                    **{f\"data_in_{i}\": row[i] for i in range(ARRAY_SIZE)},\n",
    "                }\n",
    "            )\n",
    "\n",
    "    def read_tile(tile_num: int) -> np.ndarray:\n",
    "        \"\"\"Read data from specified tile\"\"\"\n",
    "        results = []\n",
    "\n",
    "        # Start read operation\n",
    "        sim.step(\n",
    "            get_inputs(\n",
    "                {\n",
    "                    \"read_tile_addr\": tile_num,\n",
    "                    \"read_start\": 1,\n",
    "                    \"write_tile_addr\": 0,\n",
    "                    \"write_start\": 0,\n",
    "                    \"write_valid\": 0,\n",
    "                    \"write_mode\": 0,\n",
    "                }\n",
    "            )\n",
    "        )\n",
    "\n",
    "        # Read rows\n",
    "        while True:\n",
    "            sim.step(\n",
    "                get_inputs(\n",
    "                    {\n",
    "                        \"read_tile_addr\": tile_num,\n",
    "                        \"read_start\": 0,\n",
    "                        \"write_tile_addr\": 0,\n",
    "                        \"write_start\": 0,\n",
    "                        \"write_valid\": 0,\n",
    "                        \"write_mode\": 0,\n",
    "                    }\n",
    "                )\n",
    "            )\n",
    "\n",
    "            # Capture outputs\n",
    "            row = [\n",
    "                float(DATA_TYPE(binint=sim.inspect(acc_bank.get_output(i).name)))\n",
    "                for i in range(ARRAY_SIZE)\n",
    "            ]\n",
    "            results.append(row)\n",
    "\n",
    "            # Check completion\n",
    "            if sim.inspect(acc_bank.read_done.name):\n",
    "                break\n",
    "\n",
    "        return np.array(results[-ARRAY_SIZE:])  # Return only valid data\n",
    "\n",
    "    def inspect_memories():\n",
    "        \"\"\"Read all tile memories and return as list of numpy arrays\"\"\"\n",
    "        mems = acc_bank.memory_banks\n",
    "        result = {}\n",
    "\n",
    "        # Initialize empty lists for each key\n",
    "        for addr in range(ARRAY_SIZE * NUM_TILES):\n",
    "            result[addr] = []\n",
    "            # Add values from each dictionary\n",
    "            for mem in mems:\n",
    "                d = sim.inspect_mem(mem)\n",
    "                result[addr].append(d.get(addr, 0))\n",
    "\n",
    "        # Convert to list of lists if needed\n",
    "        tiles = list(result.values())\n",
    "        tiles = np.array([[float(BF16(binint=x)) for x in tile] for tile in tiles])\n",
    "\n",
    "        # Reshape into 3D array of square matrices\n",
    "        result_3d = []\n",
    "        for i in range(NUM_TILES):\n",
    "            start_idx = i * ARRAY_SIZE\n",
    "            end_idx = start_idx + ARRAY_SIZE\n",
    "            matrix = tiles[start_idx:end_idx]\n",
    "            result_3d.append(matrix)\n",
    "\n",
    "        result_3d = np.array(result_3d)\n",
    "        return result_3d\n",
    "\n",
    "    def print_memory_state(*args):\n",
    "        \"\"\"Print current state of all tiles\"\"\"\n",
    "        tiles = inspect_memories()\n",
    "        print(*args)\n",
    "        print(\"\\nCurrent Tile States:\")\n",
    "        print(\"-\" * 50)\n",
    "        for i, tile in enumerate(tiles):\n",
    "            print(f\"Tile {i}:\")\n",
    "            print(np.array2string(tile, precision=2, suppress_small=True))\n",
    "        print(\"-\" * 50)\n",
    "\n",
    "    # Test data\n",
    "    test_data = [[1.0, 2.0, 3.0], [4.0, 5.0, 6.0], [7.0, 8.0, 9.0]]\n",
    "\n",
    "    # Initial state\n",
    "    print_memory_state(\"Initial State\")\n",
    "\n",
    "    # Test sequence\n",
    "    # 1. Write to tile 0 (overwrite mode)\n",
    "    write_tile(0, test_data)\n",
    "    print_memory_state(\"After First Write (Tile 0)\")\n",
    "\n",
    "    # 2. Write to tile 2 (overwrite mode)\n",
    "    write_tile(2, test_data)\n",
    "    print_memory_state(\"After Second Write (Tile 2)\")\n",
    "\n",
    "    # 3. Accumulate into tile 0\n",
    "    write_tile(0, test_data, accumulate=True)\n",
    "    print_memory_state(\"After Accumulation (Tile 0)\")\n",
    "\n",
    "    # 4. Validate final read outputs\n",
    "    print(\"\\nFinal Validation:\")\n",
    "    expected_tile0 = np.array([[2, 4, 6], [8, 10, 12], [14, 16, 18]])\n",
    "    expected_tile2 = np.array(test_data)\n",
    "\n",
    "    # Read tile 0\n",
    "    tile0_data = read_tile(0)\n",
    "    assert np.allclose(\n",
    "        tile0_data, expected_tile0\n",
    "    ), f\"Tile 0 mismatch:\\nExpected:\\n{expected_tile0}\\nGot:\\n{tile0_data}\"\n",
    "\n",
    "    # Read tile 2\n",
    "    tile2_data = read_tile(2)\n",
    "    assert np.allclose(\n",
    "        tile2_data, expected_tile2\n",
    "    ), f\"Tile 2 mismatch:\\nExpected:\\n{expected_tile2}\\nGot:\\n{tile2_data}\"\n",
    "\n",
    "    print(\"All assertions passed!\")\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    simulate_accumulator()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Simulation Handler Class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AccumulatorBankSimulator:\n",
    "    \"\"\"Simulator for AccumulatorMemoryBank with integrated address generator\"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self,\n",
    "        array_size: int,\n",
    "        num_tiles: int,\n",
    "        data_type: Type[BaseFloat] = BF16,\n",
    "        adder: Callable = float_adder,\n",
    "    ):\n",
    "        \"\"\"Initialize simulator configuration\n",
    "\n",
    "        Args:\n",
    "            array_size: Dimension of systolic array (NxN)\n",
    "            num_tiles: Number of tiles to support\n",
    "            data_type: Number format for data (default: BF16)\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.array_size = array_size\n",
    "        self.num_tiles = num_tiles\n",
    "        self.data_type = data_type\n",
    "        self.tile_addr_width = (num_tiles - 1).bit_length()\n",
    "\n",
    "        # Store configuration for setup\n",
    "        self.config = {\n",
    "            \"array_size\": array_size,\n",
    "            \"tile_addr_width\": self.tile_addr_width,\n",
    "            \"data_type\": data_type,\n",
    "            \"adder\": adder,\n",
    "        }\n",
    "        self.sim = None\n",
    "\n",
    "    def setup(self):\n",
    "        \"\"\"Initialize PyRTL simulation environment\"\"\"\n",
    "        reset_working_block()\n",
    "\n",
    "        # Input ports\n",
    "        self._write_tile_addr = Input(self.tile_addr_width, \"write_tile_addr\")\n",
    "        self._write_start = Input(1, \"write_start\")\n",
    "        self._write_mode = Input(1, \"write_mode\")\n",
    "        self._write_valid = Input(1, \"write_valid\")\n",
    "        self._read_tile_addr = Input(self.tile_addr_width, \"read_tile_addr\")\n",
    "        self._read_start = Input(1, \"read_start\")\n",
    "        self._data_in = [\n",
    "            Input(self.data_type.bitwidth(), f\"data_in_{i}\")\n",
    "            for i in range(self.array_size)\n",
    "        ]\n",
    "\n",
    "        # Create accumulator bank\n",
    "        self.acc_bank = AccumulatorMemoryBank(**self.config)\n",
    "        self.acc_bank.connect_inputs(\n",
    "            self._write_tile_addr,\n",
    "            self._write_start,\n",
    "            self._write_mode,\n",
    "            self._write_valid,\n",
    "            self._read_tile_addr,\n",
    "            self._read_start,\n",
    "            self._data_in,  # type: ignore\n",
    "        )\n",
    "\n",
    "        # Create simulation\n",
    "        self.sim = Simulation()\n",
    "\n",
    "        return self\n",
    "\n",
    "    def _get_default_inputs(self, updates: dict = {}) -> dict:\n",
    "        \"\"\"Get dictionary of default input values with optional updates\"\"\"\n",
    "        defaults = {\n",
    "            \"write_tile_addr\": 0,\n",
    "            \"write_start\": 0,\n",
    "            \"write_mode\": 0,\n",
    "            \"write_valid\": 0,\n",
    "            \"read_tile_addr\": 0,\n",
    "            \"read_start\": 0,\n",
    "            **{f\"data_in_{i}\": 0 for i in range(self.array_size)},\n",
    "        }\n",
    "        defaults.update(updates)\n",
    "        return defaults\n",
    "\n",
    "    def write_tile(\n",
    "        self,\n",
    "        tile_addr: int,\n",
    "        data: np.ndarray,\n",
    "        accumulate: bool = False,\n",
    "        check_bounds: bool = True,\n",
    "    ) -> None:\n",
    "        \"\"\"Write data to specified tile\n",
    "\n",
    "        Args:\n",
    "            tile_addr: Destination tile address\n",
    "            data: Input data array (array_size x array_size)\n",
    "            accumulate: If True, accumulate with existing values\n",
    "            check_bounds: If True, validate input dimensions\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        if check_bounds:\n",
    "            if tile_addr >= self.num_tiles or tile_addr < 0:\n",
    "                raise ValueError(f\"Tile address {tile_addr} out of range\")\n",
    "            if data.shape != (self.array_size, self.array_size):\n",
    "                raise ValueError(f\"Data must be {self.array_size}x{self.array_size}\")\n",
    "\n",
    "        # Convert data to binary format\n",
    "        binary_data = [[self.data_type(val).binint for val in row] for row in data]\n",
    "\n",
    "        # Start write operation\n",
    "        self.sim.step(\n",
    "            self._get_default_inputs(\n",
    "                {\n",
    "                    \"write_tile_addr\": tile_addr,\n",
    "                    \"write_start\": 1,\n",
    "                    \"write_mode\": int(accumulate),\n",
    "                }\n",
    "            )\n",
    "        )\n",
    "\n",
    "        # Write each row\n",
    "        for row in binary_data:\n",
    "            self.sim.step(\n",
    "                self._get_default_inputs(\n",
    "                    {\n",
    "                        \"write_tile_addr\": tile_addr,\n",
    "                        \"write_mode\": int(accumulate),\n",
    "                        \"write_valid\": 1,\n",
    "                        **{f\"data_in_{i}\": row[i] for i in range(self.array_size)},\n",
    "                    }\n",
    "                )\n",
    "            )\n",
    "\n",
    "    def read_tile(self, tile_addr: int) -> np.ndarray:\n",
    "        \"\"\"Read data from specified tile\n",
    "\n",
    "        Args:\n",
    "            tile_addr: Tile address to read from\n",
    "\n",
    "        Returns:\n",
    "            Array containing tile data\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        results = []\n",
    "\n",
    "        # Start read operation\n",
    "        self.sim.step(\n",
    "            self._get_default_inputs({\"read_tile_addr\": tile_addr, \"read_start\": 1})\n",
    "        )\n",
    "\n",
    "        # Read rows until done\n",
    "        while True:\n",
    "            self.sim.step(self._get_default_inputs({\"read_tile_addr\": tile_addr}))\n",
    "\n",
    "            # Capture outputs\n",
    "            row = [\n",
    "                float(\n",
    "                    self.data_type(\n",
    "                        binint=self.sim.inspect(self.acc_bank.get_output(i).name)\n",
    "                    )\n",
    "                )\n",
    "                for i in range(self.array_size)\n",
    "            ]\n",
    "            results.append(row)\n",
    "\n",
    "            if self.sim.inspect(self.acc_bank.read_done.name):\n",
    "                break\n",
    "\n",
    "        return np.array(results[-self.array_size :])\n",
    "\n",
    "    def get_all_tiles(self) -> np.ndarray:\n",
    "        \"\"\"Read all tile memories\n",
    "\n",
    "        Returns:\n",
    "            3D array of shape (num_tiles, array_size, array_size)\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        mems = self.acc_bank.memory_banks\n",
    "        result = {}\n",
    "\n",
    "        # Initialize empty lists for each address\n",
    "        for addr in range(self.array_size * self.num_tiles):\n",
    "            result[addr] = []\n",
    "\n",
    "        # Collect memory contents\n",
    "        for mem in mems:\n",
    "            d = self.sim.inspect_mem(mem)\n",
    "            for addr in range(self.array_size * self.num_tiles):\n",
    "                result[addr].append(d.get(addr, 0))\n",
    "\n",
    "        # Convert to numpy array and reshape\n",
    "        tiles = [\n",
    "            [float(self.data_type(binint=x)) for x in tile] for tile in result.values()\n",
    "        ]\n",
    "        tiles = np.array(tiles)\n",
    "\n",
    "        # Reshape into tile matrices\n",
    "        result_3d = []\n",
    "        for i in range(self.num_tiles):\n",
    "            start_idx = i * self.array_size\n",
    "            end_idx = start_idx + self.array_size\n",
    "            result_3d.append(tiles[start_idx:end_idx])\n",
    "\n",
    "        return np.array(result_3d)\n",
    "\n",
    "    def print_state(self, message: Optional[str] = None):\n",
    "        \"\"\"Print current state of all tiles\"\"\"\n",
    "        if message:\n",
    "            print(f\"\\n{message}\")\n",
    "\n",
    "        tiles = self.get_all_tiles()\n",
    "        print(\"\\nTile States:\")\n",
    "        print(\"-\" * 50)\n",
    "        for i, tile in enumerate(tiles):\n",
    "            print(f\"Tile {i}:\")\n",
    "            print(np.array2string(tile, precision=2, suppress_small=True))\n",
    "        print(\"-\" * 50)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Initial State\n",
      "\n",
      "Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "\n",
      "After Write to Tile 0\n",
      "\n",
      "Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "\n",
      "After Write to Tile 2\n",
      "\n",
      "Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "\n",
      "After Accumulation to Tile 0\n",
      "\n",
      "Tile States:\n",
      "--------------------------------------------------\n",
      "Tile 0:\n",
      "[[ 2.  4.  6.]\n",
      " [ 8. 10. 12.]\n",
      " [14. 16. 18.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[1. 2. 3.]\n",
      " [4. 5. 6.]\n",
      " [7. 8. 9.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0.]\n",
      " [0. 0. 0.]\n",
      " [0. 0. 0.]]\n",
      "--------------------------------------------------\n",
      "All tests passed!\n"
     ]
    }
   ],
   "source": [
    "def test_accumulator():\n",
    "    # Create and setup simulator\n",
    "    sim = AccumulatorBankSimulator(array_size=3, num_tiles=4).setup()\n",
    "\n",
    "    # Test data\n",
    "    test_data = np.array([[1.0, 2.0, 3.0], [4.0, 5.0, 6.0], [7.0, 8.0, 9.0]])\n",
    "\n",
    "    # Initial state\n",
    "    sim.print_state(\"Initial State\")\n",
    "\n",
    "    # Write to tile 0\n",
    "    sim.write_tile(0, test_data)\n",
    "    sim.print_state(\"After Write to Tile 0\")\n",
    "\n",
    "    # Write to tile 2\n",
    "    sim.write_tile(2, test_data)\n",
    "    sim.print_state(\"After Write to Tile 2\")\n",
    "\n",
    "    # Accumulate into tile 0\n",
    "    sim.write_tile(0, test_data, accumulate=True)\n",
    "    sim.print_state(\"After Accumulation to Tile 0\")\n",
    "\n",
    "    # Validate results\n",
    "    tile0_data = sim.read_tile(0)\n",
    "    tile2_data = sim.read_tile(2)\n",
    "\n",
    "    expected_tile0 = np.array([[2, 4, 6], [8, 10, 12], [14, 16, 18]])\n",
    "    expected_tile2 = test_data\n",
    "\n",
    "    np.testing.assert_allclose(tile0_data, expected_tile0)\n",
    "    np.testing.assert_allclose(tile2_data, expected_tile2)\n",
    "    print(\"All tests passed!\")\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    test_accumulator()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
