library IEEE;
use IEEE.Std_Logic_1164.all;
entity halfadder is
port (A: in std_logic;
B: in std_logic;
F1: out std_logic;
F2: out std_logic
);
end halfadder;
architecture circuito_logico of halfadder is
begin
F1 <= A xor B;
F2 <= A and B;
end circuito_logico;