{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "xCORE_CPRI_RUn77_RE_fc32_rs_fec",
    "component_reference": "xilinx.com:ip:fc32_rs_fec:1.0",
    "ip_revision": "23",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "xCORE_CPRI_RUn77_RE_fc32_rs_fec", "resolve_type": "user", "usage": "all" } ],
        "ECC_on_BRAM": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Exdes_BER_Test": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "C_ELABORATION_DIR": [ { "value": "./", "resolve_type": "generated", "usage": "all" } ],
        "C_XDEVICEFAMILY": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "C_ECC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu11eg" } ],
        "PACKAGE": [ { "value": "ffvc1760" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "23" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "tx_clk": [ { "direction": "in" } ],
        "tx_resetn": [ { "direction": "in" } ],
        "rx_clk": [ { "direction": "in" } ],
        "rx_resetn": [ { "direction": "in" } ],
        "tx_mac_cw_start": [ { "direction": "in", "driver_value": "0" } ],
        "tx_mac_data": [ { "direction": "in", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "rx_mac_data": [ { "direction": "out", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "rx_phy_data": [ { "direction": "in", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "tx_phy_data": [ { "direction": "out", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "ctrl_bypass_indication_enable": [ { "direction": "in", "driver_value": "0" } ],
        "ctrl_rapid_alignment_mode": [ { "direction": "in", "driver_value": "0" } ],
        "stat_corrected_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "stat_uncorrected_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "stat_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "stat_symbol_errors_inc": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "stat_rx_delay": [ { "direction": "out", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "stat_rx_align_status": [ { "direction": "out", "driver_value": "0" } ]
      },
      "interfaces": {
        "tx_clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "tx_resetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "425000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "tx_clk" } ]
          }
        },
        "rx_clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "rx_resetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "425000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rx_clk" } ]
          }
        },
        "tx_resetn_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "tx_resetn" } ]
          }
        },
        "rx_resetn_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rx_resetn" } ]
          }
        }
      }
    }
  }
}