#BLIF OUTPUT: ./utils/vqm2blif/test/scripts/../netlists/murax/murax_stratixiv.golden.blif

#MAIN MODEL

.model murax_symbiflow
.inputs \
    io_mainClk \
    io_uart_rxd \
    sw[0] \
    sw[1] \
    sw[2] \
    sw[3] \
    sw[4] \
    sw[5] \
    sw[6] \
    sw[7] \
    sw[8] \
    sw[9] \
    sw[10] \
    sw[11] \
    sw[12] \
    sw[13] \
    sw[14] \
    sw[15]
.outputs \
    io_uart_txd \
    io_led[0] \
    io_led[1] \
    io_led[2] \
    io_led[3] \
    io_led[4] \
    io_led[5] \
    io_led[6] \
    io_led[7] \
    io_led[8] \
    io_led[9] \
    io_led[10] \
    io_led[11] \
    io_led[12] \
    io_led[13] \
    io_led[14] \
    io_led[15]

.names gnd
0

.names vcc
1

.names Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1 io_uart_txd
0 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] io_led[0]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] io_led[1]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] io_led[2]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] io_led[3]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] io_led[4]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] io_led[5]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] io_led[6]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] io_led[7]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] io_led[8]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] io_led[9]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] io_led[10]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] io_led[11]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] io_led[12]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] io_led[13]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] io_led[14]
1 1

.names Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] io_led[15]
1 1


# Subckt 0: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~2 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1

# Subckt 1: Murax:murax|resetCtrl_systemClkResetCounter[0]~2_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Equal0~1 \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[0] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[0]~2

# Subckt 2: Murax:murax|resetCtrl_systemClkResetCounter[0]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[0]~2 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[0]

# Subckt 3: Murax:murax|resetCtrl_systemClkResetCounter[1]~3_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[0]~2 \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[1] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[1]~3

# Subckt 4: Murax:murax|resetCtrl_systemClkResetCounter[1]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[1]~3 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[1]

# Subckt 5: Murax:murax|resetCtrl_systemClkResetCounter[2]~4_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|resetCtrl_systemClkResetCounter[0]~2 \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[2] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[1] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[2]~4

# Subckt 6: Murax:murax|resetCtrl_systemClkResetCounter[2]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[2]~4 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[2]

# Subckt 7: Murax:murax|resetCtrl_systemClkResetCounter[3]~5_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|resetCtrl_systemClkResetCounter[0]~2 \
    datac=Murax:murax|resetCtrl_systemClkResetCounter[3] \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[2] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[1] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[3]~5

# Subckt 8: Murax:murax|resetCtrl_systemClkResetCounter[3]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[3]~5 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[3]

# Subckt 9: Murax:murax|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|resetCtrl_systemClkResetCounter[3] \
    datac=Murax:murax|resetCtrl_systemClkResetCounter[2] \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[1] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[0] \
    combout=Murax:murax|Equal0~0

# Subckt 10: Murax:murax|resetCtrl_systemClkResetCounter[4]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Equal0~0 \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[4] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[5] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[4]~1

# Subckt 11: Murax:murax|resetCtrl_systemClkResetCounter[4]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[4]~1 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[4]

# Subckt 12: Murax:murax|resetCtrl_systemClkResetCounter[5]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Equal0~0 \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[4] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[5] \
    combout=Murax:murax|resetCtrl_systemClkResetCounter[5]~0

# Subckt 13: Murax:murax|resetCtrl_systemClkResetCounter[5]~I 
.subckt dffeas \
    d=Murax:murax|resetCtrl_systemClkResetCounter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemClkResetCounter[5]

# Subckt 14: Murax:murax|Equal0~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Equal0~0 \
    datab=Murax:murax|resetCtrl_systemClkResetCounter[4] \
    dataa=Murax:murax|resetCtrl_systemClkResetCounter[5] \
    combout=Murax:murax|Equal0~1

# Subckt 15: Murax:murax|resetCtrl_systemReset~I 
.subckt dffeas \
    d=Murax:murax|Equal0~1 \
    clk=io_mainClk \
    q=Murax:murax|resetCtrl_systemReset

# Subckt 16: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0]

# Subckt 17: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~6 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5

# Subckt 18: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1]

# Subckt 19: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~6 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~10 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9

# Subckt 20: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~70 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~74 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73

# Subckt 21: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~74 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19] \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77

# Subckt 22: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19]

# Subckt 23: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1

# Subckt 24: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2

# Subckt 25: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3

# Subckt 26: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4

# Subckt 27: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2]

# Subckt 28: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~10 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~14 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13

# Subckt 29: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3]

# Subckt 30: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~14 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~18 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17

# Subckt 31: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4]

# Subckt 32: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~18 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~22 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21

# Subckt 33: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5]

# Subckt 34: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~22 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~26 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25

# Subckt 35: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6]

# Subckt 36: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~26 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~30 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29

# Subckt 37: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7]

# Subckt 38: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~30 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~34 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33

# Subckt 39: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8]

# Subckt 40: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~34 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~38 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37

# Subckt 41: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9]

# Subckt 42: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~38 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~42 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41

# Subckt 43: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10]

# Subckt 44: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~42 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~46 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45

# Subckt 45: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11]

# Subckt 46: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~46 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~50 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49

# Subckt 47: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12]

# Subckt 48: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~50 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~54 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53

# Subckt 49: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13]

# Subckt 50: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~54 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~58 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57

# Subckt 51: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14]

# Subckt 52: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~58 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~62 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61

# Subckt 53: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15]

# Subckt 54: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~62 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~66 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65

# Subckt 55: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16]

# Subckt 56: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~66 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17] \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~70 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69

# Subckt 57: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17]

# Subckt 58: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73 \
    sclr=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18]

# Subckt 59: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0

# Subckt 60: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1

# Subckt 61: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0]

# Subckt 62: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0

# Subckt 63: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]

# Subckt 64: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0

# Subckt 65: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2]

# Subckt 66: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0

# Subckt 67: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick

# Subckt 68: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0

# Subckt 69: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0]

# Subckt 70: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0

# Subckt 71: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1]

# Subckt 72: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1

# Subckt 73: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2]

# Subckt 74: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0

# Subckt 75: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0

# Subckt 76: Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid~I 
.subckt dffeas \
    d=vcc \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid

# Subckt 77: Murax:murax|VexRiscv:system_cpu|Equal29~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|Equal29~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal29~1

# Subckt 78: Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal29~1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0]

# Subckt 79: Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid

# Subckt 80: Murax:murax|VexRiscv:system_cpu|Add3~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    dataf=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~2 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~1

# Subckt 81: Murax:murax|VexRiscv:system_cpu|Add3~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~2 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~6 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~5

# Subckt 82: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~5 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]

# Subckt 83: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4]

# Subckt 84: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35

# Subckt 85: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~14 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~18 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17

# Subckt 86: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~18 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~22 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21

# Subckt 87: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14]

# Subckt 88: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14]

# Subckt 89: Murax:murax|VexRiscv:system_cpu|Equal31~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal31~0

# Subckt 90: Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal31~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE

# Subckt 91: Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE

# Subckt 92: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE

# Subckt 93: Murax:murax|VexRiscv:system_cpu|Equal7~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal7~0

# Subckt 94: Murax:murax|Apb3Router:apb3Router_1|Selector20~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~1

# Subckt 95: Murax:murax|Apb3Router:apb3Router_1|Selector11~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector20~1 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector11~0

# Subckt 96: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12]

# Subckt 97: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13]

# Subckt 98: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4]

# Subckt 99: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal2~1 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0

# Subckt 100: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0

# Subckt 101: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending

# Subckt 102: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5]

# Subckt 103: Murax:murax|_zz_5~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_5

# Subckt 104: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26]

# Subckt 105: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25]

# Subckt 106: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24]

# Subckt 107: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23]

# Subckt 108: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22]

# Subckt 109: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21]

# Subckt 110: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20]

# Subckt 111: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19]

# Subckt 112: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18]

# Subckt 113: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17]

# Subckt 114: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16]

# Subckt 115: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15]

# Subckt 116: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14]

# Subckt 117: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13]

# Subckt 118: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12]

# Subckt 119: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11]

# Subckt 120: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10]

# Subckt 121: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9]

# Subckt 122: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8]

# Subckt 123: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5]

# Subckt 124: Murax:murax|VexRiscv:system_cpu|Add3~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~6 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~10 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~9

# Subckt 125: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~9 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]

# Subckt 126: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34

# Subckt 127: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]

# Subckt 128: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1]

# Subckt 129: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4

# Subckt 130: Murax:murax|Apb3Router:apb3Router_1|Selector15~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector15~0

# Subckt 131: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16]

# Subckt 132: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16]

# Subckt 133: Murax:murax|VexRiscv:system_cpu|Mux55~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux55~0

# Subckt 134: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux55~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16]

# Subckt 135: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0

# Subckt 136: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state

# Subckt 137: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0

# Subckt 138: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8

# Subckt 139: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid~I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspNoHit \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid

# Subckt 140: Murax:murax|VexRiscv:system_cpu|_zz_81~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    datab=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_81~0

# Subckt 141: Murax:murax|VexRiscv:system_cpu|_zz_81~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_81~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_81

# Subckt 142: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2

# Subckt 143: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]

# Subckt 144: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0

# Subckt 145: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]

# Subckt 146: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2

# Subckt 147: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1]

# Subckt 148: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3

# Subckt 149: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2]

# Subckt 150: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0

# Subckt 151: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0

# Subckt 152: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1

# Subckt 153: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2

# Subckt 154: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3

# Subckt 155: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1

# Subckt 156: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0]

# Subckt 157: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0

# Subckt 158: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3]

# Subckt 159: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2

# Subckt 160: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1

# Subckt 161: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]

# Subckt 162: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0

# Subckt 163: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0]

# Subckt 164: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1_I 
.subckt stratixiv_lcell_comb \
    sharein=gnd \
    cin=gnd \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~3 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~2 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1

# Subckt 165: Murax:murax|_zz_6[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~25 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[5]

# Subckt 166: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[5] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14

# Subckt 167: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5]

# Subckt 168: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1_I 
.subckt stratixiv_lcell_comb \
    sharein=gnd \
    cin=gnd \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~3 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~2 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1

# Subckt 169: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~3 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~7 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~6 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5

# Subckt 170: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~7 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~6 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~11 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~10 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9

# Subckt 171: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~11 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~10 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13

# Subckt 172: Murax:murax|VexRiscv:system_cpu|_zz_82[7]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[7]

# Subckt 173: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[7] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7]

# Subckt 174: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7]

# Subckt 175: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7]

# Subckt 176: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7]

# Subckt 177: Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 \
    datae=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0

# Subckt 178: Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable

# Subckt 179: Murax:murax|Apb3Router:apb3Router_1|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Equal1~0

# Subckt 180: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3

# Subckt 181: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1

# Subckt 182: Murax:murax|VexRiscv:system_cpu|Equal62~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal62~0

# Subckt 183: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1]

# Subckt 184: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5]

# Subckt 185: Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5] \
    datac=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2

# Subckt 186: Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1

# Subckt 187: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]

# Subckt 188: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1

# Subckt 189: Murax:murax|VexRiscv:system_cpu|Add5~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Add5~0

# Subckt 190: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add5~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1]

# Subckt 191: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0

# Subckt 192: Murax:murax|VexRiscv:system_cpu|Add5~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Add5~4

# Subckt 193: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add5~4 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2]

# Subckt 194: Murax:murax|VexRiscv:system_cpu|Add5~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Add5~1

# Subckt 195: Murax:murax|VexRiscv:system_cpu|Add5~3_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Add5~1 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    combout=Murax:murax|VexRiscv:system_cpu|Add5~3

# Subckt 196: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add5~3 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3]

# Subckt 197: Murax:murax|VexRiscv:system_cpu|Add5~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Add5~1 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    combout=Murax:murax|VexRiscv:system_cpu|Add5~2

# Subckt 198: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add5~2 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4]

# Subckt 199: Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1

# Subckt 200: Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0

# Subckt 201: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datab=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0

# Subckt 202: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive

# Subckt 203: Murax:murax|VexRiscv:system_cpu|Equal22~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal22~0

# Subckt 204: Murax:murax|VexRiscv:system_cpu|Equal22~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|Equal22~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal22~1

# Subckt 205: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal22~1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1]

# Subckt 206: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6]

# Subckt 207: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6]

# Subckt 208: Murax:murax|VexRiscv:system_cpu|Mux65~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux65~0

# Subckt 209: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux65~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6]

# Subckt 210: Murax:murax|VexRiscv:system_cpu|Equal30~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal30~0

# Subckt 211: Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~9 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1]

# Subckt 212: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1]

# Subckt 213: Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~5 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0]

# Subckt 214: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0]

# Subckt 215: Murax:murax|VexRiscv:system_cpu|Equal43~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal43~0

# Subckt 216: Murax:murax|_zz_7[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[15]

# Subckt 217: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[15] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15]

# Subckt 218: Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] \
    combout=Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0

# Subckt 219: Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0 \
    datad=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 \
    combout=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0

# Subckt 220: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15]

# Subckt 221: Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1

# Subckt 222: Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1 \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0 \
    datac=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    combout=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2

# Subckt 223: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15]

# Subckt 224: Murax:murax|Apb3Router:apb3Router_1|Selector17~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector17~0

# Subckt 225: Murax:murax|_zz_6[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~29 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[6]

# Subckt 226: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[6] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15

# Subckt 227: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6]

# Subckt 228: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0

# Subckt 229: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0 \
    datad=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1

# Subckt 230: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3

# Subckt 231: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15]

# Subckt 232: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4

# Subckt 233: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4 \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0 \
    datad=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5

# Subckt 234: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15]

# Subckt 235: Murax:murax|MuraxApb3Timer:system_timer|Selector4~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3

# Subckt 236: Murax:murax|MuraxApb3Timer:system_timer|Selector4~4_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4

# Subckt 237: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0

# Subckt 238: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2

# Subckt 239: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]

# Subckt 240: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3

# Subckt 241: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]

# Subckt 242: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0

# Subckt 243: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]

# Subckt 244: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1

# Subckt 245: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1]

# Subckt 246: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2

# Subckt 247: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2]

# Subckt 248: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3

# Subckt 249: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3]

# Subckt 250: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0

# Subckt 251: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1

# Subckt 252: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~3 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~7 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~6 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5

# Subckt 253: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~7 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~6 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    shareout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~11 \
    cout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~10 \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9

# Subckt 254: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13_I 
.subckt stratixiv_lcell_comb \
    sharein=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~11 \
    cin=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~10 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    sumout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13

# Subckt 255: Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0

# Subckt 256: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20]

# Subckt 257: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20]

# Subckt 258: Murax:murax|VexRiscv:system_cpu|Mux51~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux51~0

# Subckt 259: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux51~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20]

# Subckt 260: Murax:murax|VexRiscv:system_cpu|_zz_82[15]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[15]

# Subckt 261: Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[15] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1

# Subckt 262: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15]

# Subckt 263: Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[15] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5

# Subckt 264: Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[16] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6

# Subckt 265: Murax:murax|VexRiscv:system_cpu|Equal12~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal12~0

# Subckt 266: Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal12~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1]

# Subckt 267: Murax:murax|VexRiscv:system_cpu|Equal54~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal54~0

# Subckt 268: Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal54~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0]

# Subckt 269: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18]

# Subckt 270: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18]

# Subckt 271: Murax:murax|VexRiscv:system_cpu|Mux53~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux53~0

# Subckt 272: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux53~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18]

# Subckt 273: Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[18] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8

# Subckt 274: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19]

# Subckt 275: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19]

# Subckt 276: Murax:murax|VexRiscv:system_cpu|Mux52~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux52~0

# Subckt 277: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux52~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19]

# Subckt 278: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19

# Subckt 279: Murax:murax|VexRiscv:system_cpu|Selector79~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector79~0

# Subckt 280: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector79~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19]

# Subckt 281: Murax:murax|VexRiscv:system_cpu|Add2~77_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~74 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~78 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~77

# Subckt 282: Murax:murax|VexRiscv:system_cpu|Add2~81_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~78 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~82 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~81

# Subckt 283: Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70

# Subckt 284: Murax:murax|VexRiscv:system_cpu|Equal58~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal58~0

# Subckt 285: Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal58~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]

# Subckt 286: Murax:murax|VexRiscv:system_cpu|Equal59~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal59~0

# Subckt 287: Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal59~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0]

# Subckt 288: Murax:murax|VexRiscv:system_cpu|Mux20~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux20~0

# Subckt 289: Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux20~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~81 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71

# Subckt 290: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2

# Subckt 291: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]

# Subckt 292: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]

# Subckt 293: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19]

# Subckt 294: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13]

# Subckt 295: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13]

# Subckt 296: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12]

# Subckt 297: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12]

# Subckt 298: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10

# Subckt 299: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11

# Subckt 300: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40

# Subckt 301: Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[21] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1

# Subckt 302: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22]

# Subckt 303: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22]

# Subckt 304: Murax:murax|VexRiscv:system_cpu|Mux49~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux49~0

# Subckt 305: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux49~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22]

# Subckt 306: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22

# Subckt 307: Murax:murax|VexRiscv:system_cpu|Selector76~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector76~0

# Subckt 308: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector76~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22]

# Subckt 309: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21]

# Subckt 310: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21]

# Subckt 311: Murax:murax|VexRiscv:system_cpu|Mux50~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux50~0

# Subckt 312: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux50~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21]

# Subckt 313: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21

# Subckt 314: Murax:murax|VexRiscv:system_cpu|Selector77~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector77~0

# Subckt 315: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector77~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21]

# Subckt 316: Murax:murax|VexRiscv:system_cpu|Add2~85_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~82 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~86 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~85

# Subckt 317: Murax:murax|VexRiscv:system_cpu|Add2~89_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~86 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~90 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~89

# Subckt 318: Murax:murax|VexRiscv:system_cpu|Add2~93_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~90 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~94 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~93

# Subckt 319: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23]

# Subckt 320: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23]

# Subckt 321: Murax:murax|VexRiscv:system_cpu|Mux48~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux48~0

# Subckt 322: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux48~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23]

# Subckt 323: Murax:murax|VexRiscv:system_cpu|Add2~97_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~94 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~98 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~97

# Subckt 324: Murax:murax|VexRiscv:system_cpu|Selector7~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector7~0

# Subckt 325: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24]

# Subckt 326: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24]

# Subckt 327: Murax:murax|VexRiscv:system_cpu|Mux47~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux47~0

# Subckt 328: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux47~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24]

# Subckt 329: Murax:murax|VexRiscv:system_cpu|Add2~101_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~98 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~102 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~101

# Subckt 330: Murax:murax|VexRiscv:system_cpu|Mux15~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux15~0

# Subckt 331: Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[23] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3

# Subckt 332: Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[24] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4

# Subckt 333: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25

# Subckt 334: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25]

# Subckt 335: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25]

# Subckt 336: Murax:murax|VexRiscv:system_cpu|Mux46~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux46~0

# Subckt 337: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux46~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25]

# Subckt 338: Murax:murax|VexRiscv:system_cpu|Add2~105_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~102 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~106 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~105

# Subckt 339: Murax:murax|VexRiscv:system_cpu|Mux14~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux14~0

# Subckt 340: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26

# Subckt 341: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26]

# Subckt 342: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26]

# Subckt 343: Murax:murax|VexRiscv:system_cpu|Mux45~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux45~0

# Subckt 344: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux45~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26]

# Subckt 345: Murax:murax|VexRiscv:system_cpu|Add2~109_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~106 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~110 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~109

# Subckt 346: Murax:murax|VexRiscv:system_cpu|Mux13~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux13~0

# Subckt 347: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27

# Subckt 348: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27]

# Subckt 349: Murax:murax|VexRiscv:system_cpu|Add3~93_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~90 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~94 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~93

# Subckt 350: Murax:murax|VexRiscv:system_cpu|Add3~97_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~94 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~98 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~97

# Subckt 351: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~97 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]

# Subckt 352: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10

# Subckt 353: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27]

# Subckt 354: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27]

# Subckt 355: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31]

# Subckt 356: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26]

# Subckt 357: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26]

# Subckt 358: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25]

# Subckt 359: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25]

# Subckt 360: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24

# Subckt 361: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24]

# Subckt 362: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24]

# Subckt 363: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23

# Subckt 364: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23]

# Subckt 365: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23]

# Subckt 366: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22]

# Subckt 367: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22]

# Subckt 368: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21]

# Subckt 369: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21]

# Subckt 370: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20]

# Subckt 371: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20]

# Subckt 372: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19]

# Subckt 373: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19]

# Subckt 374: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5

# Subckt 375: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19]

# Subckt 376: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18

# Subckt 377: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18]

# Subckt 378: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18]

# Subckt 379: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6

# Subckt 380: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18]

# Subckt 381: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17]

# Subckt 382: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17]

# Subckt 383: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17]

# Subckt 384: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17]

# Subckt 385: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7

# Subckt 386: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17]

# Subckt 387: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16

# Subckt 388: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16]

# Subckt 389: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16]

# Subckt 390: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0

# Subckt 391: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16]

# Subckt 392: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15

# Subckt 393: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15]

# Subckt 394: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15]

# Subckt 395: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15]

# Subckt 396: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15]

# Subckt 397: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1

# Subckt 398: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15]

# Subckt 399: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14

# Subckt 400: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14]

# Subckt 401: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14]

# Subckt 402: Murax:murax|VexRiscv:system_cpu|Mux57~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux57~0

# Subckt 403: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux57~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14]

# Subckt 404: Murax:murax|VexRiscv:system_cpu|Selector84~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector84~0

# Subckt 405: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector84~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14]

# Subckt 406: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13

# Subckt 407: Murax:murax|VexRiscv:system_cpu|Selector85~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector85~0

# Subckt 408: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector85~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13]

# Subckt 409: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11]

# Subckt 410: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11]

# Subckt 411: Murax:murax|VexRiscv:system_cpu|Mux60~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux60~0

# Subckt 412: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux60~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11]

# Subckt 413: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11

# Subckt 414: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11]

# Subckt 415: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10

# Subckt 416: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10]

# Subckt 417: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13]

# Subckt 418: Murax:murax|VexRiscv:system_cpu|Selector2~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector2~0

# Subckt 419: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29]

# Subckt 420: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28]

# Subckt 421: Murax:murax|VexRiscv:system_cpu|Add3~101_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~98 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~102 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~101

# Subckt 422: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~101 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]

# Subckt 423: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19

# Subckt 424: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28

# Subckt 425: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28]

# Subckt 426: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28]

# Subckt 427: Murax:murax|VexRiscv:system_cpu|Mux43~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux43~0

# Subckt 428: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux43~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28]

# Subckt 429: Murax:murax|VexRiscv:system_cpu|Selector70~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Selector70~0

# Subckt 430: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector70~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28]

# Subckt 431: Murax:murax|VexRiscv:system_cpu|Add2~113_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~110 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~114 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~113

# Subckt 432: Murax:murax|VexRiscv:system_cpu|Add2~117_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~114 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~118 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~117

# Subckt 433: Murax:murax|VexRiscv:system_cpu|Mux11~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux11~0

# Subckt 434: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29

# Subckt 435: Murax:murax|VexRiscv:system_cpu|Selector69~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector69~0

# Subckt 436: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector69~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29]

# Subckt 437: Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52

# Subckt 438: Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux11~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~117 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53

# Subckt 439: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28]

# Subckt 440: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]

# Subckt 441: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28]

# Subckt 442: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31

# Subckt 443: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28

# Subckt 444: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28]

# Subckt 445: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28]

# Subckt 446: Murax:murax|VexRiscv:system_cpu|Add4~109_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~106 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~110 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~109

# Subckt 447: Murax:murax|VexRiscv:system_cpu|Add4~113_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~110 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~114 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~113

# Subckt 448: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~113 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28]

# Subckt 449: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO \
    datad=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1

# Subckt 450: Murax:murax|VexRiscv:system_cpu|Equal21~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal21~0

# Subckt 451: Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal21~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK

# Subckt 452: Murax:murax|VexRiscv:system_cpu|_zz_140~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_140~0

# Subckt 453: Murax:murax|VexRiscv:system_cpu|_zz_60~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_60~0

# Subckt 454: Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_60~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE

# Subckt 455: Murax:murax|VexRiscv:system_cpu|always6~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|always6~0

# Subckt 456: Murax:murax|VexRiscv:system_cpu|always6~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|VexRiscv:system_cpu|always6~1

# Subckt 457: Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|always6~1 \
    datae=Murax:murax|VexRiscv:system_cpu|always6~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0

# Subckt 458: Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_140~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK \
    datac=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    combout=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0

# Subckt 459: Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt

# Subckt 460: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal2~1 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|_zz_4 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0

# Subckt 461: Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 \
    datad=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd \
    datab=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0

# Subckt 462: Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd

# Subckt 463: Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt~I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt

# Subckt 464: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP

# Subckt 465: Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0

# Subckt 466: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30]

# Subckt 467: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29]

# Subckt 468: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28]

# Subckt 469: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27]

# Subckt 470: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25]

# Subckt 471: Murax:murax|VexRiscv:system_cpu|Equal50~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal50~0

# Subckt 472: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24]

# Subckt 473: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23]

# Subckt 474: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20]

# Subckt 475: Murax:murax|VexRiscv:system_cpu|Equal50~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal50~1

# Subckt 476: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22]

# Subckt 477: Murax:murax|VexRiscv:system_cpu|Equal51~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal51~0

# Subckt 478: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal51~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    datab=Murax:murax|VexRiscv:system_cpu|always6~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0

# Subckt 479: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE

# Subckt 480: Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0

# Subckt 481: Murax:murax|VexRiscv:system_cpu|Equal51~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Equal51~0 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal51~1

# Subckt 482: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Equal51~1 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP \
    datab=Murax:murax|VexRiscv:system_cpu|always6~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0

# Subckt 483: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP

# Subckt 484: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE

# Subckt 485: Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1

# Subckt 486: Murax:murax|VexRiscv:system_cpu|_zz_74~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_74~0

# Subckt 487: Murax:murax|VexRiscv:system_cpu|Equal53~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal53~0

# Subckt 488: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Equal53~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    datab=Murax:murax|VexRiscv:system_cpu|always6~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0

# Subckt 489: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7

# Subckt 490: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7]

# Subckt 491: Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0

# Subckt 492: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0

# Subckt 493: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE

# Subckt 494: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_74~0 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0

# Subckt 495: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE

# Subckt 496: Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE \
    dataa=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2

# Subckt 497: Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2 \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0 \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd \
    datab=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    combout=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0

# Subckt 498: Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0 \
    datad=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_140~0 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    combout=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3

# Subckt 499: Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1 \
    combout=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0

# Subckt 500: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_74~0 \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2

# Subckt 501: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2 \
    datae=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3

# Subckt 502: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28]

# Subckt 503: Murax:murax|VexRiscv:system_cpu|Add3~105_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~102 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~106 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~105

# Subckt 504: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~105 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]

# Subckt 505: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20

# Subckt 506: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29]

# Subckt 507: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29]

# Subckt 508: Murax:murax|VexRiscv:system_cpu|Add4~117_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~114 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~118 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~117

# Subckt 509: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~117 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29]

# Subckt 510: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29]

# Subckt 511: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29]

# Subckt 512: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29]

# Subckt 513: Murax:murax|VexRiscv:system_cpu|Mux42~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux42~0

# Subckt 514: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux42~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29]

# Subckt 515: Murax:murax|VexRiscv:system_cpu|Add2~121_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~118 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~122 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~121

# Subckt 516: Murax:murax|VexRiscv:system_cpu|Mux10~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux10~0

# Subckt 517: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30

# Subckt 518: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30]

# Subckt 519: Murax:murax|VexRiscv:system_cpu|Add3~109_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~106 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~110 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~109

# Subckt 520: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~109 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]

# Subckt 521: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8

# Subckt 522: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30]

# Subckt 523: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30]

# Subckt 524: Murax:murax|VexRiscv:system_cpu|Add4~121_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~118 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~122 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~121

# Subckt 525: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~121 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30]

# Subckt 526: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30]

# Subckt 527: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30]

# Subckt 528: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30]

# Subckt 529: Murax:murax|VexRiscv:system_cpu|Mux41~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux41~0

# Subckt 530: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux41~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30]

# Subckt 531: Murax:murax|VexRiscv:system_cpu|Mux9~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux9~0

# Subckt 532: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31

# Subckt 533: Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring~I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring

# Subckt 534: Murax:murax|VexRiscv:system_cpu|Add3~113_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~110 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~113

# Subckt 535: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~113 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]

# Subckt 536: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31]

# Subckt 537: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31]

# Subckt 538: Murax:murax|VexRiscv:system_cpu|Add4~125_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~122 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~125

# Subckt 539: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~125 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31]

# Subckt 540: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0_I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0

# Subckt 541: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]

# Subckt 542: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_74~0 \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14

# Subckt 543: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2 \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15

# Subckt 544: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31]

# Subckt 545: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0_I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0

# Subckt 546: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]

# Subckt 547: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31]

# Subckt 548: Murax:murax|VexRiscv:system_cpu|Mux40~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux40~0

# Subckt 549: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux40~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31]

# Subckt 550: Murax:murax|VexRiscv:system_cpu|Add2~125_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~122 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~126 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~125

# Subckt 551: Murax:murax|VexRiscv:system_cpu|Add2~129_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~126 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~129

# Subckt 552: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45

# Subckt 553: Murax:murax|VexRiscv:system_cpu|_zz_141~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_141~0

# Subckt 554: Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal0~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29

# Subckt 555: Murax:murax|VexRiscv:system_cpu|Mux8~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux8~0

# Subckt 556: Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4

# Subckt 557: Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46

# Subckt 558: Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~129 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47

# Subckt 559: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31]

# Subckt 560: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]

# Subckt 561: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31]

# Subckt 562: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28

# Subckt 563: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31

# Subckt 564: Murax:murax|VexRiscv:system_cpu|Selector67~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Selector67~0

# Subckt 565: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector67~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31]

# Subckt 566: Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48

# Subckt 567: Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux9~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~125 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49

# Subckt 568: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30]

# Subckt 569: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]

# Subckt 570: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30]

# Subckt 571: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29

# Subckt 572: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30

# Subckt 573: Murax:murax|VexRiscv:system_cpu|Selector68~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector68~0

# Subckt 574: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector68~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30]

# Subckt 575: Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50

# Subckt 576: Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux10~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~121 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51

# Subckt 577: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29]

# Subckt 578: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]

# Subckt 579: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29]

# Subckt 580: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30

# Subckt 581: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29

# Subckt 582: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29]

# Subckt 583: Murax:murax|_zz_7[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector2~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[29]

# Subckt 584: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[29] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29]

# Subckt 585: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29]

# Subckt 586: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29]

# Subckt 587: Murax:murax|Apb3Router:apb3Router_1|Selector3~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector3~0

# Subckt 588: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector3~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29]

# Subckt 589: Murax:murax|_zz_6[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~117 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[28]

# Subckt 590: Murax:murax|_zz_6[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~121 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[29]

# Subckt 591: Murax:murax|Equal1~5_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] \
    datad=Murax:murax|_zz_6[29] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] \
    datab=Murax:murax|_zz_6[28] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~5

# Subckt 592: Murax:murax|_zz_6[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~57 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[13]

# Subckt 593: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] \
    datab=Murax:murax|_zz_6[13] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7

# Subckt 594: Murax:murax|_zz_6[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~61 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[14]

# Subckt 595: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] \
    datab=Murax:murax|_zz_6[14] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8

# Subckt 596: Murax:murax|VexRiscv:system_cpu|Mux56~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux56~0

# Subckt 597: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux56~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15]

# Subckt 598: Murax:murax|VexRiscv:system_cpu|Selector83~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector83~0

# Subckt 599: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector83~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15]

# Subckt 600: Murax:murax|VexRiscv:system_cpu|Add2~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~58 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~62 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~61

# Subckt 601: Murax:murax|VexRiscv:system_cpu|Add2~65_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~62 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~66 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~65

# Subckt 602: Murax:murax|_zz_6[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~65 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[15]

# Subckt 603: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] \
    datab=Murax:murax|_zz_6[15] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9

# Subckt 604: Murax:murax|_zz_6[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~77 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[18]

# Subckt 605: Murax:murax|_zz_6[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~81 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[19]

# Subckt 606: Murax:murax|Equal1~6_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] \
    datad=Murax:murax|_zz_6[19] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] \
    datab=Murax:murax|_zz_6[18] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~6

# Subckt 607: Murax:murax|Equal1~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] \
    datad=Murax:murax|_zz_6[16] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] \
    datab=Murax:murax|_zz_6[17] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~7

# Subckt 608: Murax:murax|Equal1~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Equal1~7 \
    datae=Murax:murax|Equal1~6 \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 \
    combout=Murax:murax|Equal1~8

# Subckt 609: Murax:murax|MuraxSimpleBusRam:system_ram|always1~3_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~3

# Subckt 610: Murax:murax|_zz_8[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_8[1]

# Subckt 611: Murax:murax|_zz_8[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_8[0]

# Subckt 612: Murax:murax|MuraxSimpleBusRam:system_ram|always1~7_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|_zz_8[0] \
    datac=Murax:murax|_zz_8[1] \
    datab=Murax:murax|_zz_6[1] \
    dataa=Murax:murax|_zz_6[0] \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~7

# Subckt 613: Murax:murax|MuraxSimpleBusRam:system_ram|always1~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusRam:system_ram|always1~7 \
    datae=Murax:murax|MuraxSimpleBusRam:system_ram|always1~3 \
    datad=Murax:murax|Equal1~8 \
    datac=Murax:murax|Equal1~5 \
    datab=Murax:murax|Equal1~4 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8

# Subckt 614: Murax:murax|_zz_12~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal1~9 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|_zz_12~0

# Subckt 615: Murax:murax|_zz_6[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~37 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[8]

# Subckt 616: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[8] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17

# Subckt 617: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8

# Subckt 618: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8]

# Subckt 619: Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33

# Subckt 620: Murax:murax|VexRiscv:system_cpu|Mux30~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux30~0

# Subckt 621: Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux30~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~41 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34

# Subckt 622: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9]

# Subckt 623: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]

# Subckt 624: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9]

# Subckt 625: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25]

# Subckt 626: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15

# Subckt 627: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21

# Subckt 628: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9

# Subckt 629: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9]

# Subckt 630: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5]

# Subckt 631: Murax:murax|VexRiscv:system_cpu|Add2~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~18 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~22 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~21

# Subckt 632: Murax:murax|VexRiscv:system_cpu|Add2~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~22 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~26 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~25

# Subckt 633: Murax:murax|VexRiscv:system_cpu|Add2~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~26 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~30 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~29

# Subckt 634: Murax:murax|VexRiscv:system_cpu|Add2~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~30 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~34 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~33

# Subckt 635: Murax:murax|VexRiscv:system_cpu|Add2~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~34 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~38 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~37

# Subckt 636: Murax:murax|VexRiscv:system_cpu|Add2~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~38 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~42 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~41

# Subckt 637: Murax:murax|_zz_6[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~41 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[9]

# Subckt 638: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[9] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18

# Subckt 639: Murax:murax|_zz_6[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~45 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[10]

# Subckt 640: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[10] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19

# Subckt 641: Murax:murax|VexRiscv:system_cpu|Add2~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~46 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~50 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~49

# Subckt 642: Murax:murax|_zz_6[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~49 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[11]

# Subckt 643: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[11] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20

# Subckt 644: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[29] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5

# Subckt 645: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24

# Subckt 646: Murax:murax|VexRiscv:system_cpu|_zz_82[29]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[29]

# Subckt 647: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[29] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29]

# Subckt 648: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9

# Subckt 649: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9]

# Subckt 650: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9]

# Subckt 651: Murax:murax|VexRiscv:system_cpu|Mux62~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux62~0

# Subckt 652: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9]

# Subckt 653: Murax:murax|VexRiscv:system_cpu|Add2~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~42 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~46 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~45

# Subckt 654: Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] \
    datae=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18

# Subckt 655: Murax:murax|VexRiscv:system_cpu|Mux29~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux29~0

# Subckt 656: Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux29~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~45 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19

# Subckt 657: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10]

# Subckt 658: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]

# Subckt 659: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10]

# Subckt 660: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26]

# Subckt 661: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20

# Subckt 662: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10

# Subckt 663: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10]

# Subckt 664: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10]

# Subckt 665: Murax:murax|VexRiscv:system_cpu|Mux61~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux61~0

# Subckt 666: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux61~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10]

# Subckt 667: Murax:murax|VexRiscv:system_cpu|Add2~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~50 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~54 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~53

# Subckt 668: Murax:murax|VexRiscv:system_cpu|Add2~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~54 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~58 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~57

# Subckt 669: Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37

# Subckt 670: Murax:murax|VexRiscv:system_cpu|Mux26~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux26~0

# Subckt 671: Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux26~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~57 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38

# Subckt 672: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13]

# Subckt 673: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]

# Subckt 674: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13]

# Subckt 675: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17

# Subckt 676: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13

# Subckt 677: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13]

# Subckt 678: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13]

# Subckt 679: Murax:murax|VexRiscv:system_cpu|Mux58~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux58~0

# Subckt 680: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux58~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13]

# Subckt 681: Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43

# Subckt 682: Murax:murax|VexRiscv:system_cpu|Mux25~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux25~0

# Subckt 683: Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux25~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~61 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44

# Subckt 684: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14]

# Subckt 685: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]

# Subckt 686: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14]

# Subckt 687: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16

# Subckt 688: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14

# Subckt 689: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14]

# Subckt 690: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14]

# Subckt 691: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2

# Subckt 692: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13]

# Subckt 693: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13]

# Subckt 694: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3

# Subckt 695: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12]

# Subckt 696: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12]

# Subckt 697: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12]

# Subckt 698: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12]

# Subckt 699: Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4

# Subckt 700: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11]

# Subckt 701: Murax:murax|VexRiscv:system_cpu|Selector96~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector96~0

# Subckt 702: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11]

# Subckt 703: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10]

# Subckt 704: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10]

# Subckt 705: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9]

# Subckt 706: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9]

# Subckt 707: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8]

# Subckt 708: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8]

# Subckt 709: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8]

# Subckt 710: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8]

# Subckt 711: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7]

# Subckt 712: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7]

# Subckt 713: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7]

# Subckt 714: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7]

# Subckt 715: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6]

# Subckt 716: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6]

# Subckt 717: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5]

# Subckt 718: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5]

# Subckt 719: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5]

# Subckt 720: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4]

# Subckt 721: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4]

# Subckt 722: Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3

# Subckt 723: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3]

# Subckt 724: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3]

# Subckt 725: Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2

# Subckt 726: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2

# Subckt 727: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2]

# Subckt 728: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2]

# Subckt 729: Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1

# Subckt 730: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1]

# Subckt 731: Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0

# Subckt 732: Murax:murax|VexRiscv:system_cpu|Equal75~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~0

# Subckt 733: Murax:murax|VexRiscv:system_cpu|Equal24~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal24~0

# Subckt 734: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal24~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED

# Subckt 735: Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0

# Subckt 736: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27

# Subckt 737: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datac=Murax:murax|VexRiscv:system_cpu|Add2~5 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28

# Subckt 738: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0]

# Subckt 739: Murax:murax|VexRiscv:system_cpu|Mux39~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux39~0

# Subckt 740: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] \
    datac=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30

# Subckt 741: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29 \
    datad=Murax:murax|VexRiscv:system_cpu|Mux39~0 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31

# Subckt 742: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~129 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal75~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32

# Subckt 743: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0]

# Subckt 744: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]

# Subckt 745: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16]

# Subckt 746: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24]

# Subckt 747: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4

# Subckt 748: Murax:murax|Apb3Router:apb3Router_1|Selector31~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~0

# Subckt 749: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0]

# Subckt 750: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0]

# Subckt 751: Murax:murax|Apb3Router:apb3Router_1|Selector32~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~0

# Subckt 752: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick

# Subckt 753: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0~I 
.subckt dffeas \
    d=io_uart_rxd \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0

# Subckt 754: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1

# Subckt 755: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0_I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0

# Subckt 756: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1

# Subckt 757: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2

# Subckt 758: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0

# Subckt 759: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value

# Subckt 760: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0

# Subckt 761: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0

# Subckt 762: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2]

# Subckt 763: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0

# Subckt 764: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0

# Subckt 765: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010

# Subckt 766: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0

# Subckt 767: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16

# Subckt 768: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0

# Subckt 769: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100

# Subckt 770: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0

# Subckt 771: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1

# Subckt 772: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000

# Subckt 773: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1

# Subckt 774: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0

# Subckt 775: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0]

# Subckt 776: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2

# Subckt 777: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2]

# Subckt 778: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1

# Subckt 779: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1]

# Subckt 780: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0

# Subckt 781: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0

# Subckt 782: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001

# Subckt 783: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0

# Subckt 784: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0]

# Subckt 785: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0

# Subckt 786: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0 \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1]

# Subckt 787: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2

# Subckt 788: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9

# Subckt 789: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]

# Subckt 790: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0

# Subckt 791: Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0

# Subckt 792: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8

# Subckt 793: Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0]

# Subckt 794: Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0

# Subckt 795: Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1

# Subckt 796: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6

# Subckt 797: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15]

# Subckt 798: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~2 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1

# Subckt 799: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0

# Subckt 800: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0]

# Subckt 801: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~2 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~6 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5

# Subckt 802: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1]

# Subckt 803: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~6 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~10 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9

# Subckt 804: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2]

# Subckt 805: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~10 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~14 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13

# Subckt 806: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3]

# Subckt 807: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~14 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~18 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17

# Subckt 808: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4]

# Subckt 809: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~18 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~22 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21

# Subckt 810: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5]

# Subckt 811: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~22 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~26 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25

# Subckt 812: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6]

# Subckt 813: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~26 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~30 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29

# Subckt 814: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7]

# Subckt 815: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~30 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~34 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33

# Subckt 816: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8]

# Subckt 817: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~34 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~38 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37

# Subckt 818: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9]

# Subckt 819: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~38 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~42 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41

# Subckt 820: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10]

# Subckt 821: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~42 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~46 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45

# Subckt 822: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11]

# Subckt 823: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~46 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~50 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49

# Subckt 824: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12]

# Subckt 825: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~50 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~54 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53

# Subckt 826: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13]

# Subckt 827: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~54 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~58 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57

# Subckt 828: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14]

# Subckt 829: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~58 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15] \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61

# Subckt 830: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15]

# Subckt 831: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0

# Subckt 832: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13]

# Subckt 833: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14]

# Subckt 834: Murax:murax|_zz_7[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[14]

# Subckt 835: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[14] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14]

# Subckt 836: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14]

# Subckt 837: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12

# Subckt 838: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12]

# Subckt 839: Murax:murax|_zz_7[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[12]

# Subckt 840: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[12] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12]

# Subckt 841: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12]

# Subckt 842: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1

# Subckt 843: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9]

# Subckt 844: Murax:murax|_zz_7[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[9]

# Subckt 845: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[9] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9]

# Subckt 846: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9]

# Subckt 847: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10]

# Subckt 848: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11]

# Subckt 849: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2

# Subckt 850: Murax:murax|_zz_7[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[6]

# Subckt 851: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[6] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6]

# Subckt 852: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6]

# Subckt 853: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7]

# Subckt 854: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8]

# Subckt 855: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3

# Subckt 856: Murax:murax|_zz_7[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[2]

# Subckt 857: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[2] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2]

# Subckt 858: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2]

# Subckt 859: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0]

# Subckt 860: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1]

# Subckt 861: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4

# Subckt 862: Murax:murax|_zz_7[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[3]

# Subckt 863: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[3] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3]

# Subckt 864: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3]

# Subckt 865: Murax:murax|_zz_7[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[4]

# Subckt 866: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[4] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4]

# Subckt 867: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4]

# Subckt 868: Murax:murax|_zz_7[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[5]

# Subckt 869: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[5] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5]

# Subckt 870: Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5]

# Subckt 871: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5

# Subckt 872: Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5 \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6

# Subckt 873: Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1]

# Subckt 874: Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0]

# Subckt 875: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0

# Subckt 876: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull

# Subckt 877: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0

# Subckt 878: Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0

# Subckt 879: Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0]

# Subckt 880: Murax:murax|Apb3Router:apb3Router_1|Selector32~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~1

# Subckt 881: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0]

# Subckt 882: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0]

# Subckt 883: Murax:murax|Apb3Router:apb3Router_1|Selector32~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector32~1 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~4

# Subckt 884: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7

# Subckt 885: Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0]

# Subckt 886: Murax:murax|Apb3Router:apb3Router_1|Selector32~5_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~5

# Subckt 887: Murax:murax|Apb3Router:apb3Router_1|Selector32~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector32~5 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector32~4 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector16~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~6

# Subckt 888: Murax:murax|Apb3Router:apb3Router_1|Selector32~7_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~7

# Subckt 889: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~2 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1

# Subckt 890: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0]

# Subckt 891: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~2 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1

# Subckt 892: Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0

# Subckt 893: Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1]

# Subckt 894: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0

# Subckt 895: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0]

# Subckt 896: Murax:murax|Apb3Router:apb3Router_1|Selector32~8_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~8

# Subckt 897: Murax:murax|Apb3Router:apb3Router_1|Selector32~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector32~8 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector32~7 \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector32~6 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~2

# Subckt 898: Murax:murax|Apb3Router:apb3Router_1|Selector32~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector32~2 \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector32~0 \
    datac=sw[0] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector31~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector32~3

# Subckt 899: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector32~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]

# Subckt 900: Murax:murax|MuraxSimpleBusRam:system_ram|always1~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 \
    dataa=Murax:murax|_zz_6[1] \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~0

# Subckt 901: Murax:murax|MuraxSimpleBusRam:system_ram|always1~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusRam:system_ram|always1~0 \
    datae=Murax:murax|Equal1~9 \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    datab=Murax:murax|_zz_6[0] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1

# Subckt 902: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[0] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0

# Subckt 903: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31

# Subckt 904: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0]

# Subckt 905: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8]

# Subckt 906: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8

# Subckt 907: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9

# Subckt 908: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0

# Subckt 909: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0]

# Subckt 910: Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0]

# Subckt 911: Murax:murax|VexRiscv:system_cpu|Add4~1_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~2 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~1

# Subckt 912: Murax:murax|VexRiscv:system_cpu|Add4~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~2 \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~6 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~5

# Subckt 913: Murax:murax|VexRiscv:system_cpu|Add4~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~6 \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~10 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~9

# Subckt 914: Murax:murax|VexRiscv:system_cpu|Add4~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~10 \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~14 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~13

# Subckt 915: Murax:murax|VexRiscv:system_cpu|Add4~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~14 \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~18 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~17

# Subckt 916: Murax:murax|VexRiscv:system_cpu|Add4~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~18 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~22 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~21

# Subckt 917: Murax:murax|VexRiscv:system_cpu|Add4~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~22 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~26 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~25

# Subckt 918: Murax:murax|VexRiscv:system_cpu|Add4~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~26 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~30 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~29

# Subckt 919: Murax:murax|VexRiscv:system_cpu|Add4~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~30 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~34 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~33

# Subckt 920: Murax:murax|VexRiscv:system_cpu|Add4~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~34 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~38 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~37

# Subckt 921: Murax:murax|VexRiscv:system_cpu|Add4~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~38 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~42 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~41

# Subckt 922: Murax:murax|VexRiscv:system_cpu|Add4~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~42 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11] \
    datad=Murax:murax|VexRiscv:system_cpu|Selector96~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~46 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~45

# Subckt 923: Murax:murax|VexRiscv:system_cpu|Add4~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~46 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~50 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~49

# Subckt 924: Murax:murax|VexRiscv:system_cpu|Add4~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~50 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~54 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~53

# Subckt 925: Murax:murax|VexRiscv:system_cpu|Add4~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~54 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~58 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~57

# Subckt 926: Murax:murax|VexRiscv:system_cpu|Add4~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~58 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~62 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~61

# Subckt 927: Murax:murax|VexRiscv:system_cpu|Add4~65_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~62 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~66 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~65

# Subckt 928: Murax:murax|VexRiscv:system_cpu|Add4~69_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~66 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~70 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~69

# Subckt 929: Murax:murax|VexRiscv:system_cpu|Add4~73_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~70 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~74 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~73

# Subckt 930: Murax:murax|VexRiscv:system_cpu|Add4~77_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~74 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~78 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~77

# Subckt 931: Murax:murax|VexRiscv:system_cpu|Add4~81_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~78 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~82 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~81

# Subckt 932: Murax:murax|VexRiscv:system_cpu|Add4~85_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~82 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~86 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~85

# Subckt 933: Murax:murax|VexRiscv:system_cpu|Add4~89_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~86 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~90 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~89

# Subckt 934: Murax:murax|VexRiscv:system_cpu|Add4~93_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~90 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~94 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~93

# Subckt 935: Murax:murax|VexRiscv:system_cpu|Add4~97_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~94 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~98 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~97

# Subckt 936: Murax:murax|VexRiscv:system_cpu|Add4~101_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~98 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~102 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~101

# Subckt 937: Murax:murax|VexRiscv:system_cpu|Add4~105_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add4~102 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    cout=Murax:murax|VexRiscv:system_cpu|Add4~106 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add4~105

# Subckt 938: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~109 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27]

# Subckt 939: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27]

# Subckt 940: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27]

# Subckt 941: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27]

# Subckt 942: Murax:murax|VexRiscv:system_cpu|Mux44~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux44~0

# Subckt 943: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux44~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27]

# Subckt 944: Murax:murax|VexRiscv:system_cpu|Mux12~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux12~0

# Subckt 945: Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54

# Subckt 946: Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux12~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~113 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55

# Subckt 947: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27]

# Subckt 948: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]

# Subckt 949: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27]

# Subckt 950: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32

# Subckt 951: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27

# Subckt 952: Murax:murax|VexRiscv:system_cpu|Selector71~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Selector71~0

# Subckt 953: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector71~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27]

# Subckt 954: Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56

# Subckt 955: Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux13~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~109 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57

# Subckt 956: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26]

# Subckt 957: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]

# Subckt 958: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33

# Subckt 959: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26

# Subckt 960: Murax:murax|VexRiscv:system_cpu|Selector72~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Selector72~0

# Subckt 961: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector72~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26]

# Subckt 962: Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58

# Subckt 963: Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux14~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~105 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59

# Subckt 964: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25]

# Subckt 965: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]

# Subckt 966: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34

# Subckt 967: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25

# Subckt 968: Murax:murax|VexRiscv:system_cpu|Selector73~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Selector73~0

# Subckt 969: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector73~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25]

# Subckt 970: Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60

# Subckt 971: Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60 \
    datae=Murax:murax|VexRiscv:system_cpu|Mux15~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~101 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61

# Subckt 972: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24]

# Subckt 973: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]

# Subckt 974: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35

# Subckt 975: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24

# Subckt 976: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24]

# Subckt 977: Murax:murax|_zz_7[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector7~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[24]

# Subckt 978: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[24] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24]

# Subckt 979: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24]

# Subckt 980: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24]

# Subckt 981: Murax:murax|Apb3Router:apb3Router_1|Selector8~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24] \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector8~0

# Subckt 982: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector8~0 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24]

# Subckt 983: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[24] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0

# Subckt 984: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12

# Subckt 985: Murax:murax|VexRiscv:system_cpu|_zz_82[24]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[24]

# Subckt 986: Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[24] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5

# Subckt 987: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24]

# Subckt 988: Murax:murax|VexRiscv:system_cpu|Selector74~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector74~0

# Subckt 989: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector74~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24]

# Subckt 990: Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62

# Subckt 991: Murax:murax|VexRiscv:system_cpu|Mux16~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux16~0

# Subckt 992: Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux16~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~97 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63

# Subckt 993: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23]

# Subckt 994: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]

# Subckt 995: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23]

# Subckt 996: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36

# Subckt 997: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23

# Subckt 998: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23]

# Subckt 999: Murax:murax|_zz_7[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[23]

# Subckt 1000: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[23] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23]

# Subckt 1001: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23]

# Subckt 1002: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23]

# Subckt 1003: Murax:murax|Apb3Router:apb3Router_1|Selector9~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector9~0

# Subckt 1004: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector9~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23]

# Subckt 1005: Murax:murax|MuraxSimpleBusRam:system_ram|always1~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|_zz_8[0] \
    datac=Murax:murax|_zz_8[1] \
    datab=Murax:murax|_zz_6[1] \
    dataa=Murax:murax|_zz_6[0] \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~2

# Subckt 1006: Murax:murax|MuraxSimpleBusRam:system_ram|always1~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusRam:system_ram|always1~3 \
    datae=Murax:murax|MuraxSimpleBusRam:system_ram|always1~2 \
    datad=Murax:murax|Equal1~8 \
    datac=Murax:murax|Equal1~5 \
    datab=Murax:murax|Equal1~4 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4

# Subckt 1007: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[23] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7

# Subckt 1008: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16

# Subckt 1009: Murax:murax|VexRiscv:system_cpu|_zz_82[23]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[23]

# Subckt 1010: Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9

# Subckt 1011: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23]

# Subckt 1012: Murax:murax|VexRiscv:system_cpu|Selector75~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector75~0

# Subckt 1013: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector75~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23]

# Subckt 1014: Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66

# Subckt 1015: Murax:murax|VexRiscv:system_cpu|Mux18~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux18~0

# Subckt 1016: Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux18~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~89 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67

# Subckt 1017: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21]

# Subckt 1018: Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64

# Subckt 1019: Murax:murax|VexRiscv:system_cpu|Mux17~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux17~0

# Subckt 1020: Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux17~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~93 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65

# Subckt 1021: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22]

# Subckt 1022: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]

# Subckt 1023: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22]

# Subckt 1024: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37

# Subckt 1025: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22

# Subckt 1026: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22]

# Subckt 1027: Murax:murax|_zz_7[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[22]

# Subckt 1028: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[22] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22]

# Subckt 1029: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22]

# Subckt 1030: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22]

# Subckt 1031: Murax:murax|Apb3Router:apb3Router_1|Selector10~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector10~0

# Subckt 1032: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector10~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22]

# Subckt 1033: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[22] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6

# Subckt 1034: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15

# Subckt 1035: Murax:murax|VexRiscv:system_cpu|_zz_82[22]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[22]

# Subckt 1036: Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[22] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8

# Subckt 1037: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22]

# Subckt 1038: Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[22] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2

# Subckt 1039: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19

# Subckt 1040: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19]

# Subckt 1041: Murax:murax|_zz_7[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[19]

# Subckt 1042: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[19] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19]

# Subckt 1043: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19]

# Subckt 1044: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19]

# Subckt 1045: Murax:murax|Apb3Router:apb3Router_1|Selector13~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector13~0

# Subckt 1046: Murax:murax|Apb3Router:apb3Router_1|Selector13~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector13~0 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector13~1

# Subckt 1047: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector13~1 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19]

# Subckt 1048: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[19] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3

# Subckt 1049: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2

# Subckt 1050: Murax:murax|VexRiscv:system_cpu|_zz_82[19]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[19]

# Subckt 1051: Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[19] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0

# Subckt 1052: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19]

# Subckt 1053: Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[19] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9

# Subckt 1054: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17

# Subckt 1055: Murax:murax|VexRiscv:system_cpu|Selector81~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector81~0

# Subckt 1056: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector81~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17]

# Subckt 1057: Murax:murax|VexRiscv:system_cpu|Add2~69_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~66 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~70 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~69

# Subckt 1058: Murax:murax|VexRiscv:system_cpu|Add2~73_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~70 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~74 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~73

# Subckt 1059: Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72

# Subckt 1060: Murax:murax|VexRiscv:system_cpu|Mux21~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux21~0

# Subckt 1061: Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux21~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~77 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73

# Subckt 1062: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18]

# Subckt 1063: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]

# Subckt 1064: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18]

# Subckt 1065: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41

# Subckt 1066: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18

# Subckt 1067: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18]

# Subckt 1068: Murax:murax|_zz_7[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[18]

# Subckt 1069: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[18] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18]

# Subckt 1070: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18]

# Subckt 1071: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18]

# Subckt 1072: Murax:murax|Apb3Router:apb3Router_1|Selector14~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector14~0

# Subckt 1073: Murax:murax|Apb3Router:apb3Router_1|Selector14~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector14~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector14~1

# Subckt 1074: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector14~1 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18]

# Subckt 1075: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[18] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2

# Subckt 1076: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6

# Subckt 1077: Murax:murax|VexRiscv:system_cpu|_zz_82[18]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[18]

# Subckt 1078: Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4

# Subckt 1079: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18]

# Subckt 1080: Murax:murax|VexRiscv:system_cpu|Selector80~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector80~0

# Subckt 1081: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector80~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18]

# Subckt 1082: Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39

# Subckt 1083: Murax:murax|VexRiscv:system_cpu|Mux23~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux23~0

# Subckt 1084: Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux23~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~69 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40

# Subckt 1085: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16]

# Subckt 1086: Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74

# Subckt 1087: Murax:murax|VexRiscv:system_cpu|Mux22~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux22~0

# Subckt 1088: Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux22~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~73 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75

# Subckt 1089: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17]

# Subckt 1090: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]

# Subckt 1091: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17]

# Subckt 1092: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42

# Subckt 1093: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17

# Subckt 1094: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17]

# Subckt 1095: Murax:murax|_zz_7[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[17]

# Subckt 1096: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[17] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17]

# Subckt 1097: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17]

# Subckt 1098: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17]

# Subckt 1099: Murax:murax|Apb3Router:apb3Router_1|Selector15~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17] \
    datab=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector15~1

# Subckt 1100: Murax:murax|Apb3Router:apb3Router_1|Selector15~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector15~1 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector15~2

# Subckt 1101: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector15~2 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17]

# Subckt 1102: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[17] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1

# Subckt 1103: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5

# Subckt 1104: Murax:murax|VexRiscv:system_cpu|_zz_82[17]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[17]

# Subckt 1105: Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3

# Subckt 1106: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17]

# Subckt 1107: Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[17] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7

# Subckt 1108: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20

# Subckt 1109: Murax:murax|VexRiscv:system_cpu|Selector78~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector78~0

# Subckt 1110: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector78~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20]

# Subckt 1111: Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68

# Subckt 1112: Murax:murax|VexRiscv:system_cpu|Mux19~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux19~0

# Subckt 1113: Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux19~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~85 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69

# Subckt 1114: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20]

# Subckt 1115: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]

# Subckt 1116: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20]

# Subckt 1117: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39

# Subckt 1118: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20

# Subckt 1119: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20]

# Subckt 1120: Murax:murax|_zz_7[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[20]

# Subckt 1121: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[20] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20]

# Subckt 1122: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20]

# Subckt 1123: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20]

# Subckt 1124: Murax:murax|Apb3Router:apb3Router_1|Selector12~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector12~0

# Subckt 1125: Murax:murax|Apb3Router:apb3Router_1|Selector12~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector12~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector12~1

# Subckt 1126: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector12~1 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20]

# Subckt 1127: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[20] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4

# Subckt 1128: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13

# Subckt 1129: Murax:murax|VexRiscv:system_cpu|_zz_82[20]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[20]

# Subckt 1130: Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[20] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6

# Subckt 1131: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20]

# Subckt 1132: Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_82[20] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0

# Subckt 1133: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5

# Subckt 1134: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5]

# Subckt 1135: Murax:murax|_zz_7[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[13]

# Subckt 1136: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[13] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13]

# Subckt 1137: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13]

# Subckt 1138: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14]

# Subckt 1139: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12]

# Subckt 1140: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1

# Subckt 1141: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9]

# Subckt 1142: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10]

# Subckt 1143: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11]

# Subckt 1144: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2

# Subckt 1145: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6]

# Subckt 1146: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7]

# Subckt 1147: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8]

# Subckt 1148: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3

# Subckt 1149: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2]

# Subckt 1150: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1]

# Subckt 1151: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4

# Subckt 1152: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3]

# Subckt 1153: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4]

# Subckt 1154: Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5]

# Subckt 1155: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5

# Subckt 1156: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5 \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6

# Subckt 1157: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~2 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~6 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5

# Subckt 1158: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1]

# Subckt 1159: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~6 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~10 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9

# Subckt 1160: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2]

# Subckt 1161: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~10 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~14 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13

# Subckt 1162: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3]

# Subckt 1163: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~14 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~18 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17

# Subckt 1164: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4]

# Subckt 1165: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~18 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~22 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21

# Subckt 1166: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]

# Subckt 1167: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~22 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~26 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25

# Subckt 1168: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6]

# Subckt 1169: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~26 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~30 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29

# Subckt 1170: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7]

# Subckt 1171: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~30 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~34 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33

# Subckt 1172: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8]

# Subckt 1173: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~34 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~38 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37

# Subckt 1174: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9]

# Subckt 1175: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~38 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~42 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41

# Subckt 1176: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10]

# Subckt 1177: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~42 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~46 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45

# Subckt 1178: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11]

# Subckt 1179: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~46 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~50 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49

# Subckt 1180: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12]

# Subckt 1181: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~50 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~54 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53

# Subckt 1182: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13]

# Subckt 1183: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~54 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~58 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57

# Subckt 1184: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14]

# Subckt 1185: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~58 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61

# Subckt 1186: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15]

# Subckt 1187: Murax:murax|Apb3Router:apb3Router_1|Selector17~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector17~1

# Subckt 1188: Murax:murax|Apb3Router:apb3Router_1|Selector17~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector17~1 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector17~2

# Subckt 1189: Murax:murax|Apb3Router:apb3Router_1|Selector17~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector17~2 \
    datae=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datad=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector17~0 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    dataa=sw[15] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector17~3

# Subckt 1190: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector17~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15]

# Subckt 1191: Murax:murax|MuraxSimpleBusRam:system_ram|always1~5_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_8[0] \
    datab=Murax:murax|_zz_8[1] \
    dataa=Murax:murax|_zz_6[0] \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~5

# Subckt 1192: Murax:murax|MuraxSimpleBusRam:system_ram|always1~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusRam:system_ram|always1~0 \
    datae=Murax:murax|MuraxSimpleBusRam:system_ram|always1~5 \
    datad=Murax:murax|Equal1~9 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6

# Subckt 1193: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[15] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7

# Subckt 1194: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3

# Subckt 1195: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15]

# Subckt 1196: Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0

# Subckt 1197: Murax:murax|VexRiscv:system_cpu|_zz_88[16]~I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_88[16]

# Subckt 1198: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]

# Subckt 1199: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21]

# Subckt 1200: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38

# Subckt 1201: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21

# Subckt 1202: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21]

# Subckt 1203: Murax:murax|_zz_7[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[21]

# Subckt 1204: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[21] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21]

# Subckt 1205: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21]

# Subckt 1206: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21]

# Subckt 1207: Murax:murax|Apb3Router:apb3Router_1|Selector11~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21] \
    datab=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector11~1

# Subckt 1208: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector11~1 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21]

# Subckt 1209: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[21] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5

# Subckt 1210: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14

# Subckt 1211: Murax:murax|VexRiscv:system_cpu|_zz_82[21]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[21]

# Subckt 1212: Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[21] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7

# Subckt 1213: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21]

# Subckt 1214: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21]

# Subckt 1215: Murax:murax|VexRiscv:system_cpu|Equal50~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|Equal53~0 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal50~2

# Subckt 1216: Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1

# Subckt 1217: Murax:murax|VexRiscv:system_cpu|Mux27~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux27~0

# Subckt 1218: Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Mux27~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|Add2~53 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16

# Subckt 1219: Murax:murax|VexRiscv:system_cpu|_zz_76[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_74~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_76[1]

# Subckt 1220: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2

# Subckt 1221: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_76[1] \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3

# Subckt 1222: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1]

# Subckt 1223: Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal50~2 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17

# Subckt 1224: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12]

# Subckt 1225: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]

# Subckt 1226: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12]

# Subckt 1227: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18

# Subckt 1228: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12

# Subckt 1229: Murax:murax|VexRiscv:system_cpu|Selector86~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector86~0

# Subckt 1230: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector86~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12]

# Subckt 1231: Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4

# Subckt 1232: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0

# Subckt 1233: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1

# Subckt 1234: Murax:murax|VexRiscv:system_cpu|_zz_76[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_74~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_76[0]

# Subckt 1235: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_76[0] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1

# Subckt 1236: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0]

# Subckt 1237: Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5

# Subckt 1238: Murax:murax|VexRiscv:system_cpu|Mux28~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux28~0

# Subckt 1239: Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Mux28~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|Add2~49 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6

# Subckt 1240: Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7

# Subckt 1241: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]

# Subckt 1242: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]

# Subckt 1243: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11]

# Subckt 1244: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19

# Subckt 1245: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11

# Subckt 1246: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11]

# Subckt 1247: Murax:murax|_zz_7[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[11]

# Subckt 1248: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[11] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11]

# Subckt 1249: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11]

# Subckt 1250: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11]

# Subckt 1251: Murax:murax|Apb3Router:apb3Router_1|Selector21~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector21~0

# Subckt 1252: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11]

# Subckt 1253: Murax:murax|Apb3Router:apb3Router_1|Selector21~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector21~1

# Subckt 1254: Murax:murax|Apb3Router:apb3Router_1|Selector21~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector21~1 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector21~2

# Subckt 1255: Murax:murax|Apb3Router:apb3Router_1|Selector21~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector21~2 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector21~0 \
    datad=sw[11] \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector21~3

# Subckt 1256: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector21~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11]

# Subckt 1257: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[11] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3

# Subckt 1258: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22

# Subckt 1259: Murax:murax|VexRiscv:system_cpu|_zz_82[11]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[11]

# Subckt 1260: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[11] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11]

# Subckt 1261: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11]

# Subckt 1262: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11]

# Subckt 1263: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11]

# Subckt 1264: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6

# Subckt 1265: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6]

# Subckt 1266: Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] \
    datae=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14

# Subckt 1267: Murax:murax|VexRiscv:system_cpu|Mux33~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux33~0

# Subckt 1268: Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux33~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~29 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15

# Subckt 1269: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6]

# Subckt 1270: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]

# Subckt 1271: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6]

# Subckt 1272: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24

# Subckt 1273: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25

# Subckt 1274: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6

# Subckt 1275: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6]

# Subckt 1276: Murax:murax|VexRiscv:system_cpu|Selector1~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector1~0

# Subckt 1277: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30]

# Subckt 1278: Murax:murax|_zz_7[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector1~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[30]

# Subckt 1279: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[30] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30]

# Subckt 1280: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30]

# Subckt 1281: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30]

# Subckt 1282: Murax:murax|Apb3Router:apb3Router_1|Selector2~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector2~0

# Subckt 1283: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector2~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30]

# Subckt 1284: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[30] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6

# Subckt 1285: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23

# Subckt 1286: Murax:murax|VexRiscv:system_cpu|_zz_82[30]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[30]

# Subckt 1287: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[30] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30]

# Subckt 1288: Murax:murax|VexRiscv:system_cpu|Equal23~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal22~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal23~0

# Subckt 1289: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal23~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0]

# Subckt 1290: Murax:murax|VexRiscv:system_cpu|Equal66~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal66~0

# Subckt 1291: Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2

# Subckt 1292: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2]

# Subckt 1293: Murax:murax|VexRiscv:system_cpu|Selector87~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector87~0

# Subckt 1294: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector87~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2]

# Subckt 1295: Murax:murax|VexRiscv:system_cpu|Mux37~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux37~0

# Subckt 1296: Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Mux37~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~13 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23

# Subckt 1297: Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23 \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24

# Subckt 1298: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2]

# Subckt 1299: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]

# Subckt 1300: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2]

# Subckt 1301: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4

# Subckt 1302: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5

# Subckt 1303: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2

# Subckt 1304: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2]

# Subckt 1305: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10]

# Subckt 1306: Murax:murax|_zz_7[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[10]

# Subckt 1307: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[10] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10]

# Subckt 1308: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10]

# Subckt 1309: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10]

# Subckt 1310: Murax:murax|Apb3Router:apb3Router_1|Selector22~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector22~0

# Subckt 1311: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10]

# Subckt 1312: Murax:murax|Apb3Router:apb3Router_1|Selector22~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector22~1

# Subckt 1313: Murax:murax|Apb3Router:apb3Router_1|Selector22~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector22~1 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector22~2

# Subckt 1314: Murax:murax|Apb3Router:apb3Router_1|Selector22~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector22~2 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector22~0 \
    datad=sw[10] \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector22~3

# Subckt 1315: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector22~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10]

# Subckt 1316: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[10] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2

# Subckt 1317: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21

# Subckt 1318: Murax:murax|VexRiscv:system_cpu|_zz_82[10]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[10]

# Subckt 1319: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[10] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10]

# Subckt 1320: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10]

# Subckt 1321: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10]

# Subckt 1322: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10]

# Subckt 1323: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1

# Subckt 1324: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1]

# Subckt 1325: Murax:murax|_zz_7[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[1]

# Subckt 1326: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[1] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1]

# Subckt 1327: Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable

# Subckt 1328: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9]

# Subckt 1329: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9]

# Subckt 1330: Murax:murax|Apb3Router:apb3Router_1|Selector23~3_I 
.subckt stratixiv_lcell_comb \
    datag=sw[9] \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector23~3

# Subckt 1331: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9]

# Subckt 1332: Murax:murax|Apb3Router:apb3Router_1|Selector23~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector23~0

# Subckt 1333: Murax:murax|Apb3Router:apb3Router_1|Selector23~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector23~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector23~1

# Subckt 1334: Murax:murax|Apb3Router:apb3Router_1|Selector23~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector23~1 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector23~3 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3 \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector23~2

# Subckt 1335: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector23~2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9]

# Subckt 1336: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[9] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1

# Subckt 1337: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20

# Subckt 1338: Murax:murax|VexRiscv:system_cpu|_zz_82[9]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[9]

# Subckt 1339: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[9] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9]

# Subckt 1340: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9]

# Subckt 1341: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9]

# Subckt 1342: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9]

# Subckt 1343: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4

# Subckt 1344: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4]

# Subckt 1345: Murax:murax|VexRiscv:system_cpu|Selector3~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector3~0

# Subckt 1346: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28]

# Subckt 1347: Murax:murax|_zz_7[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector3~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[28]

# Subckt 1348: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[28] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28]

# Subckt 1349: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28]

# Subckt 1350: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28]

# Subckt 1351: Murax:murax|Apb3Router:apb3Router_1|Selector4~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector4~0

# Subckt 1352: Murax:murax|Apb3Router:apb3Router_1|Selector4~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector4~0 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector4~1

# Subckt 1353: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector4~1 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28]

# Subckt 1354: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[28] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4

# Subckt 1355: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26

# Subckt 1356: Murax:murax|VexRiscv:system_cpu|_zz_82[28]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[28]

# Subckt 1357: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[28] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28]

# Subckt 1358: Murax:murax|VexRiscv:system_cpu|Mux63~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux63~0

# Subckt 1359: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux63~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8]

# Subckt 1360: Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] \
    datae=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12

# Subckt 1361: Murax:murax|VexRiscv:system_cpu|Mux31~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux31~0

# Subckt 1362: Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux31~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~37 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13

# Subckt 1363: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8]

# Subckt 1364: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]

# Subckt 1365: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22

# Subckt 1366: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8

# Subckt 1367: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8]

# Subckt 1368: Murax:murax|_zz_7[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] \
    sload=Murax:murax|VexRiscv:system_cpu|Equal43~0 \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[8]

# Subckt 1369: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[8] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8]

# Subckt 1370: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8]

# Subckt 1371: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8]

# Subckt 1372: Murax:murax|Apb3Router:apb3Router_1|Selector24~3_I 
.subckt stratixiv_lcell_comb \
    datag=sw[8] \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector24~3

# Subckt 1373: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8]

# Subckt 1374: Murax:murax|Apb3Router:apb3Router_1|Selector24~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector24~0

# Subckt 1375: Murax:murax|Apb3Router:apb3Router_1|Selector24~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector24~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector24~1

# Subckt 1376: Murax:murax|Apb3Router:apb3Router_1|Selector24~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector24~1 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector24~3 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3 \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector24~2

# Subckt 1377: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector24~2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]

# Subckt 1378: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[8] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0

# Subckt 1379: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19

# Subckt 1380: Murax:murax|VexRiscv:system_cpu|_zz_82[8]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[8]

# Subckt 1381: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[8] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8]

# Subckt 1382: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8]

# Subckt 1383: Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8]

# Subckt 1384: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8]

# Subckt 1385: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3

# Subckt 1386: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3]

# Subckt 1387: Murax:murax|VexRiscv:system_cpu|Add2~2_I 
.subckt stratixiv_lcell_comb \
    cin=gnd \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~2

# Subckt 1388: Murax:murax|VexRiscv:system_cpu|Add2~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~2 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~6 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~5

# Subckt 1389: Murax:murax|VexRiscv:system_cpu|Add2~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~6 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~10 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~9

# Subckt 1390: Murax:murax|VexRiscv:system_cpu|Add2~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~10 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~14 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~13

# Subckt 1391: Murax:murax|VexRiscv:system_cpu|Add2~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add2~14 \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS \
    cout=Murax:murax|VexRiscv:system_cpu|Add2~18 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add2~17

# Subckt 1392: Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] \
    datae=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20

# Subckt 1393: Murax:murax|VexRiscv:system_cpu|Mux35~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux35~0

# Subckt 1394: Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux35~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~21 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21

# Subckt 1395: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4]

# Subckt 1396: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]

# Subckt 1397: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4]

# Subckt 1398: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0

# Subckt 1399: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1

# Subckt 1400: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4

# Subckt 1401: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 \
    sclr=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4]

# Subckt 1402: Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0

# Subckt 1403: Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0

# Subckt 1404: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3]

# Subckt 1405: Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal51~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8

# Subckt 1406: Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8 \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal53~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9

# Subckt 1407: Murax:murax|VexRiscv:system_cpu|Mux36~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux36~0

# Subckt 1408: Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Mux36~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|Add2~17 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10

# Subckt 1409: Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11

# Subckt 1410: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3]

# Subckt 1411: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]

# Subckt 1412: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3]

# Subckt 1413: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2

# Subckt 1414: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3

# Subckt 1415: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3

# Subckt 1416: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3]

# Subckt 1417: Murax:murax|VexRiscv:system_cpu|Selector4~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector4~0

# Subckt 1418: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27]

# Subckt 1419: Murax:murax|_zz_7[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector4~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[27]

# Subckt 1420: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[27] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27]

# Subckt 1421: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27]

# Subckt 1422: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27]

# Subckt 1423: Murax:murax|Apb3Router:apb3Router_1|Selector5~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27] \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector5~0

# Subckt 1424: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector5~0 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27]

# Subckt 1425: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[27] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3

# Subckt 1426: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27

# Subckt 1427: Murax:murax|VexRiscv:system_cpu|_zz_82[27]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[27]

# Subckt 1428: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[27] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27]

# Subckt 1429: Murax:murax|VexRiscv:system_cpu|Mux64~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux64~0

# Subckt 1430: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux64~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7]

# Subckt 1431: Murax:murax|_zz_6[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~33 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[7]

# Subckt 1432: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[7] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16

# Subckt 1433: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7]

# Subckt 1434: Murax:murax|Apb3Router:apb3Router_1|Selector16~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector16~0

# Subckt 1435: Murax:murax|Apb3Router:apb3Router_1|Selector16~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector16~1

# Subckt 1436: Murax:murax|Apb3Router:apb3Router_1|Selector16~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector16~1 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector16~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector16~2

# Subckt 1437: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16]

# Subckt 1438: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16]

# Subckt 1439: Murax:murax|Apb3Router:apb3Router_1|Selector16~3_I 
.subckt stratixiv_lcell_comb \
    datag=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16] \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector20~1 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector16~2 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector16~3

# Subckt 1440: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector16~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16]

# Subckt 1441: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[16] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0

# Subckt 1442: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4

# Subckt 1443: Murax:murax|VexRiscv:system_cpu|_zz_82[16]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[16]

# Subckt 1444: Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_82[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2

# Subckt 1445: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16]

# Subckt 1446: Murax:murax|VexRiscv:system_cpu|Selector82~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal30~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal62~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector82~0

# Subckt 1447: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector82~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16]

# Subckt 1448: Murax:murax|_zz_6[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~69 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[16]

# Subckt 1449: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] \
    datab=Murax:murax|_zz_6[16] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4

# Subckt 1450: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16]

# Subckt 1451: Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] \
    combout=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1

# Subckt 1452: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0

# Subckt 1453: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0 \
    datac=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 \
    datab=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1

# Subckt 1454: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0

# Subckt 1455: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy

# Subckt 1456: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg

# Subckt 1457: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing~I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing

# Subckt 1458: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1

# Subckt 1459: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]

# Subckt 1460: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3

# Subckt 1461: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]

# Subckt 1462: Murax:murax|VexRiscv:system_cpu|Selector5~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector5~0

# Subckt 1463: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26]

# Subckt 1464: Murax:murax|_zz_7[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector5~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[26]

# Subckt 1465: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[26] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26]

# Subckt 1466: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26]

# Subckt 1467: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26]

# Subckt 1468: Murax:murax|Apb3Router:apb3Router_1|Selector6~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26] \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector6~0

# Subckt 1469: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector6~0 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26]

# Subckt 1470: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[26] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2

# Subckt 1471: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28

# Subckt 1472: Murax:murax|VexRiscv:system_cpu|_zz_82[26]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[26]

# Subckt 1473: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[26] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26]

# Subckt 1474: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26]

# Subckt 1475: Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal50~1 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal50~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22

# Subckt 1476: Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3

# Subckt 1477: Murax:murax|VexRiscv:system_cpu|Mux38~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux38~0

# Subckt 1478: Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Mux38~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|Add2~9 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25

# Subckt 1479: Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26

# Subckt 1480: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1]

# Subckt 1481: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]

# Subckt 1482: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1]

# Subckt 1483: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1]

# Subckt 1484: Murax:murax|Apb3Router:apb3Router_1|Selector31~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~1

# Subckt 1485: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0

# Subckt 1486: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8

# Subckt 1487: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]

# Subckt 1488: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1

# Subckt 1489: Murax:murax|Apb3Router:apb3Router_1|Selector31~7_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~7

# Subckt 1490: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1]

# Subckt 1491: Murax:murax|Apb3Router:apb3Router_1|Selector31~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~2

# Subckt 1492: Murax:murax|Apb3Router:apb3Router_1|Selector31~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~3

# Subckt 1493: Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2

# Subckt 1494: Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1]

# Subckt 1495: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull

# Subckt 1496: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0

# Subckt 1497: Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1

# Subckt 1498: Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1]

# Subckt 1499: Murax:murax|Apb3Router:apb3Router_1|Selector31~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~4

# Subckt 1500: Murax:murax|Apb3Router:apb3Router_1|Selector31~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector16~0 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector31~4 \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector31~3 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector31~2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~8

# Subckt 1501: Murax:murax|Apb3Router:apb3Router_1|Selector31~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector31~8 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector31~7 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector20~1 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~5

# Subckt 1502: Murax:murax|Apb3Router:apb3Router_1|Selector31~6_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector31~5 \
    datad=Murax:murax|Apb3Router:apb3Router_1|Selector31~1 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector31~0 \
    datab=sw[1] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector31~6

# Subckt 1503: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector31~6 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1]

# Subckt 1504: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[1] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1

# Subckt 1505: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30

# Subckt 1506: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1]

# Subckt 1507: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6

# Subckt 1508: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7

# Subckt 1509: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1

# Subckt 1510: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1]

# Subckt 1511: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~5 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1]

# Subckt 1512: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1]

# Subckt 1513: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1]

# Subckt 1514: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1]

# Subckt 1515: Murax:murax|VexRiscv:system_cpu|Mux70~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux70~0

# Subckt 1516: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux70~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1]

# Subckt 1517: Murax:murax|_zz_6[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~9 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[1]

# Subckt 1518: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] \
    datab=Murax:murax|_zz_6[1] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1

# Subckt 1519: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1]

# Subckt 1520: Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0

# Subckt 1521: Murax:murax|Apb3Router:apb3Router_1|Selector7~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector7~0

# Subckt 1522: Murax:murax|VexRiscv:system_cpu|Selector6~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector6~0

# Subckt 1523: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25]

# Subckt 1524: Murax:murax|_zz_7[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector6~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[25]

# Subckt 1525: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[25] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25]

# Subckt 1526: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25]

# Subckt 1527: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25]

# Subckt 1528: Murax:murax|Apb3Router:apb3Router_1|Selector7~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25] \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector15~0 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector7~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector7~1

# Subckt 1529: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector7~1 \
    sclr=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25]

# Subckt 1530: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[25] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1

# Subckt 1531: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29

# Subckt 1532: Murax:murax|VexRiscv:system_cpu|_zz_82[25]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[25]

# Subckt 1533: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[25] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25]

# Subckt 1534: Murax:murax|VexRiscv:system_cpu|Mux66~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux66~0

# Subckt 1535: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux66~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5]

# Subckt 1536: Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] \
    datae=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35

# Subckt 1537: Murax:murax|VexRiscv:system_cpu|Mux34~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux34~0

# Subckt 1538: Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux34~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~25 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36

# Subckt 1539: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5]

# Subckt 1540: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]

# Subckt 1541: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5]

# Subckt 1542: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26

# Subckt 1543: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27

# Subckt 1544: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5

# Subckt 1545: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5]

# Subckt 1546: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~21 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5]

# Subckt 1547: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5]

# Subckt 1548: Murax:murax|VexRiscv:system_cpu|Add3~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~10 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~14 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~13

# Subckt 1549: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~13 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]

# Subckt 1550: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6]

# Subckt 1551: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33

# Subckt 1552: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~25 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6]

# Subckt 1553: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6]

# Subckt 1554: Murax:murax|VexRiscv:system_cpu|Add3~17_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~14 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~18 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~17

# Subckt 1555: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~17 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]

# Subckt 1556: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7]

# Subckt 1557: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32

# Subckt 1558: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~29 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7]

# Subckt 1559: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7]

# Subckt 1560: Murax:murax|VexRiscv:system_cpu|Add3~21_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~18 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~22 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~21

# Subckt 1561: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~21 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]

# Subckt 1562: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31

# Subckt 1563: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~33 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8]

# Subckt 1564: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8]

# Subckt 1565: Murax:murax|VexRiscv:system_cpu|Add3~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~22 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~26 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~25

# Subckt 1566: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~25 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]

# Subckt 1567: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30

# Subckt 1568: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~37 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9]

# Subckt 1569: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9]

# Subckt 1570: Murax:murax|VexRiscv:system_cpu|Add3~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~26 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~30 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~29

# Subckt 1571: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~29 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]

# Subckt 1572: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29

# Subckt 1573: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~41 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10]

# Subckt 1574: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10]

# Subckt 1575: Murax:murax|VexRiscv:system_cpu|Add3~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~30 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~34 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~33

# Subckt 1576: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~33 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]

# Subckt 1577: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28

# Subckt 1578: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~45 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11]

# Subckt 1579: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11]

# Subckt 1580: Murax:murax|VexRiscv:system_cpu|Add3~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~34 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~38 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~37

# Subckt 1581: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~37 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]

# Subckt 1582: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21

# Subckt 1583: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~49 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12]

# Subckt 1584: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12]

# Subckt 1585: Murax:murax|VexRiscv:system_cpu|Add3~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~38 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~42 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~41

# Subckt 1586: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~41 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]

# Subckt 1587: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22

# Subckt 1588: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~53 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13]

# Subckt 1589: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13]

# Subckt 1590: Murax:murax|VexRiscv:system_cpu|Add3~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~42 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~46 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~45

# Subckt 1591: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~45 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]

# Subckt 1592: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23

# Subckt 1593: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~57 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14]

# Subckt 1594: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14]

# Subckt 1595: Murax:murax|VexRiscv:system_cpu|Add3~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~46 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~50 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~49

# Subckt 1596: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~49 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]

# Subckt 1597: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24

# Subckt 1598: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~61 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15]

# Subckt 1599: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15]

# Subckt 1600: Murax:murax|VexRiscv:system_cpu|Add3~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~50 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~54 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~53

# Subckt 1601: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~53 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]

# Subckt 1602: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7

# Subckt 1603: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~65 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16]

# Subckt 1604: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]

# Subckt 1605: Murax:murax|VexRiscv:system_cpu|Add3~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~54 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~58 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~57

# Subckt 1606: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~57 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]

# Subckt 1607: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27

# Subckt 1608: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~69 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17]

# Subckt 1609: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17]

# Subckt 1610: Murax:murax|VexRiscv:system_cpu|Add3~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~58 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~62 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~61

# Subckt 1611: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~61 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]

# Subckt 1612: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25

# Subckt 1613: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~73 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18]

# Subckt 1614: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18]

# Subckt 1615: Murax:murax|VexRiscv:system_cpu|Add3~65_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~62 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~66 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~65

# Subckt 1616: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~65 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]

# Subckt 1617: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26

# Subckt 1618: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~77 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19]

# Subckt 1619: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19]

# Subckt 1620: Murax:murax|VexRiscv:system_cpu|Add3~69_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~66 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~70 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~69

# Subckt 1621: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~69 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]

# Subckt 1622: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16

# Subckt 1623: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~81 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20]

# Subckt 1624: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20]

# Subckt 1625: Murax:murax|VexRiscv:system_cpu|Add3~73_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~70 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~74 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~73

# Subckt 1626: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~73 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]

# Subckt 1627: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17

# Subckt 1628: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~85 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21]

# Subckt 1629: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21]

# Subckt 1630: Murax:murax|VexRiscv:system_cpu|Add3~77_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~74 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~78 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~77

# Subckt 1631: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~77 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]

# Subckt 1632: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18

# Subckt 1633: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~89 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22]

# Subckt 1634: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22]

# Subckt 1635: Murax:murax|VexRiscv:system_cpu|Add3~81_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~78 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~82 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~81

# Subckt 1636: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~81 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]

# Subckt 1637: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11

# Subckt 1638: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~93 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23]

# Subckt 1639: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23]

# Subckt 1640: Murax:murax|VexRiscv:system_cpu|Add3~85_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~82 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~86 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~85

# Subckt 1641: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~85 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]

# Subckt 1642: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13

# Subckt 1643: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~97 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24]

# Subckt 1644: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24]

# Subckt 1645: Murax:murax|VexRiscv:system_cpu|Add3~89_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|VexRiscv:system_cpu|Add3~86 \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] \
    cout=Murax:murax|VexRiscv:system_cpu|Add3~90 \
    sumout=Murax:murax|VexRiscv:system_cpu|Add3~89

# Subckt 1646: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~89 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]

# Subckt 1647: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12

# Subckt 1648: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~101 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25]

# Subckt 1649: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25]

# Subckt 1650: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~93 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]

# Subckt 1651: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26] \
    datad=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9

# Subckt 1652: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~105 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26]

# Subckt 1653: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26]

# Subckt 1654: Murax:murax|_zz_6[27]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~113 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[27]

# Subckt 1655: Murax:murax|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] \
    datac=Murax:murax|_zz_6[27] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~0

# Subckt 1656: Murax:murax|_zz_6[23]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~97 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[23]

# Subckt 1657: Murax:murax|_zz_6[25]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~105 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[25]

# Subckt 1658: Murax:murax|_zz_6[26]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~109 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[26]

# Subckt 1659: Murax:murax|Equal1~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|_zz_6[26] \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] \
    datad=Murax:murax|_zz_6[25] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] \
    datab=Murax:murax|_zz_6[23] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~1

# Subckt 1660: Murax:murax|_zz_6[24]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~101 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[24]

# Subckt 1661: Murax:murax|_zz_6[20]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~85 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[20]

# Subckt 1662: Murax:murax|_zz_6[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~129 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[31]

# Subckt 1663: Murax:murax|Equal1~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] \
    datae=Murax:murax|_zz_6[31] \
    datad=Murax:murax|_zz_6[20] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] \
    datab=Murax:murax|_zz_6[24] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~2

# Subckt 1664: Murax:murax|_zz_6[21]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~89 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[21]

# Subckt 1665: Murax:murax|_zz_6[22]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~93 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[22]

# Subckt 1666: Murax:murax|Equal1~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] \
    datae=Murax:murax|_zz_6[22] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] \
    datac=Murax:murax|_zz_6[21] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal1~3

# Subckt 1667: Murax:murax|Equal1~4_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal1~3 \
    datac=Murax:murax|Equal1~2 \
    datab=Murax:murax|Equal1~1 \
    dataa=Murax:murax|Equal1~0 \
    combout=Murax:murax|Equal1~4

# Subckt 1668: Murax:murax|Equal1~9_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal1~8 \
    datac=Murax:murax|Equal1~5 \
    datab=Murax:murax|Equal1~4 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 \
    combout=Murax:murax|Equal1~9

# Subckt 1669: Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Equal1~9 \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    datab=Murax:murax|_zz_5 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0

# Subckt 1670: Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1

# Subckt 1671: Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 \
    datad=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending \
    datab=Murax:murax|system_mainBusDecoder_logic_rspNoHit \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1

# Subckt 1672: Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_141~0 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal0~0 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0

# Subckt 1673: Murax:murax|VexRiscv:system_cpu|_zz_119[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_119[4]

# Subckt 1674: Murax:murax|VexRiscv:system_cpu|_zz_118~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_118~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_118

# Subckt 1675: Murax:murax|VexRiscv:system_cpu|_zz_119[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_119[0]

# Subckt 1676: Murax:murax|VexRiscv:system_cpu|_zz_119[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_119[1]

# Subckt 1677: Murax:murax|VexRiscv:system_cpu|_zz_119[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_119[2]

# Subckt 1678: Murax:murax|VexRiscv:system_cpu|_zz_119[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_119[3]

# Subckt 1679: Murax:murax|VexRiscv:system_cpu|_zz_117~8_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_119[3] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_119[2] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_119[1] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~8

# Subckt 1680: Murax:murax|VexRiscv:system_cpu|_zz_117~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_117~8 \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_119[0] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_118 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_119[4] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~0

# Subckt 1681: Murax:murax|VexRiscv:system_cpu|_zz_117~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~1

# Subckt 1682: Murax:murax|VexRiscv:system_cpu|_zz_117~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID \
    datac=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~2

# Subckt 1683: Murax:murax|VexRiscv:system_cpu|_zz_117~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~3

# Subckt 1684: Murax:murax|VexRiscv:system_cpu|_zz_117~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~4

# Subckt 1685: Murax:murax|VexRiscv:system_cpu|_zz_117~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datac=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~5

# Subckt 1686: Murax:murax|VexRiscv:system_cpu|_zz_117~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID \
    datac=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~6

# Subckt 1687: Murax:murax|VexRiscv:system_cpu|_zz_117~7_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_117~6 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_117~5 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_117~4 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_117~3 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_117~2 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_117~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_117~7

# Subckt 1688: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10

# Subckt 1689: Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_117~7 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_117~0 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1

# Subckt 1690: Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2

# Subckt 1691: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4]

# Subckt 1692: Murax:murax|VexRiscv:system_cpu|Mux67~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux67~0

# Subckt 1693: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux67~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4]

# Subckt 1694: Murax:murax|VexRiscv:system_cpu|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal0~0

# Subckt 1695: Murax:murax|VexRiscv:system_cpu|_zz_141~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal0~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_141~1

# Subckt 1696: Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] \
    datad=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41

# Subckt 1697: Murax:murax|VexRiscv:system_cpu|Mux24~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux24~0

# Subckt 1698: Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux24~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~65 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42

# Subckt 1699: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15]

# Subckt 1700: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]

# Subckt 1701: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Mux0~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13

# Subckt 1702: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14

# Subckt 1703: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15

# Subckt 1704: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15]

# Subckt 1705: Murax:murax|VexRiscv:system_cpu|Selector0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    combout=Murax:murax|VexRiscv:system_cpu|Selector0~0

# Subckt 1706: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31]

# Subckt 1707: Murax:murax|_zz_7[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Selector0~0 \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[31]

# Subckt 1708: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[31] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31]

# Subckt 1709: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31]

# Subckt 1710: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31]

# Subckt 1711: Murax:murax|Apb3Router:apb3Router_1|Selector1~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31] \
    datac=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31] \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector11~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector1~0

# Subckt 1712: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector1~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31]

# Subckt 1713: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[31] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7

# Subckt 1714: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25

# Subckt 1715: Murax:murax|VexRiscv:system_cpu|_zz_82[31]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[31]

# Subckt 1716: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[31] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31]

# Subckt 1717: Murax:murax|VexRiscv:system_cpu|Mux59~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux59~0

# Subckt 1718: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux59~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12]

# Subckt 1719: Murax:murax|_zz_6[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~53 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[12]

# Subckt 1720: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] \
    datab=Murax:murax|_zz_6[12] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6

# Subckt 1721: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12]

# Subckt 1722: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13]

# Subckt 1723: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14]

# Subckt 1724: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15]

# Subckt 1725: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] \
    datab=Murax:murax|_zz_6[18] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10

# Subckt 1726: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18]

# Subckt 1727: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] \
    datab=Murax:murax|_zz_6[19] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11

# Subckt 1728: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19]

# Subckt 1729: Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19] \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12] \
    combout=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0

# Subckt 1730: Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 \
    datab=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]

# Subckt 1731: Murax:murax|Apb3Router:apb3Router_1|selIndex[0]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1] \
    clk=io_mainClk \
    q=Murax:murax|Apb3Router:apb3Router_1|selIndex[0]

# Subckt 1732: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12]

# Subckt 1733: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12]

# Subckt 1734: Murax:murax|Apb3Router:apb3Router_1|Selector20~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~2

# Subckt 1735: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12]

# Subckt 1736: Murax:murax|Apb3Router:apb3Router_1|Selector20~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~3

# Subckt 1737: Murax:murax|Apb3Router:apb3Router_1|Selector20~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector20~3 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~4

# Subckt 1738: Murax:murax|Apb3Router:apb3Router_1|Selector20~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector20~4 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector20~2 \
    datad=sw[12] \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~5

# Subckt 1739: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector20~5 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12]

# Subckt 1740: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[12] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4

# Subckt 1741: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10

# Subckt 1742: Murax:murax|VexRiscv:system_cpu|_zz_82[12]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[12]

# Subckt 1743: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[12] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12]

# Subckt 1744: Murax:murax|VexRiscv:system_cpu|Equal33~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal33~0

# Subckt 1745: Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal33~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR

# Subckt 1746: Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0

# Subckt 1747: Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal66~0 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0

# Subckt 1748: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE

# Subckt 1749: Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1 \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0 \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1

# Subckt 1750: Murax:murax|VexRiscv:system_cpu|Mux32~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux32~0

# Subckt 1751: Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|Mux32~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|Add2~33 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2

# Subckt 1752: Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1 \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0 \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3

# Subckt 1753: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7]

# Subckt 1754: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]

# Subckt 1755: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7] \
    datac=Murax:murax|VexRiscv:system_cpu|Mux0~0 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23

# Subckt 1756: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7

# Subckt 1757: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7]

# Subckt 1758: Murax:murax|_zz_7[7]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[7]

# Subckt 1759: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[7] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7]

# Subckt 1760: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7]

# Subckt 1761: Murax:murax|Apb3Router:apb3Router_1|Selector25~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector25~0

# Subckt 1762: Murax:murax|Apb3Router:apb3Router_1|Selector25~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector25~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector25~1

# Subckt 1763: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7

# Subckt 1764: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]

# Subckt 1765: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7

# Subckt 1766: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7]

# Subckt 1767: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1

# Subckt 1768: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2

# Subckt 1769: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7]

# Subckt 1770: Murax:murax|Apb3Router:apb3Router_1|Selector25~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7] \
    datae=sw[7] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector25~2

# Subckt 1771: Murax:murax|Apb3Router:apb3Router_1|Selector25~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector25~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector25~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector25~3

# Subckt 1772: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector25~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]

# Subckt 1773: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[7] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7

# Subckt 1774: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18

# Subckt 1775: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7]

# Subckt 1776: Murax:murax|VexRiscv:system_cpu|Mux0~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux0~0

# Subckt 1777: Murax:murax|VexRiscv:system_cpu|_zz_86[8]~I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|Mux0~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_86[8]

# Subckt 1778: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]

# Subckt 1779: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 \
    datae=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_88[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_86[8] \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12

# Subckt 1780: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16

# Subckt 1781: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16]

# Subckt 1782: Murax:murax|_zz_7[16]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16] \
    sload=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    asdata=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[16]

# Subckt 1783: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[16] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16]

# Subckt 1784: Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0]

# Subckt 1785: Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1

# Subckt 1786: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5]

# Subckt 1787: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~22 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~26 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25

# Subckt 1788: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6]

# Subckt 1789: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~26 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~30 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29

# Subckt 1790: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7]

# Subckt 1791: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~30 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~34 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33

# Subckt 1792: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]

# Subckt 1793: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~34 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~38 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37

# Subckt 1794: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9]

# Subckt 1795: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~38 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~42 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41

# Subckt 1796: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10]

# Subckt 1797: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~42 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~46 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45

# Subckt 1798: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11]

# Subckt 1799: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~46 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~50 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49

# Subckt 1800: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12]

# Subckt 1801: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~50 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~54 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53

# Subckt 1802: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13]

# Subckt 1803: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~54 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~58 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57

# Subckt 1804: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14]

# Subckt 1805: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~58 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61

# Subckt 1806: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15]

# Subckt 1807: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0

# Subckt 1808: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13]

# Subckt 1809: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14]

# Subckt 1810: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1

# Subckt 1811: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2

# Subckt 1812: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6]

# Subckt 1813: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3

# Subckt 1814: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2]

# Subckt 1815: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4

# Subckt 1816: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3]

# Subckt 1817: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4]

# Subckt 1818: Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5]

# Subckt 1819: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5] \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5

# Subckt 1820: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5 \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3 \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2 \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0 \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6

# Subckt 1821: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~2 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~6 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5

# Subckt 1822: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1]

# Subckt 1823: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~6 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~10 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9

# Subckt 1824: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2]

# Subckt 1825: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13_I 
.subckt stratixiv_lcell_comb \
    cin=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~10 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] \
    cout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~14 \
    sumout=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13

# Subckt 1826: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3]

# Subckt 1827: Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17 \
    sclr=Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4]

# Subckt 1828: Murax:murax|Apb3Router:apb3Router_1|Selector28~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector28~0

# Subckt 1829: Murax:murax|Apb3Router:apb3Router_1|Selector28~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector28~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector28~1

# Subckt 1830: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3

# Subckt 1831: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]

# Subckt 1832: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4

# Subckt 1833: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4]

# Subckt 1834: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4]

# Subckt 1835: Murax:murax|Apb3Router:apb3Router_1|Selector28~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4] \
    datae=sw[4] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector28~2

# Subckt 1836: Murax:murax|Apb3Router:apb3Router_1|Selector28~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector28~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector28~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector28~3

# Subckt 1837: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector28~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4]

# Subckt 1838: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[4] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4

# Subckt 1839: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1

# Subckt 1840: Murax:murax|VexRiscv:system_cpu|_zz_82[4]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[4]

# Subckt 1841: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[4] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4]

# Subckt 1842: Murax:murax|VexRiscv:system_cpu|Equal55~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal55~0

# Subckt 1843: Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal55~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1]

# Subckt 1844: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~17 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4]

# Subckt 1845: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4]

# Subckt 1846: Murax:murax|_zz_6[4]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~21 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[4]

# Subckt 1847: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|_zz_6[4] \
    datab=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13

# Subckt 1848: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4]

# Subckt 1849: Murax:murax|MuraxApb3Timer:system_timer|Selector4~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Selector4~0

# Subckt 1850: Murax:murax|MuraxApb3Timer:system_timer|Selector4~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Selector4~0 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2

# Subckt 1851: Murax:murax|Apb3Router:apb3Router_1|Selector27~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector27~0

# Subckt 1852: Murax:murax|Apb3Router:apb3Router_1|Selector27~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector27~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector27~1

# Subckt 1853: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6

# Subckt 1854: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]

# Subckt 1855: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5

# Subckt 1856: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5]

# Subckt 1857: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5]

# Subckt 1858: Murax:murax|Apb3Router:apb3Router_1|Selector27~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5] \
    datae=sw[5] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector27~2

# Subckt 1859: Murax:murax|Apb3Router:apb3Router_1|Selector27~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector27~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector27~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector27~3

# Subckt 1860: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector27~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5]

# Subckt 1861: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[5] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5

# Subckt 1862: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17

# Subckt 1863: Murax:murax|VexRiscv:system_cpu|_zz_82[5]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[5]

# Subckt 1864: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[5] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5]

# Subckt 1865: Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0

# Subckt 1866: Murax:murax|VexRiscv:system_cpu|Equal42~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal42~0

# Subckt 1867: Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Equal42~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1

# Subckt 1868: Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID

# Subckt 1869: Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID

# Subckt 1870: Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID

# Subckt 1871: Murax:murax|VexRiscv:system_cpu|_zz_118~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_118~0

# Subckt 1872: Murax:murax|VexRiscv:system_cpu|_zz_107~I 
.subckt dffeas \
    d=vcc \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_107

# Subckt 1873: Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_107 \
    dataa=Murax:murax|VexRiscv:system_cpu|_zz_118~0 \
    combout=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0

# Subckt 1874: Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    portbaddr[0]=Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 \
    portbaddr[1]=Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 \
    portbaddr[2]=Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 \
    portbaddr[3]=Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 \
    portbaddr[4]=Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 \
    portawe=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    portaaddr[1]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    portaaddr[2]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    portaaddr[3]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    portaaddr[4]=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 \
    portbdataout=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0

# Subckt 1875: Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0]

# Subckt 1876: Murax:murax|_zz_7[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_7[0]

# Subckt 1877: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0]~I 
.subckt dffeas \
    d=Murax:murax|_zz_7[0] \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0]

# Subckt 1878: Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0]

# Subckt 1879: Murax:murax|MuraxApb3Timer:system_timer|Equal2~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Equal2~0

# Subckt 1880: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP~I 
.subckt dffeas \
    d=Murax:murax|MuraxApb3Timer:system_timer|Equal2~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP

# Subckt 1881: Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP \
    combout=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0

# Subckt 1882: Murax:murax|VexRiscv:system_cpu|_zz_145~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid \
    datab=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_145~0

# Subckt 1883: Murax:murax|VexRiscv:system_cpu|_zz_145~1_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_145~0 \
    datac=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2 \
    datab=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0 \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_145~1

# Subckt 1884: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|Add3~1 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]

# Subckt 1885: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3]

# Subckt 1886: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6

# Subckt 1887: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~13 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3]

# Subckt 1888: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3]

# Subckt 1889: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3]

# Subckt 1890: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3]

# Subckt 1891: Murax:murax|VexRiscv:system_cpu|Mux68~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux68~0

# Subckt 1892: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux68~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3]

# Subckt 1893: Murax:murax|_zz_6[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~17 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[3]

# Subckt 1894: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] \
    datab=Murax:murax|_zz_6[3] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3

# Subckt 1895: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3]

# Subckt 1896: Murax:murax|Apb3Router:apb3Router_1|Selector20~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector20~0

# Subckt 1897: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14]

# Subckt 1898: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14]

# Subckt 1899: Murax:murax|Apb3Router:apb3Router_1|Selector18~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector18~0

# Subckt 1900: Murax:murax|Apb3Router:apb3Router_1|Selector18~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector18~1

# Subckt 1901: Murax:murax|Apb3Router:apb3Router_1|Selector18~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector18~1 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector18~2

# Subckt 1902: Murax:murax|Apb3Router:apb3Router_1|Selector18~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector18~2 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector18~0 \
    datad=sw[14] \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector18~3

# Subckt 1903: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector18~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14]

# Subckt 1904: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[14] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6

# Subckt 1905: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8

# Subckt 1906: Murax:murax|VexRiscv:system_cpu|_zz_82[14]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[14]

# Subckt 1907: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[14] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14]

# Subckt 1908: Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14]

# Subckt 1909: Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Add2~129 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal75~0 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1

# Subckt 1910: Murax:murax|VexRiscv:system_cpu|Equal75~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~1

# Subckt 1911: Murax:murax|VexRiscv:system_cpu|Equal75~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~2

# Subckt 1912: Murax:murax|VexRiscv:system_cpu|Equal75~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~3

# Subckt 1913: Murax:murax|VexRiscv:system_cpu|Equal75~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~4

# Subckt 1914: Murax:murax|VexRiscv:system_cpu|Equal75~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~5

# Subckt 1915: Murax:murax|VexRiscv:system_cpu|Equal75~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~6

# Subckt 1916: Murax:murax|VexRiscv:system_cpu|Equal75~7_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Equal75~6 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal75~5 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal75~4 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal75~3 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal75~2 \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~7

# Subckt 1917: Murax:murax|VexRiscv:system_cpu|Equal75~8_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~8

# Subckt 1918: Murax:murax|VexRiscv:system_cpu|Equal75~9_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~9

# Subckt 1919: Murax:murax|VexRiscv:system_cpu|Equal75~10_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~10

# Subckt 1920: Murax:murax|VexRiscv:system_cpu|Equal75~11_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~11

# Subckt 1921: Murax:murax|VexRiscv:system_cpu|Equal75~12_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~12

# Subckt 1922: Murax:murax|VexRiscv:system_cpu|Equal75~13_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|Equal75~12 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal75~11 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal75~10 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal75~9 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal75~8 \
    combout=Murax:murax|VexRiscv:system_cpu|Equal75~13

# Subckt 1923: Murax:murax|VexRiscv:system_cpu|Mux72~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux72~0

# Subckt 1924: Murax:murax|VexRiscv:system_cpu|Mux72~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux72~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal75~13 \
    datad=Murax:murax|VexRiscv:system_cpu|Equal75~7 \
    datac=Murax:murax|VexRiscv:system_cpu|Equal75~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux72~1

# Subckt 1925: Murax:murax|VexRiscv:system_cpu|Mux72~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Mux72~1 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux72~2

# Subckt 1926: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux72~2 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO

# Subckt 1927: Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0

# Subckt 1928: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]

# Subckt 1929: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2]

# Subckt 1930: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2] \
    datad=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2] \
    datac=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5

# Subckt 1931: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add4~9 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2]

# Subckt 1932: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2]

# Subckt 1933: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2]

# Subckt 1934: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2]

# Subckt 1935: Murax:murax|VexRiscv:system_cpu|Mux69~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux69~0

# Subckt 1936: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux69~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2]

# Subckt 1937: Murax:murax|_zz_6[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~13 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[2]

# Subckt 1938: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] \
    datab=Murax:murax|_zz_6[2] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2

# Subckt 1939: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2]

# Subckt 1940: Murax:murax|MuraxApb3Timer:system_timer|Selector4~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|Selector4~0 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    combout=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1

# Subckt 1941: Murax:murax|Apb3Router:apb3Router_1|Selector29~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector29~0

# Subckt 1942: Murax:murax|Apb3Router:apb3Router_1|Selector29~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector29~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector29~1

# Subckt 1943: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1

# Subckt 1944: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]

# Subckt 1945: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3

# Subckt 1946: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3]

# Subckt 1947: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3]

# Subckt 1948: Murax:murax|Apb3Router:apb3Router_1|Selector29~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3] \
    datae=sw[3] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector29~2

# Subckt 1949: Murax:murax|Apb3Router:apb3Router_1|Selector29~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector29~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector29~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector29~3

# Subckt 1950: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector29~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3]

# Subckt 1951: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[3] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3

# Subckt 1952: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0

# Subckt 1953: Murax:murax|VexRiscv:system_cpu|_zz_82[3]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[3]

# Subckt 1954: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[3] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3]

# Subckt 1955: Murax:murax|VexRiscv:system_cpu|Equal29~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal29~0

# Subckt 1956: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|_zz_119[3] \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_119[2] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_119[1] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11

# Subckt 1957: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_119[0] \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_118 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    datab=Murax:murax|VexRiscv:system_cpu|_zz_119[4] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0

# Subckt 1958: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] \
    datae=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1

# Subckt 1959: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    datad=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2

# Subckt 1960: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] \
    datab=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID \
    dataa=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3

# Subckt 1961: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    datae=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    datac=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4

# Subckt 1962: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5

# Subckt 1963: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID \
    datae=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] \
    datad=Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6

# Subckt 1964: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1 \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7

# Subckt 1965: Murax:murax|VexRiscv:system_cpu|Equal34~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal34~0

# Subckt 1966: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8

# Subckt 1967: Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8 \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9

# Subckt 1968: Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal34~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0 \
    datab=Murax:murax|VexRiscv:system_cpu|Equal29~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0

# Subckt 1969: Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|always12~0 \
    combout=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0

# Subckt 1970: Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 \
    datad=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1

# Subckt 1971: Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid

# Subckt 1972: Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 \
    datae=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    datab=Murax:murax|VexRiscv:system_cpu|always12~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0

# Subckt 1973: Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid

# Subckt 1974: Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 \
    datae=Murax:murax|VexRiscv:system_cpu|_zz_140~0 \
    datad=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0

# Subckt 1975: Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid

# Subckt 1976: Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0

# Subckt 1977: Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0 \
    sclr=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid

# Subckt 1978: Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|always6~1 \
    datae=Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_141~1 \
    datac=Murax:murax|VexRiscv:system_cpu|always6~0 \
    datab=Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    combout=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1

# Subckt 1979: Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_140~0 \
    datac=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0

# Subckt 1980: Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid

# Subckt 1981: Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0

# Subckt 1982: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]~I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]

# Subckt 1983: Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0]

# Subckt 1984: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0] \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_145~1 \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0] \
    datab=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 \
    combout=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0

# Subckt 1985: Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|Add4~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] \
    dataa=Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0

# Subckt 1986: Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0 \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0]

# Subckt 1987: Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0 \
    sload=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 \
    asdata=Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0]

# Subckt 1988: Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] \
    ena=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0]

# Subckt 1989: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0] \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0]

# Subckt 1990: Murax:murax|VexRiscv:system_cpu|Mux71~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    datae=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] \
    combout=Murax:murax|VexRiscv:system_cpu|Mux71~0

# Subckt 1991: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux71~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0]

# Subckt 1992: Murax:murax|_zz_6[0]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~5 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[0]

# Subckt 1993: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] \
    datab=Murax:murax|_zz_6[0] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0

# Subckt 1994: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0]

# Subckt 1995: Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1

# Subckt 1996: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Router:apb3Router_1|Equal1~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0

# Subckt 1997: Murax:murax|Apb3Router:apb3Router_1|Selector26~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector26~0

# Subckt 1998: Murax:murax|Apb3Router:apb3Router_1|Selector26~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector26~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector26~1

# Subckt 1999: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5

# Subckt 2000: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]

# Subckt 2001: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6

# Subckt 2002: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6]

# Subckt 2003: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6]

# Subckt 2004: Murax:murax|Apb3Router:apb3Router_1|Selector26~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6] \
    datae=sw[6] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector26~2

# Subckt 2005: Murax:murax|Apb3Router:apb3Router_1|Selector26~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector26~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 \
    datac=Murax:murax|Apb3Router:apb3Router_1|Selector26~1 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector26~3

# Subckt 2006: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector26~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6]

# Subckt 2007: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[6] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6

# Subckt 2008: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11

# Subckt 2009: Murax:murax|VexRiscv:system_cpu|_zz_82[6]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[6]

# Subckt 2010: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[6] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6]

# Subckt 2011: Murax:murax|VexRiscv:system_cpu|Equal8~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal8~0

# Subckt 2012: Murax:murax|VexRiscv:system_cpu|Mux54~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] \
    datad=Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] \
    datab=Murax:murax|VexRiscv:system_cpu|Equal7~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|Equal8~0 \
    combout=Murax:murax|VexRiscv:system_cpu|Mux54~0

# Subckt 2013: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Mux54~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17]

# Subckt 2014: Murax:murax|_zz_6[17]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~73 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[17]

# Subckt 2015: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] \
    datab=Murax:murax|_zz_6[17] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12

# Subckt 2016: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17]~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17]

# Subckt 2017: Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] \
    combout=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]

# Subckt 2018: Murax:murax|Apb3Router:apb3Router_1|selIndex[1]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2] \
    clk=io_mainClk \
    q=Murax:murax|Apb3Router:apb3Router_1|selIndex[1]

# Subckt 2019: Murax:murax|Apb3Router:apb3Router_1|Selector30~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector30~0

# Subckt 2020: Murax:murax|Apb3Router:apb3Router_1|Selector30~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector30~0 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector30~1

# Subckt 2021: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4

# Subckt 2022: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4 \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]

# Subckt 2023: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2

# Subckt 2024: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2]

# Subckt 2025: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2]

# Subckt 2026: Murax:murax|Apb3Router:apb3Router_1|Selector30~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2] \
    datae=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 \
    datac=sw[2] \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector30~2

# Subckt 2027: Murax:murax|Apb3Router:apb3Router_1|Selector30~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector30~2 \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 \
    datab=Murax:murax|Apb3Router:apb3Router_1|Selector30~1 \
    dataa=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector30~3

# Subckt 2028: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector30~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2]

# Subckt 2029: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[2] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2

# Subckt 2030: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9

# Subckt 2031: Murax:murax|VexRiscv:system_cpu|_zz_82[2]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[2]

# Subckt 2032: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[2] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2]

# Subckt 2033: Murax:murax|VexRiscv:system_cpu|Equal11~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal11~0

# Subckt 2034: Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal11~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS

# Subckt 2035: Murax:murax|_zz_6[30]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Add2~125 \
    ena=Murax:murax|_zz_4 \
    clk=io_mainClk \
    q=Murax:murax|_zz_6[30]

# Subckt 2036: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] \
    datab=Murax:murax|_zz_6[30] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5

# Subckt 2037: Murax:murax|Equal2~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] \
    datad=Murax:murax|_zz_6[29] \
    datac=Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] \
    datab=Murax:murax|_zz_6[28] \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|Equal2~0

# Subckt 2038: Murax:murax|Equal2~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Equal2~0 \
    datae=Murax:murax|Equal1~3 \
    datad=Murax:murax|Equal1~2 \
    datac=Murax:murax|Equal1~1 \
    datab=Murax:murax|Equal1~0 \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 \
    combout=Murax:murax|Equal2~1

# Subckt 2039: Murax:murax|system_mainBusDecoder_logic_noHit~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|Equal1~9 \
    dataa=Murax:murax|Equal2~1 \
    combout=Murax:murax|system_mainBusDecoder_logic_noHit~0

# Subckt 2040: Murax:murax|system_mainBusDecoder_logic_rspNoHit~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_noHit~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|system_mainBusDecoder_logic_rspNoHit

# Subckt 2041: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspNoHit \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0

# Subckt 2042: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0 \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0

# Subckt 2043: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget

# Subckt 2044: Murax:murax|VexRiscv:system_cpu|always12~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid \
    datab=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid \
    dataa=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget \
    combout=Murax:murax|VexRiscv:system_cpu|always12~0

# Subckt 2045: Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 \
    datae=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datad=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid \
    combout=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1

# Subckt 2046: Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1 \
    datae=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0 \
    datad=Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 \
    datab=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 \
    dataa=Murax:murax|VexRiscv:system_cpu|always12~0 \
    combout=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2

# Subckt 2047: Murax:murax|_zz_13~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Equal2~1 \
    datac=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datab=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|_zz_13~0

# Subckt 2048: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell_I 
.subckt stratixiv_lcell_comb \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state \
    combout=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell

# Subckt 2049: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2~I 
.subckt dffeas \
    d=Murax:murax|_zz_13~0 \
    sload=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    asdata=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2

# Subckt 2050: Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    datae=Murax:murax|Equal2~1 \
    datad=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    datac=Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 \
    datab=Murax:murax|_zz_4 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0

# Subckt 2051: Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0 \
    clk=io_mainClk \
    q=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]

# Subckt 2052: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13]

# Subckt 2053: Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13]~I 
.subckt dffeas \
    d=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] \
    clrn=Murax:murax|resetCtrl_systemReset \
    ena=Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 \
    clk=io_mainClk \
    q=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13]

# Subckt 2054: Murax:murax|Apb3Router:apb3Router_1|Selector19~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13] \
    datad=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] \
    datac=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 \
    dataa=Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector19~0

# Subckt 2055: Murax:murax|Apb3Router:apb3Router_1|Selector19~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13] \
    datad=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector19~1

# Subckt 2056: Murax:murax|Apb3Router:apb3Router_1|Selector19~2_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector19~1 \
    datad=Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13] \
    datac=Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] \
    datab=Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 \
    dataa=Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector19~2

# Subckt 2057: Murax:murax|Apb3Router:apb3Router_1|Selector19~3_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3Router:apb3Router_1|Selector19~2 \
    datae=Murax:murax|Apb3Router:apb3Router_1|Selector19~0 \
    datad=sw[13] \
    datac=Murax:murax|Apb3Router:apb3Router_1|selIndex[1] \
    datab=Murax:murax|Apb3Router:apb3Router_1|selIndex[0] \
    dataa=Murax:murax|Apb3Router:apb3Router_1|Selector20~0 \
    combout=Murax:murax|Apb3Router:apb3Router_1|Selector19~3

# Subckt 2058: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13]~I 
.subckt dffeas \
    d=Murax:murax|Apb3Router:apb3Router_1|Selector19~3 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13]

# Subckt 2059: Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    portbaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portbaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portbaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portbaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portbaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portbaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portbaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portbaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portbaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portbaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    portawe=Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 \
    portbre=Murax:murax|_zz_12~0 \
    portaaddr[0]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 \
    portaaddr[1]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 \
    portaaddr[2]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 \
    portaaddr[3]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 \
    portaaddr[4]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 \
    portaaddr[5]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 \
    portaaddr[6]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 \
    portaaddr[7]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 \
    portaaddr[8]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 \
    portaaddr[9]=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|_zz_7[13] \
    portbdataout=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5

# Subckt 2060: Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5 \
    datab=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13] \
    dataa=Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7

# Subckt 2061: Murax:murax|VexRiscv:system_cpu|_zz_82[13]~I 
.subckt dffeas \
    d=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 \
    ena=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|_zz_82[13]

# Subckt 2062: Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|_zz_82[13] \
    sload=Murax:murax|VexRiscv:system_cpu|_zz_81 \
    asdata=Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 \
    ena=Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13]

# Subckt 2063: Murax:murax|VexRiscv:system_cpu|Equal5~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] \
    datad=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] \
    datac=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] \
    datab=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] \
    dataa=Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] \
    combout=Murax:murax|VexRiscv:system_cpu|Equal5~0

# Subckt 2064: Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|Equal5~0 \
    ena=Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1]

# Subckt 2065: Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1]~I 
.subckt dffeas \
    d=Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1] \
    ena=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    clk=io_mainClk \
    q=Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1]

# Subckt 2066: Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid \
    dataa=Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0

# Subckt 2067: Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 \
    dataa=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 \
    combout=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3

# Subckt 2068: Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Equal2~1 \
    datab=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    combout=Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0

# Subckt 2069: Murax:murax|_zz_4~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 \
    datad=Murax:murax|VexRiscv:system_cpu|_zz_140~0 \
    datac=Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE \
    datab=Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|_zz_4~0

# Subckt 2070: Murax:murax|_zz_4~I 
.subckt dffeas \
    d=Murax:murax|_zz_4~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|_zz_4

# Subckt 2071: Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0_I 
.subckt stratixiv_lcell_comb \
    datab=Murax:murax|_zz_5 \
    dataa=Murax:murax|_zz_4 \
    combout=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0

# Subckt 2072: Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4~I 
.subckt dffeas \
    d=Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 \
    ena=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 \
    clk=io_mainClk \
    q=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4

# Subckt 2073: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy \
    dataa=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0

# Subckt 2074: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0

# Subckt 2075: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy

# Subckt 2076: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0

# Subckt 2077: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1

# Subckt 2078: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2

# Subckt 2079: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0

# Subckt 2080: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12

# Subckt 2081: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3

# Subckt 2082: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100

# Subckt 2083: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0

# Subckt 2084: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0_I 
.subckt stratixiv_lcell_comb \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0

# Subckt 2085: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1

# Subckt 2086: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0_I 
.subckt stratixiv_lcell_comb \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0

# Subckt 2087: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000

# Subckt 2088: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2_I 
.subckt stratixiv_lcell_comb \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0 \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2

# Subckt 2089: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001

# Subckt 2090: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0

# Subckt 2091: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010

# Subckt 2092: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5

# Subckt 2093: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7

# Subckt 2094: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6

# Subckt 2095: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1

# Subckt 2096: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3

# Subckt 2097: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2

# Subckt 2098: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0

# Subckt 2099: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0_I 
.subckt stratixiv_lcell_comb \
    datag=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0

# Subckt 2100: Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I 
.subckt stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    portbaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 \
    portbaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 \
    portbaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 \
    portbaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 \
    portawe=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 \
    portbre=vcc \
    portaaddr[0]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] \
    portaaddr[1]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] \
    portaaddr[2]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] \
    portaaddr[3]=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] \
    ena2=vcc \
    clk_portain=io_mainClk \
    clk_portbin=io_mainClk \
    portadatain=Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] \
    portbdataout=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4

# Subckt 2101: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4_I 
.subckt stratixiv_lcell_comb \
    datag=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 \
    dataf=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0 \
    datae=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4

# Subckt 2102: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0_I 
.subckt stratixiv_lcell_comb \
    datad=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 \
    datac=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 \
    datab=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4 \
    dataa=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 \
    combout=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0

# Subckt 2103: Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1~I 
.subckt dffeas \
    d=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0 \
    clrn=Murax:murax|resetCtrl_systemReset \
    clk=io_mainClk \
    q=Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1

.end

#SUBCKT MODELS

.model stratixiv_lcell_comb
.inputs \
    sharein \
    cin \
    datag \
    dataf \
    datae \
    datad \
    datac \
    datab \
    dataa
.outputs \
    shareout \
    cout \
    sumout \
    combout
.blackbox
.end

.model dffeas
.inputs \
    devpor \
    devclrn \
    d \
    sclr \
    sload \
    aload \
    asdata \
    clrn \
    prn \
    ena \
    clk
.outputs \
    q
.blackbox
.end

.model stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10}
.inputs \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portbaddr[4] \
    portbaddr[5] \
    portbaddr[6] \
    portbaddr[7] \
    portbaddr[8] \
    portbaddr[9] \
    portbaddrstall \
    portawe \
    clk_portbout \
    portbre \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portaaddr[4] \
    portaaddr[5] \
    portaaddr[6] \
    portaaddr[7] \
    portaaddr[8] \
    portaaddr[9] \
    portaaddrstall \
    clk_portaout \
    ena1 \
    ena0 \
    ena3 \
    ena2 \
    clk_portain \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    clk_portbin \
    clr0 \
    clr1 \
    portadatain
.outputs \
    eccstatus[0] \
    eccstatus[1] \
    eccstatus[2] \
    portbdataout
.blackbox
.end

.model stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5}
.inputs \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portbaddr[4] \
    portbaddrstall \
    portawe \
    clk_portbout \
    portbre \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portaaddr[4] \
    portaaddrstall \
    clk_portaout \
    ena1 \
    ena0 \
    ena3 \
    ena2 \
    clk_portain \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    clk_portbin \
    clr0 \
    clr1 \
    portadatain
.outputs \
    eccstatus[0] \
    eccstatus[1] \
    eccstatus[2] \
    portbdataout
.blackbox
.end

.model stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4}
.inputs \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portbaddrstall \
    portawe \
    clk_portbout \
    portbre \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portaaddrstall \
    clk_portaout \
    ena1 \
    ena0 \
    ena3 \
    ena2 \
    clk_portain \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    clk_portbin \
    clr0 \
    clr1 \
    portadatain
.outputs \
    eccstatus[0] \
    eccstatus[1] \
    eccstatus[2] \
    portbdataout
.blackbox
.end
