// Seed: 1643284786
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    input wand id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input tri1 id_15,
    output wire id_16,
    input tri1 id_17,
    input tri0 id_18
    , id_24,
    output wire id_19,
    output uwire id_20,
    input uwire id_21,
    input wand id_22
);
  wire id_25;
  wire id_26, id_27;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    output supply1 id_3,
    output wire id_4
);
  initial begin : LABEL_0
    id_0 = id_1;
  end
  supply0 id_6 = id_1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_1,
      id_3,
      id_0,
      id_1,
      id_4,
      id_6,
      id_1,
      id_6,
      id_6,
      id_0,
      id_1,
      id_1,
      id_6,
      id_6,
      id_0,
      id_6,
      id_6,
      id_3,
      id_3,
      id_6,
      id_6
  );
  wire id_7;
  assign id_6 = 1'h0;
  wire id_8;
  wire id_9;
endmodule
