
*** Running vivado
    with args -log watch_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source watch_main.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source watch_main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 447.363 ; gain = 162.629
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/utils_1/imports/synth_1/watch_main.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/utils_1/imports/synth_1/watch_main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top watch_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.621 ; gain = 411.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'watch_main' [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/watch_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'up_count' [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'up_count' (0#1) [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_7seg' [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/imports/new/hex_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_7seg' (0#1) [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/imports/new/hex_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_mux' [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/time_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_mux' (0#1) [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/time_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'watch_main' (0#1) [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/watch_main.v:23]
WARNING: [Synth 8-7137] Register seg0_reg in module up_count has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:45]
WARNING: [Synth 8-7137] Register seg1_reg in module up_count has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:46]
WARNING: [Synth 8-7137] Register seg2_reg in module up_count has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:47]
WARNING: [Synth 8-7137] Register seg3_reg in module up_count has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.195 ; gain = 504.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.195 ; gain = 504.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.195 ; gain = 504.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1357.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/watch_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/watch_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1463.410 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'time_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'time_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'h1' (hex_7seg) to 'h5'
INFO: [Synth 8-223] decloning instance 'h2' (hex_7seg) to 'h6'
INFO: [Synth 8-223] decloning instance 'h3' (hex_7seg) to 'h7'
INFO: [Synth 8-223] decloning instance 'h4' (hex_7seg) to 'h8'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 25    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |    37|
|6     |LUT4   |    16|
|7     |LUT5   |    14|
|8     |LUT6   |    74|
|9     |FDCE   |    39|
|10    |FDPE   |    12|
|11    |LDC    |     9|
|12    |IBUF   |    13|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1463.410 ; gain = 504.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.410 ; gain = 610.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

Synth Design complete | Checksum: ac95fb20
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1463.410 ; gain = 991.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.runs/synth_1/watch_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file watch_main_utilization_synth.rpt -pb watch_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 22:14:37 2023...
