[06/14 15:46:11      0] 
[06/14 15:46:11      0] Cadence Innovus(TM) Implementation System.
[06/14 15:46:11      0] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/14 15:46:11      0] 
[06/14 15:46:11      0] Version:	v16.10-p004_1, built Thu May 12 14:48:49 PDT 2016
[06/14 15:46:11      0] Options:	
[06/14 15:46:11      0] Date:		Wed Jun 14 15:46:11 2023
[06/14 15:46:11      0] Host:		CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
[06/14 15:46:11      0] OS:		CentOS release 6.8 (Final)
[06/14 15:46:11      0] 
[06/14 15:46:11      0] License:
[06/14 15:46:11      0] 		invs	Innovus Implementation System	16.1	checkout succeeded
[06/14 15:46:11      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/14 15:46:30      9] @(#)CDS: Innovus v16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
[06/14 15:46:30      9] @(#)CDS: NanoRoute 16.10-p004_1 NR160506-1445/16_10-UB (database version 2.30, 325.6.1) {superthreading v1.28}
[06/14 15:46:30      9] @(#)CDS: AAE 16.10-p003 (64bit) 05/12/2016 (Linux 2.6.18-194.el5)
[06/14 15:46:30      9] @(#)CDS: CTE 16.10-p002_1 () May  3 2016 03:35:25 ( )
[06/14 15:46:30      9] @(#)CDS: SYNTECH 16.10-d040_1 () Apr 22 2016 00:57:16 ( )
[06/14 15:46:30      9] @(#)CDS: CPE v16.10-p007
[06/14 15:46:30      9] @(#)CDS: IQRC/TQRC 15.2.1-s073 (64bit) Tue May  3 11:39:50 PDT 2016 (Linux 2.6.18-194.el5)
[06/14 15:46:30      9] @(#)CDS: OA 22.50-p043 Tue Feb  9 16:29:38 2016
[06/14 15:46:30      9] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/14 15:46:30      9] @(#)CDS: RCDB 11.8
[06/14 15:46:30      9] --- Running on CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB) ---
[06/14 15:46:30      9] Create and set the environment variable TMPDIR to /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w.

[06/14 15:46:31      9] 
[06/14 15:46:31      9] **INFO:  MMMC transition support version v31-84 
[06/14 15:46:31      9] 
[06/14 15:46:31      9] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/14 15:46:31      9] <CMD> suppressMessage ENCEXT-2799
[06/14 15:46:31      9] <CMD> getVersion
[06/14 15:46:31      9] <CMD> getVersion
[06/14 15:46:31      9] <CMD> getDrawView
[06/14 15:46:31      9] <CMD> loadWorkspace -name Physical
[06/14 15:46:32      9] <CMD> win
[06/14 15:47:22     10] <CMD> setMultiCpuUsage -localCpu 8
[06/14 15:47:22     10] <CMD> setDesignMode -process 45
[06/14 15:47:22     10] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/14 15:47:22     10] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/14 15:47:22     10] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/14 15:47:22     10] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/14 15:47:22     10] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/14 15:47:22     10] Updating process node dependent CCOpt properties for the 45nm process node.
[06/14 15:47:22     10] <CMD> set init_pwr_net VDD
[06/14 15:47:22     10] <CMD> set init_gnd_net VSS
[06/14 15:47:22     10] <CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
[06/14 15:47:22     10] <CMD> set init_verilog TOP_m.v
[06/14 15:47:22     10] <CMD> set init_mmmc_file TOP.view
[06/14 15:47:22     10] <CMD> init_design
[06/14 15:47:22     10] #- Begin Load MMMC data ... (date=06/14 15:47:22, mem=499.1M)
[06/14 15:47:22     10] #- End Load MMMC data ... (date=06/14 15:47:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=499.1M, current mem=499.1M)
[06/14 15:47:22     10] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/14 15:47:22     10] 
[06/14 15:47:22     10] Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef ...
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[06/14 15:47:22     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[06/14 15:47:22     10] 
[06/14 15:47:22     10] Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef ...
[06/14 15:47:22     10] Set DBUPerIGU to M2 pitch 400.
[06/14 15:47:22     10] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 15:47:22     10] Type 'man IMPLF-200' for more detail.
[06/14 15:47:22     10] 
[06/14 15:47:22     10] viaInitial starts at Wed Jun 14 15:47:22 2023
viaInitial ends at Wed Jun 14 15:47:22 2023
Loading view definition file from TOP.view
[06/14 15:47:22     10] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[06/14 15:47:22     11] Reading WC timing library /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib.
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] Read 489 cells in slow_vdd1v0.
[06/14 15:47:22     11] Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/14 15:47:22     11] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[06/14 15:47:22     12] Reading BC timing library /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib.
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] Read 489 cells in fast_vdd1v0.
[06/14 15:47:22     12] Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/14 15:47:22     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=1.18min, fe_mem=566.2M) ***
[06/14 15:47:22     12] #- Begin Load netlist data ... (date=06/14 15:47:22, mem=566.2M)
[06/14 15:47:22     12] *** Begin netlist parsing (mem=566.2M) ***
[06/14 15:47:22     12] Created 489 new cells from 2 timing libraries.
[06/14 15:47:22     12] Reading netlist ...
[06/14 15:47:22     12] Backslashed names will retain backslash and a trailing blank character.
[06/14 15:47:22     12] Reading verilog netlist 'TOP_m.v'
[06/14 15:47:22     12] 
[06/14 15:47:22     12] *** Memory Usage v#1 (Current mem = 566.184M, initial mem = 165.195M) ***
[06/14 15:47:22     12] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=566.2M) ***
[06/14 15:47:22     12] #- End Load netlist data ... (date=06/14 15:47:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=566.2M, current mem=566.2M)
[06/14 15:47:22     12] Top level cell is TOP.
[06/14 15:47:22     12] Hooked 978 DB cells to tlib cells.
[06/14 15:47:22     12] Starting recursive module instantiation check.
[06/14 15:47:22     12] No recursion found.
[06/14 15:47:22     12] Building hierarchical netlist for Cell TOP ...
[06/14 15:47:22     12] *** Netlist is unique.
[06/14 15:47:22     12] ** info: there are 1075 modules.
[06/14 15:47:22     12] ** info: there are 152 stdCell insts.
[06/14 15:47:22     12] 
[06/14 15:47:22     12] *** Memory Usage v#1 (Current mem = 575.504M, initial mem = 165.195M) ***
[06/14 15:47:22     12] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 15:47:22     12] Type 'man IMPFP-3961' for more detail.
[06/14 15:47:22     12] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 15:47:22     12] Type 'man IMPFP-3961' for more detail.
[06/14 15:47:22     12] Set Default Net Delay as 1000 ps.
[06/14 15:47:22     12] Set Default Net Load as 0.5 pF. 
[06/14 15:47:22     12] Set Default Input Pin Transition as 0.1 ps.
[06/14 15:47:23     13] Extraction setup Started 
[06/14 15:47:23     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/14 15:47:23     13] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/14 15:47:24     14] CCE session initiated for gpdk045.tch 
[06/14 15:47:24     14] Importing multi-corner technology file(s) for preRoute extraction...
[06/14 15:47:24     14] gpdk045.tch
[06/14 15:47:30     20] Completed (cpu: 0:00:07.0 real: 0:00:07.0)
[06/14 15:47:30     20] Set Shrink Factor to 1.00000
[06/14 15:47:30     20] Summary of Active RC-Corners : 
[06/14 15:47:30     20]  
[06/14 15:47:30     20]  Analysis View: func@WC_rcworst125.setup
[06/14 15:47:30     20]     RC-Corner Name        : rcworst125
[06/14 15:47:30     20]     RC-Corner Index       : 0
[06/14 15:47:30     20]     RC-Corner Temperature : 125 Celsius
[06/14 15:47:30     20]     RC-Corner Cap Table   : ''
[06/14 15:47:30     20]     RC-Corner PreRoute Res Factor         : 1
[06/14 15:47:30     20]     RC-Corner PreRoute Cap Factor         : 1
[06/14 15:47:30     20]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PreRoute Clock Res Factor   : 1
[06/14 15:47:30     20]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/14 15:47:30     20]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/14 15:47:30     20]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/14 15:47:30     20]     RC-Corner Technology file: 'gpdk045.tch'
[06/14 15:47:30     20]  
[06/14 15:47:30     20]  Analysis View: func@BC_rcbest0.hold
[06/14 15:47:30     20]     RC-Corner Name        : rcbest0
[06/14 15:47:30     20]     RC-Corner Index       : 1
[06/14 15:47:30     20]     RC-Corner Temperature : 0 Celsius
[06/14 15:47:30     20]     RC-Corner Cap Table   : ''
[06/14 15:47:30     20]     RC-Corner PreRoute Res Factor         : 1
[06/14 15:47:30     20]     RC-Corner PreRoute Cap Factor         : 1
[06/14 15:47:30     20]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 15:47:30     20]     RC-Corner PreRoute Clock Res Factor   : 1
[06/14 15:47:30     20]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/14 15:47:30     20]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/14 15:47:30     20]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/14 15:47:30     20]     RC-Corner Technology file: 'gpdk045.tch'
[06/14 15:47:30     20] Technology file 'gpdk045.tch' associated with first view 'func@WC_rcworst125.setup' will be used as the primary corner for the multi-corner extraction.
[06/14 15:47:30     20] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/14 15:47:30     20] *Info: initialize multi-corner CTS.
[06/14 15:47:30     20] Reading timing constraints file 'TOP_m.sdc' ...
[06/14 15:47:30     20] Current (total cpu=0:00:20.2, real=0:01:19, peak res=321.2M, current mem=782.3M)
[06/14 15:47:30     20] INFO (CTE): Constraints read successfully.
[06/14 15:47:30     20] WARNING (CTE-25): Line: 9, 10 of File TOP_m.sdc : Skipped unsupported command: set_units
[06/14 15:47:30     20] 
[06/14 15:47:30     20] 
[06/14 15:47:30     20] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=336.8M, current mem=798.5M)
[06/14 15:47:30     20] Current (total cpu=0:00:20.2, real=0:01:19, peak res=336.8M, current mem=798.5M)
[06/14 15:47:30     20] Summary for sequential cells idenfication: 
[06/14 15:47:30     20] Identified SBFF number: 104
[06/14 15:47:30     20] Identified MBFF number: 0
[06/14 15:47:30     20] Not identified SBFF number: 16
[06/14 15:47:30     20] Not identified MBFF number: 0
[06/14 15:47:30     20] Number of sequential cells which are not FFs: 32
[06/14 15:47:30     20] 
[06/14 15:47:30     20] Total number of combinational cells: 327
[06/14 15:47:30     20] Total number of sequential cells: 152
[06/14 15:47:30     20] Total number of tristate cells: 10
[06/14 15:47:30     20] Total number of level shifter cells: 0
[06/14 15:47:30     20] Total number of power gating cells: 0
[06/14 15:47:30     20] Total number of isolation cells: 0
[06/14 15:47:30     20] Total number of power switch cells: 0
[06/14 15:47:30     20] Total number of pulse generator cells: 0
[06/14 15:47:30     20] Total number of always on buffers: 0
[06/14 15:47:30     20] Total number of retention cells: 0
[06/14 15:47:30     20] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
[06/14 15:47:30     20] Total number of usable buffers: 8
[06/14 15:47:30     20] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[06/14 15:47:30     20] Total number of unusable buffers: 8
[06/14 15:47:30     20] List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[06/14 15:47:30     20] Total number of usable inverters: 10
[06/14 15:47:30     20] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
[06/14 15:47:30     20] Total number of unusable inverters: 9
[06/14 15:47:30     20] List of identified usable delay cells:
[06/14 15:47:30     20] Total number of identified usable delay cells: 0
[06/14 15:47:30     20] List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[06/14 15:47:30     20] Total number of identified unusable delay cells: 8
[06/14 15:47:30     20] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/14 15:47:30     20] 
[06/14 15:47:30     20] *** Summary of all messages that are not suppressed in this session:
[06/14 15:47:30     20] Severity  ID               Count  Summary                                  
[06/14 15:47:30     20] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[06/14 15:47:30     20] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/14 15:47:30     20] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/14 15:47:30     20] *** Message Summary: 9 warning(s), 0 error(s)
[06/14 15:47:30     20] 
[06/14 15:47:30     20] <CMD> deleteEmptyModule
[06/14 15:47:30     20] Current (total cpu=0:00:20.4, real=0:01:19, peak res=336.8M, current mem=789.2M)
[06/14 15:47:30     20] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=341.7M, current mem=799.0M)
[06/14 15:47:30     20] Current (total cpu=0:00:20.5, real=0:01:19, peak res=341.7M, current mem=799.0M)
[06/14 15:47:30     20] <CMD> checkUnique
[06/14 15:47:30     20] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[06/14 15:47:30     20] <CMD> globalNetConnect VDD -type tiehi -inst *
[06/14 15:47:30     20] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[06/14 15:47:30     20] <CMD> globalNetConnect VSS -type tielo -inst *
[06/14 15:47:30     20] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/14 15:47:30     20] <CMD> setDontUse BUF* false
[06/14 15:47:30     20] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
[06/14 15:47:30     20] Type 'man IMPOPT-3058' for more detail.
[06/14 15:47:30     20]  Setting dont_use false for cell slow_vdd1v0/BUFX8
[06/14 15:47:30     20] <CMD> setDontUse INV* false
[06/14 15:47:30     20] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
[06/14 15:47:30     20] Type 'man IMPOPT-3058' for more detail.
[06/14 15:47:30     20]  Setting dont_use false for cell slow_vdd1v0/INVXL
[06/14 15:47:30     20] <CMD> set_dont_touch [get_lib_cells "*/BUF* */INV* " ] false
[06/14 15:47:30     20] <CMD> set enc_save_portable_design 1
[06/14 15:47:30     20] <CMD> saveDesign dbs/import.enc -compress
[06/14 15:47:30     20] #- Begin Save netlist data ... (date=06/14 15:47:30, mem=799.0M)
[06/14 15:47:30     20] Writing Binary DB to dbs/import.enc.dat.tmp/TOP.v.bin ...
[06/14 15:47:30     20] #- End Save netlist data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] #- Begin Save AAE data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] Saving AAE Data ...
[06/14 15:47:30     20] #- End Save AAE data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] #- Begin Save clock tree data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] #- End Save clock tree data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] Saving preference file dbs/import.enc.dat.tmp/gui.pref.tcl ...
[06/14 15:47:30     20] Saving mode setting ...
[06/14 15:47:30     20] Saving global file ...
[06/14 15:47:30     20] #- Begin Save floorplan data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] Saving floorplan file ...
[06/14 15:47:30     20] #- End Save floorplan data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] Saving Drc markers ...
[06/14 15:47:30     20] ... No Drc file written since there is no markers found.
[06/14 15:47:30     20] #- Begin Save placement data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] Saving placement file ...
[06/14 15:47:30     20] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1315.0M) ***
[06/14 15:47:30     20] #- End Save placement data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] #- Begin Save routing data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] Saving route file ...
[06/14 15:47:30     20] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1315.0M) ***
[06/14 15:47:30     20] #- End Save routing data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] Saving property file dbs/import.enc.dat.tmp/TOP.prop
[06/14 15:47:30     20] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1315.0M) ***
[06/14 15:47:30     20] #- Begin Save power constraints data ... (date=06/14 15:47:30, mem=1315.0M)
[06/14 15:47:30     20] #- End Save power constraints data ... (date=06/14 15:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.0M, current mem=1315.0M)
[06/14 15:47:30     20] Saving preRoute extracted patterns in file 'dbs/import.enc.dat.tmp/TOP.techData.gz' ...
[06/14 15:47:30     20] No integration constraint in the design.
[06/14 15:47:32     22] Generated self-contained design import.enc.dat.tmp
[06/14 15:47:32     22] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:47:32     22] 
[06/14 15:47:32     22] <CMD> saveNetlist ./generated_netlist/import.v
[06/14 15:47:32     22] Writing Netlist "./generated_netlist/import.v" ...
[06/14 15:48:09     22] <CMD> floorPlan -d {26 26 3 3 3 3}
[06/14 15:48:09     22] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 3.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 15:48:09     22] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 3.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 15:48:09     22] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/14 15:48:09     22] <CMD> loadIoFile TOP_IO.io
[06/14 15:48:09     22] Reading IO assignment file "TOP_IO.io" ...
[06/14 15:48:09     22] **WARN: (IMPFP-669):	IO pin "O[4]" not found.
[06/14 15:48:09     22] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 0 bottom 0 left 0 right 0} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/14 15:48:09     22] #- Begin addRing (date=06/14 15:48:09, mem=1042.7M)
[06/14 15:48:09     22] 
[06/14 15:48:09     22] Ring generation is complete; vias are now being generated.
[06/14 15:48:09     22] The power planner created 8 wires.
[06/14 15:48:09     22] #- End addRing (date=06/14 15:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.7M, current mem=1042.7M)
[06/14 15:48:09     22] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from bottom -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/14 15:48:09     22] #- Begin addStripe (date=06/14 15:48:09, mem=1042.7M)
[06/14 15:48:09     22] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
[06/14 15:48:09     22] 
[06/14 15:48:09     22] Starting stripe generation ...
[06/14 15:48:09     22] Non-Default setAddStripeOption Settings :
[06/14 15:48:09     22]   NONE
[06/14 15:48:09     22] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[06/14 15:48:09     22] Stripe generation is complete; vias are now being generated.
[06/14 15:48:09     22] The power planner created 10 wires.
[06/14 15:48:09     22] #- End addStripe (date=06/14 15:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.7M, current mem=1042.7M)
[06/14 15:48:09     22] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from left -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/14 15:48:09     22] #- Begin addStripe (date=06/14 15:48:09, mem=1042.7M)
[06/14 15:48:09     22] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
[06/14 15:48:09     22] 
[06/14 15:48:09     22] Starting stripe generation ...
[06/14 15:48:09     22] Non-Default setAddStripeOption Settings :
[06/14 15:48:09     22]   NONE
[06/14 15:48:09     22] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[06/14 15:48:09     22] Stripe generation is complete; vias are now being generated.
[06/14 15:48:09     22] The power planner created 10 wires.
[06/14 15:48:09     22] #- End addStripe (date=06/14 15:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.7M, current mem=1042.7M)
[06/14 15:48:09     22] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal8(8) }
[06/14 15:48:09     22] #- Begin sroute (date=06/14 15:48:09, mem=1042.7M)
[06/14 15:48:09     22] *** Begin SPECIAL ROUTE on Wed Jun 14 15:48:09 2023 ***
[06/14 15:48:09     22] SPECIAL ROUTE ran on directory: /home/Team14/cds_digital/ALU_Project/PnR
[06/14 15:48:09     22] SPECIAL ROUTE ran on machine: CadenceServer3.localdomain (Linux 2.6.32-642.el6.x86_64 Xeon 2.40Ghz)
[06/14 15:48:09     22] 
[06/14 15:48:09     22] Begin option processing ...
[06/14 15:48:09     22] srouteConnectPowerBump set to false
[06/14 15:48:09     22] routeSelectNet set to "VDD VSS"
[06/14 15:48:09     22] routeSpecial set to true
[06/14 15:48:09     22] srouteBlockPin set to "useLef"
[06/14 15:48:09     22] srouteBottomLayerLimit set to 1
[06/14 15:48:09     22] srouteBottomTargetLayerLimit set to 1
[06/14 15:48:09     22] srouteConnectConverterPin set to false
[06/14 15:48:09     22] srouteCrossoverViaBottomLayer set to 1
[06/14 15:48:09     22] srouteCrossoverViaTopLayer set to 8
[06/14 15:48:09     22] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/14 15:48:09     22] srouteFollowCorePinEnd set to 3
[06/14 15:48:09     22] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 15:48:09     22] sroutePadPinAllPorts set to true
[06/14 15:48:09     22] sroutePreserveExistingRoutes set to true
[06/14 15:48:09     22] srouteRoutePowerBarPortOnBothDir set to true
[06/14 15:48:09     22] srouteStopBlockPin set to "nearestTarget"
[06/14 15:48:09     22] srouteTopLayerLimit set to 8
[06/14 15:48:09     22] srouteTopTargetLayerLimit set to 8
[06/14 15:48:09     22] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1753.00 megs.
[06/14 15:48:09     22] 
[06/14 15:48:09     22] Reading DB technology information...
[06/14 15:48:09     23] Finished reading DB technology information.
[06/14 15:48:09     23] Reading floorplan and netlist information...
[06/14 15:48:09     23] Finished reading floorplan and netlist information.
[06/14 15:48:09     23] **WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
[06/14 15:48:09     23] Read in 24 layers, 11 routing layers, 1 overlap layer
[06/14 15:48:09     23] Read in 2 nondefault rules, 0 used
[06/14 15:48:09     23] Read in 583 macros, 31 used
[06/14 15:48:09     23] Read in 31 components
[06/14 15:48:09     23]   31 core components: 31 unplaced, 0 placed, 0 fixed
[06/14 15:48:09     23] Read in 21 physical pins
[06/14 15:48:09     23]   21 physical pins: 0 unplaced, 21 placed, 0 fixed
[06/14 15:48:09     23] Read in 21 nets
[06/14 15:48:09     23] Read in 2 special nets, 2 routed
[06/14 15:48:09     23] Read in 83 terminals
[06/14 15:48:09     23] 2 nets selected.
[06/14 15:48:09     23] 
[06/14 15:48:09     23] Begin power routing ...
[06/14 15:48:09     23] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[06/14 15:48:09     23] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/14 15:48:09     23] Type 'man IMPSR-1256' for more detail.
[06/14 15:48:09     23] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 15:48:09     23] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[06/14 15:48:09     23] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/14 15:48:09     23] Type 'man IMPSR-1256' for more detail.
[06/14 15:48:09     23] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 15:48:09     23] CPU time for FollowPin 0 seconds
[06/14 15:48:09     23] CPU time for FollowPin 0 seconds
[06/14 15:48:09     23]   Number of IO ports routed: 0
[06/14 15:48:09     23]   Number of Block ports routed: 0
[06/14 15:48:09     23]   Number of Stripe ports routed: 0
[06/14 15:48:09     23]   Number of Core ports routed: 24
[06/14 15:48:09     23]   Number of Pad ports routed: 0
[06/14 15:48:09     23]   Number of Power Bump ports routed: 0
[06/14 15:48:09     23]   Number of Followpin connections: 12
[06/14 15:48:09     23] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.
[06/14 15:48:09     23] 
[06/14 15:48:09     23] 
[06/14 15:48:09     23] 
[06/14 15:48:09     23]  Begin updating DB with routing results ...
[06/14 15:48:09     23]  Updating DB with 137 via definition ...
[06/14 15:48:09     23]  Updating DB with 21 io pins ...Extracting standard cell pins and blockage ...... 
[06/14 15:48:09     23] Pin and blockage extraction finished
[06/14 15:48:09     23] 
[06/14 15:48:09     23] 
sroute post-processing starts at Wed Jun 14 15:48:09 2023
The viaGen is rebuilding shadow vias for net VSS.
[06/14 15:48:09     23] sroute post-processing ends at Wed Jun 14 15:48:09 2023

sroute post-processing starts at Wed Jun 14 15:48:09 2023
The viaGen is rebuilding shadow vias for net VDD.
[06/14 15:48:10     23] sroute post-processing ends at Wed Jun 14 15:48:10 2023
#- End sroute (date=06/14 15:48:10, total cpu=0:00:00.6, real=0:00:01.0, peak res=1046.0M, current mem=1046.0M)
[06/14 15:48:10     23] <CMD> saveDesign dbs/floorpower.enc -compress
[06/14 15:48:10     23] #- Begin Save netlist data ... (date=06/14 15:48:10, mem=1046.0M)
[06/14 15:48:10     23] Writing Binary DB to dbs/floorpower.enc.dat.tmp/TOP.v.bin ...
[06/14 15:48:10     23] #- End Save netlist data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] #- Begin Save AAE data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] Saving AAE Data ...
[06/14 15:48:10     23] #- End Save AAE data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] #- Begin Save clock tree data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] #- End Save clock tree data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] Saving preference file dbs/floorpower.enc.dat.tmp/gui.pref.tcl ...
[06/14 15:48:10     23] Saving mode setting ...
[06/14 15:48:10     23] Saving global file ...
[06/14 15:48:10     23] #- Begin Save floorplan data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] Saving floorplan file ...
[06/14 15:48:10     23] #- End Save floorplan data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] Saving Drc markers ...
[06/14 15:48:10     23] ... No Drc file written since there is no markers found.
[06/14 15:48:10     23] #- Begin Save placement data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] Saving placement file ...
[06/14 15:48:10     23] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1560.0M) ***
[06/14 15:48:10     23] #- End Save placement data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] #- Begin Save routing data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] Saving route file ...
[06/14 15:48:10     23] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1560.0M) ***
[06/14 15:48:10     23] #- End Save routing data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] Saving property file dbs/floorpower.enc.dat.tmp/TOP.prop
[06/14 15:48:10     23] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1560.0M) ***
[06/14 15:48:10     23] #- Begin Save power constraints data ... (date=06/14 15:48:10, mem=1560.0M)
[06/14 15:48:10     23] #- End Save power constraints data ... (date=06/14 15:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/14 15:48:10     23] Saving preRoute extracted patterns in file 'dbs/floorpower.enc.dat.tmp/TOP.techData.gz' ...
[06/14 15:48:10     23] No integration constraint in the design.
[06/14 15:48:11     25] Generated self-contained design floorpower.enc.dat.tmp
[06/14 15:48:11     25] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:48:11     25] 
[06/14 15:48:48     26] <CMD> all_constraint_modes -active
[06/14 15:48:48     26] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/14 15:48:48     26] <CMD> setDontUse BUF* false
[06/14 15:48:48     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
[06/14 15:48:48     26] Type 'man IMPOPT-3058' for more detail.
[06/14 15:48:48     26]  Setting dont_use false for cell slow_vdd1v0/BUFX8
[06/14 15:48:48     26] <CMD> setDontUse INV* false
[06/14 15:48:48     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
[06/14 15:48:48     26] Type 'man IMPOPT-3058' for more detail.
[06/14 15:48:48     26]  Setting dont_use false for cell slow_vdd1v0/INVXL
[06/14 15:48:48     26] <CMD> set_dont_touch [get_lib_cells "*/BUF* */INV* " ] false
[06/14 15:48:48     26] <CMD> timeDesign -prePlace
[06/14 15:48:48     26] Multithreaded Timing Analysis is initialized with 8 threads
[06/14 15:48:48     26] 
[06/14 15:48:48     26] Set Using Default Delay Limit as 101.
[06/14 15:48:48     26] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/14 15:48:48     26] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[06/14 15:48:48     26] Set Default Net Delay as 0 ps.
[06/14 15:48:48     26] Set Default Net Load as 0 pF. 
[06/14 15:48:48     26] Effort level <high> specified for reg2reg path_group
[06/14 15:48:48     26] #################################################################################
[06/14 15:48:48     26] # Design Stage: PreRoute
[06/14 15:48:48     26] # Design Name: TOP
[06/14 15:48:48     26] # Design Mode: 45nm
[06/14 15:48:48     26] # Analysis Mode: MMMC Non-OCV 
[06/14 15:48:48     26] # Parasitics Mode: No SPEF/RCDB
[06/14 15:48:48     26] # Signoff Settings: SI Off 
[06/14 15:48:48     26] #################################################################################
[06/14 15:48:48     26] Calculate delays in BcWc mode...
[06/14 15:48:48     26] Topological Sorting (CPU = 0:00:00.0, MEM = 1289.6M, InitMEM = 1289.6M)
[06/14 15:48:49     27] Total number of fetched objects 168
[06/14 15:48:49     27] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/14 15:48:49     27] End delay calculation. (MEM=1870.57 CPU=0:00:00.2 REAL=0:00:00.0)
[06/14 15:48:49     27] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1870.6M) ***
[06/14 15:48:49     27] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:27.4 mem=1870.6M)
[06/14 15:48:49     27] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.117  |   N/A   |  3.117  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[06/14 15:48:49     27] Resetting back High Fanout Nets as non-ideal
[06/14 15:48:49     27] Set Default Net Delay as 1000 ps.
[06/14 15:48:49     27] Set Default Net Load as 0.5 pF. 
[06/14 15:48:49     27] Reported timing to dir ./timingReports
[06/14 15:48:49     27] Total CPU time: 1.05 sec
[06/14 15:48:49     27] Total Real time: 1.0 sec
[06/14 15:48:49     27] Total Memory Usage: 1365.175781 Mbytes
[06/14 15:48:49     27] <CMD> setTrialRouteMode -highEffort true -minRouteLayer 1 -maxRouteLayer 5
[06/14 15:48:49     27] <CMD> setOptMode -effort high
[06/14 15:48:49     27] <CMD> place_opt_design
[06/14 15:48:49     27] *** Starting GigaPlace ***
[06/14 15:48:49     27] **INFO: user set placement options
[06/14 15:48:49     27] **INFO: user set opt options
[06/14 15:48:49     27] setOptMode -effort high
[06/14 15:48:49     27] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 15:48:49     27] *** Start deleteBufferTree ***
[06/14 15:48:49     27] Info: Detect buffers to remove automatically.
[06/14 15:48:49     27] Analyzing netlist ...
[06/14 15:48:49     27] Updating netlist
[06/14 15:48:49     27] 
[06/14 15:48:49     27] *summary: 0 instances (buffers/inverters) removed
[06/14 15:48:49     27] *** Finish deleteBufferTree (0:00:00.0) ***
[06/14 15:48:49     27] Deleted 0 physical inst  (cell - / prefix -).
[06/14 15:48:49     27] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/14 15:48:49     27] Scan chains were not defined.
[06/14 15:48:49     27] #spOpts: N=45 
[06/14 15:48:49     27] #std cell=152 (0 fixed + 152 movable) #block=0 (0 floating + 0 preplaced)
[06/14 15:48:49     27] #ioInst=0 #net=168 #term=588 #term/net=3.50, #fixedIo=21, #floatIo=0, #fixedPin=0, #floatPin=21
[06/14 15:48:49     27] stdCell: 152 single + 0 double + 0 multi
[06/14 15:48:49     27] Total standard cell length = 0.1490 (mm), area = 0.0003 (mm^2)
[06/14 15:48:49     27] Core basic site is CoreSite
[06/14 15:48:49     27] Estimated cell power/ground rail width = 0.160 um
[06/14 15:48:49     27] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:49     27] Apply auto density screen in pre-place stage.
[06/14 15:48:49     27] Auto density screen increases utilization from 0.677 to 0.695
[06/14 15:48:49     27] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1377.5M
[06/14 15:48:49     27] Average module density = 0.695.
[06/14 15:48:49     27] Density for the design = 0.695.
[06/14 15:48:49     27]        = stdcell_area 745 sites (255 um^2) / alloc_area 1072 sites (367 um^2).
[06/14 15:48:49     27] Pin Density = 0.5345.
[06/14 15:48:49     27]             = total # of pins 588 / total area 1100.
[06/14 15:48:49     27] Initial padding reaches pin density 0.778 for top
[06/14 15:48:49     27] Initial padding increases density from 0.695 to 0.822 for top
[06/14 15:48:49     27] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[06/14 15:48:49     27] === lastAutoLevel = 5 
[06/14 15:48:50     28] Total number of fetched objects 168
[06/14 15:48:50     28] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:48:50     28] End delay calculation. (MEM=1839.48 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:48:50     28] Clock gating cells determined by native netlist tracing.
[06/14 15:48:51     28] Iteration  1: Total net bbox = 5.429e+02 (3.25e+02 2.17e+02)
[06/14 15:48:51     28]               Est.  stn bbox = 5.920e+02 (3.55e+02 2.37e+02)
[06/14 15:48:51     28]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.5M
[06/14 15:48:51     28] Iteration  2: Total net bbox = 5.429e+02 (3.25e+02 2.17e+02)
[06/14 15:48:51     28]               Est.  stn bbox = 5.920e+02 (3.55e+02 2.37e+02)
[06/14 15:48:51     28]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.5M
[06/14 15:48:51     28] Total number of setup views is 1.
[06/14 15:48:51     28] Total number of active setup views is 1.
[06/14 15:48:51     28] Total number of fetched objects 168
[06/14 15:48:51     28] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:48:51     28] End delay calculation. (MEM=1965.66 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:48:51     29] exp_mt_sequential is set from setPlaceMode option to 1
[06/14 15:48:51     29] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[06/14 15:48:51     29] place_exp_mt_interval set to default 32
[06/14 15:48:51     29] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/14 15:48:51     29] Iteration  3: Total net bbox = 4.990e+02 (2.98e+02 2.01e+02)
[06/14 15:48:51     29]               Est.  stn bbox = 5.500e+02 (3.28e+02 2.22e+02)
[06/14 15:48:51     29]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 2273.8M
[06/14 15:48:52     29] Iteration  4: Total net bbox = 1.170e+03 (5.64e+02 6.06e+02)
[06/14 15:48:52     29]               Est.  stn bbox = 1.284e+03 (6.20e+02 6.64e+02)
[06/14 15:48:52     29]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2273.8M
[06/14 15:48:52     29] Iteration  5: Total net bbox = 1.170e+03 (5.64e+02 6.06e+02)
[06/14 15:48:52     29]               Est.  stn bbox = 1.284e+03 (6.20e+02 6.64e+02)
[06/14 15:48:52     29]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.8M
[06/14 15:48:52     29] Iteration  6: Total net bbox = 1.178e+03 (5.73e+02 6.05e+02)
[06/14 15:48:52     29]               Est.  stn bbox = 1.292e+03 (6.29e+02 6.63e+02)
[06/14 15:48:52     29]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 2177.7M
[06/14 15:48:52     29] Finished Global Placement (cpu=0:00:01.2, real=0:00:02.0, mem=2177.7M)
[06/14 15:48:52     29] Placement multithread real runtime: 0:00:02.0 with 8 threads.
[06/14 15:48:52     29] Info: 0 clock gating cells identified, 0 (on average) moved
[06/14 15:48:52     29] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[06/14 15:48:52     29] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 15:48:52     29] Type 'man IMPSP-9025' for more detail.
[06/14 15:48:52     29] #spOpts: N=45 mergeVia=F 
[06/14 15:48:52     29] Core basic site is CoreSite
[06/14 15:48:52     29] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:52     29] *** Starting refinePlace (0:00:29.8 mem=1427.9M) ***
[06/14 15:48:52     29] Total net bbox length = 1.178e+03 (5.730e+02 6.048e+02) (ext = 1.888e+02)
[06/14 15:48:52     29] Starting refinePlace ...
[06/14 15:48:52     29] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:52     29] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:48:52     29] Density distribution unevenness ratio = 1.550%
[06/14 15:48:52     29]   Spread Effort: high, standalone mode, useDDP on.
[06/14 15:48:52     29] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1427.9MB) @(0:00:29.8 - 0:00:29.8).
[06/14 15:48:52     29] Move report: preRPlace moves 152 insts, mean move: 0.90 um, max move: 2.29 um
[06/14 15:48:52     29] 	Max move on inst (shifter_inst/g2469771): (21.27, 9.93) --> (21.80, 8.17)
[06/14 15:48:52     29] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI22X1
[06/14 15:48:52     29] wireLenOptFixPriorityInst 0 inst fixed
[06/14 15:48:52     29] tweakage running in 8 threads.
[06/14 15:48:52     29] Placement tweakage begins.
[06/14 15:48:52     29] wire length = 1.454e+03
[06/14 15:48:52     29] wire length = 1.420e+03
[06/14 15:48:52     29] Placement tweakage ends.
[06/14 15:48:52     29] Move report: tweak moves 61 insts, mean move: 1.25 um, max move: 3.91 um
[06/14 15:48:52     29] 	Max move on inst (alu_inst/g37189771): (12.40, 6.46) --> (14.60, 4.75)
[06/14 15:48:52     29] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:52     29] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1427.9MB) @(0:00:29.8 - 0:00:29.8).
[06/14 15:48:52     29] Move report: Detail placement moves 152 insts, mean move: 1.04 um, max move: 2.81 um
[06/14 15:48:52     29] 	Max move on inst (alu_inst/g3710): (8.20, 12.69) --> (10.40, 13.30)
[06/14 15:48:52     29] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1427.9MB
[06/14 15:48:52     29] Statistics of distance of Instance movement in refine placement:
[06/14 15:48:52     29]   maximum (X+Y) =         2.81 um
[06/14 15:48:52     29]   inst (alu_inst/g3710) with max move: (8.201, 12.6905) -> (10.4, 13.3)
[06/14 15:48:52     29]   mean    (X+Y) =         1.04 um
[06/14 15:48:52     29] Summary Report:
[06/14 15:48:52     29] Instances move: 152 (out of 152 movable)
[06/14 15:48:52     29] Instances flipped: 0
[06/14 15:48:52     29] Mean displacement: 1.04 um
[06/14 15:48:52     29] Max displacement: 2.81 um (Instance: alu_inst/g3710) (8.201, 12.6905) -> (10.4, 13.3)
[06/14 15:48:52     29] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[06/14 15:48:52     29] Total instances moved : 152
[06/14 15:48:52     29] Total net bbox length = 1.260e+03 (6.020e+02 6.575e+02) (ext = 1.869e+02)
[06/14 15:48:52     29] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1427.9MB
[06/14 15:48:52     29] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1427.9MB) @(0:00:29.8 - 0:00:29.8).
[06/14 15:48:52     29] *** Finished refinePlace (0:00:29.8 mem=1427.9M) ***
[06/14 15:48:52     29] *** Finished Initial Placement (cpu=0:00:02.2, real=0:00:03.0, mem=1427.9M) ***
[06/14 15:48:52     29] #spOpts: N=45 mergeVia=F 
[06/14 15:48:52     29] Core basic site is CoreSite
[06/14 15:48:52     29] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:52     29] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:48:52     29] Density distribution unevenness ratio = 0.207%
[06/14 15:48:52     29] congRepair running 8 threads
[06/14 15:48:52     29] Starting congestion repair ...
[06/14 15:48:52     29] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/14 15:48:52     29] [NR-eGR] Detected a user setting of 'setTrialRouteMode -maxRouteLayer 5' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 5'.
[06/14 15:48:52     29] (I)       Reading DB...
[06/14 15:48:52     29] (I)       congestionReportName   : 
[06/14 15:48:52     29] (I)       buildTerm2TermWires    : 1
[06/14 15:48:52     29] (I)       doTrackAssignment      : 1
[06/14 15:48:52     29] (I)       dumpBookshelfFiles     : 0
[06/14 15:48:52     29] (I)       numThreads             : 0
[06/14 15:48:52     29] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:48:52     29] (I)       honorPin               : false
[06/14 15:48:52     29] (I)       honorPinGuide          : true
[06/14 15:48:52     29] (I)       honorPartition         : false
[06/14 15:48:52     29] (I)       allowPartitionCrossover: false
[06/14 15:48:52     29] (I)       honorSingleEntry       : true
[06/14 15:48:52     29] (I)       honorSingleEntryStrong : true
[06/14 15:48:52     29] (I)       handleViaSpacingRule   : false
[06/14 15:48:52     29] (I)       PDConstraint           : none
[06/14 15:48:52     29] (I)       expBetterNDRHandling   : false
[06/14 15:48:52     29] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:48:52     29] (I)       routingEffortLevel     : 3
[06/14 15:48:52     29] [NR-eGR] minRouteLayer          : 2
[06/14 15:48:52     29] [NR-eGR] maxRouteLayer          : 5
[06/14 15:48:52     29] (I)       numRowsPerGCell        : 1
[06/14 15:48:52     29] (I)       speedUpLargeDesign     : 0
[06/14 15:48:52     29] (I)       speedUpBlkViolationClean: 1
[06/14 15:48:52     29] (I)       multiThreadingTA       : 1
[06/14 15:48:52     29] (I)       blockedPinEscape       : 1
[06/14 15:48:52     29] (I)       blkAwareLayerSwitching : 1
[06/14 15:48:52     29] (I)       betterClockWireModeling: 1
[06/14 15:48:52     29] (I)       congestionCleanMode    : 0
[06/14 15:48:52     29] (I)       optimizationMode       : false
[06/14 15:48:52     29] (I)       punchThroughDistance   : 500.00
[06/14 15:48:52     29] (I)       scenicBound            : 1.15
[06/14 15:48:52     29] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:48:52     29] (I)       source-to-sink ratio   : 0.00
[06/14 15:48:52     29] (I)       targetCongestionRatioH : 1.00
[06/14 15:48:52     29] (I)       targetCongestionRatioV : 1.00
[06/14 15:48:52     29] (I)       layerCongestionRatio   : 0.70
[06/14 15:48:52     29] (I)       m1CongestionRatio      : 0.10
[06/14 15:48:52     29] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:48:52     29] (I)       localRouteEffort       : 1.00
[06/14 15:48:52     29] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:48:52     29] (I)       supplyScaleFactorH     : 1.00
[06/14 15:48:52     29] (I)       supplyScaleFactorV     : 1.00
[06/14 15:48:52     29] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:48:52     29] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:48:52     29] (I)       blockTrack             : 
[06/14 15:48:52     29] (I)       routeVias              : 
[06/14 15:48:52     29] (I)       readTROption           : true
[06/14 15:48:52     29] (I)       extraSpacingFactor     : 1.00
[06/14 15:48:52     29] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:48:52     29] (I)       routeSelectedNetsOnly  : false
[06/14 15:48:52     29] (I)       before initializing RouteDB syMemory usage = 1428.9 MB
[06/14 15:48:52     29] (I)       starting read tracks
[06/14 15:48:52     29] (I)       build grid graph
[06/14 15:48:52     29] (I)       build grid graph start
[06/14 15:48:52     29] [NR-eGR] Layer1 has no routable track
[06/14 15:48:52     29] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:48:52     29] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:48:52     29] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:48:52     29] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:48:52     29] (I)       build grid graph end
[06/14 15:48:52     29] (I)       numViaLayers=4
[06/14 15:48:52     29] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:48:52     29] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:48:52     29] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:48:52     29] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:48:52     29] (I)       end build via table
[06/14 15:48:52     29] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:48:52     29] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 15:48:52     29] (I)       readDataFromPlaceDB
[06/14 15:48:52     29] (I)       Read net information..
[06/14 15:48:52     29] [NR-eGR] Read numTotalNets=168  numIgnoredNets=0
[06/14 15:48:52     29] (I)       Read testcase time = 0.000 seconds
[06/14 15:48:52     29] 
[06/14 15:48:52     29] (I)       totalPins=588  totalGlobalPin=519 (88.27%)
[06/14 15:48:52     29] (I)       Model blockage into capacity
[06/14 15:48:52     29] (I)       Read numBlocks=672  numPreroutedWires=0  numCapScreens=0
[06/14 15:48:52     29] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:48:52     29] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:48:52     29] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:48:52     29] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:48:52     29] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:48:52     29] (I)       Modeling time = 0.000 seconds
[06/14 15:48:52     29] 
[06/14 15:48:52     29] (I)       Number of ignored nets = 0
[06/14 15:48:52     29] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:48:52     29] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:48:52     29] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:48:52     29] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:48:52     29] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 15:48:52     29] (I)       Before initializing earlyGlobalRoute syMemory usage = 1428.9 MB
[06/14 15:48:52     29] (I)       Layer1  viaCost=200.00
[06/14 15:48:52     29] (I)       Layer2  viaCost=200.00
[06/14 15:48:52     29] (I)       Layer3  viaCost=200.00
[06/14 15:48:52     29] (I)       Layer4  viaCost=200.00
[06/14 15:48:52     29] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:48:52     29] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:48:52     29] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:48:52     29] (I)       Site Width          :   400  (dbu)
[06/14 15:48:52     29] (I)       Row Height          :  3420  (dbu)
[06/14 15:48:52     29] (I)       GCell Width         :  3420  (dbu)
[06/14 15:48:52     29] (I)       GCell Height        :  3420  (dbu)
[06/14 15:48:52     29] (I)       grid                :    15    15     5
[06/14 15:48:52     29] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:48:52     29] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:48:52     29] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:48:52     29] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:48:52     29] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:48:52     29] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:48:52     29] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:48:52     29] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:48:52     29] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:48:52     29] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:48:52     29] (I)       --------------------------------------------------------
[06/14 15:48:52     29] 
[06/14 15:48:52     29] [NR-eGR] ============ Routing rule table ============
[06/14 15:48:52     29] [NR-eGR] Rule id 0. Nets 168 
[06/14 15:48:52     29] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:48:52     29] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:48:52     29] [NR-eGR] ========================================
[06/14 15:48:52     29] [NR-eGR] 
[06/14 15:48:52     29] (I)       After initializing earlyGlobalRoute syMemory usage = 1428.9 MB
[06/14 15:48:52     29] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:48:52     29] (I)       ============= Initialization =============
[06/14 15:48:52     29] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:48:52     29] [NR-eGR] Layer group 1: route 168 net(s) in layer range [2, 5]
[06/14 15:48:52     29] (I)       ============  Phase 1a Route ============
[06/14 15:48:52     29] (I)       Phase 1a runs 0.00 seconds
[06/14 15:48:52     29] (I)       Usage: 770 = (368 H, 402 V) = (9.70% H, 11.66% V) = (6.293e+02um H, 6.874e+02um V)
[06/14 15:48:52     29] (I)       
[06/14 15:48:52     29] (I)       ============  Phase 1b Route ============
[06/14 15:48:52     29] (I)       Usage: 770 = (368 H, 402 V) = (9.70% H, 11.66% V) = (6.293e+02um H, 6.874e+02um V)
[06/14 15:48:52     29] (I)       
[06/14 15:48:52     29] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.316700e+03um
[06/14 15:48:52     29] (I)       ============  Phase 1c Route ============
[06/14 15:48:52     29] (I)       Usage: 770 = (368 H, 402 V) = (9.70% H, 11.66% V) = (6.293e+02um H, 6.874e+02um V)
[06/14 15:48:52     29] (I)       
[06/14 15:48:52     29] (I)       ============  Phase 1d Route ============
[06/14 15:48:52     29] (I)       Usage: 770 = (368 H, 402 V) = (9.70% H, 11.66% V) = (6.293e+02um H, 6.874e+02um V)
[06/14 15:48:52     29] (I)       
[06/14 15:48:52     29] (I)       ============  Phase 1e Route ============
[06/14 15:48:52     29] (I)       Phase 1e runs 0.00 seconds
[06/14 15:48:52     29] (I)       Usage: 770 = (368 H, 402 V) = (9.70% H, 11.66% V) = (6.293e+02um H, 6.874e+02um V)
[06/14 15:48:52     29] (I)       
[06/14 15:48:52     29] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.316700e+03um
[06/14 15:48:52     29] [NR-eGR] 
[06/14 15:48:52     29] (I)       ============  Phase 1l Route ============
[06/14 15:48:52     29] (I)       Phase 1l runs 0.00 seconds
[06/14 15:48:52     29] (I)       Total Global Routing Runtime: 0.01 seconds
[06/14 15:48:52     29] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:48:52     29] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:48:52     29] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:52     29] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:48:52     29] 
[06/14 15:48:52     29] ** np local hotspot detection info verbose **
[06/14 15:48:52     29] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:52     29] 
[06/14 15:48:52     29] describeCongestion: hCong = 0.00 vCong = 0.00
[06/14 15:48:52     29] Skipped repairing congestion.
[06/14 15:48:52     29] (I)       ============= track Assignment ============
[06/14 15:48:52     29] (I)       extract Global 3D Wires
[06/14 15:48:52     29] (I)       Extract Global WL : time=0.00
[06/14 15:48:52     29] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:48:52     29] (I)       Initialization real time=0.00 seconds
[06/14 15:48:52     29] (I)       Kernel real time=0.00 seconds
[06/14 15:48:52     29] (I)       End Greedy Track Assignment
[06/14 15:48:52     29] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 567
[06/14 15:48:52     29] [NR-eGR] Layer2(Metal2)(V) length: 6.068950e+02um, number of vias: 827
[06/14 15:48:52     29] [NR-eGR] Layer3(Metal3)(H) length: 6.869100e+02um, number of vias: 91
[06/14 15:48:52     29] [NR-eGR] Layer4(Metal4)(V) length: 1.982050e+02um, number of vias: 26
[06/14 15:48:52     29] [NR-eGR] Layer5(Metal5)(H) length: 4.800000e+01um, number of vias: 0
[06/14 15:48:52     29] [NR-eGR] Total length: 1.540010e+03um, number of vias: 1511
[06/14 15:48:52     29] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/14 15:48:52     29] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1428.9M **
[06/14 15:48:52     29] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 15:48:52     29] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 15:48:52     29] #spOpts: N=45 
[06/14 15:48:52     29] Core basic site is CoreSite
[06/14 15:48:52     30] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:52     30] #spOpts: N=45 mergeVia=F 
[06/14 15:48:52     30] GigaOpt running with 8 threads.
[06/14 15:48:52     30] Info: 8 threads available for lower-level modules during optimization.
[06/14 15:48:52     30] #spOpts: N=45 mergeVia=F 
[06/14 15:48:52     30] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/14 15:48:52     30] 	Cell BUFX2, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell FSWNX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell FSWX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell HSWDNX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell HSWDX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell HSWNX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell HSWX1, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell ISOHLDX1_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell ISOHX1_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell ISOLX1_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell ISONLX1_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSHLX1_FROM, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSLHX1_FROM, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSLHX1_TO, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:48:52     30] 	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
[06/14 15:48:52     30] 	...
[06/14 15:48:52     30] 	Reporting only the 20 first cells found...
[06/14 15:48:52     30] .
[06/14 15:48:52     30] Summary for sequential cells idenfication: 
[06/14 15:48:52     30] Identified SBFF number: 104
[06/14 15:48:52     30] Identified MBFF number: 0
[06/14 15:48:52     30] Not identified SBFF number: 16
[06/14 15:48:52     30] Not identified MBFF number: 0
[06/14 15:48:52     30] Number of sequential cells which are not FFs: 32
[06/14 15:48:52     30] 
[06/14 15:48:52     30] Updating RC grid for preRoute extraction ...
[06/14 15:48:52     30] Initializing multi-corner resistance tables ...
[06/14 15:48:52     30] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:48:52     30] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:48:53     30] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1438.9M, totSessionCpu=0:00:31 **
[06/14 15:48:53     30] setTrialRouteMode -highEffort true -maxRouteLayer 5 -minRouteLayer 1
[06/14 15:48:53     30] Added -handlePreroute to trialRouteMode
[06/14 15:48:53     30] *** optDesign -preCTS ***
[06/14 15:48:53     30] DRC Margin: user margin 0.0; extra margin 0.2
[06/14 15:48:53     30] Setup Target Slack: user slack 0; extra slack 0.1
[06/14 15:48:53     30] Hold Target Slack: user slack 0
[06/14 15:48:53     30] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/14 15:48:53     30] Multi-VT timing optimization disabled based on library information.
[06/14 15:48:53     30] Summary for sequential cells idenfication: 
[06/14 15:48:53     30] Identified SBFF number: 104
[06/14 15:48:53     30] Identified MBFF number: 0
[06/14 15:48:53     30] Not identified SBFF number: 16
[06/14 15:48:53     30] Not identified MBFF number: 0
[06/14 15:48:53     30] Number of sequential cells which are not FFs: 32
[06/14 15:48:53     30] 
[06/14 15:48:53     30] Start to check current routing status for nets...
[06/14 15:48:53     30] All nets are already routed correctly.
[06/14 15:48:53     30] End to check current routing status for nets (mem=1438.9M)
[06/14 15:48:53     30] Extraction called for design 'TOP' of instances=152 and nets=170 using extraction engine 'preRoute' .
[06/14 15:48:53     30] PreRoute RC Extraction called for design TOP.
[06/14 15:48:53     30] RC Extraction called in multi-corner(2) mode.
[06/14 15:48:53     30] RCMode: PreRoute
[06/14 15:48:53     30]       RC Corner Indexes            0       1   
[06/14 15:48:53     30] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:48:53     30] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:53     30] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:53     30] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:53     30] Shrink Factor                : 1.00000
[06/14 15:48:53     30] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:48:53     30] Using Quantus QRC technology file ...
[06/14 15:48:53     30] Updating RC grid for preRoute extraction ...
[06/14 15:48:53     30] Initializing multi-corner resistance tables ...
[06/14 15:48:53     30] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1430.891M)
[06/14 15:48:53     30] #################################################################################
[06/14 15:48:53     30] # Design Stage: PreRoute
[06/14 15:48:53     30] # Design Name: TOP
[06/14 15:48:53     30] # Design Mode: 45nm
[06/14 15:48:53     30] # Analysis Mode: MMMC Non-OCV 
[06/14 15:48:53     30] # Parasitics Mode: No SPEF/RCDB
[06/14 15:48:53     30] # Signoff Settings: SI Off 
[06/14 15:48:53     30] #################################################################################
[06/14 15:48:53     31] Calculate delays in BcWc mode...
[06/14 15:48:53     31] Topological Sorting (CPU = 0:00:00.0, MEM = 1580.4M, InitMEM = 1580.4M)
[06/14 15:48:53     31] Total number of fetched objects 168
[06/14 15:48:53     31] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:48:53     31] End delay calculation. (MEM=2025.37 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:48:53     31] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2025.4M) ***
[06/14 15:48:53     31] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:31.3 mem=2025.4M)
[06/14 15:48:53     31] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.735  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   15    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (28)      |   -0.034   |      3 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.727%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1589.5M, totSessionCpu=0:00:31 **
[06/14 15:48:53     31] ** INFO : this run is activating medium effort placeOptDesign flow
[06/14 15:48:53     31] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:53     31] ### Creating PhyDesignMc. totSessionCpu=0:00:31.3 mem=1589.5M
[06/14 15:48:53     31] #spOpts: N=45 mergeVia=F 
[06/14 15:48:53     31] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.4 mem=1589.5M
[06/14 15:48:53     31] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:53     31] ### Creating PhyDesignMc. totSessionCpu=0:00:31.4 mem=1589.5M
[06/14 15:48:53     31] #spOpts: N=45 mergeVia=F 
[06/14 15:48:53     31] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.4 mem=1589.5M
[06/14 15:48:53     31] *** Starting optimizing excluded clock nets MEM= 1589.5M) ***
[06/14 15:48:53     31] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1589.5M) ***
[06/14 15:48:53     31] Summary for sequential cells idenfication: 
[06/14 15:48:53     31] Identified SBFF number: 104
[06/14 15:48:53     31] Identified MBFF number: 0
[06/14 15:48:53     31] Not identified SBFF number: 16
[06/14 15:48:53     31] Not identified MBFF number: 0
[06/14 15:48:53     31] Number of sequential cells which are not FFs: 32
[06/14 15:48:53     31] 
[06/14 15:48:53     31] The useful skew maximum allowed delay is: 0.3
[06/14 15:48:53     31] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:53     31] ### Creating LA Mngr. totSessionCpu=0:00:31.5 mem=1593.5M
[06/14 15:48:54     32] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=1621.5M
[06/14 15:48:54     32] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:54     32] ### Creating PhyDesignMc. totSessionCpu=0:00:32.1 mem=1621.5M
[06/14 15:48:54     32] #spOpts: N=45 
[06/14 15:48:54     32] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.1 mem=1621.5M
[06/14 15:48:54     32] ### Creating LA Mngr. totSessionCpu=0:00:32.1 mem=1621.5M
[06/14 15:48:54     32] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=1621.5M
[06/14 15:48:54     32] *info: There are 7 candidate Buffer cells
[06/14 15:48:54     32] *info: There are 10 candidate Inverter cells
[06/14 15:48:54     32] ### Creating LA Mngr. totSessionCpu=0:00:32.3 mem=1702.8M
[06/14 15:48:54     32] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.3 mem=1702.8M
[06/14 15:48:54     32] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:48:54     32] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:48:55     33] 
[06/14 15:48:55     33] Netlist preparation processing... 
[06/14 15:48:55     33] Removed 0 instance
[06/14 15:48:55     33] *info: Marking 0 isolation instances dont touch
[06/14 15:48:55     33] *info: Marking 0 level shifter instances dont touch
[06/14 15:48:55     33] Begin: GigaOpt high fanout net optimization
[06/14 15:48:55     33] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:55     33] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:55     33] ### Creating PhyDesignMc. totSessionCpu=0:00:33.0 mem=1669.9M
[06/14 15:48:55     33] #spOpts: N=45 mergeVia=F 
[06/14 15:48:55     33] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.1 mem=1669.9M
[06/14 15:48:55     33] ### Creating LA Mngr. totSessionCpu=0:00:33.1 mem=1667.9M
[06/14 15:48:55     33] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.1 mem=1667.9M
[06/14 15:48:55     33] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:48:55     33] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:48:56     33] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:56     33] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 15:48:56     33] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:56     33] |    67.73%|        -|   0.100|   0.000|   0:00:00.0| 2362.4M|
[06/14 15:48:56     33] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:56     33] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:56     33] |    67.73%|        -|   0.100|   0.000|   0:00:00.0| 2362.4M|
[06/14 15:48:56     33] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:56     33] 
[06/14 15:48:56     33] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2362.4M) ***
[06/14 15:48:56     33] End: GigaOpt high fanout net optimization
[06/14 15:48:56     33] Begin: GigaOpt DRV Optimization
[06/14 15:48:56     33] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[06/14 15:48:56     33] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:56     33] PhyDesignGrid: maxLocalDensity 3.00
[06/14 15:48:56     33] ### Creating PhyDesignMc. totSessionCpu=0:00:33.7 mem=2183.5M
[06/14 15:48:56     33] #spOpts: N=45 mergeVia=F 
[06/14 15:48:56     33] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.7 mem=2183.5M
[06/14 15:48:56     33] ### Creating LA Mngr. totSessionCpu=0:00:33.7 mem=2183.0M
[06/14 15:48:56     33] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.7 mem=2183.0M
[06/14 15:48:56     33] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:56     33] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[06/14 15:48:56     33] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:56     33] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/14 15:48:56     33] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:56     33] Info: violation cost 9.769643 (cap = 0.000000, tran = 9.769643, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:56     33] |     7   |    38   |     0   |      0  |     0   |     0   |     0   |     0   | 2.73 |          0|          0|          0|  67.73  |            |           |
[06/14 15:48:56     33] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:56     33] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.85 |          5|          0|          4|  71.73  |   0:00:00.0|    2391.0M|
[06/14 15:48:56     33] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:56     33] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.85 |          0|          0|          0|  71.73  |   0:00:00.0|    2391.0M|
[06/14 15:48:56     33] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:56     33] 
[06/14 15:48:56     33] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2391.0M) ***
[06/14 15:48:56     33] 
[06/14 15:48:56     33] End: GigaOpt DRV Optimization
[06/14 15:48:56     33] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/14 15:48:56     33] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1665.9M, totSessionCpu=0:00:34 **
[06/14 15:48:56     33] Begin: GigaOpt Global Optimization
[06/14 15:48:56     33] *info: use new DP (enabled)
[06/14 15:48:56     33] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:56     33] PhyDesignGrid: maxLocalDensity 1.20
[06/14 15:48:56     33] ### Creating PhyDesignMc. totSessionCpu=0:00:33.8 mem=1665.9M
[06/14 15:48:56     33] #spOpts: N=45 mergeVia=F 
[06/14 15:48:56     33] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.8 mem=1665.9M
[06/14 15:48:56     33] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:48:56     33] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:48:56     34] ### Creating LA Mngr. totSessionCpu=0:00:34.5 mem=1667.4M
[06/14 15:48:56     34] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.5 mem=1667.4M
[06/14 15:48:56     34] *info: 1 clock net excluded
[06/14 15:48:56     34] *info: 2 special nets excluded.
[06/14 15:48:56     34] *info: 2 no-driver nets excluded.
[06/14 15:48:57     34] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/14 15:48:57     34] Info: End MT loop @oiCellDelayCachingJob.
[06/14 15:48:57     34] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/14 15:48:57     34] +--------+--------+----------+------------+--------+------------------------+---------+----------------------+
[06/14 15:48:57     34] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|      End Point       |
[06/14 15:48:57     34] +--------+--------+----------+------------+--------+------------------------+---------+----------------------+
[06/14 15:48:57     34] |   0.000|   0.000|    71.73%|   0:00:00.0| 2442.9M|func@WC_rcworst125.setup|       NA| NA                   |
[06/14 15:48:57     34] +--------+--------+----------+------------+--------+------------------------+---------+----------------------+
[06/14 15:48:57     34] 
[06/14 15:48:57     34] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2442.9M) ***
[06/14 15:48:57     34] 
[06/14 15:48:57     34] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2442.9M) ***
[06/14 15:48:57     34] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/14 15:48:57     34] End: GigaOpt Global Optimization
[06/14 15:48:57     34] 
[06/14 15:48:57     34] Active setup views:
[06/14 15:48:57     34]  func@WC_rcworst125.setup
[06/14 15:48:57     34]   Dominating endpoints: 0
[06/14 15:48:57     34]   Dominating TNS: -0.000
[06/14 15:48:57     34] 
[06/14 15:48:57     34] *** Timing Is met
[06/14 15:48:57     34] *** Check timing (0:00:00.0)
[06/14 15:48:57     34] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:57     34] ### Creating LA Mngr. totSessionCpu=0:00:34.9 mem=1697.7M
[06/14 15:48:57     34] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.9 mem=1697.7M
[06/14 15:48:57     34] Begin: Area Reclaim Optimization
[06/14 15:48:57     34] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:48:57     34] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:48:57     35] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:57     35] ### Creating PhyDesignMc. totSessionCpu=0:00:35.6 mem=2424.3M
[06/14 15:48:57     35] #spOpts: N=45 mergeVia=F 
[06/14 15:48:58     35] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.6 mem=2424.3M
[06/14 15:48:58     35] ### Creating LA Mngr. totSessionCpu=0:00:35.6 mem=2422.3M
[06/14 15:48:58     35] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.6 mem=2422.3M
[06/14 15:48:58     35] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.73
[06/14 15:48:58     35] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:58     35] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 15:48:58     35] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:58     35] |    71.73%|        -|   0.000|   0.000|   0:00:00.0| 2422.3M|
[06/14 15:48:58     35] |    71.73%|        0|   0.000|   0.000|   0:00:00.0| 2422.3M|
[06/14 15:48:58     35] |    70.64%|        2|   0.000|   0.000|   0:00:00.0| 2422.3M|
[06/14 15:48:58     35] |    69.82%|        1|   0.000|   0.000|   0:00:00.0| 2422.3M|
[06/14 15:48:58     35] |    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2422.3M|
[06/14 15:48:58     35] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:58     35] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.82
[06/14 15:48:58     35] 
[06/14 15:48:58     35] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 1 **
[06/14 15:48:58     35] --------------------------------------------------------------
[06/14 15:48:58     35] |                                   | Total     | Sequential |
[06/14 15:48:58     35] --------------------------------------------------------------
[06/14 15:48:58     35] | Num insts resized                 |       1  |       0    |
[06/14 15:48:58     35] | Num insts undone                  |       0  |       0    |
[06/14 15:48:58     35] | Num insts Downsized               |       1  |       0    |
[06/14 15:48:58     35] | Num insts Samesized               |       0  |       0    |
[06/14 15:48:58     35] | Num insts Upsized                 |       0  |       0    |
[06/14 15:48:58     35] | Num multiple commits+uncommits    |       0  |       -    |
[06/14 15:48:58     35] --------------------------------------------------------------
[06/14 15:48:58     35] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[06/14 15:48:58     35] Executing incremental physical updates
[06/14 15:48:58     35] Executing incremental physical updates
[06/14 15:48:58     35] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1699.73M, totSessionCpu=0:00:36).
[06/14 15:48:58     35] **INFO: Flow update: Design is easy to close.
[06/14 15:48:58     35] setup target slack: 0.1
[06/14 15:48:58     35] extra slack: 0.1
[06/14 15:48:58     35] std delay: 0.016
[06/14 15:48:58     35] real setup target slack: 0.016
[06/14 15:48:58     35] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:58     35] ### Creating PhyDesignMc. totSessionCpu=0:00:35.8 mem=1699.7M
[06/14 15:48:58     35] #spOpts: N=45 
[06/14 15:48:58     35] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.8 mem=1699.7M
[06/14 15:48:58     35] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 5' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 5'.
[06/14 15:48:58     35] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeBottomRoutingLayer 1' which was translated to 'setRouteMode -earlyGlobalMinRouteLayer 1'.
[06/14 15:48:58     35] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:48:58     35] [NR-eGR] Started earlyGlobalRoute kernel
[06/14 15:48:58     35] [NR-eGR] Initial Peak syMemory usage = 1699.7 MB
[06/14 15:48:58     35] (I)       Reading DB...
[06/14 15:48:58     35] (I)       congestionReportName   : 
[06/14 15:48:58     35] (I)       buildTerm2TermWires    : 0
[06/14 15:48:58     35] (I)       doTrackAssignment      : 1
[06/14 15:48:58     35] (I)       dumpBookshelfFiles     : 0
[06/14 15:48:58     35] (I)       numThreads             : 8
[06/14 15:48:58     35] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:48:58     35] (I)       honorPin               : false
[06/14 15:48:58     35] (I)       honorPinGuide          : true
[06/14 15:48:58     35] (I)       honorPartition         : false
[06/14 15:48:58     35] (I)       allowPartitionCrossover: false
[06/14 15:48:58     35] (I)       honorSingleEntry       : true
[06/14 15:48:58     35] (I)       honorSingleEntryStrong : true
[06/14 15:48:58     35] (I)       handleViaSpacingRule   : false
[06/14 15:48:58     35] (I)       PDConstraint           : none
[06/14 15:48:58     35] (I)       expBetterNDRHandling   : false
[06/14 15:48:58     35] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:48:58     35] (I)       routingEffortLevel     : 3
[06/14 15:48:58     35] [NR-eGR] minRouteLayer          : 1
[06/14 15:48:58     35] [NR-eGR] maxRouteLayer          : 5
[06/14 15:48:58     35] (I)       numRowsPerGCell        : 1
[06/14 15:48:58     35] (I)       speedUpLargeDesign     : 0
[06/14 15:48:58     35] (I)       speedUpBlkViolationClean: 1
[06/14 15:48:58     35] (I)       multiThreadingTA       : 1
[06/14 15:48:58     35] (I)       blockedPinEscape       : 1
[06/14 15:48:58     35] (I)       blkAwareLayerSwitching : 1
[06/14 15:48:58     35] (I)       betterClockWireModeling: 1
[06/14 15:48:58     35] (I)       congestionCleanMode    : 0
[06/14 15:48:58     35] (I)       optimizationMode       : false
[06/14 15:48:58     35] (I)       punchThroughDistance   : 500.00
[06/14 15:48:58     35] (I)       scenicBound            : 1.15
[06/14 15:48:58     35] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:48:58     35] (I)       source-to-sink ratio   : 0.00
[06/14 15:48:58     35] (I)       targetCongestionRatioH : 1.00
[06/14 15:48:58     35] (I)       targetCongestionRatioV : 1.00
[06/14 15:48:58     35] (I)       layerCongestionRatio   : 0.70
[06/14 15:48:58     35] (I)       m1CongestionRatio      : 0.10
[06/14 15:48:58     35] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:48:58     35] (I)       localRouteEffort       : 1.00
[06/14 15:48:58     35] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:48:58     35] (I)       supplyScaleFactorH     : 1.00
[06/14 15:48:58     35] (I)       supplyScaleFactorV     : 1.00
[06/14 15:48:58     35] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:48:58     35] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:48:58     35] (I)       blockTrack             : 
[06/14 15:48:58     35] (I)       routeVias              : 
[06/14 15:48:58     35] (I)       readTROption           : true
[06/14 15:48:58     35] (I)       extraSpacingFactor     : 1.00
[06/14 15:48:58     35] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:48:58     35] (I)       routeSelectedNetsOnly  : false
[06/14 15:48:58     35] (I)       before initializing RouteDB syMemory usage = 1699.7 MB
[06/14 15:48:58     35] (I)       starting read tracks
[06/14 15:48:58     35] (I)       build grid graph
[06/14 15:48:58     35] (I)       build grid graph start
[06/14 15:48:58     35] [NR-eGR] Layer1 has single uniform track structure
[06/14 15:48:58     35] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:48:58     35] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:48:58     35] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:48:58     35] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:48:58     35] (I)       build grid graph end
[06/14 15:48:58     35] (I)       numViaLayers=4
[06/14 15:48:58     35] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:48:58     35] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:48:58     35] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:48:58     35] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:48:58     35] (I)       end build via table
[06/14 15:48:58     35] [NR-eGR] numRoutingBlks=0 numInstBlks=972 numPGBlocks=792 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:48:58     35] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 15:48:58     35] (I)       readDataFromPlaceDB
[06/14 15:48:58     35] (I)       Read net information..
[06/14 15:48:58     35] [NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[06/14 15:48:58     35] (I)       Read testcase time = 0.000 seconds
[06/14 15:48:58     35] 
[06/14 15:48:58     35] (I)       totalPins=594  totalGlobalPin=525 (88.38%)
[06/14 15:48:58     35] (I)       Model blockage into capacity
[06/14 15:48:58     35] (I)       Read numBlocks=4252  numPreroutedWires=0  numCapScreens=0
[06/14 15:48:58     35] (I)       blocked area on Layer1 : 12895861000  (476.37%)
[06/14 15:48:58     35] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:48:58     35] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:48:58     35] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:48:58     35] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:48:58     35] (I)       Modeling time = 0.000 seconds
[06/14 15:48:58     35] 
[06/14 15:48:58     35] (I)       Number of ignored nets = 0
[06/14 15:48:58     35] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:48:58     35] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:48:58     35] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:48:58     35] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:48:58     35] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 15:48:58     35] (I)       Before initializing earlyGlobalRoute syMemory usage = 1699.7 MB
[06/14 15:48:58     35] (I)       Layer1  viaCost=100.00
[06/14 15:48:58     35] (I)       Layer2  viaCost=200.00
[06/14 15:48:58     35] (I)       Layer3  viaCost=200.00
[06/14 15:48:58     35] (I)       Layer4  viaCost=200.00
[06/14 15:48:58     35] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:48:58     35] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:48:58     35] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:48:58     35] (I)       Site Width          :   400  (dbu)
[06/14 15:48:58     35] (I)       Row Height          :  3420  (dbu)
[06/14 15:48:58     35] (I)       GCell Width         :  3420  (dbu)
[06/14 15:48:58     35] (I)       GCell Height        :  3420  (dbu)
[06/14 15:48:58     35] (I)       grid                :    15    15     5
[06/14 15:48:58     35] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:48:58     35] (I)       horizontal capacity :  3420     0  3420     0  3420
[06/14 15:48:58     35] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:48:58     35] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:48:58     35] (I)       Default pitch size  :   380   400   380   400   380
[06/14 15:48:58     35] (I)       First Track Coord   :   190   200   190   200   190
[06/14 15:48:58     35] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00
[06/14 15:48:58     35] (I)       Total num of tracks :   137   130   137   130   137
[06/14 15:48:58     35] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:48:58     35] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:48:58     35] (I)       --------------------------------------------------------
[06/14 15:48:58     35] 
[06/14 15:48:58     35] [NR-eGR] ============ Routing rule table ============
[06/14 15:48:58     35] [NR-eGR] Rule id 0. Nets 171 
[06/14 15:48:58     35] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:48:58     35] [NR-eGR] Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380
[06/14 15:48:58     35] [NR-eGR] ========================================
[06/14 15:48:58     35] [NR-eGR] 
[06/14 15:48:58     35] (I)       After initializing earlyGlobalRoute syMemory usage = 1699.7 MB
[06/14 15:48:58     35] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:48:58     35] (I)       ============= Initialization =============
[06/14 15:48:58     35] (I)       total 2D Cap : 8018 = (4570 H, 3448 V)
[06/14 15:48:58     35] [NR-eGR] Layer group 1: route 171 net(s) in layer range [1, 5]
[06/14 15:48:58     35] (I)       ============  Phase 1a Route ============
[06/14 15:48:58     35] (I)       Phase 1a runs 0.00 seconds
[06/14 15:48:58     35] (I)       Usage: 773 = (371 H, 402 V) = (8.12% H, 11.66% V) = (6.344e+02um H, 6.874e+02um V)
[06/14 15:48:58     35] (I)       
[06/14 15:48:58     35] (I)       ============  Phase 1b Route ============
[06/14 15:48:58     35] (I)       Usage: 773 = (371 H, 402 V) = (8.12% H, 11.66% V) = (6.344e+02um H, 6.874e+02um V)
[06/14 15:48:58     35] (I)       
[06/14 15:48:58     35] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.321830e+03um
[06/14 15:48:58     35] (I)       ============  Phase 1c Route ============
[06/14 15:48:58     35] (I)       Usage: 773 = (371 H, 402 V) = (8.12% H, 11.66% V) = (6.344e+02um H, 6.874e+02um V)
[06/14 15:48:58     35] (I)       
[06/14 15:48:58     35] (I)       ============  Phase 1d Route ============
[06/14 15:48:58     35] (I)       Usage: 773 = (371 H, 402 V) = (8.12% H, 11.66% V) = (6.344e+02um H, 6.874e+02um V)
[06/14 15:48:58     35] (I)       
[06/14 15:48:58     35] (I)       ============  Phase 1e Route ============
[06/14 15:48:58     35] (I)       Phase 1e runs 0.00 seconds
[06/14 15:48:58     35] (I)       Usage: 773 = (371 H, 402 V) = (8.12% H, 11.66% V) = (6.344e+02um H, 6.874e+02um V)
[06/14 15:48:58     35] (I)       
[06/14 15:48:58     35] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.321830e+03um
[06/14 15:48:58     35] [NR-eGR] 
[06/14 15:48:58     35] (I)       ============  Phase 1l Route ============
[06/14 15:48:58     35] (I)       Phase 1l runs 0.00 seconds
[06/14 15:48:58     35] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:48:58     35] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:48:58     35] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:48:58     35] [NR-eGR] End Peak syMemory usage = 1699.7 MB
[06/14 15:48:58     35] [NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[06/14 15:48:58     35] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:58     35] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:48:58     35] 
[06/14 15:48:58     35] ** np local hotspot detection info verbose **
[06/14 15:48:58     35] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:58     35] 
[06/14 15:48:58     35] #spOpts: N=45 
[06/14 15:48:58     35] Apply auto density screen in post-place stage.
[06/14 15:48:58     35] Auto density screen increases utilization from 0.698 to 0.698
[06/14 15:48:58     35] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1699.7M
[06/14 15:48:58     35] *** Starting refinePlace (0:00:35.9 mem=1699.7M) ***
[06/14 15:48:58     35] Total net bbox length = 1.265e+03 (6.073e+02 6.576e+02) (ext = 1.868e+02)
[06/14 15:48:58     35] default core: bins with density >  0.75 =   25 % ( 1 / 4 )
[06/14 15:48:58     35] Density distribution unevenness ratio = 1.438%
[06/14 15:48:58     35] RPlace IncrNP: Rollback Lev = -5
[06/14 15:48:58     35] RPlace: Density =1.000000, incremental np is triggered.
[06/14 15:48:58     35] incrNP running in 8 threads.
[06/14 15:48:58     35] incr SKP is on..., with optDC mode
[06/14 15:48:58     35] tdgpInitIgnoreNetLoadFix on 
[06/14 15:48:58     36] Persistent padding is off here.
[06/14 15:48:58     36] Congestion driven padding in post-place stage.
[06/14 15:48:58     36] Congestion driven padding increases utilization from 1.073 to 1.001
[06/14 15:48:58     36] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1859.8M
[06/14 15:48:58     36] limitMaxMove 0, priorityInstMaxMove -1
[06/14 15:48:58     36] congRepair: preplaced inst 0, priority inst 0, db fixed inst 0
[06/14 15:48:58     36] Iteration  6: Total net bbox = 1.266e+03 (6.34e+02 6.32e+02)
[06/14 15:48:58     36]               Est.  stn bbox = 1.390e+03 (6.97e+02 6.93e+02)
[06/14 15:48:58     36]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1987.8M
[06/14 15:48:58     37] Iteration  7: Total net bbox = 1.286e+03 (6.37e+02 6.50e+02)
[06/14 15:48:58     37]               Est.  stn bbox = 1.408e+03 (6.99e+02 7.10e+02)
[06/14 15:48:58     37]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1987.8M
[06/14 15:48:58     37] default core: bins with density >  0.75 =   75 % ( 3 / 4 )
[06/14 15:48:58     37] Density distribution unevenness ratio = 2.401%
[06/14 15:48:58     37] RPlace postIncrNP: Density = 1.000000 -> 0.928571.
[06/14 15:48:58     37] RPlace postIncrNP Info: Density distribution changes:
[06/14 15:48:58     37] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [0.95 - 1.00] :	 1 (25.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [0.90 - 0.95] :	 0 (0.00%) -> 1 (25.00%)
[06/14 15:48:58     37] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[06/14 15:48:58     37] [CPU] RefinePlace/IncrNP (cpu=0:00:01.1, real=0:00:00.0, mem=1699.2MB) @(0:00:35.9 - 0:00:37.0).
[06/14 15:48:58     37] Move report: incrNP moves 154 insts, mean move: 4.05 um, max move: 12.51 um
[06/14 15:48:58     37] 	Max move on inst (alu_inst/FE_OFC0_n_40): (15.80, 4.75) --> (5.00, 3.04)
[06/14 15:48:58     37] Move report: Timing Driven Placement moves 154 insts, mean move: 4.05 um, max move: 12.51 um
[06/14 15:48:58     37] 	Max move on inst (alu_inst/FE_OFC0_n_40): (15.80, 4.75) --> (5.00, 3.04)
[06/14 15:48:58     37] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 1699.2MB
[06/14 15:48:58     37] Starting refinePlace ...
[06/14 15:48:58     37] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:48:58     37] Density distribution unevenness ratio = 0.000%
[06/14 15:48:58     37]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 15:48:58     37] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1699.2MB) @(0:00:37.0 - 0:00:37.0).
[06/14 15:48:58     37] Move report: preRPlace moves 13 insts, mean move: 0.38 um, max move: 1.71 um
[06/14 15:48:58     37] 	Max move on inst (alu_inst/g3752): (19.00, 3.04) --> (19.00, 4.75)
[06/14 15:48:58     37] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[06/14 15:48:58     37] wireLenOptFixPriorityInst 0 inst fixed
[06/14 15:48:58     37] tweakage running in 8 threads.
[06/14 15:48:58     37] Placement tweakage begins.
[06/14 15:48:58     37] wire length = 1.556e+03
[06/14 15:48:58     37] wire length = 1.541e+03
[06/14 15:48:58     37] Placement tweakage ends.
[06/14 15:48:58     37] Move report: tweak moves 30 insts, mean move: 1.11 um, max move: 2.80 um
[06/14 15:48:58     37] 	Max move on inst (alu_inst/g3673): (17.20, 20.14) --> (14.40, 20.14)
[06/14 15:48:58     37] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:58     37] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1699.2MB) @(0:00:37.0 - 0:00:37.0).
[06/14 15:48:58     37] Move report: Detail placement moves 39 insts, mean move: 0.93 um, max move: 2.80 um
[06/14 15:48:58     37] 	Max move on inst (alu_inst/g3673): (17.20, 20.14) --> (14.40, 20.14)
[06/14 15:48:58     37] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1699.2MB
[06/14 15:48:58     37] Statistics of distance of Instance movement in refine placement:
[06/14 15:48:58     37]   maximum (X+Y) =        12.51 um
[06/14 15:48:58     37]   inst (alu_inst/FE_OFC0_n_40) with max move: (15.8, 4.75) -> (5, 3.04)
[06/14 15:48:58     37]   mean    (X+Y) =         4.04 um
[06/14 15:48:58     37] Summary Report:
[06/14 15:48:58     37] Instances move: 154 (out of 155 movable)
[06/14 15:48:58     37] Instances flipped: 0
[06/14 15:48:58     37] Mean displacement: 4.04 um
[06/14 15:48:58     37] Max displacement: 12.51 um (Instance: alu_inst/FE_OFC0_n_40) (15.8, 4.75) -> (5, 3.04)
[06/14 15:48:58     37] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[06/14 15:48:58     37] Total instances moved : 154
[06/14 15:48:58     37] Total net bbox length = 1.325e+03 (6.314e+02 6.934e+02) (ext = 1.607e+02)
[06/14 15:48:58     37] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 1699.2MB
[06/14 15:48:58     37] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=1699.2MB) @(0:00:35.9 - 0:00:37.0).
[06/14 15:48:58     37] *** Finished refinePlace (0:00:37.0 mem=1699.2M) ***
[06/14 15:48:58     37] #spOpts: N=45 
[06/14 15:48:58     37] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:48:58     37] Density distribution unevenness ratio = 0.000%
[06/14 15:48:59     37] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 15:48:59     37] Type 'man IMPSP-9025' for more detail.
[06/14 15:48:59     37] Trial Route Overflow 0(H) 0(V)
[06/14 15:48:59     37] Starting congestion repair ...
[06/14 15:48:59     37] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/14 15:48:59     37] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:48:59     37] (I)       Reading DB...
[06/14 15:48:59     37] (I)       congestionReportName   : 
[06/14 15:48:59     37] (I)       buildTerm2TermWires    : 1
[06/14 15:48:59     37] (I)       doTrackAssignment      : 1
[06/14 15:48:59     37] (I)       dumpBookshelfFiles     : 0
[06/14 15:48:59     37] (I)       numThreads             : 0
[06/14 15:48:59     37] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:48:59     37] (I)       honorPin               : false
[06/14 15:48:59     37] (I)       honorPinGuide          : true
[06/14 15:48:59     37] (I)       honorPartition         : false
[06/14 15:48:59     37] (I)       allowPartitionCrossover: false
[06/14 15:48:59     37] (I)       honorSingleEntry       : true
[06/14 15:48:59     37] (I)       honorSingleEntryStrong : true
[06/14 15:48:59     37] (I)       handleViaSpacingRule   : false
[06/14 15:48:59     37] (I)       PDConstraint           : none
[06/14 15:48:59     37] (I)       expBetterNDRHandling   : false
[06/14 15:48:59     37] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:48:59     37] (I)       routingEffortLevel     : 3
[06/14 15:48:59     37] [NR-eGR] minRouteLayer          : 2
[06/14 15:48:59     37] [NR-eGR] maxRouteLayer          : 5
[06/14 15:48:59     37] (I)       numRowsPerGCell        : 1
[06/14 15:48:59     37] (I)       speedUpLargeDesign     : 0
[06/14 15:48:59     37] (I)       speedUpBlkViolationClean: 1
[06/14 15:48:59     37] (I)       multiThreadingTA       : 1
[06/14 15:48:59     37] (I)       blockedPinEscape       : 1
[06/14 15:48:59     37] (I)       blkAwareLayerSwitching : 1
[06/14 15:48:59     37] (I)       betterClockWireModeling: 1
[06/14 15:48:59     37] (I)       congestionCleanMode    : 0
[06/14 15:48:59     37] (I)       optimizationMode       : false
[06/14 15:48:59     37] (I)       punchThroughDistance   : 500.00
[06/14 15:48:59     37] (I)       scenicBound            : 1.15
[06/14 15:48:59     37] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:48:59     37] (I)       source-to-sink ratio   : 0.00
[06/14 15:48:59     37] (I)       targetCongestionRatioH : 1.00
[06/14 15:48:59     37] (I)       targetCongestionRatioV : 1.00
[06/14 15:48:59     37] (I)       layerCongestionRatio   : 0.70
[06/14 15:48:59     37] (I)       m1CongestionRatio      : 0.10
[06/14 15:48:59     37] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:48:59     37] (I)       localRouteEffort       : 1.00
[06/14 15:48:59     37] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:48:59     37] (I)       supplyScaleFactorH     : 1.00
[06/14 15:48:59     37] (I)       supplyScaleFactorV     : 1.00
[06/14 15:48:59     37] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:48:59     37] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:48:59     37] (I)       blockTrack             : 
[06/14 15:48:59     37] (I)       routeVias              : 
[06/14 15:48:59     37] (I)       readTROption           : true
[06/14 15:48:59     37] (I)       extraSpacingFactor     : 1.00
[06/14 15:48:59     37] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:48:59     37] (I)       routeSelectedNetsOnly  : false
[06/14 15:48:59     37] (I)       before initializing RouteDB syMemory usage = 1699.2 MB
[06/14 15:48:59     37] (I)       starting read tracks
[06/14 15:48:59     37] (I)       build grid graph
[06/14 15:48:59     37] (I)       build grid graph start
[06/14 15:48:59     37] [NR-eGR] Layer1 has no routable track
[06/14 15:48:59     37] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:48:59     37] (I)       build grid graph end
[06/14 15:48:59     37] (I)       numViaLayers=4
[06/14 15:48:59     37] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:48:59     37] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:48:59     37] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:48:59     37] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:48:59     37] (I)       end build via table
[06/14 15:48:59     37] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:48:59     37] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 15:48:59     37] (I)       readDataFromPlaceDB
[06/14 15:48:59     37] (I)       Read net information..
[06/14 15:48:59     37] [NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[06/14 15:48:59     37] (I)       Read testcase time = 0.000 seconds
[06/14 15:48:59     37] 
[06/14 15:48:59     37] (I)       totalPins=594  totalGlobalPin=562 (94.61%)
[06/14 15:48:59     37] (I)       Model blockage into capacity
[06/14 15:48:59     37] (I)       Read numBlocks=672  numPreroutedWires=0  numCapScreens=0
[06/14 15:48:59     37] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:48:59     37] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:48:59     37] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:48:59     37] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:48:59     37] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:48:59     37] (I)       Modeling time = 0.000 seconds
[06/14 15:48:59     37] 
[06/14 15:48:59     37] (I)       Number of ignored nets = 0
[06/14 15:48:59     37] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:48:59     37] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:48:59     37] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:48:59     37] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 15:48:59     37] (I)       Before initializing earlyGlobalRoute syMemory usage = 1699.2 MB
[06/14 15:48:59     37] (I)       Layer1  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer2  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer3  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer4  viaCost=200.00
[06/14 15:48:59     37] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:48:59     37] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:48:59     37] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:48:59     37] (I)       Site Width          :   400  (dbu)
[06/14 15:48:59     37] (I)       Row Height          :  3420  (dbu)
[06/14 15:48:59     37] (I)       GCell Width         :  3420  (dbu)
[06/14 15:48:59     37] (I)       GCell Height        :  3420  (dbu)
[06/14 15:48:59     37] (I)       grid                :    15    15     5
[06/14 15:48:59     37] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:48:59     37] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:48:59     37] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:48:59     37] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:48:59     37] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:48:59     37] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:48:59     37] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:48:59     37] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:48:59     37] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:48:59     37] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:48:59     37] (I)       --------------------------------------------------------
[06/14 15:48:59     37] 
[06/14 15:48:59     37] [NR-eGR] ============ Routing rule table ============
[06/14 15:48:59     37] [NR-eGR] Rule id 0. Nets 171 
[06/14 15:48:59     37] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:48:59     37] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:48:59     37] [NR-eGR] ========================================
[06/14 15:48:59     37] [NR-eGR] 
[06/14 15:48:59     37] (I)       After initializing earlyGlobalRoute syMemory usage = 1699.2 MB
[06/14 15:48:59     37] (I)       Loading and dumping file time : 0.01 seconds
[06/14 15:48:59     37] (I)       ============= Initialization =============
[06/14 15:48:59     37] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:48:59     37] [NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[06/14 15:48:59     37] (I)       ============  Phase 1a Route ============
[06/14 15:48:59     37] (I)       Phase 1a runs 0.00 seconds
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1b Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[06/14 15:48:59     37] (I)       ============  Phase 1c Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1d Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1e Route ============
[06/14 15:48:59     37] (I)       Phase 1e runs 0.00 seconds
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[06/14 15:48:59     37] [NR-eGR] 
[06/14 15:48:59     37] (I)       ============  Phase 1l Route ============
[06/14 15:48:59     37] (I)       Phase 1l runs 0.00 seconds
[06/14 15:48:59     37] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:48:59     37] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:48:59     37] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:48:59     37] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:59     37] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:48:59     37] 
[06/14 15:48:59     37] ** np local hotspot detection info verbose **
[06/14 15:48:59     37] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:59     37] 
[06/14 15:48:59     37] describeCongestion: hCong = 0.00 vCong = 0.00
[06/14 15:48:59     37] Skipped repairing congestion.
[06/14 15:48:59     37] (I)       ============= track Assignment ============
[06/14 15:48:59     37] (I)       extract Global 3D Wires
[06/14 15:48:59     37] (I)       Extract Global WL : time=0.00
[06/14 15:48:59     37] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:48:59     37] (I)       Initialization real time=0.00 seconds
[06/14 15:48:59     37] (I)       Kernel real time=0.00 seconds
[06/14 15:48:59     37] (I)       End Greedy Track Assignment
[06/14 15:48:59     37] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[06/14 15:48:59     37] [NR-eGR] Layer2(Metal2)(V) length: 6.578880e+02um, number of vias: 843
[06/14 15:48:59     37] [NR-eGR] Layer3(Metal3)(H) length: 7.549100e+02um, number of vias: 91
[06/14 15:48:59     37] [NR-eGR] Layer4(Metal4)(V) length: 2.077895e+02um, number of vias: 2
[06/14 15:48:59     37] [NR-eGR] Layer5(Metal5)(H) length: 2.600000e+00um, number of vias: 0
[06/14 15:48:59     37] [NR-eGR] Total length: 1.623188e+03um, number of vias: 1509
[06/14 15:48:59     37] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/14 15:48:59     37] Start to check current routing status for nets...
[06/14 15:48:59     37] All nets are already routed correctly.
[06/14 15:48:59     37] End to check current routing status for nets (mem=1616.0M)
[06/14 15:48:59     37] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:48:59     37] PreRoute RC Extraction called for design TOP.
[06/14 15:48:59     37] RC Extraction called in multi-corner(2) mode.
[06/14 15:48:59     37] RCMode: PreRoute
[06/14 15:48:59     37]       RC Corner Indexes            0       1   
[06/14 15:48:59     37] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:48:59     37] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Shrink Factor                : 1.00000
[06/14 15:48:59     37] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:48:59     37] Using Quantus QRC technology file ...
[06/14 15:48:59     37] Updating RC grid for preRoute extraction ...
[06/14 15:48:59     37] Initializing multi-corner resistance tables ...
[06/14 15:48:59     37] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1615.996M)
[06/14 15:48:59     37] Compute RC Scale Done ...
[06/14 15:48:59     37] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1616.0M, totSessionCpu=0:00:37 **
[06/14 15:48:59     37] #################################################################################
[06/14 15:48:59     37] # Design Stage: PreRoute
[06/14 15:48:59     37] # Design Name: TOP
[06/14 15:48:59     37] # Design Mode: 45nm
[06/14 15:48:59     37] # Analysis Mode: MMMC Non-OCV 
[06/14 15:48:59     37] # Parasitics Mode: No SPEF/RCDB
[06/14 15:48:59     37] # Signoff Settings: SI Off 
[06/14 15:48:59     37] #################################################################################
[06/14 15:48:59     37] Calculate delays in BcWc mode...
[06/14 15:48:59     37] Topological Sorting (CPU = 0:00:00.0, MEM = 1663.2M, InitMEM = 1663.2M)
[06/14 15:48:59     37] Total number of fetched objects 171
[06/14 15:48:59     37] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:48:59     37] End delay calculation. (MEM=2110.23 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:48:59     37] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2110.2M) ***
[06/14 15:48:59     37] *** Timing Is met
[06/14 15:48:59     37] *** Check timing (0:00:00.0)
[06/14 15:48:59     37] *** Timing Is met
[06/14 15:48:59     37] *** Check timing (0:00:00.0)
[06/14 15:48:59     37] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:59     37] ### Creating LA Mngr. totSessionCpu=0:00:37.5 mem=2142.2M
[06/14 15:48:59     37] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.5 mem=2142.2M
[06/14 15:48:59     37] Begin: Area Reclaim Optimization
[06/14 15:48:59     37] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:59     37] ### Creating PhyDesignMc. totSessionCpu=0:00:37.5 mem=2376.9M
[06/14 15:48:59     37] #spOpts: N=45 
[06/14 15:48:59     37] Core basic site is CoreSite
[06/14 15:48:59     37] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:59     37] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.6 mem=2376.9M
[06/14 15:48:59     37] ### Creating LA Mngr. totSessionCpu=0:00:37.6 mem=2406.9M
[06/14 15:48:59     37] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.6 mem=2406.9M
[06/14 15:48:59     37] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.82
[06/14 15:48:59     37] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:59     37] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 15:48:59     37] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:59     37] |    69.82%|        -|   0.000|   0.000|   0:00:00.0| 2406.9M|
[06/14 15:48:59     37] |    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2409.9M|
[06/14 15:48:59     37] |    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2409.9M|
[06/14 15:48:59     37] +----------+---------+--------+--------+------------+--------+
[06/14 15:48:59     37] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.82
[06/14 15:48:59     37] 
[06/14 15:48:59     37] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/14 15:48:59     37] --------------------------------------------------------------
[06/14 15:48:59     37] |                                   | Total     | Sequential |
[06/14 15:48:59     37] --------------------------------------------------------------
[06/14 15:48:59     37] | Num insts resized                 |       0  |       0    |
[06/14 15:48:59     37] | Num insts undone                  |       0  |       0    |
[06/14 15:48:59     37] | Num insts Downsized               |       0  |       0    |
[06/14 15:48:59     37] | Num insts Samesized               |       0  |       0    |
[06/14 15:48:59     37] | Num insts Upsized                 |       0  |       0    |
[06/14 15:48:59     37] | Num multiple commits+uncommits    |       0  |       -    |
[06/14 15:48:59     37] --------------------------------------------------------------
[06/14 15:48:59     37] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[06/14 15:48:59     37] *** Starting refinePlace (0:00:37.6 mem=2409.9M) ***
[06/14 15:48:59     37] Total net bbox length = 1.325e+03 (6.314e+02 6.934e+02) (ext = 1.607e+02)
[06/14 15:48:59     37] Starting refinePlace ...
[06/14 15:48:59     37] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:59     37] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:59     37] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2409.9MB) @(0:00:37.6 - 0:00:37.6).
[06/14 15:48:59     37] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:59     37] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2409.9MB
[06/14 15:48:59     37] Statistics of distance of Instance movement in refine placement:
[06/14 15:48:59     37]   maximum (X+Y) =         0.00 um
[06/14 15:48:59     37]   mean    (X+Y) =         0.00 um
[06/14 15:48:59     37] Summary Report:
[06/14 15:48:59     37] Instances move: 0 (out of 155 movable)
[06/14 15:48:59     37] Instances flipped: 0
[06/14 15:48:59     37] Mean displacement: 0.00 um
[06/14 15:48:59     37] Max displacement: 0.00 um 
[06/14 15:48:59     37] Total instances moved : 0
[06/14 15:48:59     37] Total net bbox length = 1.325e+03 (6.314e+02 6.934e+02) (ext = 1.607e+02)
[06/14 15:48:59     37] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2409.9MB
[06/14 15:48:59     37] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2409.9MB) @(0:00:37.6 - 0:00:37.6).
[06/14 15:48:59     37] *** Finished refinePlace (0:00:37.6 mem=2409.9M) ***
[06/14 15:48:59     37] *** maximum move = 0.00 um ***
[06/14 15:48:59     37] *** Finished re-routing un-routed nets (2409.9M) ***
[06/14 15:48:59     37] 
[06/14 15:48:59     37] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2409.9M) ***
[06/14 15:48:59     37] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1683.88M, totSessionCpu=0:00:38).
[06/14 15:48:59     37] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=1683.9M
[06/14 15:48:59     37] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=1683.9M
[06/14 15:48:59     37] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:48:59     37] [PSP] Started earlyGlobalRoute kernel
[06/14 15:48:59     37] [PSP] Initial Peak syMemory usage = 1683.9 MB
[06/14 15:48:59     37] (I)       Reading DB...
[06/14 15:48:59     37] (I)       congestionReportName   : 
[06/14 15:48:59     37] (I)       buildTerm2TermWires    : 1
[06/14 15:48:59     37] (I)       doTrackAssignment      : 1
[06/14 15:48:59     37] (I)       dumpBookshelfFiles     : 0
[06/14 15:48:59     37] (I)       numThreads             : 8
[06/14 15:48:59     37] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:48:59     37] (I)       honorPin               : false
[06/14 15:48:59     37] (I)       honorPinGuide          : true
[06/14 15:48:59     37] (I)       honorPartition         : false
[06/14 15:48:59     37] (I)       allowPartitionCrossover: false
[06/14 15:48:59     37] (I)       honorSingleEntry       : true
[06/14 15:48:59     37] (I)       honorSingleEntryStrong : true
[06/14 15:48:59     37] (I)       handleViaSpacingRule   : false
[06/14 15:48:59     37] (I)       PDConstraint           : none
[06/14 15:48:59     37] (I)       expBetterNDRHandling   : false
[06/14 15:48:59     37] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:48:59     37] (I)       routingEffortLevel     : 3
[06/14 15:48:59     37] [NR-eGR] minRouteLayer          : 2
[06/14 15:48:59     37] [NR-eGR] maxRouteLayer          : 5
[06/14 15:48:59     37] (I)       numRowsPerGCell        : 1
[06/14 15:48:59     37] (I)       speedUpLargeDesign     : 0
[06/14 15:48:59     37] (I)       speedUpBlkViolationClean: 1
[06/14 15:48:59     37] (I)       multiThreadingTA       : 1
[06/14 15:48:59     37] (I)       blockedPinEscape       : 1
[06/14 15:48:59     37] (I)       blkAwareLayerSwitching : 1
[06/14 15:48:59     37] (I)       betterClockWireModeling: 1
[06/14 15:48:59     37] (I)       congestionCleanMode    : 0
[06/14 15:48:59     37] (I)       optimizationMode       : false
[06/14 15:48:59     37] (I)       punchThroughDistance   : 500.00
[06/14 15:48:59     37] (I)       scenicBound            : 1.15
[06/14 15:48:59     37] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:48:59     37] (I)       source-to-sink ratio   : 0.00
[06/14 15:48:59     37] (I)       targetCongestionRatioH : 1.00
[06/14 15:48:59     37] (I)       targetCongestionRatioV : 1.00
[06/14 15:48:59     37] (I)       layerCongestionRatio   : 0.70
[06/14 15:48:59     37] (I)       m1CongestionRatio      : 0.10
[06/14 15:48:59     37] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:48:59     37] (I)       localRouteEffort       : 1.00
[06/14 15:48:59     37] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:48:59     37] (I)       supplyScaleFactorH     : 1.00
[06/14 15:48:59     37] (I)       supplyScaleFactorV     : 1.00
[06/14 15:48:59     37] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:48:59     37] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:48:59     37] (I)       blockTrack             : 
[06/14 15:48:59     37] (I)       routeVias              : 
[06/14 15:48:59     37] (I)       readTROption           : true
[06/14 15:48:59     37] (I)       extraSpacingFactor     : 1.00
[06/14 15:48:59     37] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:48:59     37] (I)       routeSelectedNetsOnly  : false
[06/14 15:48:59     37] (I)       before initializing RouteDB syMemory usage = 1683.9 MB
[06/14 15:48:59     37] (I)       starting read tracks
[06/14 15:48:59     37] (I)       build grid graph
[06/14 15:48:59     37] (I)       build grid graph start
[06/14 15:48:59     37] [NR-eGR] Layer1 has no routable track
[06/14 15:48:59     37] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:48:59     37] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:48:59     37] (I)       build grid graph end
[06/14 15:48:59     37] (I)       numViaLayers=4
[06/14 15:48:59     37] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:48:59     37] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:48:59     37] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:48:59     37] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:48:59     37] (I)       end build via table
[06/14 15:48:59     37] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:48:59     37] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 15:48:59     37] (I)       readDataFromPlaceDB
[06/14 15:48:59     37] (I)       Read net information..
[06/14 15:48:59     37] [NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[06/14 15:48:59     37] (I)       Read testcase time = 0.000 seconds
[06/14 15:48:59     37] 
[06/14 15:48:59     37] (I)       totalPins=594  totalGlobalPin=562 (94.61%)
[06/14 15:48:59     37] (I)       Model blockage into capacity
[06/14 15:48:59     37] (I)       Read numBlocks=672  numPreroutedWires=0  numCapScreens=0
[06/14 15:48:59     37] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:48:59     37] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:48:59     37] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:48:59     37] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:48:59     37] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:48:59     37] (I)       Modeling time = 0.000 seconds
[06/14 15:48:59     37] 
[06/14 15:48:59     37] (I)       Number of ignored nets = 0
[06/14 15:48:59     37] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:48:59     37] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:48:59     37] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:48:59     37] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:48:59     37] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 15:48:59     37] (I)       Before initializing earlyGlobalRoute syMemory usage = 1683.9 MB
[06/14 15:48:59     37] (I)       Layer1  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer2  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer3  viaCost=200.00
[06/14 15:48:59     37] (I)       Layer4  viaCost=200.00
[06/14 15:48:59     37] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:48:59     37] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:48:59     37] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:48:59     37] (I)       Site Width          :   400  (dbu)
[06/14 15:48:59     37] (I)       Row Height          :  3420  (dbu)
[06/14 15:48:59     37] (I)       GCell Width         :  3420  (dbu)
[06/14 15:48:59     37] (I)       GCell Height        :  3420  (dbu)
[06/14 15:48:59     37] (I)       grid                :    15    15     5
[06/14 15:48:59     37] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:48:59     37] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:48:59     37] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:48:59     37] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:48:59     37] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:48:59     37] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:48:59     37] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:48:59     37] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:48:59     37] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:48:59     37] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:48:59     37] (I)       --------------------------------------------------------
[06/14 15:48:59     37] 
[06/14 15:48:59     37] [NR-eGR] ============ Routing rule table ============
[06/14 15:48:59     37] [NR-eGR] Rule id 0. Nets 171 
[06/14 15:48:59     37] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:48:59     37] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:48:59     37] [NR-eGR] ========================================
[06/14 15:48:59     37] [NR-eGR] 
[06/14 15:48:59     37] (I)       After initializing earlyGlobalRoute syMemory usage = 1683.9 MB
[06/14 15:48:59     37] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:48:59     37] (I)       ============= Initialization =============
[06/14 15:48:59     37] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:48:59     37] [NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[06/14 15:48:59     37] (I)       ============  Phase 1a Route ============
[06/14 15:48:59     37] (I)       Phase 1a runs 0.00 seconds
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1b Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[06/14 15:48:59     37] (I)       ============  Phase 1c Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1d Route ============
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] (I)       ============  Phase 1e Route ============
[06/14 15:48:59     37] (I)       Phase 1e runs 0.00 seconds
[06/14 15:48:59     37] (I)       Usage: 826 = (386 H, 440 V) = (10.17% H, 12.76% V) = (6.601e+02um H, 7.524e+02um V)
[06/14 15:48:59     37] (I)       
[06/14 15:48:59     37] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[06/14 15:48:59     37] [NR-eGR] 
[06/14 15:48:59     37] (I)       ============  Phase 1l Route ============
[06/14 15:48:59     37] (I)       Phase 1l runs 0.00 seconds
[06/14 15:48:59     37] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:48:59     37] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:48:59     37] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:48:59     37] (I)       ============= track Assignment ============
[06/14 15:48:59     37] (I)       extract Global 3D Wires
[06/14 15:48:59     37] (I)       Extract Global WL : time=0.00
[06/14 15:48:59     37] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:48:59     37] (I)       Initialization real time=0.00 seconds
[06/14 15:48:59     37] (I)       Kernel real time=0.00 seconds
[06/14 15:48:59     37] (I)       End Greedy Track Assignment
[06/14 15:48:59     37] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[06/14 15:48:59     37] [NR-eGR] Layer2(Metal2)(V) length: 6.578880e+02um, number of vias: 843
[06/14 15:48:59     37] [NR-eGR] Layer3(Metal3)(H) length: 7.549100e+02um, number of vias: 91
[06/14 15:48:59     37] [NR-eGR] Layer4(Metal4)(V) length: 2.077895e+02um, number of vias: 2
[06/14 15:48:59     37] [NR-eGR] Layer5(Metal5)(H) length: 2.600000e+00um, number of vias: 0
[06/14 15:48:59     37] [NR-eGR] Total length: 1.623188e+03um, number of vias: 1509
[06/14 15:48:59     37] [NR-eGR] End Peak syMemory usage = 1610.5 MB
[06/14 15:48:59     37] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[06/14 15:48:59     37] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:48:59     37] PreRoute RC Extraction called for design TOP.
[06/14 15:48:59     37] RC Extraction called in multi-corner(2) mode.
[06/14 15:48:59     37] RCMode: PreRoute
[06/14 15:48:59     37]       RC Corner Indexes            0       1   
[06/14 15:48:59     37] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:48:59     37] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     37] Shrink Factor                : 1.00000
[06/14 15:48:59     37] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:48:59     37] Using Quantus QRC technology file ...
[06/14 15:48:59     37] Updating RC grid for preRoute extraction ...
[06/14 15:48:59     37] Initializing multi-corner resistance tables ...
[06/14 15:48:59     37] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1610.457M)
[06/14 15:48:59     37] Compute RC Scale Done ...
[06/14 15:48:59     37] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:59     37] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:48:59     37] 
[06/14 15:48:59     37] ** np local hotspot detection info verbose **
[06/14 15:48:59     37] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:48:59     37] 
[06/14 15:48:59     37] #################################################################################
[06/14 15:48:59     37] # Design Stage: PreRoute
[06/14 15:48:59     37] # Design Name: TOP
[06/14 15:48:59     37] # Design Mode: 45nm
[06/14 15:48:59     37] # Analysis Mode: MMMC Non-OCV 
[06/14 15:48:59     37] # Parasitics Mode: No SPEF/RCDB
[06/14 15:48:59     37] # Signoff Settings: SI Off 
[06/14 15:48:59     37] #################################################################################
[06/14 15:48:59     37] Calculate delays in BcWc mode...
[06/14 15:48:59     37] Topological Sorting (CPU = 0:00:00.0, MEM = 1667.4M, InitMEM = 1667.4M)
[06/14 15:48:59     37] Total number of fetched objects 171
[06/14 15:48:59     37] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:48:59     37] End delay calculation. (MEM=2113.45 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:48:59     37] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2113.4M) ***
[06/14 15:48:59     37] Begin: GigaOpt postEco DRV Optimization
[06/14 15:48:59     37] Info: 1 clock net  excluded from IPO operation.
[06/14 15:48:59     37] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:48:59     37] ### Creating PhyDesignMc. totSessionCpu=0:00:38.0 mem=2113.4M
[06/14 15:48:59     37] #spOpts: N=45 
[06/14 15:48:59     37] Core basic site is CoreSite
[06/14 15:48:59     38] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:48:59     38] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.0 mem=2113.4M
[06/14 15:48:59     38] ### Creating LA Mngr. totSessionCpu=0:00:38.0 mem=2143.5M
[06/14 15:48:59     38] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.0 mem=2143.5M
[06/14 15:48:59     38] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:59     38] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[06/14 15:48:59     38] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:59     38] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/14 15:48:59     38] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:59     38] Info: violation cost 0.175893 (cap = 0.000000, tran = 0.175893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:59     38] |     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | 2.81 |          0|          0|          0|  69.82  |            |           |
[06/14 15:48:59     38] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:59     38] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          2|  72.36  |   0:00:00.0|    2411.6M|
[06/14 15:48:59     38] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:48:59     38] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  72.36  |   0:00:00.0|    2411.6M|
[06/14 15:48:59     38] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:48:59     38] 
[06/14 15:48:59     38] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2411.6M) ***
[06/14 15:48:59     38] 
[06/14 15:48:59     38] *** Starting refinePlace (0:00:38.3 mem=2411.6M) ***
[06/14 15:48:59     38] Total net bbox length = 1.326e+03 (6.344e+02 6.919e+02) (ext = 1.607e+02)
[06/14 15:48:59     38] Starting refinePlace ...
[06/14 15:48:59     38] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:48:59     38] Move report: legalization moves 3 insts, mean move: 1.47 um, max move: 1.71 um
[06/14 15:48:59     38] 	Max move on inst (alu_inst/g3689): (15.80, 8.17) --> (15.80, 9.88)
[06/14 15:48:59     38] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2411.6MB) @(0:00:38.3 - 0:00:38.3).
[06/14 15:48:59     38] Move report: Detail placement moves 3 insts, mean move: 1.47 um, max move: 1.71 um
[06/14 15:48:59     38] 	Max move on inst (alu_inst/g3689): (15.80, 8.17) --> (15.80, 9.88)
[06/14 15:48:59     38] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2411.6MB
[06/14 15:48:59     38] Statistics of distance of Instance movement in refine placement:
[06/14 15:48:59     38]   maximum (X+Y) =         1.71 um
[06/14 15:48:59     38]   inst (alu_inst/g3689) with max move: (15.8, 8.17) -> (15.8, 9.88)
[06/14 15:48:59     38]   mean    (X+Y) =         1.47 um
[06/14 15:48:59     38] Summary Report:
[06/14 15:48:59     38] Instances move: 3 (out of 155 movable)
[06/14 15:48:59     38] Instances flipped: 0
[06/14 15:48:59     38] Mean displacement: 1.47 um
[06/14 15:48:59     38] Max displacement: 1.71 um (Instance: alu_inst/g3689) (15.8, 8.17) -> (15.8, 9.88)
[06/14 15:48:59     38] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[06/14 15:48:59     38] Total instances moved : 3
[06/14 15:48:59     38] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:48:59     38] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2411.6MB
[06/14 15:48:59     38] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2411.6MB) @(0:00:38.3 - 0:00:38.3).
[06/14 15:48:59     38] *** Finished refinePlace (0:00:38.3 mem=2411.6M) ***
[06/14 15:48:59     38] *** maximum move = 1.71 um ***
[06/14 15:48:59     38] *** Finished re-routing un-routed nets (2411.6M) ***
[06/14 15:48:59     38] 
[06/14 15:48:59     38] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2411.6M) ***
[06/14 15:48:59     38] End: GigaOpt postEco DRV Optimization
[06/14 15:48:59     38] **INFO: Flow update: Design timing is met.
[06/14 15:48:59     38] **INFO: Flow update: Design timing is met.
[06/14 15:48:59     38] **INFO: Flow update: Design timing is met.
[06/14 15:48:59     38] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[06/14 15:48:59     38] Start to check current routing status for nets...
[06/14 15:48:59     38] All nets are already routed correctly.
[06/14 15:48:59     38] End to check current routing status for nets (mem=2204.2M)
[06/14 15:48:59     38] Compute RC Scale Done ...
[06/14 15:48:59     38] doiPBLastSyncSlave
[06/14 15:48:59     38] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:48:59     38] PreRoute RC Extraction called for design TOP.
[06/14 15:48:59     38] RC Extraction called in multi-corner(2) mode.
[06/14 15:48:59     38] RCMode: PreRoute
[06/14 15:48:59     38]       RC Corner Indexes            0       1   
[06/14 15:48:59     38] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:48:59     38] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     38] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     38] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:48:59     38] Shrink Factor                : 1.00000
[06/14 15:48:59     38] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:48:59     38] Using Quantus QRC technology file ...
[06/14 15:49:00     38] Initializing multi-corner resistance tables ...
[06/14 15:49:00     38] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1614.047M)
[06/14 15:49:00     38] #################################################################################
[06/14 15:49:00     38] # Design Stage: PreRoute
[06/14 15:49:00     38] # Design Name: TOP
[06/14 15:49:00     38] # Design Mode: 45nm
[06/14 15:49:00     38] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:00     38] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:00     38] # Signoff Settings: SI Off 
[06/14 15:49:00     38] #################################################################################
[06/14 15:49:00     38] Calculate delays in BcWc mode...
[06/14 15:49:00     38] Topological Sorting (CPU = 0:00:00.0, MEM = 1667.3M, InitMEM = 1667.3M)
[06/14 15:49:00     38] Total number of fetched objects 171
[06/14 15:49:00     38] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:00     38] End delay calculation. (MEM=2113.8 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:00     38] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2113.8M) ***
[06/14 15:49:00     38] Effort level <high> specified for reg2reg path_group
[06/14 15:49:00     38] Reported timing to dir ./timingReports
[06/14 15:49:00     38] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1664.9M, totSessionCpu=0:00:39 **
[06/14 15:49:00     38] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.795  |   N/A   |  2.795  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1672.9M, totSessionCpu=0:00:39 **
[06/14 15:49:00     38] *** Finished optDesign ***
[06/14 15:49:00     38] 
[06/14 15:49:00     38] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.4 real=0:00:08.1)
[06/14 15:49:00     38] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[06/14 15:49:00     38] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[06/14 15:49:00     38] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.0 real=0:00:00.9)
[06/14 15:49:00     38] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[06/14 15:49:00     38] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[06/14 15:49:00     38] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:01.1 real=0:00:00.7)
[06/14 15:49:00     38] Info: pop threads available for lower-level modules during optimization.
[06/14 15:49:00     38] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/14 15:49:00     38] *** Free Virtual Timing Model ...(mem=1672.9M)
[06/14 15:49:00     38] **place_opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1629.4M **
[06/14 15:49:00     38] *** Finished GigaPlace ***
[06/14 15:49:00     38] 
[06/14 15:49:00     38] *** Summary of all messages that are not suppressed in this session:
[06/14 15:49:00     38] Severity  ID               Count  Summary                                  
[06/14 15:49:00     38] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/14 15:49:00     38] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/14 15:49:00     38] *** Message Summary: 3 warning(s), 0 error(s)
[06/14 15:49:00     38] 
[06/14 15:49:00     38] <CMD> saveDesign dbs/placeopt.enc -compress
[06/14 15:49:00     38] #- Begin Save netlist data ... (date=06/14 15:49:00, mem=1629.4M)
[06/14 15:49:00     38] Writing Binary DB to dbs/placeopt.enc.dat.tmp/TOP.v.bin ...
[06/14 15:49:00     38] #- End Save netlist data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] #- Begin Save AAE data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] Saving AAE Data ...
[06/14 15:49:00     38] #- End Save AAE data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] #- Begin Save clock tree data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] #- End Save clock tree data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] Saving preference file dbs/placeopt.enc.dat.tmp/gui.pref.tcl ...
[06/14 15:49:00     38] Saving mode setting ...
[06/14 15:49:00     38] Saving global file ...
[06/14 15:49:00     38] #- Begin Save floorplan data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] Saving floorplan file ...
[06/14 15:49:00     38] #- End Save floorplan data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] Saving Drc markers ...
[06/14 15:49:00     38] ... No Drc file written since there is no markers found.
[06/14 15:49:00     38] #- Begin Save placement data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] Saving placement file ...
[06/14 15:49:00     38] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2143.4M) ***
[06/14 15:49:00     38] #- End Save placement data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] #- Begin Save routing data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] Saving route file ...
[06/14 15:49:00     38] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2143.4M) ***
[06/14 15:49:00     38] #- End Save routing data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] Saving property file dbs/placeopt.enc.dat.tmp/TOP.prop
[06/14 15:49:00     38] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2143.4M) ***
[06/14 15:49:00     38] #- Begin Save power constraints data ... (date=06/14 15:49:00, mem=2143.4M)
[06/14 15:49:00     38] #- End Save power constraints data ... (date=06/14 15:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.4M, current mem=2143.4M)
[06/14 15:49:00     38] Saving rc congestion map dbs/placeopt.enc.dat.tmp/TOP.congmap.gz ...
[06/14 15:49:00     38] Saving preRoute extracted patterns in file 'dbs/placeopt.enc.dat.tmp/TOP.techData.gz' ...
[06/14 15:49:00     38] No integration constraint in the design.
[06/14 15:49:02     40] Generated self-contained design placeopt.enc.dat.tmp
[06/14 15:49:02     40] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:49:02     40] 
[06/14 15:49:12     41] <CMD> timeDesign -preCTS
[06/14 15:49:12     41] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:49:12     41] Type 'man IMPEXT-3493' for more detail.
[06/14 15:49:12     41] Start to check current routing status for nets...
[06/14 15:49:12     41] All nets are already routed correctly.
[06/14 15:49:12     41] End to check current routing status for nets (mem=1625.7M)
[06/14 15:49:12     41] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:12     41] PreRoute RC Extraction called for design TOP.
[06/14 15:49:12     41] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:12     41] RCMode: PreRoute
[06/14 15:49:12     41]       RC Corner Indexes            0       1   
[06/14 15:49:12     41] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:12     41] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:12     41] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:12     41] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:12     41] Shrink Factor                : 1.00000
[06/14 15:49:12     41] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:12     41] Using Quantus QRC technology file ...
[06/14 15:49:12     41] Initializing multi-corner resistance tables ...
[06/14 15:49:12     41] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1625.652M)
[06/14 15:49:12     41] Effort level <high> specified for reg2reg path_group
[06/14 15:49:12     41] #################################################################################
[06/14 15:49:12     41] # Design Stage: PreRoute
[06/14 15:49:12     41] # Design Name: TOP
[06/14 15:49:12     41] # Design Mode: 45nm
[06/14 15:49:12     41] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:12     41] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:12     41] # Signoff Settings: SI Off 
[06/14 15:49:12     41] #################################################################################
[06/14 15:49:12     41] Calculate delays in BcWc mode...
[06/14 15:49:12     41] Topological Sorting (CPU = 0:00:00.0, MEM = 1609.8M, InitMEM = 1609.8M)
[06/14 15:49:12     41] Total number of fetched objects 171
[06/14 15:49:12     41] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/14 15:49:12     41] End delay calculation. (MEM=2073.78 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:49:12     41] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2073.8M) ***
[06/14 15:49:12     41] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:41.5 mem=2073.8M)
[06/14 15:49:12     41] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.795  |   N/A   |  2.795  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:49:12     41] Total CPU time: 0.48 sec
[06/14 15:49:12     41] Total Real time: 0.0 sec
[06/14 15:49:12     41] Total Memory Usage: 1625.902344 Mbytes
[06/14 15:49:28     42] <CMD> delete_ccopt_clock_tree_spec
[06/14 15:49:28     42] <CMD> delete_ccopt_clock_trees *
[06/14 15:49:28     42] No clock trees defined.
[06/14 15:49:28     42] <CMD> all_constraint_modes -active
[06/14 15:49:28     42] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/14 15:49:28     42] <CMD> setDontUse CLKINV* false
[06/14 15:49:28     42]  Setting dont_use false for cell slow_vdd1v0/CLKINVX8
[06/14 15:49:28     42] <CMD> set_dont_touch [get_lib_cells " */CLKINV* " ] false
[06/14 15:49:28     42] <CMD> create_ccopt_clock_tree_spec -file ./scripts/clock.spec
[06/14 15:49:28     42] Creating clock tree spec for modes (timing configs): func
[06/14 15:49:28     42] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/14 15:49:28     42] Summary for sequential cells idenfication: 
[06/14 15:49:28     42] Identified SBFF number: 104
[06/14 15:49:28     42] Identified MBFF number: 0
[06/14 15:49:28     42] Not identified SBFF number: 16
[06/14 15:49:28     42] Not identified MBFF number: 0
[06/14 15:49:28     42] Number of sequential cells which are not FFs: 32
[06/14 15:49:28     42] 
[06/14 15:49:28     42] Analyzing clock structure...
[06/14 15:49:28     42] Analyzing clock structure done.
[06/14 15:49:29     42] Wrote: ./scripts/clock.spec
[06/14 15:49:29     42] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/14 15:49:29     42] <CMD> create_ccopt_clock_tree -name func_clk -source clk -no_skew_group
[06/14 15:49:29     42] Extracting original clock gating for func_clk...
[06/14 15:49:29     42]   clock_tree func_clk contains 5 sinks and 0 clock gates.
[06/14 15:49:29     42]   Extraction for func_clk complete.
[06/14 15:49:29     42] Extracting original clock gating for func_clk done.
[06/14 15:49:29     42] <CMD> set_ccopt_property clock_period -pin clk 5
[06/14 15:49:29     42] <CMD> create_ccopt_skew_group -name func_clk/func -sources clk -auto_sinks
[06/14 15:49:29     42] <CMD> set_ccopt_property include_source_latency -skew_group func_clk/func true
[06/14 15:49:29     42] <CMD> set_ccopt_property extracted_from_clock_name -skew_group func_clk/func func_clk
[06/14 15:49:29     42] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group func_clk/func func
[06/14 15:49:29     42] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group func_clk/func {WC_rcworst125.setup BC_rcbest0.hold}
[06/14 15:49:29     42] <CMD> check_ccopt_clock_tree_convergence
[06/14 15:49:29     42] Checking clock tree convergence...
[06/14 15:49:29     42] Checking clock tree convergence done.
[06/14 15:49:29     42] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/14 15:49:29     42] <CMD> ccopt_design -cts
[06/14 15:49:29     42] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/14 15:49:29     42] Preferred extra space for top nets is 0
[06/14 15:49:29     42] Preferred extra space for trunk nets is 1
[06/14 15:49:29     42] Preferred extra space for leaf nets is 1
[06/14 15:49:29     42] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/14 15:49:29     42] Set place::cacheFPlanSiteMark to 1
[06/14 15:49:29     42] #spOpts: N=45 
[06/14 15:49:29     42] Core basic site is CoreSite
[06/14 15:49:29     42] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:29     42] Begin checking placement ... (start mem=1613.8M, init mem=1613.8M)
[06/14 15:49:29     42] *info: Placed = 155           
[06/14 15:49:29     42] *info: Unplaced = 0           
[06/14 15:49:29     42] Placement Density:72.36%(272/376)
[06/14 15:49:29     42] Placement Density (including fixed std cells):72.36%(272/376)
[06/14 15:49:29     42] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1613.8M)
[06/14 15:49:29     42] Innovus will update I/O latencies
[06/14 15:49:29     42] All good
[06/14 15:49:29     42] Executing ccopt post-processing.
[06/14 15:49:29     42] Synthesizing clock trees with CCOpt...
[06/14 15:49:29     42] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 15:49:29     42] ### Creating LA Mngr. totSessionCpu=0:00:42.5 mem=1613.8M
[06/14 15:49:29     42] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.5 mem=1613.8M
[06/14 15:49:29     42] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:49:29     42] [PSP] Started earlyGlobalRoute kernel
[06/14 15:49:29     42] [PSP] Initial Peak syMemory usage = 1613.8 MB
[06/14 15:49:29     42] (I)       Reading DB...
[06/14 15:49:29     42] (I)       congestionReportName   : 
[06/14 15:49:29     42] (I)       buildTerm2TermWires    : 1
[06/14 15:49:29     42] (I)       doTrackAssignment      : 1
[06/14 15:49:29     42] (I)       dumpBookshelfFiles     : 0
[06/14 15:49:29     42] (I)       numThreads             : 8
[06/14 15:49:29     42] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:49:29     42] (I)       honorPin               : false
[06/14 15:49:29     42] (I)       honorPinGuide          : true
[06/14 15:49:29     42] (I)       honorPartition         : false
[06/14 15:49:29     42] (I)       allowPartitionCrossover: false
[06/14 15:49:29     42] (I)       honorSingleEntry       : true
[06/14 15:49:29     42] (I)       honorSingleEntryStrong : true
[06/14 15:49:29     42] (I)       handleViaSpacingRule   : false
[06/14 15:49:29     42] (I)       PDConstraint           : none
[06/14 15:49:29     42] (I)       expBetterNDRHandling   : false
[06/14 15:49:29     42] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:49:29     42] (I)       routingEffortLevel     : 3
[06/14 15:49:29     42] [NR-eGR] minRouteLayer          : 2
[06/14 15:49:29     42] [NR-eGR] maxRouteLayer          : 5
[06/14 15:49:29     42] (I)       numRowsPerGCell        : 1
[06/14 15:49:29     42] (I)       speedUpLargeDesign     : 0
[06/14 15:49:29     42] (I)       speedUpBlkViolationClean: 1
[06/14 15:49:29     42] (I)       multiThreadingTA       : 1
[06/14 15:49:29     42] (I)       blockedPinEscape       : 1
[06/14 15:49:29     42] (I)       blkAwareLayerSwitching : 1
[06/14 15:49:29     42] (I)       betterClockWireModeling: 1
[06/14 15:49:29     42] (I)       congestionCleanMode    : 0
[06/14 15:49:29     42] (I)       optimizationMode       : false
[06/14 15:49:29     42] (I)       punchThroughDistance   : 500.00
[06/14 15:49:29     42] (I)       scenicBound            : 1.15
[06/14 15:49:29     42] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:49:29     42] (I)       source-to-sink ratio   : 0.00
[06/14 15:49:29     42] (I)       targetCongestionRatioH : 1.00
[06/14 15:49:29     42] (I)       targetCongestionRatioV : 1.00
[06/14 15:49:29     42] (I)       layerCongestionRatio   : 0.70
[06/14 15:49:29     42] (I)       m1CongestionRatio      : 0.10
[06/14 15:49:29     42] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:49:29     42] (I)       localRouteEffort       : 1.00
[06/14 15:49:29     42] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:49:29     42] (I)       supplyScaleFactorH     : 1.00
[06/14 15:49:29     42] (I)       supplyScaleFactorV     : 1.00
[06/14 15:49:29     42] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:49:29     42] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:49:29     42] (I)       blockTrack             : 
[06/14 15:49:29     42] (I)       routeVias              : 
[06/14 15:49:29     42] (I)       readTROption           : true
[06/14 15:49:29     42] (I)       extraSpacingFactor     : 1.00
[06/14 15:49:29     42] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:49:29     42] (I)       routeSelectedNetsOnly  : false
[06/14 15:49:29     42] (I)       before initializing RouteDB syMemory usage = 1613.8 MB
[06/14 15:49:29     42] (I)       starting read tracks
[06/14 15:49:29     42] (I)       build grid graph
[06/14 15:49:29     42] (I)       build grid graph start
[06/14 15:49:29     42] [NR-eGR] Layer1 has no routable track
[06/14 15:49:29     42] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:49:29     42] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:49:29     42] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:49:29     42] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:49:29     42] (I)       build grid graph end
[06/14 15:49:29     42] (I)       numViaLayers=4
[06/14 15:49:29     42] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:49:29     42] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:49:29     42] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:49:29     42] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:49:29     42] (I)       end build via table
[06/14 15:49:29     42] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:49:29     42] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 15:49:29     42] (I)       readDataFromPlaceDB
[06/14 15:49:29     42] (I)       Read net information..
[06/14 15:49:29     42] [NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[06/14 15:49:29     42] (I)       Read testcase time = 0.000 seconds
[06/14 15:49:29     42] 
[06/14 15:49:29     42] (I)       totalPins=594  totalGlobalPin=562 (94.61%)
[06/14 15:49:29     42] (I)       Model blockage into capacity
[06/14 15:49:29     42] (I)       Read numBlocks=672  numPreroutedWires=0  numCapScreens=0
[06/14 15:49:29     42] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:49:29     42] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:49:29     42] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:49:29     42] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:49:29     42] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:49:29     42] (I)       Modeling time = 0.000 seconds
[06/14 15:49:29     42] 
[06/14 15:49:29     42] (I)       Number of ignored nets = 0
[06/14 15:49:29     42] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:49:29     42] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:49:29     42] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:49:29     42] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:49:29     42] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 15:49:29     42] (I)       Before initializing earlyGlobalRoute syMemory usage = 1613.8 MB
[06/14 15:49:29     42] (I)       Layer1  viaCost=200.00
[06/14 15:49:29     42] (I)       Layer2  viaCost=200.00
[06/14 15:49:29     42] (I)       Layer3  viaCost=200.00
[06/14 15:49:29     42] (I)       Layer4  viaCost=200.00
[06/14 15:49:29     42] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:49:29     42] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:49:29     42] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:49:29     42] (I)       Site Width          :   400  (dbu)
[06/14 15:49:29     42] (I)       Row Height          :  3420  (dbu)
[06/14 15:49:29     42] (I)       GCell Width         :  3420  (dbu)
[06/14 15:49:29     42] (I)       GCell Height        :  3420  (dbu)
[06/14 15:49:29     42] (I)       grid                :    15    15     5
[06/14 15:49:29     42] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:49:29     42] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:49:29     42] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:49:29     42] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:49:29     42] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:49:29     42] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:49:29     42] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:49:29     42] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:49:29     42] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:49:29     42] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:49:29     42] (I)       --------------------------------------------------------
[06/14 15:49:29     42] 
[06/14 15:49:29     42] [NR-eGR] ============ Routing rule table ============
[06/14 15:49:29     42] [NR-eGR] Rule id 0. Nets 171 
[06/14 15:49:29     42] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:49:29     42] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:49:29     42] [NR-eGR] ========================================
[06/14 15:49:29     42] [NR-eGR] 
[06/14 15:49:29     42] (I)       After initializing earlyGlobalRoute syMemory usage = 1613.8 MB
[06/14 15:49:29     42] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:49:29     42] (I)       ============= Initialization =============
[06/14 15:49:29     42] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:49:29     42] [NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[06/14 15:49:29     42] (I)       ============  Phase 1a Route ============
[06/14 15:49:29     42] (I)       Phase 1a runs 0.00 seconds
[06/14 15:49:29     42] (I)       Usage: 828 = (392 H, 436 V) = (10.33% H, 12.65% V) = (6.703e+02um H, 7.456e+02um V)
[06/14 15:49:29     42] (I)       
[06/14 15:49:29     42] (I)       ============  Phase 1b Route ============
[06/14 15:49:29     42] (I)       Usage: 828 = (392 H, 436 V) = (10.33% H, 12.65% V) = (6.703e+02um H, 7.456e+02um V)
[06/14 15:49:29     42] (I)       
[06/14 15:49:29     42] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415880e+03um
[06/14 15:49:29     42] (I)       ============  Phase 1c Route ============
[06/14 15:49:29     42] (I)       Usage: 828 = (392 H, 436 V) = (10.33% H, 12.65% V) = (6.703e+02um H, 7.456e+02um V)
[06/14 15:49:29     42] (I)       
[06/14 15:49:29     42] (I)       ============  Phase 1d Route ============
[06/14 15:49:29     42] (I)       Usage: 828 = (392 H, 436 V) = (10.33% H, 12.65% V) = (6.703e+02um H, 7.456e+02um V)
[06/14 15:49:29     42] (I)       
[06/14 15:49:29     42] (I)       ============  Phase 1e Route ============
[06/14 15:49:29     42] (I)       Phase 1e runs 0.00 seconds
[06/14 15:49:29     42] (I)       Usage: 828 = (392 H, 436 V) = (10.33% H, 12.65% V) = (6.703e+02um H, 7.456e+02um V)
[06/14 15:49:29     42] (I)       
[06/14 15:49:29     42] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415880e+03um
[06/14 15:49:29     42] [NR-eGR] 
[06/14 15:49:29     42] (I)       ============  Phase 1l Route ============
[06/14 15:49:29     42] (I)       Phase 1l runs 0.00 seconds
[06/14 15:49:29     42] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:49:29     42] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:49:29     42] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:49:29     42] (I)       ============= track Assignment ============
[06/14 15:49:29     42] (I)       extract Global 3D Wires
[06/14 15:49:29     42] (I)       Extract Global WL : time=0.00
[06/14 15:49:29     42] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:49:29     42] (I)       Initialization real time=0.00 seconds
[06/14 15:49:29     42] (I)       Kernel real time=0.00 seconds
[06/14 15:49:29     42] (I)       End Greedy Track Assignment
[06/14 15:49:29     42] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[06/14 15:49:29     42] [NR-eGR] Layer2(Metal2)(V) length: 6.536275e+02um, number of vias: 836
[06/14 15:49:29     42] [NR-eGR] Layer3(Metal3)(H) length: 7.471100e+02um, number of vias: 102
[06/14 15:49:29     42] [NR-eGR] Layer4(Metal4)(V) length: 2.134950e+02um, number of vias: 9
[06/14 15:49:29     42] [NR-eGR] Layer5(Metal5)(H) length: 2.360000e+01um, number of vias: 0
[06/14 15:49:29     42] [NR-eGR] Total length: 1.637832e+03um, number of vias: 1520
[06/14 15:49:29     42] [NR-eGR] End Peak syMemory usage = 1572.0 MB
[06/14 15:49:29     42] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[06/14 15:49:29     42] #spOpts: N=45 
[06/14 15:49:29     42] Core basic site is CoreSite
[06/14 15:49:29     42] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:29     42] Validating CTS configuration...
[06/14 15:49:29     42]   Non-default CCOpt properties:
[06/14 15:49:29     42]   preferred_extra_space is set for at least one key
[06/14 15:49:29     42]   route_type is set for at least one key
[06/14 15:49:29     42]   Route type trimming info:
[06/14 15:49:29     42]     No route type modifications were made.
[06/14 15:49:29     42]   Clock tree balancer configuration for clock_tree func_clk:
[06/14 15:49:29     42]   Non-default CCOpt properties for clock tree func_clk:
[06/14 15:49:29     42]     route_type (leaf): default_route_type_leaf (default: default)
[06/14 15:49:29     42]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/14 15:49:29     42]     route_type (top): default_route_type_nonleaf (default: default)
[06/14 15:49:29     42] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'inverter'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'inverter_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[06/14 15:49:29     42]   For power_domain auto-default and effective power_domain auto-default:
[06/14 15:49:29     42]     Buffers:     BUFX4 BUFX3 
[06/14 15:49:29     42]     Inverters:   INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[06/14 15:49:29     42]     Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[06/14 15:49:29     42]     Unblocked area available for placement of any clock cells in power_domain auto-default: 676.780um^2
[06/14 15:49:29     42]   Top Routing info:
[06/14 15:49:29     42]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[06/14 15:49:29     42]     Unshielded; Mask Constraint: 0.
[06/14 15:49:29     42]   Trunk Routing info:
[06/14 15:49:29     42]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[06/14 15:49:29     42]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[06/14 15:49:29     42]   Leaf Routing info:
[06/14 15:49:29     42]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[06/14 15:49:29     42]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[06/14 15:49:29     42] Updating RC grid for preRoute extraction ...
[06/14 15:49:29     42] Initializing multi-corner resistance tables ...
[06/14 15:49:29     42]   Rebuilding timing graph...
[06/14 15:49:29     42]   Rebuilding timing graph done.
[06/14 15:49:29     42]   For timing_corner WC_rcworst125.setup:setup, late:
[06/14 15:49:29     42]     Slew time target (leaf):    0.086ns
[06/14 15:49:29     42]     Slew time target (trunk):   0.086ns
[06/14 15:49:29     42]     Slew time target (top):     0.086ns
[06/14 15:49:29     42]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.096ns
[06/14 15:49:29     42]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 90.961um
[06/14 15:49:29     42]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[06/14 15:49:29     42]     Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=90.961um, saturatedSlew=0.075ns, speed=698.089um per ns, cellArea=26.319um^2 per 1000um}
[06/14 15:49:29     42]     Inverter  : {lib_cell:CLKINVX3, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=59.187um, saturatedSlew=0.073ns, speed=841.920um per ns, cellArea=28.891um^2 per 1000um}
[06/14 15:49:29     43]     Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=345.000um, saturatedSlew=0.079ns, speed=1022.222um per ns, cellArea=43.617um^2 per 1000um}
[06/14 15:49:29     43]   Info: CCOpt is analyzing the delay of a net driven by BUFX4/Y using a timing arc from cell BUFX4
[06/14 15:49:29     43]   Info: CCOpt is analyzing the delay of a net driven by INVX3/Y using a timing arc from cell INVX3
[06/14 15:49:29     43]   Info: CCOpt is analyzing the delay of a net driven by TLATNTSCAX20/ECK using a timing arc from cell TLATNTSCAX20
[06/14 15:49:29     43]   Clock tree balancer configuration for skew_group func_clk/func:
[06/14 15:49:29     43]     Sources:                     pin clk
[06/14 15:49:29     43]     Total number of sinks:       5
[06/14 15:49:29     43]     Delay constrained sinks:     5
[06/14 15:49:29     43]     Non-leaf sinks:              0
[06/14 15:49:29     43]     Ignore pins:                 0
[06/14 15:49:29     43]    Timing corner WC_rcworst125.setup:setup.late:
[06/14 15:49:29     43]     Skew target:                 0.096ns
[06/14 15:49:29     43]   
[06/14 15:49:29     43]   Via Selection for Estimated Routes (rule default):
[06/14 15:49:29     43]   
[06/14 15:49:29     43]   ----------------------------------------------------------------
[06/14 15:49:29     43]   Layer      Via Cell      Res.     Cap.     RC       Top of Stack
[06/14 15:49:29     43]   Range                    (Ohm)    (fF)     (fs)     Only
[06/14 15:49:29     43]   ----------------------------------------------------------------
[06/14 15:49:29     43]   M1-M2      M2_M1_VH      6.600    0.014    0.092    false
[06/14 15:49:29     43]   M2-M3      M3_M2_HV      6.600    0.014    0.091    false
[06/14 15:49:29     43]   M3-M4      M4_M3_VH      6.600    0.014    0.091    false
[06/14 15:49:29     43]   M4-M5      M5_M4_HV      6.600    0.014    0.090    false
[06/14 15:49:29     43]   M5-M6      M6_M5_HV      6.600    0.014    0.092    false
[06/14 15:49:29     43]   M6-M7      M7_M6_VH      6.600    0.014    0.094    false
[06/14 15:49:29     43]   M7-M8      M8_M7_HV      6.600    0.014    0.095    false
[06/14 15:49:29     43]   M8-M9      M9_M8_VH      0.280    0.042    0.012    false
[06/14 15:49:29     43]   M9-M10     M10_M9_HV     0.280    0.111    0.031    false
[06/14 15:49:29     43]   M10-M11    M11_M10_VH    0.060    0.087    0.005    false
[06/14 15:49:29     43]   ----------------------------------------------------------------
[06/14 15:49:29     43]   
[06/14 15:49:29     43]   No ideal nets found in the clock tree
[06/14 15:49:29     43] Validating CTS configuration done.
[06/14 15:49:29     43] Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/14 15:49:29     43] No exclusion drivers are needed.
[06/14 15:49:29     43] Adding driver cell for primary IO roots...
[06/14 15:49:29     43] Maximizing clock DAG abstraction...
[06/14 15:49:29     43] Maximizing clock DAG abstraction done.
[06/14 15:49:29     43] Synthesizing clock trees...
[06/14 15:49:29     43] #spOpts: N=45 
[06/14 15:49:29     43]   Merging duplicate siblings in DAG...
[06/14 15:49:29     43]     Resynthesising clock tree into netlist...
[06/14 15:49:29     43]     Resynthesising clock tree into netlist done.
[06/14 15:49:29     43]     Summary of the merge of duplicate siblings
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     ----------------------------------------------------------
[06/14 15:49:29     43]     Description                          Number of occurrences
[06/14 15:49:29     43]     ----------------------------------------------------------
[06/14 15:49:29     43]     Total clock gates                              0
[06/14 15:49:29     43]     Globally unique enables                        0
[06/14 15:49:29     43]     Potentially mergeable clock gates              0
[06/14 15:49:29     43]     Actually merged                                0
[06/14 15:49:29     43]     ----------------------------------------------------------
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     Disconnecting clock tree from netlist...
[06/14 15:49:29     43]     Disconnecting clock tree from netlist done.
[06/14 15:49:29     43]   Merging duplicate siblings in DAG done.
[06/14 15:49:29     43]   Clustering...
[06/14 15:49:29     43]     Clock DAG stats before clustering:
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]     Clustering clock_tree func_clk...
[06/14 15:49:29     43]       Creating channel graph for ccopt_3_11...
[06/14 15:49:29     43]       Creating channel graph for ccopt_3_11 done.
[06/14 15:49:29     43]       Creating channel graph for ccopt_3_4_available_3_11...
[06/14 15:49:29     43]       Creating channel graph for ccopt_3_4_available_3_11 done.
[06/14 15:49:29     43]       Rebuilding timing graph...
[06/14 15:49:29     43]       Rebuilding timing graph done.
[06/14 15:49:29     43]     Clustering clock_tree func_clk done.
[06/14 15:49:29     43]     Clock DAG stats after bottom-up phase:
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]     Legalizing clock trees...
[06/14 15:49:29     43]       Resynthesising clock tree into netlist...
[06/14 15:49:29     43]       Resynthesising clock tree into netlist done.
[06/14 15:49:29     43] #spOpts: N=45 mergeVia=F 
[06/14 15:49:29     43] *** Starting refinePlace (0:00:43.1 mem=1695.0M) ***
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Starting refinePlace ...
[06/14 15:49:29     43] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:49:29     43] Density distribution unevenness ratio = 0.000%
[06/14 15:49:29     43]   Spread Effort: high, standalone mode, useDDP on.
[06/14 15:49:29     43] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1695.0MB) @(0:00:43.1 - 0:00:43.1).
[06/14 15:49:29     43] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] wireLenOptFixPriorityInst 5 inst fixed
[06/14 15:49:29     43] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1695.0MB) @(0:00:43.1 - 0:00:43.1).
[06/14 15:49:29     43] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1695.0MB
[06/14 15:49:29     43] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:29     43]   maximum (X+Y) =         0.00 um
[06/14 15:49:29     43]   mean    (X+Y) =         0.00 um
[06/14 15:49:29     43] Summary Report:
[06/14 15:49:29     43] Instances move: 0 (out of 155 movable)
[06/14 15:49:29     43] Instances flipped: 0
[06/14 15:49:29     43] Mean displacement: 0.00 um
[06/14 15:49:29     43] Max displacement: 0.00 um 
[06/14 15:49:29     43] Total instances moved : 0
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1695.0MB
[06/14 15:49:29     43] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1695.0MB) @(0:00:43.1 - 0:00:43.1).
[06/14 15:49:29     43] *** Finished refinePlace (0:00:43.1 mem=1695.0M) ***
[06/14 15:49:29     43] #spOpts: N=45 
[06/14 15:49:29     43]       Disconnecting clock tree from netlist...
[06/14 15:49:29     43]       Disconnecting clock tree from netlist done.
[06/14 15:49:29     43] #spOpts: N=45 
[06/14 15:49:29     43]       Rebuilding timing graph...
[06/14 15:49:29     43]       Rebuilding timing graph done.
[06/14 15:49:29     43]       
[06/14 15:49:29     43]       Clock tree legalization - Histogram:
[06/14 15:49:29     43]       ====================================
[06/14 15:49:29     43]       
[06/14 15:49:29     43]       --------------------------------
[06/14 15:49:29     43]       Movement (um)    Number of cells
[06/14 15:49:29     43]       --------------------------------
[06/14 15:49:29     43]         (empty table)
[06/14 15:49:29     43]       --------------------------------
[06/14 15:49:29     43]       
[06/14 15:49:29     43]       
[06/14 15:49:29     43]       Clock tree legalization - There are no Movements:
[06/14 15:49:29     43]       =================================================
[06/14 15:49:29     43]       
[06/14 15:49:29     43]       ---------------------------------------------
[06/14 15:49:29     43]       Movement (um)    Desired     Achieved    Node
[06/14 15:49:29     43]                        location    location    
[06/14 15:49:29     43]       ---------------------------------------------
[06/14 15:49:29     43]         (empty table)
[06/14 15:49:29     43]       ---------------------------------------------
[06/14 15:49:29     43]       
[06/14 15:49:29     43]     Legalizing clock trees done.
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     Post-Clustering Statistics Report
[06/14 15:49:29     43]     =================================
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     Clustering-Point Fanout Statistics:
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     ----------------------------------------------------------------------------
[06/14 15:49:29     43]     Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/14 15:49:29     43]                          Fanout    Fanout    Fanout    Fanout       Distribution
[06/14 15:49:29     43]     ----------------------------------------------------------------------------
[06/14 15:49:29     43]       (empty table)
[06/14 15:49:29     43]     ----------------------------------------------------------------------------
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     Clustering Failure Statistics:
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     --------------------------------
[06/14 15:49:29     43]     Net Type    Clusters    Clusters
[06/14 15:49:29     43]                 Tried       Failed
[06/14 15:49:29     43]     --------------------------------
[06/14 15:49:29     43]       (empty table)
[06/14 15:49:29     43]     --------------------------------
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     
[06/14 15:49:29     43]     Clock DAG stats after 'Clustering':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Clustering': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Clustering':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Clustering':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Clustering done.
[06/14 15:49:29     43]   Resynthesising clock tree into netlist...
[06/14 15:49:29     43]   Resynthesising clock tree into netlist done.
[06/14 15:49:29     43]   Updating congestion map to accurately time the clock tree...
[06/14 15:49:29     43]     Routing unrouted datapath nets connected to clock instances...
[06/14 15:49:29     43]       Routed 0 unrouted datapath nets connected to clock instances
[06/14 15:49:29     43]     Routing unrouted datapath nets connected to clock instances done.
[06/14 15:49:29     43]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/14 15:49:29     43] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:29     43] PreRoute RC Extraction called for design TOP.
[06/14 15:49:29     43] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:29     43] RCMode: PreRoute
[06/14 15:49:29     43]       RC Corner Indexes            0       1   
[06/14 15:49:29     43] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:29     43] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Shrink Factor                : 1.00000
[06/14 15:49:29     43] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:29     43] Using Quantus QRC technology file ...
[06/14 15:49:29     43] Updating RC grid for preRoute extraction ...
[06/14 15:49:29     43] Initializing multi-corner resistance tables ...
[06/14 15:49:29     43] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1629.738M)
[06/14 15:49:29     43]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/14 15:49:29     43]   Updating congestion map to accurately time the clock tree done.
[06/14 15:49:29     43]   Disconnecting clock tree from netlist...
[06/14 15:49:29     43]   Disconnecting clock tree from netlist done.
[06/14 15:49:29     43]   Rebuilding timing graph...
[06/14 15:49:29     43]   Rebuilding timing graph done.
[06/14 15:49:29     43]   Clock DAG stats After congestion update:
[06/14 15:49:29     43]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]     sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]   Clock DAG net violations After congestion update: none
[06/14 15:49:29     43]   Clock DAG transition distribution After congestion update:
[06/14 15:49:29     43]     Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]   Skew group summary After congestion update:
[06/14 15:49:29     43]     skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]   Fixing clock tree slew time and max cap violations...
[06/14 15:49:29     43]     Fixing clock tree overload: 
[06/14 15:49:29     43]     Fixing clock tree overload: .
[06/14 15:49:29     43]     Fixing clock tree overload: ..
[06/14 15:49:29     43]     Fixing clock tree overload: ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:29     43]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Fixing clock tree slew time and max cap violations done.
[06/14 15:49:29     43]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/14 15:49:29     43]     Fixing clock tree overload: 
[06/14 15:49:29     43]     Fixing clock tree overload: .
[06/14 15:49:29     43]     Fixing clock tree overload: ..
[06/14 15:49:29     43]     Fixing clock tree overload: ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:29     43]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:29     43]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Fixing clock tree slew time and max cap violations - detailed pass done.
[06/14 15:49:29     43]   Removing unnecessary root buffering...
[06/14 15:49:29     43]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Removing unnecessary root buffering':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Removing unnecessary root buffering':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Removing unnecessary root buffering done.
[06/14 15:49:29     43]   Removing unconstrained drivers...
[06/14 15:49:29     43]     Clock DAG stats after 'Removing unconstrained drivers':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Removing unconstrained drivers':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Removing unconstrained drivers':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Removing unconstrained drivers done.
[06/14 15:49:29     43]   Equalizing net lengths...
[06/14 15:49:29     43]     Clock DAG stats after 'Equalizing net lengths':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Equalizing net lengths': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Equalizing net lengths':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Equalizing net lengths':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Equalizing net lengths done.
[06/14 15:49:29     43]   Reducing insertion delay 1...
[06/14 15:49:29     43]     Clock DAG stats after 'Reducing insertion delay 1':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Reducing insertion delay 1':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Reducing insertion delay 1':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 2 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 2
[06/14 15:49:29     43]   Reducing insertion delay 1 done.
[06/14 15:49:29     43]   Removing longest path buffering...
[06/14 15:49:29     43]     Clock DAG stats after 'Removing longest path buffering':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Removing longest path buffering': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Removing longest path buffering':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Removing longest path buffering':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Removing longest path buffering done.
[06/14 15:49:29     43]   Reducing insertion delay 2...
[06/14 15:49:29     43]     Path optimization required 0 stage delay updates 
[06/14 15:49:29     43]     Clock DAG stats after 'Reducing insertion delay 2':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Reducing insertion delay 2':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Reducing insertion delay 2':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Reducing insertion delay 2 done.
[06/14 15:49:29     43]   Reducing clock tree power 1...
[06/14 15:49:29     43]     Resizing gates: 
[06/14 15:49:29     43]     Resizing gates: .
[06/14 15:49:29     43]     Resizing gates: ..
[06/14 15:49:29     43]     Resizing gates: ...
[06/14 15:49:29     43]     Resizing gates: ... 20% 
[06/14 15:49:29     43]     Resizing gates: ... 20% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:29     43]     Clock DAG stats after 'Reducing clock tree power 1':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Reducing clock tree power 1':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Reducing clock tree power 1':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Reducing clock tree power 1 done.
[06/14 15:49:29     43]   Reducing clock tree power 2...
[06/14 15:49:29     43]     Path optimization required 0 stage delay updates 
[06/14 15:49:29     43]     Clock DAG stats after 'Reducing clock tree power 2':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Reducing clock tree power 2':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Reducing clock tree power 2':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Reducing clock tree power 2 done.
[06/14 15:49:29     43]   Approximately balancing fragments step...
[06/14 15:49:29     43]     Resolving skew group constraints...
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/14 15:49:29     43] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
[06/14 15:49:29     43]   libCDSCoinUtils.so: cannot open shared object file: No such file or directory
[06/14 15:49:29     43]   libCoinUtils.so: cannot open shared object file: No such file or directory
[06/14 15:49:29     43]   libCDSClp.so: cannot open shared object file: No such file or directory
[06/14 15:49:29     43]   libClp.so: cannot open shared object file: No such file or directory.
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
[06/14 15:49:29     43]     Resolving skew group constraints done.
[06/14 15:49:29     43]     Approximately balancing fragments...
[06/14 15:49:29     43]       Approximately balancing fragments bottom up...
[06/14 15:49:29     43]         bottom up balancing: 
[06/14 15:49:29     43]         bottom up balancing: .
[06/14 15:49:29     43]         bottom up balancing: ..
[06/14 15:49:29     43]         bottom up balancing: ...
[06/14 15:49:29     43]         bottom up balancing: ... 20% 
[06/14 15:49:29     43]         bottom up balancing: ... 20% .
[06/14 15:49:29     43]         bottom up balancing: ... 20% ..
[06/14 15:49:29     43]         bottom up balancing: ... 20% ...
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% 
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% .
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ..
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ...
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% 
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% .
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ..
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ...
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:29     43]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:29     43]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/14 15:49:29     43]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]           sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]           wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/14 15:49:29     43]         Clock DAG transition distribution after 'Approximately balancing fragments bottom up':
[06/14 15:49:29     43]           Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]       Approximately balancing fragments bottom up done.
[06/14 15:49:29     43]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/14 15:49:29     43]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/14 15:49:29     43]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]           sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]           wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/14 15:49:29     43]         Clock DAG transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/14 15:49:29     43]           Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/14 15:49:29     43]     Approximately balancing fragments done.
[06/14 15:49:29     43]     Clock DAG stats after 'Approximately balancing fragments step':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Approximately balancing fragments step':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Approximately balancing fragments step done.
[06/14 15:49:29     43]   Clock DAG stats after Approximately balancing fragments:
[06/14 15:49:29     43]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]     sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]   Clock DAG net violations after Approximately balancing fragments: none
[06/14 15:49:29     43]   Clock DAG transition distribution after Approximately balancing fragments:
[06/14 15:49:29     43]     Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]   Skew group summary after Approximately balancing fragments:
[06/14 15:49:29     43]     skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]   Improving fragments clock skew...
[06/14 15:49:29     43]     Clock DAG stats after 'Improving fragments clock skew':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Improving fragments clock skew':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Improving fragments clock skew':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Improving fragments clock skew done.
[06/14 15:49:29     43]   Approximately balancing step...
[06/14 15:49:29     43]     Resolving skew group constraints...
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
[06/14 15:49:29     43]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
[06/14 15:49:29     43]     Resolving skew group constraints done.
[06/14 15:49:29     43]     Approximately balancing...
[06/14 15:49:29     43]       Approximately balancing, wire and cell delays, iteration 1...
[06/14 15:49:29     43]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/14 15:49:29     43]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]           sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]           wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/14 15:49:29     43]         Clock DAG transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/14 15:49:29     43]           Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/14 15:49:29     43]     Approximately balancing done.
[06/14 15:49:29     43]     Clock DAG stats after 'Approximately balancing step':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Approximately balancing step': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Approximately balancing step':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Approximately balancing step':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Approximately balancing step done.
[06/14 15:49:29     43]   Approximately balancing paths...
[06/14 15:49:29     43]     Added 0 buffers.
[06/14 15:49:29     43]     Clock DAG stats after 'Approximately balancing paths':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Approximately balancing paths': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Approximately balancing paths':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Approximately balancing paths':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Approximately balancing paths done.
[06/14 15:49:29     43]   Resynthesising clock tree into netlist...
[06/14 15:49:29     43]   Resynthesising clock tree into netlist done.
[06/14 15:49:29     43]   Updating congestion map to accurately time the clock tree...
[06/14 15:49:29     43]     Routing unrouted datapath nets connected to clock instances...
[06/14 15:49:29     43]       Routed 0 unrouted datapath nets connected to clock instances
[06/14 15:49:29     43]     Routing unrouted datapath nets connected to clock instances done.
[06/14 15:49:29     43]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/14 15:49:29     43] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:29     43] PreRoute RC Extraction called for design TOP.
[06/14 15:49:29     43] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:29     43] RCMode: PreRoute
[06/14 15:49:29     43]       RC Corner Indexes            0       1   
[06/14 15:49:29     43] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:29     43] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Shrink Factor                : 1.00000
[06/14 15:49:29     43] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:29     43] Using Quantus QRC technology file ...
[06/14 15:49:29     43] Updating RC grid for preRoute extraction ...
[06/14 15:49:29     43] Initializing multi-corner resistance tables ...
[06/14 15:49:29     43] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1629.738M)
[06/14 15:49:29     43]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/14 15:49:29     43]   Updating congestion map to accurately time the clock tree done.
[06/14 15:49:29     43]   Disconnecting clock tree from netlist...
[06/14 15:49:29     43]   Disconnecting clock tree from netlist done.
[06/14 15:49:29     43]   Rebuilding timing graph...
[06/14 15:49:29     43]   Rebuilding timing graph done.
[06/14 15:49:29     43]   Clock DAG stats After congestion update:
[06/14 15:49:29     43]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]     sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]   Clock DAG net violations After congestion update: none
[06/14 15:49:29     43]   Clock DAG transition distribution After congestion update:
[06/14 15:49:29     43]     Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]   Skew group summary After congestion update:
[06/14 15:49:29     43]     skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]   Improving clock skew...
[06/14 15:49:29     43]     Clock DAG stats after 'Improving clock skew':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Improving clock skew': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Improving clock skew':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Improving clock skew':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Improving clock skew done.
[06/14 15:49:29     43]   Reducing clock tree power 3...
[06/14 15:49:29     43]     Initial gate capacitance is (rise=0.001pF fall=0.001pF).
[06/14 15:49:29     43]     Resizing gates: 
[06/14 15:49:29     43]     Resizing gates: .
[06/14 15:49:29     43]     Resizing gates: ..
[06/14 15:49:29     43]     Resizing gates: ...
[06/14 15:49:29     43]     Resizing gates: ... 20% 
[06/14 15:49:29     43]     Resizing gates: ... 20% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:29     43]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:29     43]     Clock DAG stats after 'Reducing clock tree power 3':
[06/14 15:49:29     43]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:29     43]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:29     43]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:29     43]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:29     43]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:29     43]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
[06/14 15:49:29     43]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/14 15:49:29     43]     Clock DAG transition distribution after 'Reducing clock tree power 3':
[06/14 15:49:29     43]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:29     43]     Skew group summary after 'Reducing clock tree power 3':
[06/14 15:49:29     43]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:29     43]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:29     43]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[06/14 15:49:29     43]   Reducing clock tree power 3 done.
[06/14 15:49:29     43]   Total capacitance is (rise=0.003pF fall=0.003pF), of which (rise=0.002pF fall=0.002pF) is wire, and (rise=0.001pF fall=0.001pF) is gate.
[06/14 15:49:29     43]   Legalizer releasing space for clock trees...
[06/14 15:49:29     43]   Legalizer releasing space for clock trees done.
[06/14 15:49:29     43]   Updating netlist...
[06/14 15:49:29     43]     Setting non-default rules before calling refine place.
[06/14 15:49:29     43] 
[06/14 15:49:29     43] *
[06/14 15:49:29     43] * Starting clock placement refinement...
[06/14 15:49:29     43] *
[06/14 15:49:29     43] * First pass: Refine non-clock instances...
[06/14 15:49:29     43] *
[06/14 15:49:29     43] #spOpts: N=45 mergeVia=F 
[06/14 15:49:29     43] *** Starting refinePlace (0:00:43.3 mem=1629.7M) ***
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Starting refinePlace ...
[06/14 15:49:29     43] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:49:29     43] Density distribution unevenness ratio = 0.000%
[06/14 15:49:29     43]   Spread Effort: high, standalone mode, useDDP on.
[06/14 15:49:29     43] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] wireLenOptFixPriorityInst 0 inst fixed
[06/14 15:49:29     43] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.7MB
[06/14 15:49:29     43] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:29     43]   maximum (X+Y) =         0.00 um
[06/14 15:49:29     43]   mean    (X+Y) =         0.00 um
[06/14 15:49:29     43] Summary Report:
[06/14 15:49:29     43] Instances move: 0 (out of 150 movable)
[06/14 15:49:29     43] Instances flipped: 0
[06/14 15:49:29     43] Mean displacement: 0.00 um
[06/14 15:49:29     43] Max displacement: 0.00 um 
[06/14 15:49:29     43] Total instances moved : 0
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.7MB
[06/14 15:49:29     43] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] *** Finished refinePlace (0:00:43.3 mem=1629.7M) ***
[06/14 15:49:29     43] *
[06/14 15:49:29     43] * Second pass: Refine clock instances...
[06/14 15:49:29     43] *
[06/14 15:49:29     43] #spOpts: N=45 mergeVia=F 
[06/14 15:49:29     43] *** Starting refinePlace (0:00:43.3 mem=1629.7M) ***
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Starting refinePlace ...
[06/14 15:49:29     43] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:49:29     43] Density distribution unevenness ratio = 0.000%
[06/14 15:49:29     43]   Spread Effort: high, standalone mode, useDDP on.
[06/14 15:49:29     43] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] wireLenOptFixPriorityInst 5 inst fixed
[06/14 15:49:29     43] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:29     43] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.7MB
[06/14 15:49:29     43] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:29     43]   maximum (X+Y) =         0.00 um
[06/14 15:49:29     43]   mean    (X+Y) =         0.00 um
[06/14 15:49:29     43] Summary Report:
[06/14 15:49:29     43] Instances move: 0 (out of 155 movable)
[06/14 15:49:29     43] Instances flipped: 0
[06/14 15:49:29     43] Mean displacement: 0.00 um
[06/14 15:49:29     43] Max displacement: 0.00 um 
[06/14 15:49:29     43] Total instances moved : 0
[06/14 15:49:29     43] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:29     43] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.7MB
[06/14 15:49:29     43] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:00:43.3 - 0:00:43.3).
[06/14 15:49:29     43] *** Finished refinePlace (0:00:43.3 mem=1629.7M) ***
[06/14 15:49:29     43] *
[06/14 15:49:29     43] * No clock instances moved during refinement.
[06/14 15:49:29     43] *
[06/14 15:49:29     43] * Finished with clock placement refinement.
[06/14 15:49:29     43] *
[06/14 15:49:29     43] #spOpts: N=45 
[06/14 15:49:29     43]     Rebuilding timing graph...
[06/14 15:49:29     43]     Rebuilding timing graph done.
[06/14 15:49:29     43]     Clock implementation routing...
[06/14 15:49:29     43] Net route status summary:
[06/14 15:49:29     43]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:49:29     43]   Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
[06/14 15:49:29     43] (Not counting 2 nets with <2 term connections)
[06/14 15:49:29     43]       Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/14 15:49:29     43] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:29     43] PreRoute RC Extraction called for design TOP.
[06/14 15:49:29     43] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:29     43] RCMode: PreRoute
[06/14 15:49:29     43]       RC Corner Indexes            0       1   
[06/14 15:49:29     43] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:29     43] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:29     43] Shrink Factor                : 1.00000
[06/14 15:49:29     43] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:29     43] Using Quantus QRC technology file ...
[06/14 15:49:29     43] Updating RC grid for preRoute extraction ...
[06/14 15:49:29     43] Initializing multi-corner resistance tables ...
[06/14 15:49:29     43] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1696.512M)
[06/14 15:49:29     43]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/14 15:49:29     43] 
[06/14 15:49:29     43] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[06/14 15:49:29     43]   All net are default rule.
[06/14 15:49:29     43]   Removed pre-existing routes for 1 nets.
[06/14 15:49:29     43]   Preferred NanoRoute mode settings: Current
[06/14 15:49:29     43] setNanoRouteMode -grouteExpTdStdDelay 16 -routeBottomRoutingLayer 1 -routeTopRoutingLayer 5
[06/14 15:49:29     43]       Clock detailed routing...
[06/14 15:49:29     43] 
[06/14 15:49:29     43] globalDetailRoute
[06/14 15:49:29     43] 
[06/14 15:49:29     43] #setNanoRouteMode -drouteAutoStop false
[06/14 15:49:29     43] #setNanoRouteMode -drouteEndIteration 20
[06/14 15:49:29     43] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[06/14 15:49:29     43] #setNanoRouteMode -routeBottomRoutingLayer 1
[06/14 15:49:29     43] #setNanoRouteMode -routeSelectedNetOnly true
[06/14 15:49:29     43] #setNanoRouteMode -routeTopRoutingLayer 5
[06/14 15:49:29     43] #setNanoRouteMode -routeWithEco true
[06/14 15:49:29     43] #setNanoRouteMode -routeWithSiDriven false
[06/14 15:49:29     43] #setNanoRouteMode -routeWithTimingDriven false
[06/14 15:49:29     43] #Start globalDetailRoute on Wed Jun 14 15:49:29 2023
[06/14 15:49:29     43] #
[06/14 15:49:30     43] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[06/14 15:49:30     43] ### Net info: total nets: 173
[06/14 15:49:30     43] ### Net info: dirty nets: 1
[06/14 15:49:30     43] ### Net info: marked as disconnected nets: 0
[06/14 15:49:30     43] ### Net info: fully routed nets: 0
[06/14 15:49:30     43] ### Net info: trivial (single pin) nets: 0
[06/14 15:49:30     43] ### Net info: unrouted nets: 173
[06/14 15:49:30     43] ### Net info: re-extraction nets: 0
[06/14 15:49:30     43] ### Net info: selected nets: 1
[06/14 15:49:30     43] ### Net info: ignored nets: 0
[06/14 15:49:30     43] ### Net info: skip routing nets: 0
[06/14 15:49:30     43] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[06/14 15:49:30     43] #Using multithreading with 8 threads.
[06/14 15:49:30     43] #Start routing data preparation.
[06/14 15:49:30     44] #Minimum voltage of a net in the design = 0.000.
[06/14 15:49:30     44] #Maximum voltage of a net in the design = 1.100.
[06/14 15:49:30     44] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:49:30     44] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:49:30     44] #Voltage range [0.000 - 1.100] has 171 nets.
[06/14 15:49:30     45] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:49:30     45] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:49:30     45] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:49:30     45] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:49:30     45] #Regenerating Ggrids automatically.
[06/14 15:49:30     45] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:49:30     45] #Using automatically generated G-grids.
[06/14 15:49:30     45] #Done routing data preparation.
[06/14 15:49:30     45] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1095.54 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     45] #Merging special wires using 8 threads...
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Connectivity extraction summary:
[06/14 15:49:30     46] #Total number of nets = 0.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #reading routing guides ......
[06/14 15:49:30     46] #Number of eco nets is 0
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Start data preparation...
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Data preparation is done on Wed Jun 14 15:49:30 2023
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Analyzing routing resource...
[06/14 15:49:30     46] #Routing resource analysis is done on Wed Jun 14 15:49:30 2023
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #  Resource Analysis:
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #               Routing  #Avail      #Track     #Total     %Gcell
[06/14 15:49:30     46] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/14 15:49:30     46] #  --------------------------------------------------------------
[06/14 15:49:30     46] #  Metal 1        H         137           0          81    50.62%
[06/14 15:49:30     46] #  Metal 2        V         130           0          81     0.00%
[06/14 15:49:30     46] #  Metal 3        H         137           0          81     0.00%
[06/14 15:49:30     46] #  Metal 4        V         130           0          81     0.00%
[06/14 15:49:30     46] #  Metal 5        H         137           0          81     0.00%
[06/14 15:49:30     46] #  --------------------------------------------------------------
[06/14 15:49:30     46] #  Total                    671       0.00%         405    10.12%
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #  1 nets (0.58%) with 1 preferred extra spacing.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Routing guide is on.
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.94 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #start global routing iteration 1...
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.55 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #start global routing iteration 2...
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.61 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/14 15:49:30     46] #Total number of selected nets for routing = 1.
[06/14 15:49:30     46] #Total number of unselected nets (but routable) for routing = 170 (skipped).
[06/14 15:49:30     46] #Total number of nets in the design = 173.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #170 skipped nets do not have any wires.
[06/14 15:49:30     46] #1 routable net has only global wires.
[06/14 15:49:30     46] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Routed net constraints summary:
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #        Rules   Pref Extra Space   Unconstrained  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #      Default                  1               0  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #        Total                  1               0  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Routing constraints summary of the whole design:
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #        Rules   Pref Extra Space   Unconstrained  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #      Default                  1             170  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #        Total                  1             170  
[06/14 15:49:30     46] #------------------------------------------------
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #  Congestion Analysis: (blocked Gcells are excluded)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #                 OverCon          
[06/14 15:49:30     46] #                  #Gcell    %Gcell
[06/14 15:49:30     46] #     Layer           (1)   OverCon
[06/14 15:49:30     46] #  --------------------------------
[06/14 15:49:30     46] #   Metal 1      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #   Metal 2      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #   Metal 3      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #   Metal 4      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #   Metal 5      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #  --------------------------------
[06/14 15:49:30     46] #     Total      0(0.00%)   (0.00%)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/14 15:49:30     46] #  Overflow after GR: 0.00% H + 0.00% V
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Complete Global Routing.
[06/14 15:49:30     46] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:49:30     46] #Total wire length = 26 um.
[06/14 15:49:30     46] #Total half perimeter of net bounding box = 29 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal1 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal2 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal3 = 6 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal4 = 20 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal5 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:49:30     46] #Total number of vias = 16
[06/14 15:49:30     46] #Up-Via Summary (total 16):
[06/14 15:49:30     46] #           
[06/14 15:49:30     46] #-----------------------
[06/14 15:49:30     46] #  Metal 1            5
[06/14 15:49:30     46] #  Metal 2            5
[06/14 15:49:30     46] #  Metal 3            6
[06/14 15:49:30     46] #-----------------------
[06/14 15:49:30     46] #                    16 
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Total number of involved priority nets 1
[06/14 15:49:30     46] #Maximum src to sink distance for priority net 28.5
[06/14 15:49:30     46] #Average of max src_to_sink distance for priority net 28.5
[06/14 15:49:30     46] #Average of ave src_to_sink distance for priority net 20.5
[06/14 15:49:30     46] #Max overcon = 0 track.
[06/14 15:49:30     46] #Total overcon = 0.00%.
[06/14 15:49:30     46] #Worst layer Gcell overcon rate = 0.00%.
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.49 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Connectivity extraction summary:
[06/14 15:49:30     46] #Total number of nets = 0.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.65 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #Start Track Assignment.
[06/14 15:49:30     46] #Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[06/14 15:49:30     46] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/14 15:49:30     46] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Track assignment summary:
[06/14 15:49:30     46] #layer  (wire length)   (overlap)        (long ovlp) 
[06/14 15:49:30     46] #----------------------------------------------------
[06/14 15:49:30     46] #M1 	      0.00 	  0.00%  	  0.00%
[06/14 15:49:30     46] #M2 	      0.00 	  0.00%  	  0.00%
[06/14 15:49:30     46] #M3 	      6.11 	  0.00%  	  0.00%
[06/14 15:49:30     46] #M4 	     20.54 	  0.00%  	  0.00%
[06/14 15:49:30     46] #M5 	      0.00 	  0.00%  	  0.00%
[06/14 15:49:30     46] #----------------------------------------------------
[06/14 15:49:30     46] #All 	     26.65  	  0.00% 	  0.00%
[06/14 15:49:30     46] #Complete Track Assignment.
[06/14 15:49:30     46] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:49:30     46] #Total wire length = 27 um.
[06/14 15:49:30     46] #Total half perimeter of net bounding box = 29 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal1 = 1 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal2 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal3 = 6 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal4 = 20 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal5 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:49:30     46] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:49:30     46] #Total number of vias = 16
[06/14 15:49:30     46] #Up-Via Summary (total 16):
[06/14 15:49:30     46] #           
[06/14 15:49:30     46] #-----------------------
[06/14 15:49:30     46] #  Metal 1            5
[06/14 15:49:30     46] #  Metal 2            5
[06/14 15:49:30     46] #  Metal 3            6
[06/14 15:49:30     46] #-----------------------
[06/14 15:49:30     46] #                    16 
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.06 (MB), peak = 1362.82 (MB)
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Cpu time = 00:00:02
[06/14 15:49:30     46] #Elapsed time = 00:00:01
[06/14 15:49:30     46] #Increased memory = 15.71 (MB)
[06/14 15:49:30     46] #Total memory = 1102.07 (MB)
[06/14 15:49:30     46] #Peak memory = 1362.82 (MB)
[06/14 15:49:30     46] #Using multithreading with 8 threads.
[06/14 15:49:30     46] #
[06/14 15:49:30     46] #Connectivity extraction summary:
[06/14 15:49:30     46] #Total number of nets = 0.
[06/14 15:49:30     46] #
[06/14 15:49:31     46] #
[06/14 15:49:31     46] #Start Detail Routing..
[06/14 15:49:31     46] #start initial detail routing ...
[06/14 15:49:31     46] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[06/14 15:49:31     46] #    number of violations = 0
[06/14 15:49:31     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.67 (MB), peak = 1362.82 (MB)
[06/14 15:49:31     46] #start 1st optimization iteration ...
[06/14 15:49:31     46] #    number of violations = 0
[06/14 15:49:31     46] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.01 (MB), peak = 1362.82 (MB)
[06/14 15:49:31     46] #Complete Detail Routing.
[06/14 15:49:31     46] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:49:31     46] #Total wire length = 33 um.
[06/14 15:49:31     46] #Total half perimeter of net bounding box = 29 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal1 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal2 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal3 = 11 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal4 = 22 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal5 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:49:31     46] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:49:31     46] #Total number of vias = 18
[06/14 15:49:31     46] #Up-Via Summary (total 18):
[06/14 15:49:31     46] #           
[06/14 15:49:31     46] #-----------------------
[06/14 15:49:31     46] #  Metal 1            5
[06/14 15:49:31     46] #  Metal 2            5
[06/14 15:49:31     46] #  Metal 3            8
[06/14 15:49:31     46] #-----------------------
[06/14 15:49:31     46] #                    18 
[06/14 15:49:31     46] #
[06/14 15:49:31     46] #Total number of DRC violations = 0
[06/14 15:49:31     46] #Cpu time = 00:00:00
[06/14 15:49:31     46] #Elapsed time = 00:00:00
[06/14 15:49:31     46] #Increased memory = 2.51 (MB)
[06/14 15:49:31     46] #Total memory = 1104.59 (MB)
[06/14 15:49:31     46] #Peak memory = 1362.82 (MB)
[06/14 15:49:31     46] #detailRoute Statistics:
[06/14 15:49:31     46] #Cpu time = 00:00:00
[06/14 15:49:31     46] #Elapsed time = 00:00:00
[06/14 15:49:31     46] #Increased memory = 2.54 (MB)
[06/14 15:49:31     46] #Total memory = 1104.61 (MB)
[06/14 15:49:31     46] #Peak memory = 1362.82 (MB)
[06/14 15:49:31     46] #
[06/14 15:49:31     46] #globalDetailRoute statistics:
[06/14 15:49:31     46] #Cpu time = 00:00:03
[06/14 15:49:31     46] #Elapsed time = 00:00:01
[06/14 15:49:31     46] #Increased memory = 43.98 (MB)
[06/14 15:49:31     46] #Total memory = 1100.23 (MB)
[06/14 15:49:31     46] #Peak memory = 1362.82 (MB)
[06/14 15:49:31     46] #Number of warnings = 2
[06/14 15:49:31     46] #Total number of warnings = 2
[06/14 15:49:31     46] #Number of fails = 0
[06/14 15:49:31     46] #Total number of fails = 0
[06/14 15:49:31     46] #Complete globalDetailRoute on Wed Jun 14 15:49:31 2023
[06/14 15:49:31     46] #
[06/14 15:49:31     46]       Clock detailed routing done.
[06/14 15:49:31     46] Checking guided vs. routed lengths for 1 nets...
[06/14 15:49:31     46] 
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Guided max path lengths
[06/14 15:49:31     46]       =======================
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       ---------------------------------------
[06/14 15:49:31     46]       From (um)    To (um)    Number of paths
[06/14 15:49:31     46]       ---------------------------------------
[06/14 15:49:31     46]        30.000      35.000            1
[06/14 15:49:31     46]       ---------------------------------------
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Deviation of routing from guided max path lengths
[06/14 15:49:31     46]       =================================================
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       -------------------------------------
[06/14 15:49:31     46]       From (%)    To (%)    Number of paths
[06/14 15:49:31     46]       -------------------------------------
[06/14 15:49:31     46]       below       0.000            1
[06/14 15:49:31     46]        0.000      1.000            0
[06/14 15:49:31     46]       -------------------------------------
[06/14 15:49:31     46]       
[06/14 15:49:31     46] Set FIXED routing status on 1 net(s)
[06/14 15:49:31     46] Net route status summary:
[06/14 15:49:31     46]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:49:31     46]   Non-clock:   170 (unrouted=170, trialRouted=0, noStatus=0, routed=0, fixed=0)
[06/14 15:49:31     46] (Not counting 2 nets with <2 term connections)
[06/14 15:49:31     46] 
[06/14 15:49:31     46] CCOPT: Done with clock implementation routing.
[06/14 15:49:31     46] 
[06/14 15:49:31     46] 
[06/14 15:49:31     46] CCOpt: Starting congestion repair using flow wrapper.
[06/14 15:49:31     46] Trial Route Overflow 0(H) 0(V)
[06/14 15:49:31     46] Starting congestion repair ...
[06/14 15:49:31     46] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[06/14 15:49:31     46] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:49:31     46] (I)       Reading DB...
[06/14 15:49:31     46] (I)       congestionReportName   : 
[06/14 15:49:31     46] (I)       buildTerm2TermWires    : 1
[06/14 15:49:31     46] (I)       doTrackAssignment      : 1
[06/14 15:49:31     46] (I)       dumpBookshelfFiles     : 0
[06/14 15:49:31     46] (I)       numThreads             : 0
[06/14 15:49:31     46] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:49:31     46] (I)       honorPin               : false
[06/14 15:49:31     46] (I)       honorPinGuide          : true
[06/14 15:49:31     46] (I)       honorPartition         : false
[06/14 15:49:31     46] (I)       allowPartitionCrossover: false
[06/14 15:49:31     46] (I)       honorSingleEntry       : true
[06/14 15:49:31     46] (I)       honorSingleEntryStrong : true
[06/14 15:49:31     46] (I)       handleViaSpacingRule   : false
[06/14 15:49:31     46] (I)       PDConstraint           : none
[06/14 15:49:31     46] (I)       expBetterNDRHandling   : false
[06/14 15:49:31     46] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:49:31     46] (I)       routingEffortLevel     : 3
[06/14 15:49:31     46] [NR-eGR] minRouteLayer          : 2
[06/14 15:49:31     46] [NR-eGR] maxRouteLayer          : 5
[06/14 15:49:31     46] (I)       numRowsPerGCell        : 1
[06/14 15:49:31     46] (I)       speedUpLargeDesign     : 0
[06/14 15:49:31     46] (I)       speedUpBlkViolationClean: 1
[06/14 15:49:31     46] (I)       multiThreadingTA       : 1
[06/14 15:49:31     46] (I)       blockedPinEscape       : 1
[06/14 15:49:31     46] (I)       blkAwareLayerSwitching : 1
[06/14 15:49:31     46] (I)       betterClockWireModeling: 1
[06/14 15:49:31     46] (I)       congestionCleanMode    : 0
[06/14 15:49:31     46] (I)       optimizationMode       : false
[06/14 15:49:31     46] (I)       punchThroughDistance   : 500.00
[06/14 15:49:31     46] (I)       scenicBound            : 1.15
[06/14 15:49:31     46] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:49:31     46] (I)       source-to-sink ratio   : 0.00
[06/14 15:49:31     46] (I)       targetCongestionRatioH : 1.00
[06/14 15:49:31     46] (I)       targetCongestionRatioV : 1.00
[06/14 15:49:31     46] (I)       layerCongestionRatio   : 0.70
[06/14 15:49:31     46] (I)       m1CongestionRatio      : 0.10
[06/14 15:49:31     46] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:49:31     46] (I)       localRouteEffort       : 1.00
[06/14 15:49:31     46] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:49:31     46] (I)       supplyScaleFactorH     : 1.00
[06/14 15:49:31     46] (I)       supplyScaleFactorV     : 1.00
[06/14 15:49:31     46] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:49:31     46] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:49:31     46] (I)       blockTrack             : 
[06/14 15:49:31     46] (I)       routeVias              : 
[06/14 15:49:31     46] (I)       readTROption           : true
[06/14 15:49:31     46] (I)       extraSpacingFactor     : 1.00
[06/14 15:49:31     46] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:49:31     46] (I)       routeSelectedNetsOnly  : false
[06/14 15:49:31     46] (I)       before initializing RouteDB syMemory usage = 1659.0 MB
[06/14 15:49:31     46] (I)       starting read tracks
[06/14 15:49:31     46] (I)       build grid graph
[06/14 15:49:31     46] (I)       build grid graph start
[06/14 15:49:31     46] [NR-eGR] Layer1 has no routable track
[06/14 15:49:31     46] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:49:31     46] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:49:31     46] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:49:31     46] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:49:31     46] (I)       build grid graph end
[06/14 15:49:31     46] (I)       numViaLayers=4
[06/14 15:49:31     46] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:49:31     46] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:49:31     46] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:49:31     46] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:49:31     46] (I)       end build via table
[06/14 15:49:31     46] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:49:31     46] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 21
[06/14 15:49:31     46] (I)       readDataFromPlaceDB
[06/14 15:49:31     46] (I)       Read net information..
[06/14 15:49:31     46] [NR-eGR] Read numTotalNets=171  numIgnoredNets=1
[06/14 15:49:31     46] (I)       Read testcase time = 0.000 seconds
[06/14 15:49:31     46] 
[06/14 15:49:31     46] (I)       totalPins=588  totalGlobalPin=556 (94.56%)
[06/14 15:49:31     46] (I)       Model blockage into capacity
[06/14 15:49:31     46] (I)       Read numBlocks=672  numPreroutedWires=21  numCapScreens=0
[06/14 15:49:31     46] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:49:31     46] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:49:31     46] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:49:31     46] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:49:31     46] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:49:31     46] (I)       Modeling time = 0.000 seconds
[06/14 15:49:31     46] 
[06/14 15:49:31     46] (I)       Number of ignored nets = 1
[06/14 15:49:31     46] (I)       Number of fixed nets = 1.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:49:31     46] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:49:31     46] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:49:31     46] (I)       Before initializing earlyGlobalRoute syMemory usage = 1659.0 MB
[06/14 15:49:31     46] (I)       Layer1  viaCost=200.00
[06/14 15:49:31     46] (I)       Layer2  viaCost=200.00
[06/14 15:49:31     46] (I)       Layer3  viaCost=200.00
[06/14 15:49:31     46] (I)       Layer4  viaCost=200.00
[06/14 15:49:31     46] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:49:31     46] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:49:31     46] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:49:31     46] (I)       Site Width          :   400  (dbu)
[06/14 15:49:31     46] (I)       Row Height          :  3420  (dbu)
[06/14 15:49:31     46] (I)       GCell Width         :  3420  (dbu)
[06/14 15:49:31     46] (I)       GCell Height        :  3420  (dbu)
[06/14 15:49:31     46] (I)       grid                :    15    15     5
[06/14 15:49:31     46] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:49:31     46] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:49:31     46] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:49:31     46] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:49:31     46] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:49:31     46] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:49:31     46] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:49:31     46] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:49:31     46] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:49:31     46] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:49:31     46] (I)       --------------------------------------------------------
[06/14 15:49:31     46] 
[06/14 15:49:31     46] [NR-eGR] ============ Routing rule table ============
[06/14 15:49:31     46] [NR-eGR] Rule id 0. Nets 170 
[06/14 15:49:31     46] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:49:31     46] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:49:31     46] [NR-eGR] Rule id 1. Nets 0 
[06/14 15:49:31     46] [NR-eGR] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/14 15:49:31     46] [NR-eGR] Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600
[06/14 15:49:31     46] [NR-eGR] ========================================
[06/14 15:49:31     46] [NR-eGR] 
[06/14 15:49:31     46] (I)       After initializing earlyGlobalRoute syMemory usage = 1659.0 MB
[06/14 15:49:31     46] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:49:31     46] (I)       free getNanoCongMap()->getMpool()
[06/14 15:49:31     46] (I)       ============= Initialization =============
[06/14 15:49:31     46] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:49:31     46] [NR-eGR] Layer group 1: route 170 net(s) in layer range [2, 5]
[06/14 15:49:31     46] (I)       ============  Phase 1a Route ============
[06/14 15:49:31     46] (I)       Phase 1a runs 0.00 seconds
[06/14 15:49:31     46] (I)       Usage: 810 = (387 H, 423 V) = (10.20% H, 12.27% V) = (6.618e+02um H, 7.233e+02um V)
[06/14 15:49:31     46] (I)       
[06/14 15:49:31     46] (I)       ============  Phase 1b Route ============
[06/14 15:49:31     46] (I)       Usage: 810 = (387 H, 423 V) = (10.20% H, 12.27% V) = (6.618e+02um H, 7.233e+02um V)
[06/14 15:49:31     46] (I)       
[06/14 15:49:31     46] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+03um
[06/14 15:49:31     46] (I)       ============  Phase 1c Route ============
[06/14 15:49:31     46] (I)       Usage: 810 = (387 H, 423 V) = (10.20% H, 12.27% V) = (6.618e+02um H, 7.233e+02um V)
[06/14 15:49:31     46] (I)       
[06/14 15:49:31     46] (I)       ============  Phase 1d Route ============
[06/14 15:49:31     46] (I)       Usage: 810 = (387 H, 423 V) = (10.20% H, 12.27% V) = (6.618e+02um H, 7.233e+02um V)
[06/14 15:49:31     46] (I)       
[06/14 15:49:31     46] (I)       ============  Phase 1e Route ============
[06/14 15:49:31     46] (I)       Phase 1e runs 0.00 seconds
[06/14 15:49:31     46] (I)       Usage: 810 = (387 H, 423 V) = (10.20% H, 12.27% V) = (6.618e+02um H, 7.233e+02um V)
[06/14 15:49:31     46] (I)       
[06/14 15:49:31     46] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+03um
[06/14 15:49:31     46] [NR-eGR] 
[06/14 15:49:31     46] (I)       ============  Phase 1l Route ============
[06/14 15:49:31     46] (I)       Phase 1l runs 0.00 seconds
[06/14 15:49:31     46] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:49:31     46] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:49:31     46] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:49:31     46] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:49:31     46] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:49:31     46] 
[06/14 15:49:31     46] ** np local hotspot detection info verbose **
[06/14 15:49:31     46] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:49:31     46] 
[06/14 15:49:31     46] describeCongestion: hCong = 0.00 vCong = 0.00
[06/14 15:49:31     46] Skipped repairing congestion.
[06/14 15:49:31     46] (I)       ============= track Assignment ============
[06/14 15:49:31     46] (I)       extract Global 3D Wires
[06/14 15:49:31     46] (I)       Extract Global WL : time=0.00
[06/14 15:49:31     46] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:49:31     46] (I)       Initialization real time=0.00 seconds
[06/14 15:49:31     46] (I)       Kernel real time=0.00 seconds
[06/14 15:49:31     46] (I)       End Greedy Track Assignment
[06/14 15:49:31     46] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[06/14 15:49:31     46] [NR-eGR] Layer2(Metal2)(V) length: 6.298025e+02um, number of vias: 847
[06/14 15:49:31     46] [NR-eGR] Layer3(Metal3)(H) length: 7.488100e+02um, number of vias: 105
[06/14 15:49:31     46] [NR-eGR] Layer4(Metal4)(V) length: 2.325150e+02um, number of vias: 9
[06/14 15:49:31     46] [NR-eGR] Layer5(Metal5)(H) length: 2.360000e+01um, number of vias: 0
[06/14 15:49:31     46] [NR-eGR] Total length: 1.634728e+03um, number of vias: 1534
[06/14 15:49:31     46] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/14 15:49:31     46] 
[06/14 15:49:31     46] CCOpt: Done with congestion repair using flow wrapper.
[06/14 15:49:31     46] 
[06/14 15:49:31     46] Net route status summary:
[06/14 15:49:31     46]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:49:31     46]   Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
[06/14 15:49:31     46] (Not counting 2 nets with <2 term connections)
[06/14 15:49:31     46] #spOpts: N=45 
[06/14 15:49:31     46] Core basic site is CoreSite
[06/14 15:49:31     46] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:31     46]     Clock implementation routing done.
[06/14 15:49:31     46]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/14 15:49:31     46] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:31     46] PreRoute RC Extraction called for design TOP.
[06/14 15:49:31     46] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:31     46] RCMode: PreRoute
[06/14 15:49:31     46]       RC Corner Indexes            0       1   
[06/14 15:49:31     46] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:31     46] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Shrink Factor                : 1.00000
[06/14 15:49:31     46] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:31     46] Using Quantus QRC technology file ...
[06/14 15:49:31     46] Updating RC grid for preRoute extraction ...
[06/14 15:49:31     46] Initializing multi-corner resistance tables ...
[06/14 15:49:31     46] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1659.000M)
[06/14 15:49:31     46]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/14 15:49:31     46]     Rebuilding timing graph...
[06/14 15:49:31     46]     Rebuilding timing graph done.
[06/14 15:49:31     46] There was no routing performed, so no routing correlation information will be displayed.
[06/14 15:49:31     46]     
[06/14 15:49:31     46]     Routing Correlation Report
[06/14 15:49:31     46]     ==========================
[06/14 15:49:31     46]     
[06/14 15:49:31     46]     No data available
[06/14 15:49:31     46]     
[06/14 15:49:31     46]     
[06/14 15:49:31     46]     Clock DAG stats after routing clock trees:
[06/14 15:49:31     46]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]     Clock DAG net violations after routing clock trees: none
[06/14 15:49:31     46]     Clock DAG transition distribution after routing clock trees:
[06/14 15:49:31     46]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]     Skew group summary after routing clock trees:
[06/14 15:49:31     46]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:31     46]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     46]     Legalizer reserving space for clock trees...
[06/14 15:49:31     46]     Legalizer reserving space for clock trees done.
[06/14 15:49:31     46]     PostConditioning...
[06/14 15:49:31     46]       Update timing...
[06/14 15:49:31     46]         Updating timing graph...
[06/14 15:49:31     46]           
[06/14 15:49:31     46] #################################################################################
[06/14 15:49:31     46] # Design Stage: PreRoute
[06/14 15:49:31     46] # Design Name: TOP
[06/14 15:49:31     46] # Design Mode: 45nm
[06/14 15:49:31     46] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:31     46] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:31     46] # Signoff Settings: SI Off 
[06/14 15:49:31     46] #################################################################################
[06/14 15:49:31     46] Calculate delays in BcWc mode...
[06/14 15:49:31     46] Topological Sorting (CPU = 0:00:00.0, MEM = 1723.8M, InitMEM = 1723.8M)
[06/14 15:49:31     46] Total number of fetched objects 171
[06/14 15:49:31     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:31     46] End delay calculation. (MEM=2167.77 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:31     46] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2167.8M) ***
[06/14 15:49:31     46]         Updating timing graph done.
[06/14 15:49:31     46]         Updating latch analysis...
[06/14 15:49:31     46]         Updating latch analysis done.
[06/14 15:49:31     46]       Update timing done.
[06/14 15:49:31     46]       Invalidating timing
[06/14 15:49:31     46]       PostConditioning active optimizations:
[06/14 15:49:31     46]        - DRV fixing with cell sizing and buffering
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Currently running CTS, using active skew data
[06/14 15:49:31     46]       Rebuilding timing graph...
[06/14 15:49:31     46]       Rebuilding timing graph done.
[06/14 15:49:31     46]       Clock DAG stats PostConditioning before bufferablility reset:
[06/14 15:49:31     46]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]         sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]         wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]       Clock DAG net violations PostConditioning before bufferablility reset: none
[06/14 15:49:31     46]       Clock DAG transition distribution PostConditioning before bufferablility reset:
[06/14 15:49:31     46]         Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/14 15:49:31     46]       Clock DAG stats PostConditioning initial state:
[06/14 15:49:31     46]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]         sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]         wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]       Clock DAG net violations PostConditioning initial state: none
[06/14 15:49:31     46]       Clock DAG transition distribution PostConditioning initial state:
[06/14 15:49:31     46]         Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]       Recomputing CTS skew targets...
[06/14 15:49:31     46]         Resolving skew group constraints...
[06/14 15:49:31     46]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/14 15:49:31     46]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
[06/14 15:49:31     46]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
[06/14 15:49:31     46]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
[06/14 15:49:31     46]         Resolving skew group constraints done.
[06/14 15:49:31     46]       Recomputing CTS skew targets done.
[06/14 15:49:31     46]       Fixing DRVs...
[06/14 15:49:31     46]         Fixing clock tree DRVs: 
[06/14 15:49:31     46]         Fixing clock tree DRVs: .
[06/14 15:49:31     46]         Fixing clock tree DRVs: ..
[06/14 15:49:31     46]         Fixing clock tree DRVs: ...
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% 
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% .
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ..
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ...
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% 
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% .
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ..
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ...
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:31     46]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:31     46]         CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[06/14 15:49:31     46]         
[06/14 15:49:31     46]         PRO Statistics: Fix DRVs (cell sizing):
[06/14 15:49:31     46]         =======================================
[06/14 15:49:31     46]         
[06/14 15:49:31     46]         Cell changes by Net Type:
[06/14 15:49:31     46]         
[06/14 15:49:31     46]         ------------------------------
[06/14 15:49:31     46]         Net Type    Attempted    Sized
[06/14 15:49:31     46]         ------------------------------
[06/14 15:49:31     46]         top             0          0
[06/14 15:49:31     46]         trunk           0          0
[06/14 15:49:31     46]         leaf            0          0
[06/14 15:49:31     46]         ------------------------------
[06/14 15:49:31     46]         Total       -              0
[06/14 15:49:31     46]         ------------------------------
[06/14 15:49:31     46]         
[06/14 15:49:31     46]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/14 15:49:31     46]         Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[06/14 15:49:31     46]         
[06/14 15:49:31     46]         Clock DAG stats PostConditioning after DRV fixing:
[06/14 15:49:31     46]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]           sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]           wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]         Clock DAG net violations PostConditioning after DRV fixing: none
[06/14 15:49:31     46]         Clock DAG transition distribution PostConditioning after DRV fixing:
[06/14 15:49:31     46]           Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]         Skew group summary PostConditioning after DRV fixing:
[06/14 15:49:31     46]           skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:31     46]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     46]       Fixing DRVs done.
[06/14 15:49:31     46]       Buffering to fix DRVs...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: 
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: .
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ..
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% 
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% .
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ..
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:49:31     46]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:49:31     46]         CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
[06/14 15:49:31     46]         Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/14 15:49:31     46]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]           sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]           wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]         Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[06/14 15:49:31     46]         Clock DAG transition distribution PostConditioning after re-buffering DRV fixing:
[06/14 15:49:31     46]           Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]         Skew group summary PostConditioning after re-buffering DRV fixing:
[06/14 15:49:31     46]           skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:31     46]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     46]       Buffering to fix DRVs done.
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Slew Diagnostics: After DRV fixing
[06/14 15:49:31     46]       ==================================
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Global Causes:
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       -----
[06/14 15:49:31     46]       Cause
[06/14 15:49:31     46]       -----
[06/14 15:49:31     46]         (empty table)
[06/14 15:49:31     46]       -----
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Top 5 overslews:
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       ---------------------------------
[06/14 15:49:31     46]       Overslew    Causes    Driving Pin
[06/14 15:49:31     46]       ---------------------------------
[06/14 15:49:31     46]         (empty table)
[06/14 15:49:31     46]       ---------------------------------
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Slew Diagnostics Counts:
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       -------------------
[06/14 15:49:31     46]       Cause    Occurences
[06/14 15:49:31     46]       -------------------
[06/14 15:49:31     46]         (empty table)
[06/14 15:49:31     46]       -------------------
[06/14 15:49:31     46]       
[06/14 15:49:31     46]       Reconnecting optimized routes...
[06/14 15:49:31     46]       Reconnecting optimized routes done.
[06/14 15:49:31     46] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[06/14 15:49:31     46]       Set dirty flag on 0 insts, 0 nets
[06/14 15:49:31     46]       Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/14 15:49:31     46] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:31     46] PreRoute RC Extraction called for design TOP.
[06/14 15:49:31     46] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:31     46] RCMode: PreRoute
[06/14 15:49:31     46]       RC Corner Indexes            0       1   
[06/14 15:49:31     46] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:31     46] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:31     46] Shrink Factor                : 1.00000
[06/14 15:49:31     46] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:31     46] Using Quantus QRC technology file ...
[06/14 15:49:31     46] Updating RC grid for preRoute extraction ...
[06/14 15:49:31     46] Initializing multi-corner resistance tables ...
[06/14 15:49:31     46] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1643.121M)
[06/14 15:49:31     46]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/14 15:49:31     46]       Rebuilding timing graph...
[06/14 15:49:31     46]       Rebuilding timing graph done.
[06/14 15:49:31     46]       Clock DAG stats PostConditioning final:
[06/14 15:49:31     46]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]         sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]         wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]       Clock DAG net violations PostConditioning final: none
[06/14 15:49:31     46]       Clock DAG transition distribution PostConditioning final:
[06/14 15:49:31     46]         Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]     PostConditioning done.
[06/14 15:49:31     46] Net route status summary:
[06/14 15:49:31     46]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:49:31     46]   Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
[06/14 15:49:31     46] (Not counting 2 nets with <2 term connections)
[06/14 15:49:31     46]     Clock DAG stats after post-conditioning:
[06/14 15:49:31     46]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     46]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     46]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     46]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     46]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     46]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     46]     Clock DAG net violations after post-conditioning: none
[06/14 15:49:31     46]     Clock DAG transition distribution after post-conditioning:
[06/14 15:49:31     46]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     46]     Skew group summary after post-conditioning:
[06/14 15:49:31     46]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:31     46]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     46]   Updating netlist done.
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG stats at end of CTS:
[06/14 15:49:31     46]   ==============================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   -----------------------------------------------------------
[06/14 15:49:31     46]   Cell type                     Count    Area     Capacitance
[06/14 15:49:31     46]   -----------------------------------------------------------
[06/14 15:49:31     46]   Buffers                         0      0.000       0.000
[06/14 15:49:31     46]   Inverters                       0      0.000       0.000
[06/14 15:49:31     46]   Integrated Clock Gates          0      0.000       0.000
[06/14 15:49:31     46]   Non-Integrated Clock Gates      0      0.000       0.000
[06/14 15:49:31     46]   Clock Logic                     0      0.000       0.000
[06/14 15:49:31     46]   All                             0      0.000       0.000
[06/14 15:49:31     46]   -----------------------------------------------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG wire lengths at end of CTS:
[06/14 15:49:31     46]   =====================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   --------------------
[06/14 15:49:31     46]   Type     Wire Length
[06/14 15:49:31     46]   --------------------
[06/14 15:49:31     46]   Top         0.000
[06/14 15:49:31     46]   Trunk       0.000
[06/14 15:49:31     46]   Leaf       32.910
[06/14 15:49:31     46]   Total      32.910
[06/14 15:49:31     46]   --------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG capacitances at end of CTS:
[06/14 15:49:31     46]   =====================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   --------------------------------
[06/14 15:49:31     46]   Type     Gate     Wire     Total
[06/14 15:49:31     46]   --------------------------------
[06/14 15:49:31     46]   Top      0.000    0.000    0.000
[06/14 15:49:31     46]   Trunk    0.000    0.000    0.000
[06/14 15:49:31     46]   Leaf     0.001    0.002    0.003
[06/14 15:49:31     46]   Total    0.001    0.002    0.003
[06/14 15:49:31     46]   --------------------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG sink capacitances at end of CTS:
[06/14 15:49:31     46]   ==========================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   --------------------------------------------------------
[06/14 15:49:31     46]   Count    Total    Average    Std. Dev.    Min      Max
[06/14 15:49:31     46]   --------------------------------------------------------
[06/14 15:49:31     46]     5      0.001     0.000       0.000      0.000    0.000
[06/14 15:49:31     46]   --------------------------------------------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG net violations at end of CTS:
[06/14 15:49:31     46]   =======================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   None
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock DAG transition distribution at end of CTS:
[06/14 15:49:31     46]   ================================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution     Violations
[06/14 15:49:31     46]                                                                            Under Target     
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   Leaf        0.086       1       0.004       0.000      0.004    0.004    {1 < 0.017ns}        -
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Skew group summary at end of CTS:
[06/14 15:49:31     46]   =================================
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   Half-corner                       Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   WC_rcworst125.setup:setup.late    func_clk/func    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     100% {0.000, 0.000, 0.000}
[06/14 15:49:31     46]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     46]   
[06/14 15:49:31     46]   Found a total of 0 clock tree pins with a slew violation.
[06/14 15:49:31     46]   
[06/14 15:49:31     46] Synthesizing clock trees done.
[06/14 15:49:31     46] Connecting clock gate test enables...
[06/14 15:49:31     46] Connecting clock gate test enables done.
[06/14 15:49:31     46] Innovus updating I/O latencies
[06/14 15:49:31     47] #################################################################################
[06/14 15:49:31     47] # Design Stage: PreRoute
[06/14 15:49:31     47] # Design Name: TOP
[06/14 15:49:31     47] # Design Mode: 45nm
[06/14 15:49:31     47] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:31     47] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:31     47] # Signoff Settings: SI Off 
[06/14 15:49:31     47] #################################################################################
[06/14 15:49:31     47] Topological Sorting (CPU = 0:00:00.0, MEM = 1700.8M, InitMEM = 1700.8M)
[06/14 15:49:31     47] Total number of fetched objects 171
[06/14 15:49:31     47] Total number of fetched objects 171
[06/14 15:49:31     47] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:31     47] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:31     47] End delay calculation. (MEM=2177.83 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:31     47] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2177.8M) ***
[06/14 15:49:31     47] Setting all clocks to propagated mode.
[06/14 15:49:31     47] Resetting all latency settings from fanout cone of clock 'func_clk'
[06/14 15:49:31     47] Resetting all latency settings from fanout cone of clock 'func_clk'
[06/14 15:49:31     47] Clock DAG stats after update timingGraph:
[06/14 15:49:31     47]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:49:31     47]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:49:31     47]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:49:31     47]   sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:49:31     47]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:49:31     47]   wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:49:31     47] Clock DAG net violations after update timingGraph: none
[06/14 15:49:31     47] Clock DAG transition distribution after update timingGraph:
[06/14 15:49:31     47]   Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:49:31     47] Skew group summary after update timingGraph:
[06/14 15:49:31     47]   skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:49:31     47] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:49:31     47] Logging CTS constraint violations...
[06/14 15:49:31     47]   No violations found.
[06/14 15:49:31     47] Logging CTS constraint violations done.
[06/14 15:49:31     47] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 15:49:31     47] Synthesizing clock trees with CCOpt done.
[06/14 15:49:31     47] Set place::cacheFPlanSiteMark to 0
[06/14 15:49:31     47] 
[06/14 15:49:31     47] *** Summary of all messages that are not suppressed in this session:
[06/14 15:49:31     47] Severity  ID               Count  Summary                                  
[06/14 15:49:31     47] WARNING   IMPCCOPT-2311        1  There is a mis-match between drive-stren...
[06/14 15:49:31     47] ERROR     IMPCCOPT-3092        1  Couldn't load external LP solver library...
[06/14 15:49:31     47] *** Message Summary: 1 warning(s), 1 error(s)
[06/14 15:49:31     47] 
[06/14 15:49:31     47] **ccopt_design ... cpu = 0:00:05, real = 0:00:02, mem = 1634.5M, totSessionCpu=0:00:47 **
[06/14 15:49:31     47] <CMD> optDesign -postCTS
[06/14 15:49:31     47] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 15:49:31     47] #spOpts: N=45 
[06/14 15:49:31     47] Core basic site is CoreSite
[06/14 15:49:31     47] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:31     47] #spOpts: N=45 mergeVia=F 
[06/14 15:49:31     47] GigaOpt running with 8 threads.
[06/14 15:49:31     47] Info: 8 threads available for lower-level modules during optimization.
[06/14 15:49:31     47] #spOpts: N=45 mergeVia=F 
[06/14 15:49:31     47] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/14 15:49:31     47] 	Cell BUFX2, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell FSWNX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell FSWX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell HSWDNX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell HSWDX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell HSWNX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell HSWX1, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell ISOHLDX1_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell ISOHX1_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell ISOLX1_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell ISONLX1_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSHLX1_FROM, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSLHX1_FROM, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSLHX1_TO, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:31     47] 	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
[06/14 15:49:31     47] 	...
[06/14 15:49:31     47] 	Reporting only the 20 first cells found...
[06/14 15:49:31     47] .
[06/14 15:49:31     47] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:49:32     47] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:49:32     47] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1674.5M, totSessionCpu=0:00:48 **
[06/14 15:49:32     47] *** optDesign -postCTS ***
[06/14 15:49:32     47] DRC Margin: user margin 0.0; extra margin 0.2
[06/14 15:49:32     47] Hold Target Slack: user slack 0
[06/14 15:49:32     47] Setup Target Slack: user slack 0; extra slack 0.1
[06/14 15:49:32     47] setUsefulSkewMode -ecoRoute false
[06/14 15:49:32     47] Multi-VT timing optimization disabled based on library information.
[06/14 15:49:32     47] Summary for sequential cells idenfication: 
[06/14 15:49:32     47] Identified SBFF number: 104
[06/14 15:49:32     47] Identified MBFF number: 0
[06/14 15:49:32     47] Not identified SBFF number: 16
[06/14 15:49:32     47] Not identified MBFF number: 0
[06/14 15:49:32     47] Number of sequential cells which are not FFs: 32
[06/14 15:49:32     47] 
[06/14 15:49:32     47] Start to check current routing status for nets...
[06/14 15:49:32     47] All nets are already routed correctly.
[06/14 15:49:32     47] End to check current routing status for nets (mem=1674.5M)
[06/14 15:49:32     47] ### Creating LA Mngr. totSessionCpu=0:00:48.0 mem=1741.3M
[06/14 15:49:33     48] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.6 mem=1741.3M
[06/14 15:49:33     48] Compute RC Scale Done ...
[06/14 15:49:33     48] #################################################################################
[06/14 15:49:33     48] # Design Stage: PreRoute
[06/14 15:49:33     48] # Design Name: TOP
[06/14 15:49:33     48] # Design Mode: 45nm
[06/14 15:49:33     48] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:33     48] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:33     48] # Signoff Settings: SI Off 
[06/14 15:49:33     48] #################################################################################
[06/14 15:49:33     48] Calculate delays in BcWc mode...
[06/14 15:49:33     48] Topological Sorting (CPU = 0:00:00.0, MEM = 1811.0M, InitMEM = 1811.0M)
[06/14 15:49:33     48] Total number of fetched objects 171
[06/14 15:49:33     48] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:33     48] End delay calculation. (MEM=2157.63 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:33     48] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2157.6M) ***
[06/14 15:49:33     48] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.9 mem=2157.6M)
[06/14 15:49:33     48] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.797  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   15    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1707.0M, totSessionCpu=0:00:49 **
[06/14 15:49:33     48] ** INFO : this run is activating low effort ccoptDesign flow
[06/14 15:49:33     48] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:49:33     48] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=1707.0M
[06/14 15:49:33     48] #spOpts: N=45 mergeVia=F 
[06/14 15:49:33     48] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=1707.0M
[06/14 15:49:33     48] *** Starting optimizing excluded clock nets MEM= 1707.0M) ***
[06/14 15:49:33     48] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1707.0M) ***
[06/14 15:49:33     48] *** Starting optimizing excluded clock nets MEM= 1707.0M) ***
[06/14 15:49:33     48] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1707.0M) ***
[06/14 15:49:33     49] *** Timing Is met
[06/14 15:49:33     49] *** Check timing (0:00:00.0)
[06/14 15:49:33     49] **INFO: Flow update: Design timing is met.
[06/14 15:49:33     49] **INFO: Flow update: Design timing is met.
[06/14 15:49:33     49] Info: 1 net with fixed/cover wires excluded.
[06/14 15:49:33     49] Info: 1 clock net  excluded from IPO operation.
[06/14 15:49:33     49] ### Creating LA Mngr. totSessionCpu=0:00:49.1 mem=1729.0M
[06/14 15:49:33     49] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.1 mem=1729.0M
[06/14 15:49:33     49] Begin: Area Reclaim Optimization
[06/14 15:49:33     49] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:49:33     49] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:49:34     49] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:49:34     49] ### Creating PhyDesignMc. totSessionCpu=0:00:49.9 mem=2467.6M
[06/14 15:49:34     49] #spOpts: N=45 
[06/14 15:49:34     49] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.9 mem=2467.6M
[06/14 15:49:34     49] ### Creating LA Mngr. totSessionCpu=0:00:49.9 mem=2465.6M
[06/14 15:49:34     49] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.9 mem=2465.6M
[06/14 15:49:34     49] Reclaim Optimization WNS Slack 0.032  TNS Slack 0.000 Density 72.36
[06/14 15:49:34     49] +----------+---------+--------+--------+------------+--------+
[06/14 15:49:34     49] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 15:49:34     49] +----------+---------+--------+--------+------------+--------+
[06/14 15:49:34     49] |    72.36%|        -|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     49] |    72.36%|        0|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     49] |    72.36%|        0|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     49] |    71.45%|        1|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     50] |    70.64%|        1|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     50] |    70.64%|        0|   0.032|   0.000|   0:00:00.0| 2465.6M|
[06/14 15:49:34     50] +----------+---------+--------+--------+------------+--------+
[06/14 15:49:34     50] Reclaim Optimization End WNS Slack 0.032  TNS Slack 0.000 Density 70.64
[06/14 15:49:34     50] 
[06/14 15:49:34     50] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[06/14 15:49:34     50] --------------------------------------------------------------
[06/14 15:49:34     50] |                                   | Total     | Sequential |
[06/14 15:49:34     50] --------------------------------------------------------------
[06/14 15:49:34     50] | Num insts resized                 |       1  |       0    |
[06/14 15:49:34     50] | Num insts undone                  |       0  |       0    |
[06/14 15:49:34     50] | Num insts Downsized               |       1  |       0    |
[06/14 15:49:34     50] | Num insts Samesized               |       0  |       0    |
[06/14 15:49:34     50] | Num insts Upsized                 |       0  |       0    |
[06/14 15:49:34     50] | Num multiple commits+uncommits    |       1  |       -    |
[06/14 15:49:34     50] --------------------------------------------------------------
[06/14 15:49:34     50] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[06/14 15:49:34     50] *** Starting refinePlace (0:00:50.0 mem=2465.6M) ***
[06/14 15:49:34     50] Total net bbox length = 1.325e+03 (6.326e+02 6.925e+02) (ext = 1.622e+02)
[06/14 15:49:34     50] Starting refinePlace ...
[06/14 15:49:34     50] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:34     50] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:34     50] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2465.6MB) @(0:00:50.0 - 0:00:50.0).
[06/14 15:49:34     50] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:34     50] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2465.6MB
[06/14 15:49:34     50] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:34     50]   maximum (X+Y) =         0.00 um
[06/14 15:49:34     50]   mean    (X+Y) =         0.00 um
[06/14 15:49:34     50] Summary Report:
[06/14 15:49:34     50] Instances move: 0 (out of 155 movable)
[06/14 15:49:34     50] Instances flipped: 0
[06/14 15:49:34     50] Mean displacement: 0.00 um
[06/14 15:49:34     50] Max displacement: 0.00 um 
[06/14 15:49:34     50] Total instances moved : 0
[06/14 15:49:34     50] Total net bbox length = 1.325e+03 (6.326e+02 6.925e+02) (ext = 1.622e+02)
[06/14 15:49:34     50] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2465.6MB
[06/14 15:49:34     50] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2465.6MB) @(0:00:50.0 - 0:00:50.0).
[06/14 15:49:34     50] *** Finished refinePlace (0:00:50.0 mem=2465.6M) ***
[06/14 15:49:34     50] *** maximum move = 0.00 um ***
[06/14 15:49:34     50] *** Finished re-routing un-routed nets (2465.6M) ***
[06/14 15:49:34     50] 
[06/14 15:49:34     50] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2465.6M) ***
[06/14 15:49:34     50] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1735.59M, totSessionCpu=0:00:50).
[06/14 15:49:34     50] ### Creating LA Mngr. totSessionCpu=0:00:50.1 mem=1735.6M
[06/14 15:49:34     50] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.1 mem=1735.6M
[06/14 15:49:34     50] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:49:34     50] [PSP] Started earlyGlobalRoute kernel
[06/14 15:49:34     50] [PSP] Initial Peak syMemory usage = 1735.6 MB
[06/14 15:49:34     50] (I)       Reading DB...
[06/14 15:49:34     50] (I)       congestionReportName   : 
[06/14 15:49:34     50] (I)       buildTerm2TermWires    : 1
[06/14 15:49:34     50] (I)       doTrackAssignment      : 1
[06/14 15:49:34     50] (I)       dumpBookshelfFiles     : 0
[06/14 15:49:34     50] (I)       numThreads             : 8
[06/14 15:49:34     50] [NR-eGR] honorMsvRouteConstraint: false
[06/14 15:49:34     50] (I)       honorPin               : false
[06/14 15:49:34     50] (I)       honorPinGuide          : true
[06/14 15:49:34     50] (I)       honorPartition         : false
[06/14 15:49:34     50] (I)       allowPartitionCrossover: false
[06/14 15:49:34     50] (I)       honorSingleEntry       : true
[06/14 15:49:34     50] (I)       honorSingleEntryStrong : true
[06/14 15:49:34     50] (I)       handleViaSpacingRule   : false
[06/14 15:49:34     50] (I)       PDConstraint           : none
[06/14 15:49:34     50] (I)       expBetterNDRHandling   : false
[06/14 15:49:34     50] [NR-eGR] honorClockSpecNDR      : 0
[06/14 15:49:34     50] (I)       routingEffortLevel     : 3
[06/14 15:49:34     50] [NR-eGR] minRouteLayer          : 2
[06/14 15:49:34     50] [NR-eGR] maxRouteLayer          : 5
[06/14 15:49:34     50] (I)       numRowsPerGCell        : 1
[06/14 15:49:34     50] (I)       speedUpLargeDesign     : 0
[06/14 15:49:34     50] (I)       speedUpBlkViolationClean: 1
[06/14 15:49:34     50] (I)       multiThreadingTA       : 1
[06/14 15:49:34     50] (I)       blockedPinEscape       : 1
[06/14 15:49:34     50] (I)       blkAwareLayerSwitching : 1
[06/14 15:49:34     50] (I)       betterClockWireModeling: 1
[06/14 15:49:34     50] (I)       congestionCleanMode    : 0
[06/14 15:49:34     50] (I)       optimizationMode       : false
[06/14 15:49:34     50] (I)       punchThroughDistance   : 500.00
[06/14 15:49:34     50] (I)       scenicBound            : 1.15
[06/14 15:49:34     50] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 15:49:34     50] (I)       source-to-sink ratio   : 0.00
[06/14 15:49:34     50] (I)       targetCongestionRatioH : 1.00
[06/14 15:49:34     50] (I)       targetCongestionRatioV : 1.00
[06/14 15:49:34     50] (I)       layerCongestionRatio   : 0.70
[06/14 15:49:34     50] (I)       m1CongestionRatio      : 0.10
[06/14 15:49:34     50] (I)       m2m3CongestionRatio    : 0.70
[06/14 15:49:34     50] (I)       localRouteEffort       : 1.00
[06/14 15:49:34     50] (I)       numSitesBlockedByOneVia: 8.00
[06/14 15:49:34     50] (I)       supplyScaleFactorH     : 1.00
[06/14 15:49:34     50] (I)       supplyScaleFactorV     : 1.00
[06/14 15:49:34     50] (I)       highlight3DOverflowFactor: 0.00
[06/14 15:49:34     50] (I)       doubleCutViaModelingRatio: 0.00
[06/14 15:49:34     50] (I)       blockTrack             : 
[06/14 15:49:34     50] (I)       routeVias              : 
[06/14 15:49:34     50] (I)       readTROption           : true
[06/14 15:49:34     50] (I)       extraSpacingFactor     : 1.00
[06/14 15:49:34     50] [NR-eGR] numTracksPerClockWire  : 0
[06/14 15:49:34     50] (I)       routeSelectedNetsOnly  : false
[06/14 15:49:34     50] (I)       before initializing RouteDB syMemory usage = 1735.6 MB
[06/14 15:49:34     50] (I)       starting read tracks
[06/14 15:49:34     50] (I)       build grid graph
[06/14 15:49:34     50] (I)       build grid graph start
[06/14 15:49:34     50] [NR-eGR] Layer1 has no routable track
[06/14 15:49:34     50] [NR-eGR] Layer2 has single uniform track structure
[06/14 15:49:34     50] [NR-eGR] Layer3 has single uniform track structure
[06/14 15:49:34     50] [NR-eGR] Layer4 has single uniform track structure
[06/14 15:49:34     50] [NR-eGR] Layer5 has single uniform track structure
[06/14 15:49:34     50] (I)       build grid graph end
[06/14 15:49:34     50] (I)       numViaLayers=4
[06/14 15:49:34     50] (I)       Reading via M2_M1_VH for layer: 0 
[06/14 15:49:34     50] (I)       Reading via M3_M2_HV for layer: 1 
[06/14 15:49:34     50] (I)       Reading via M4_M3_VH for layer: 2 
[06/14 15:49:34     50] (I)       Reading via M5_M4_HV for layer: 3 
[06/14 15:49:34     50] (I)       end build via table
[06/14 15:49:34     50] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 15:49:34     50] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 21
[06/14 15:49:34     50] (I)       readDataFromPlaceDB
[06/14 15:49:34     50] (I)       Read net information..
[06/14 15:49:34     50] [NR-eGR] Read numTotalNets=171  numIgnoredNets=1
[06/14 15:49:34     50] (I)       Read testcase time = 0.000 seconds
[06/14 15:49:34     50] 
[06/14 15:49:34     50] (I)       totalPins=588  totalGlobalPin=556 (94.56%)
[06/14 15:49:34     50] (I)       Model blockage into capacity
[06/14 15:49:34     50] (I)       Read numBlocks=672  numPreroutedWires=21  numCapScreens=0
[06/14 15:49:34     50] (I)       blocked area on Layer1 : 0  (0.00%)
[06/14 15:49:34     50] (I)       blocked area on Layer2 : 156249600  (5.77%)
[06/14 15:49:34     50] (I)       blocked area on Layer3 : 219840000  (8.12%)
[06/14 15:49:34     50] (I)       blocked area on Layer4 : 156249600  (5.77%)
[06/14 15:49:34     50] (I)       blocked area on Layer5 : 219840000  (8.12%)
[06/14 15:49:34     50] (I)       Modeling time = 0.000 seconds
[06/14 15:49:34     50] 
[06/14 15:49:34     50] (I)       Number of ignored nets = 1
[06/14 15:49:34     50] (I)       Number of fixed nets = 1.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of clock nets = 1.  Ignored: No
[06/14 15:49:34     50] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 15:49:34     50] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 15:49:34     50] (I)       Before initializing earlyGlobalRoute syMemory usage = 1735.6 MB
[06/14 15:49:34     50] (I)       Layer1  viaCost=200.00
[06/14 15:49:34     50] (I)       Layer2  viaCost=200.00
[06/14 15:49:34     50] (I)       Layer3  viaCost=200.00
[06/14 15:49:34     50] (I)       Layer4  viaCost=200.00
[06/14 15:49:34     50] (I)       ---------------------Grid Graph Info--------------------
[06/14 15:49:34     50] (I)       routing area        :  (0, 0) - (52000, 52060)
[06/14 15:49:34     50] (I)       core area           :  (6000, 6080) - (46000, 45980)
[06/14 15:49:34     50] (I)       Site Width          :   400  (dbu)
[06/14 15:49:34     50] (I)       Row Height          :  3420  (dbu)
[06/14 15:49:34     50] (I)       GCell Width         :  3420  (dbu)
[06/14 15:49:34     50] (I)       GCell Height        :  3420  (dbu)
[06/14 15:49:34     50] (I)       grid                :    15    15     5
[06/14 15:49:34     50] (I)       vertical capacity   :     0  3420     0  3420     0
[06/14 15:49:34     50] (I)       horizontal capacity :     0     0  3420     0  3420
[06/14 15:49:34     50] (I)       Default wire width  :   120   160   160   160   160
[06/14 15:49:34     50] (I)       Default wire space  :   120   140   140   140   140
[06/14 15:49:34     50] (I)       Default pitch size  :   240   400   380   400   380
[06/14 15:49:34     50] (I)       First Track Coord   :     0   200   190   200   190
[06/14 15:49:34     50] (I)       Num tracks per GCell:  0.00  8.55  9.00  8.55  9.00
[06/14 15:49:34     50] (I)       Total num of tracks :     0   130   137   130   137
[06/14 15:49:34     50] (I)       Num of masks        :     1     1     1     1     1
[06/14 15:49:34     50] (I)       Num of trim masks   :     0     0     0     0     0
[06/14 15:49:34     50] (I)       --------------------------------------------------------
[06/14 15:49:34     50] 
[06/14 15:49:34     50] [NR-eGR] ============ Routing rule table ============
[06/14 15:49:34     50] [NR-eGR] Rule id 0. Nets 170 
[06/14 15:49:34     50] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 15:49:34     50] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[06/14 15:49:34     50] [NR-eGR] Rule id 1. Nets 0 
[06/14 15:49:34     50] [NR-eGR] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/14 15:49:34     50] [NR-eGR] Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600
[06/14 15:49:34     50] [NR-eGR] ========================================
[06/14 15:49:34     50] [NR-eGR] 
[06/14 15:49:34     50] (I)       After initializing earlyGlobalRoute syMemory usage = 1735.6 MB
[06/14 15:49:34     50] (I)       Loading and dumping file time : 0.00 seconds
[06/14 15:49:34     50] (I)       ============= Initialization =============
[06/14 15:49:34     50] (I)       total 2D Cap : 7242 = (3794 H, 3448 V)
[06/14 15:49:34     50] [NR-eGR] Layer group 1: route 170 net(s) in layer range [2, 5]
[06/14 15:49:34     50] (I)       ============  Phase 1a Route ============
[06/14 15:49:34     50] (I)       Phase 1a runs 0.00 seconds
[06/14 15:49:34     50] (I)       Usage: 809 = (386 H, 423 V) = (10.17% H, 12.27% V) = (6.601e+02um H, 7.233e+02um V)
[06/14 15:49:34     50] (I)       
[06/14 15:49:34     50] (I)       ============  Phase 1b Route ============
[06/14 15:49:34     50] (I)       Usage: 809 = (386 H, 423 V) = (10.17% H, 12.27% V) = (6.601e+02um H, 7.233e+02um V)
[06/14 15:49:34     50] (I)       
[06/14 15:49:34     50] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.383390e+03um
[06/14 15:49:34     50] (I)       ============  Phase 1c Route ============
[06/14 15:49:34     50] (I)       Usage: 809 = (386 H, 423 V) = (10.17% H, 12.27% V) = (6.601e+02um H, 7.233e+02um V)
[06/14 15:49:34     50] (I)       
[06/14 15:49:34     50] (I)       ============  Phase 1d Route ============
[06/14 15:49:34     50] (I)       Usage: 809 = (386 H, 423 V) = (10.17% H, 12.27% V) = (6.601e+02um H, 7.233e+02um V)
[06/14 15:49:34     50] (I)       
[06/14 15:49:34     50] (I)       ============  Phase 1e Route ============
[06/14 15:49:34     50] (I)       Phase 1e runs 0.00 seconds
[06/14 15:49:34     50] (I)       Usage: 809 = (386 H, 423 V) = (10.17% H, 12.27% V) = (6.601e+02um H, 7.233e+02um V)
[06/14 15:49:34     50] (I)       
[06/14 15:49:34     50] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.383390e+03um
[06/14 15:49:34     50] [NR-eGR] 
[06/14 15:49:34     50] (I)       ============  Phase 1l Route ============
[06/14 15:49:34     50] (I)       Phase 1l runs 0.00 seconds
[06/14 15:49:34     50] (I)       Total Global Routing Runtime: 0.00 seconds
[06/14 15:49:34     50] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 15:49:34     50] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 15:49:34     50] (I)       ============= track Assignment ============
[06/14 15:49:34     50] (I)       extract Global 3D Wires
[06/14 15:49:34     50] (I)       Extract Global WL : time=0.00
[06/14 15:49:34     50] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[06/14 15:49:34     50] (I)       Initialization real time=0.00 seconds
[06/14 15:49:34     50] (I)       Kernel real time=0.00 seconds
[06/14 15:49:34     50] (I)       End Greedy Track Assignment
[06/14 15:49:34     50] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[06/14 15:49:34     50] [NR-eGR] Layer2(Metal2)(V) length: 6.441625e+02um, number of vias: 837
[06/14 15:49:34     50] [NR-eGR] Layer3(Metal3)(H) length: 7.468100e+02um, number of vias: 101
[06/14 15:49:34     50] [NR-eGR] Layer4(Metal4)(V) length: 2.228350e+02um, number of vias: 9
[06/14 15:49:34     50] [NR-eGR] Layer5(Metal5)(H) length: 1.680000e+01um, number of vias: 0
[06/14 15:49:34     50] [NR-eGR] Total length: 1.630608e+03um, number of vias: 1520
[06/14 15:49:34     50] [NR-eGR] End Peak syMemory usage = 1672.7 MB
[06/14 15:49:34     50] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[06/14 15:49:34     50] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:34     50] PreRoute RC Extraction called for design TOP.
[06/14 15:49:34     50] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:34     50] RCMode: PreRoute
[06/14 15:49:34     50]       RC Corner Indexes            0       1   
[06/14 15:49:34     50] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:34     50] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:34     50] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:34     50] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:34     50] Shrink Factor                : 1.00000
[06/14 15:49:34     50] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:34     50] Using Quantus QRC technology file ...
[06/14 15:49:34     50] Updating RC grid for preRoute extraction ...
[06/14 15:49:34     50] Initializing multi-corner resistance tables ...
[06/14 15:49:34     50] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1672.711M)
[06/14 15:49:34     50] Compute RC Scale Done ...
[06/14 15:49:34     50] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 15:49:34     50] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/14 15:49:34     50] 
[06/14 15:49:34     50] ** np local hotspot detection info verbose **
[06/14 15:49:34     50] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/14 15:49:34     50] 
[06/14 15:49:34     50] #################################################################################
[06/14 15:49:34     50] # Design Stage: PreRoute
[06/14 15:49:34     50] # Design Name: TOP
[06/14 15:49:34     50] # Design Mode: 45nm
[06/14 15:49:34     50] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:34     50] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:34     50] # Signoff Settings: SI Off 
[06/14 15:49:34     50] #################################################################################
[06/14 15:49:34     50] Calculate delays in BcWc mode...
[06/14 15:49:34     50] Topological Sorting (CPU = 0:00:00.0, MEM = 1727.9M, InitMEM = 1727.9M)
[06/14 15:49:34     50] Total number of fetched objects 171
[06/14 15:49:34     50] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:34     50] End delay calculation. (MEM=2152.86 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:34     50] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2152.9M) ***
[06/14 15:49:34     50] Begin: GigaOpt postEco DRV Optimization
[06/14 15:49:34     50] Info: 1 net with fixed/cover wires excluded.
[06/14 15:49:34     50] Info: 1 clock net  excluded from IPO operation.
[06/14 15:49:34     50] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:49:34     50] ### Creating PhyDesignMc. totSessionCpu=0:00:50.3 mem=2152.9M
[06/14 15:49:34     50] #spOpts: N=45 
[06/14 15:49:34     50] Core basic site is CoreSite
[06/14 15:49:34     50] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:34     50] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.4 mem=2152.9M
[06/14 15:49:34     50] ### Creating LA Mngr. totSessionCpu=0:00:50.4 mem=2182.9M
[06/14 15:49:34     50] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.4 mem=2182.9M
[06/14 15:49:34     50] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:49:34     50] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[06/14 15:49:34     50] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:49:34     50] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/14 15:49:34     50] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:49:34     50] Info: violation cost 0.058036 (cap = 0.000000, tran = 0.058036, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:49:34     50] |     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  70.64  |            |           |
[06/14 15:49:35     50] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:49:35     50] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          1|  72.36  |   0:00:01.0|    2451.1M|
[06/14 15:49:35     50] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:49:35     50] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  72.36  |   0:00:00.0|    2451.1M|
[06/14 15:49:35     50] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:49:35     50] 
[06/14 15:49:35     50] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=2451.1M) ***
[06/14 15:49:35     50] 
[06/14 15:49:35     50] *** Starting refinePlace (0:00:50.4 mem=2451.1M) ***
[06/14 15:49:35     50] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:35     50] Starting refinePlace ...
[06/14 15:49:35     50] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:35     50] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:35     50] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2451.1MB) @(0:00:50.4 - 0:00:50.4).
[06/14 15:49:35     50] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:35     50] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2451.1MB
[06/14 15:49:35     50] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:35     50]   maximum (X+Y) =         0.00 um
[06/14 15:49:35     50]   mean    (X+Y) =         0.00 um
[06/14 15:49:35     50] Summary Report:
[06/14 15:49:35     50] Instances move: 0 (out of 155 movable)
[06/14 15:49:35     50] Instances flipped: 0
[06/14 15:49:35     50] Mean displacement: 0.00 um
[06/14 15:49:35     50] Max displacement: 0.00 um 
[06/14 15:49:35     50] Total instances moved : 0
[06/14 15:49:35     50] Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
[06/14 15:49:35     50] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2451.1MB
[06/14 15:49:35     50] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2451.1MB) @(0:00:50.4 - 0:00:50.4).
[06/14 15:49:35     50] *** Finished refinePlace (0:00:50.4 mem=2451.1M) ***
[06/14 15:49:35     50] *** maximum move = 0.00 um ***
[06/14 15:49:35     50] *** Finished re-routing un-routed nets (2451.1M) ***
[06/14 15:49:35     50] 
[06/14 15:49:35     50] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2451.1M) ***
[06/14 15:49:35     50] End: GigaOpt postEco DRV Optimization
[06/14 15:49:35     50] **INFO: Flow update: Design timing is met.
[06/14 15:49:35     50] **INFO: Flow update: Design timing is met.
[06/14 15:49:35     50] **INFO: Flow update: Design timing is met.
[06/14 15:49:35     50] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[06/14 15:49:35     50] ### Creating LA Mngr. totSessionCpu=0:00:50.5 mem=2186.4M
[06/14 15:49:35     50] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.5 mem=2186.4M
[06/14 15:49:35     50] Re-routed 0 nets
[06/14 15:49:35     50] doiPBLastSyncSlave
[06/14 15:49:35     50] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/14 15:49:35     50] PreRoute RC Extraction called for design TOP.
[06/14 15:49:35     50] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:35     50] RCMode: PreRoute
[06/14 15:49:35     50]       RC Corner Indexes            0       1   
[06/14 15:49:35     50] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:35     50] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:35     50] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:35     50] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:35     50] Shrink Factor                : 1.00000
[06/14 15:49:35     50] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:35     50] Using Quantus QRC technology file ...
[06/14 15:49:35     50] Initializing multi-corner resistance tables ...
[06/14 15:49:35     50] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1674.566M)
[06/14 15:49:35     50] #################################################################################
[06/14 15:49:35     50] # Design Stage: PreRoute
[06/14 15:49:35     50] # Design Name: TOP
[06/14 15:49:35     50] # Design Mode: 45nm
[06/14 15:49:35     50] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:35     50] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:35     50] # Signoff Settings: SI Off 
[06/14 15:49:35     50] #################################################################################
[06/14 15:49:35     50] Calculate delays in BcWc mode...
[06/14 15:49:35     50] Topological Sorting (CPU = 0:00:00.0, MEM = 1712.5M, InitMEM = 1712.5M)
[06/14 15:49:35     50] Total number of fetched objects 171
[06/14 15:49:35     50] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:35     50] End delay calculation. (MEM=2159 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:35     50] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2159.0M) ***
[06/14 15:49:35     50] Effort level <high> specified for reg2reg path_group
[06/14 15:49:35     50] Reported timing to dir ./timingReports
[06/14 15:49:35     50] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1710.1M, totSessionCpu=0:00:51 **
[06/14 15:49:36     50] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1718.1M, totSessionCpu=0:00:51 **
[06/14 15:49:36     50] *** Finished optDesign ***
[06/14 15:49:36     50] 
[06/14 15:49:36     50] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.9 real=0:00:05.4)
[06/14 15:49:36     50] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.8)
[06/14 15:49:36     50] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[06/14 15:49:36     50] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:00.7 real=0:00:00.5)
[06/14 15:49:36     50] Info: pop threads available for lower-level modules during optimization.
[06/14 15:49:36     50] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/14 15:49:36     50] <CMD> optDesign -postCTS -hold
[06/14 15:49:36     50] GigaOpt running with 8 threads.
[06/14 15:49:36     50] Info: 8 threads available for lower-level modules during optimization.
[06/14 15:49:36     50] #spOpts: N=45 
[06/14 15:49:36     50] Core basic site is CoreSite
[06/14 15:49:36     50] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:36     50] Summary for sequential cells idenfication: 
[06/14 15:49:36     50] Identified SBFF number: 104
[06/14 15:49:36     50] Identified MBFF number: 0
[06/14 15:49:36     50] Not identified SBFF number: 16
[06/14 15:49:36     50] Not identified MBFF number: 0
[06/14 15:49:36     50] Number of sequential cells which are not FFs: 32
[06/14 15:49:36     50] 
[06/14 15:49:36     50] #spOpts: N=45 mergeVia=F 
[06/14 15:49:36     50] #spOpts: N=45 mergeVia=F 
[06/14 15:49:36     51] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/14 15:49:36     51] 	Cell BUFX2, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell FSWNX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell FSWX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell HSWDNX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell HSWDX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell HSWNX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell HSWX1, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell ISOHLDX1_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell ISOHX1_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell ISOLX1_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell ISONLX1_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSHLX1_FROM, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSLHX1_FROM, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSLHX1_TO, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:49:36     51] 	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
[06/14 15:49:36     51] 	...
[06/14 15:49:36     51] 	Reporting only the 20 first cells found...
[06/14 15:49:36     51] .
[06/14 15:49:36     51] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:49:36     51] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:49:37     51] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1702.6M, totSessionCpu=0:00:52 **
[06/14 15:49:37     51] *** optDesign -postCTS ***
[06/14 15:49:37     51] DRC Margin: user margin 0.0
[06/14 15:49:37     51] Hold Target Slack: user slack 0
[06/14 15:49:37     51] Setup Target Slack: user slack 0;
[06/14 15:49:37     51] setUsefulSkewMode -ecoRoute false
[06/14 15:49:37     51] Summary for sequential cells idenfication: 
[06/14 15:49:37     51] Identified SBFF number: 104
[06/14 15:49:37     51] Identified MBFF number: 0
[06/14 15:49:37     51] Not identified SBFF number: 16
[06/14 15:49:37     51] Not identified MBFF number: 0
[06/14 15:49:37     51] Number of sequential cells which are not FFs: 32
[06/14 15:49:37     51] 
[06/14 15:49:37     51] Start to check current routing status for nets...
[06/14 15:49:37     51] All nets are already routed correctly.
[06/14 15:49:37     51] End to check current routing status for nets (mem=1702.6M)
[06/14 15:49:37     51] ### Creating LA Mngr. totSessionCpu=0:00:51.8 mem=1769.4M
[06/14 15:49:37     52] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.5 mem=1769.4M
[06/14 15:49:37     52] Compute RC Scale Done ...
[06/14 15:49:37     52] DLY1X1 does not have usable cells
[06/14 15:49:37     52]  This may be because it is dont_use, or because it has no LEF.
[06/14 15:49:37     52]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/14 15:49:37     52] Type 'man IMPOPT-3080' for more detail.
[06/14 15:49:37     52] *info: All cells identified as Buffer and Delay cells:
[06/14 15:49:37     52] *info:   with footprint "BUFX2" or "BUFX2": 
[06/14 15:49:37     52] *info: ------------------------------------------------------------------
[06/14 15:49:37     52] *info: (dly) CLKBUFX2     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX2               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX3     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX3               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX4     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX4               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX6     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX6               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX8     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX8               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX12    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX12              -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX16    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX16              -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX20    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX20              -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX2     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX2               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX3     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX3               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX4     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX4               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX6     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX6               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX8     dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX8               -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX12    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX12              -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX16    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX16              -  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) CLKBUFX20    dont_use  fast_vdd1v0
[06/14 15:49:37     52] *info: (dly) BUFX20              -  fast_vdd1v0
[06/14 15:49:37     52] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:49:37     52] ### Creating PhyDesignMc. totSessionCpu=0:00:52.6 mem=1839.6M
[06/14 15:49:37     52] #spOpts: N=45 mergeVia=F 
[06/14 15:49:37     52] Core basic site is CoreSite
[06/14 15:49:37     52] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:49:37     52] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.6 mem=1839.6M
[06/14 15:49:37     52] GigaOpt Hold Optimizer is used
[06/14 15:49:38     52] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:52.7 mem=1839.6M ***
[06/14 15:49:38     52] Effort level <high> specified for reg2reg path_group
[06/14 15:49:38     52] **INFO: Starting Blocking QThread with 8 CPU
[06/14 15:49:38     52]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/14 15:49:38     52] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:49:38     52] Multithreaded Timing Analysis is initialized with 8 threads
[06/14 15:49:38     52] 
[06/14 15:49:38     52] #################################################################################
[06/14 15:49:38     52] # Design Stage: PreRoute
[06/14 15:49:38     52] # Design Name: TOP
[06/14 15:49:38     52] # Design Mode: 45nm
[06/14 15:49:38     52] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:38     52] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:38     52] # Signoff Settings: SI Off 
[06/14 15:49:38     52] #################################################################################
[06/14 15:49:38     52] Calculate delays in BcWc mode...
[06/14 15:49:38     52] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[06/14 15:49:38     52] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:49:38     52] Total number of fetched objects 171
[06/14 15:49:38     52] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:38     52] End delay calculation. (MEM=50 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:38     52] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 50.0M) ***
[06/14 15:49:38     52] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=50.0M)
[06/14 15:49:38     52] 
[06/14 15:49:38     52] Active hold views:
[06/14 15:49:38     52]  func@BC_rcbest0.hold
[06/14 15:49:38     52]   Dominating endpoints: 0
[06/14 15:49:38     52]   Dominating TNS: -0.000
[06/14 15:49:38     52] 
[06/14 15:49:38     52] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=50.0M ***
[06/14 15:49:38     52] Done building hold timer [83 node(s), 85 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=60.0M ***
[06/14 15:49:38     52]  
_______________________________________________________________________
[06/14 15:49:38     52] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:52.7 mem=1839.6M ***
[06/14 15:49:38     52] *info: category slack lower bound [L 0.0] default
[06/14 15:49:38     52] *info: category slack lower bound [H 0.0] reg2reg 
[06/14 15:49:38     52] --------------------------------------------------- 
[06/14 15:49:38     52]    Setup Violation Summary with Target Slack (0.000 ns)
[06/14 15:49:38     52] --------------------------------------------------- 
[06/14 15:49:38     52]          WNS    reg2regWNS
[06/14 15:49:38     52]     2.800 ns      2.800 ns
[06/14 15:49:38     52] --------------------------------------------------- 
[06/14 15:49:38     52] Restoring autoHoldViews:  func@BC_rcbest0.hold
[06/14 15:49:38     52] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup
Hold  views included:
 func@BC_rcbest0.hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  |   N/A   | -0.008  |
|           TNS (ns):| -0.040  |   N/A   | -0.040  |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[06/14 15:49:38     52] Identified SBFF number: 104
[06/14 15:49:38     52] Identified MBFF number: 0
[06/14 15:49:38     52] Not identified SBFF number: 16
[06/14 15:49:38     52] Not identified MBFF number: 0
[06/14 15:49:38     52] Number of sequential cells which are not FFs: 32
[06/14 15:49:38     52] 
[06/14 15:49:38     52] Summary for sequential cells idenfication: 
[06/14 15:49:38     52] Identified SBFF number: 104
[06/14 15:49:38     52] Identified MBFF number: 0
[06/14 15:49:38     52] Not identified SBFF number: 16
[06/14 15:49:38     52] Not identified MBFF number: 0
[06/14 15:49:38     52] Number of sequential cells which are not FFs: 32
[06/14 15:49:38     52] 
[06/14 15:49:38     52] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:49:38     52] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:49:39     53] 
[06/14 15:49:39     53] *Info: minBufDelay = 69.7 ps, libStdDelay = 16.0 ps, minBufSize = 8208000 (6.0)
[06/14 15:49:39     53] *Info: worst delay setup view: func@WC_rcworst125.setup
[06/14 15:49:39     53] Footprint list for hold buffering (delay unit: ps)
[06/14 15:49:39     53] =================================================================
[06/14 15:49:39     53] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/14 15:49:39     53] ------------------------------------------------------------------
[06/14 15:49:39     53] *Info:       18.7       3.73    6.0  41.48 BUFX3 (A,Y)
[06/14 15:49:39     53] *Info:       21.2       3.73    7.0  31.18 BUFX4 (A,Y)
[06/14 15:49:39     53] *Info:       19.4       3.62    9.0  21.02 BUFX6 (A,Y)
[06/14 15:49:39     53] *Info:       22.1       3.58   11.0  16.01 BUFX8 (A,Y)
[06/14 15:49:39     53] *Info:       23.1       3.42   15.0  10.92 BUFX12 (A,Y)
[06/14 15:49:39     53] *Info:       23.3       3.40   20.0   8.38 BUFX16 (A,Y)
[06/14 15:49:39     53] *Info:       24.0       3.35   24.0   6.79 BUFX20 (A,Y)
[06/14 15:49:39     53] =================================================================
[06/14 15:49:39     53] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1749.5M, totSessionCpu=0:00:54 **
[06/14 15:49:39     53] ### Creating LA Mngr. totSessionCpu=0:00:53.6 mem=1749.5M
[06/14 15:49:39     53] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.6 mem=1749.5M
[06/14 15:49:39     53] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[06/14 15:49:39     53] *info: Run optDesign holdfix with 8 threads.
[06/14 15:49:39     53] Info: 1 net with fixed/cover wires excluded.
[06/14 15:49:39     53] Info: 1 clock net  excluded from IPO operation.
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]    Hold Timing Summary  - Initial 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]  Target slack: 0.000 ns
[06/14 15:49:39     53] View: func@BC_rcbest0.hold 
[06/14 15:49:39     53] 	WNS: -0.008 
[06/14 15:49:39     53] 	TNS: -0.041 
[06/14 15:49:39     53] 	VP: 5 
[06/14 15:49:39     53] 	Worst hold path end point: alu_inst/F_reg[0]/RN 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]    Setup Timing Summary  - Initial 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]  Target slack: 0.000 ns
[06/14 15:49:39     53] View: func@WC_rcworst125.setup 
[06/14 15:49:39     53] 	WNS: 2.800 
[06/14 15:49:39     53] 	TNS: 0.000 
[06/14 15:49:39     53] 	VP: 0 
[06/14 15:49:39     53] 	Worst setup path end point:alu_inst/Cout_reg/D 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53] PhyDesignGrid: maxLocalDensity 0.98
[06/14 15:49:39     53] ### Creating PhyDesignMc. totSessionCpu=0:00:53.6 mem=2442.0M
[06/14 15:49:39     53] #spOpts: N=45 mergeVia=F 
[06/14 15:49:39     53] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.6 mem=2442.0M
[06/14 15:49:39     53] 
[06/14 15:49:39     53] *** Starting Core Fixing (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:53.6 mem=2442.0M density=72.364% ***
[06/14 15:49:39     53] Optimizer Target Slack 0.000 StdDelay is 0.016  
[06/14 15:49:39     53] 
[06/14 15:49:39     53] Phase I ......
[06/14 15:49:39     53] *info: Multithread Hold Batch Commit is enabled
[06/14 15:49:39     53] *info: Levelized Batch Commit is enabled
[06/14 15:49:39     53] Executing transform: ECO Safe Resize
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] Worst hold path end point:
[06/14 15:49:39     53]   alu_inst/F_reg[0]/RN
[06/14 15:49:39     53]     net: alu_inst/n_6 (nrTerm=6)
[06/14 15:49:39     53] |   0|  -0.008|    -0.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2472.0M|
[06/14 15:49:39     53] Worst hold path end point:
[06/14 15:49:39     53]   alu_inst/F_reg[0]/RN
[06/14 15:49:39     53]     net: alu_inst/n_6 (nrTerm=6)
[06/14 15:49:39     53] |   1|  -0.008|    -0.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2480.0M|
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] Executing transform: AddBuffer + LegalResize
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] Worst hold path end point:
[06/14 15:49:39     53]   alu_inst/F_reg[0]/RN
[06/14 15:49:39     53]     net: alu_inst/n_6 (nrTerm=6)
[06/14 15:49:39     53] |   0|  -0.008|    -0.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2480.0M|
[06/14 15:49:39     53] Worst hold path end point:
[06/14 15:49:39     53]   alu_inst/F_reg[0]/RN
[06/14 15:49:39     53]     net: alu_inst/n_6 (nrTerm=6)
[06/14 15:49:39     53] |   1|   0.011|     0.00|       0|          1|       0(     0)|    72.91%|   0:00:01.0|  2491.5M|
[06/14 15:49:39     53] +-----------------------------------------------------------------------------------------------+
[06/14 15:49:39     53] 
[06/14 15:49:39     53] *info:    Total 1 cells added for Phase I
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]    Hold Timing Summary  - Phase I 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]  Target slack: 0.000 ns
[06/14 15:49:39     53] View: func@BC_rcbest0.hold 
[06/14 15:49:39     53] 	WNS: 0.011 
[06/14 15:49:39     53] 	TNS: 0.000 
[06/14 15:49:39     53] 	VP: 0 
[06/14 15:49:39     53] 	Worst hold path end point: alu_inst/F_reg[0]/RN 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]    Setup Timing Summary  - Phase I 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53]  Target slack: 0.000 ns
[06/14 15:49:39     53] View: func@WC_rcworst125.setup 
[06/14 15:49:39     53] 	WNS: 2.800 
[06/14 15:49:39     53] 	TNS: 0.000 
[06/14 15:49:39     53] 	VP: 0 
[06/14 15:49:39     53] 	Worst setup path end point:alu_inst/Cout_reg/D 
[06/14 15:49:39     53] --------------------------------------------------- 
[06/14 15:49:39     53] 
[06/14 15:49:39     53] *** Finished Core Fixing (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:53.6 mem=2491.5M density=72.909% ***
[06/14 15:49:39     53] *info:
[06/14 15:49:39     53] *info: Added a total of 1 cells to fix/reduce hold violation
[06/14 15:49:39     53] *info:          in which 1 termBuffering
[06/14 15:49:39     53] *info:
[06/14 15:49:39     53] *info: Summary: 
[06/14 15:49:39     53] *info:            1 cell  of type 'BUFX3' (6.0, 	41.480) used
[06/14 15:49:39     53] *info:
[06/14 15:49:39     53] *** Starting refinePlace (0:00:53.6 mem=2491.5M) ***
[06/14 15:49:39     53] Total net bbox length = 1.344e+03 (6.414e+02 7.024e+02) (ext = 1.676e+02)
[06/14 15:49:39     53] Starting refinePlace ...
[06/14 15:49:39     53] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:39     53] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:49:39     53] Density distribution unevenness ratio = 0.000%
[06/14 15:49:39     53]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 15:49:39     53] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2491.5MB) @(0:00:53.7 - 0:00:53.7).
[06/14 15:49:39     53] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:39     53] wireLenOptFixPriorityInst 5 inst fixed
[06/14 15:49:39     53] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:39     53] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2491.5MB) @(0:00:53.7 - 0:00:53.7).
[06/14 15:49:39     53] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:49:39     53] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2491.5MB
[06/14 15:49:39     53] Statistics of distance of Instance movement in refine placement:
[06/14 15:49:39     53]   maximum (X+Y) =         0.00 um
[06/14 15:49:39     53]   mean    (X+Y) =         0.00 um
[06/14 15:49:39     53] Summary Report:
[06/14 15:49:39     53] Instances move: 0 (out of 156 movable)
[06/14 15:49:39     53] Instances flipped: 0
[06/14 15:49:39     53] Mean displacement: 0.00 um
[06/14 15:49:39     53] Max displacement: 0.00 um 
[06/14 15:49:39     53] Total instances moved : 0
[06/14 15:49:39     53] Total net bbox length = 1.344e+03 (6.414e+02 7.024e+02) (ext = 1.676e+02)
[06/14 15:49:39     53] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2491.5MB
[06/14 15:49:39     53] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2491.5MB) @(0:00:53.6 - 0:00:53.7).
[06/14 15:49:39     53] *** Finished refinePlace (0:00:53.7 mem=2491.5M) ***
[06/14 15:49:39     53] *** maximum move = 0.00 um ***
[06/14 15:49:39     53] *** Finished re-routing un-routed nets (2491.5M) ***
[06/14 15:49:39     53] 
[06/14 15:49:39     53] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2491.5M) ***
[06/14 15:49:39     53] *** Finish Post CTS Hold Fixing (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:53.7 mem=2491.5M density=72.909%) ***
[06/14 15:49:39     53] *** Steiner Routed Nets: 1.163%; Threshold: 100; Threshold for Hold: 100
[06/14 15:49:39     53] ### Creating LA Mngr. totSessionCpu=0:00:53.7 mem=1765.1M
[06/14 15:49:39     53] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.7 mem=1765.1M
[06/14 15:49:39     53] Re-routed 0 nets
[06/14 15:49:39     53] GigaOpt_HOLD: Recover setup timing after hold fixing
[06/14 15:49:39     53] Summary for sequential cells idenfication: 
[06/14 15:49:39     53] Identified SBFF number: 104
[06/14 15:49:39     53] Identified MBFF number: 0
[06/14 15:49:39     53] Not identified SBFF number: 16
[06/14 15:49:39     53] Not identified MBFF number: 0
[06/14 15:49:39     53] Number of sequential cells which are not FFs: 32
[06/14 15:49:39     53] 
[06/14 15:49:39     53] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[06/14 15:49:39     53] GigaOpt: TNS changes after routing: 0.000 -> 0.000 (tnsBump = 0.0)
[06/14 15:49:39     53] Summary for sequential cells idenfication: 
[06/14 15:49:39     53] Identified SBFF number: 104
[06/14 15:49:39     53] Identified MBFF number: 0
[06/14 15:49:39     53] Not identified SBFF number: 16
[06/14 15:49:39     53] Not identified MBFF number: 0
[06/14 15:49:39     53] Number of sequential cells which are not FFs: 32
[06/14 15:49:39     53] 
[06/14 15:49:39     53] GigaOpt: Skipping postEco optimization
[06/14 15:49:39     53] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[06/14 15:49:39     53] GigaOpt: Skipping nonLegal postEco optimization
[06/14 15:49:39     53] *** Steiner Routed Nets: 1.163%; Threshold: 100; Threshold for Hold: 100
[06/14 15:49:39     53] ### Creating LA Mngr. totSessionCpu=0:00:53.8 mem=1765.1M
[06/14 15:49:39     53] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.8 mem=1765.1M
[06/14 15:49:39     53] Re-routed 0 nets
[06/14 15:49:39     53] Reported timing to dir ./timingReports
[06/14 15:49:39     53] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1759.1M, totSessionCpu=0:00:54 **
[06/14 15:49:39     53] **INFO: Starting Blocking QThread with 8 CPU
[06/14 15:49:39     53]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/14 15:49:39     53] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:49:39     53] Multithreaded Timing Analysis is initialized with 8 threads
[06/14 15:49:39     53] 
[06/14 15:49:39     53] #################################################################################
[06/14 15:49:39     53] # Design Stage: PreRoute
[06/14 15:49:39     53] # Design Name: TOP
[06/14 15:49:39     53] # Design Mode: 45nm
[06/14 15:49:39     53] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:39     53] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:39     53] # Signoff Settings: SI Off 
[06/14 15:49:39     53] #################################################################################
[06/14 15:49:39     53] Calculate delays in BcWc mode...
[06/14 15:49:39     53] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[06/14 15:49:39     53] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:49:39     53] Total number of fetched objects 172
[06/14 15:49:39     53] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:39     53] End delay calculation. (MEM=134.328 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:39     53] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 134.3M) ***
[06/14 15:49:39     53] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=134.3M)
[06/14 15:49:39     53]  
_______________________________________________________________________
[06/14 15:49:39     53] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 
Hold  views included:
 func@BC_rcbest0.hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:00.0, MEM=1759.1M
[06/14 15:49:39     53] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1757.1M, totSessionCpu=0:00:54 **
[06/14 15:49:39     53] *** Finished optDesign ***
[06/14 15:49:39     53] 
[06/14 15:49:39     53] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.8 real=0:00:05.5)
[06/14 15:49:39     53] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[06/14 15:49:39     53] Info: pop threads available for lower-level modules during optimization.
[06/14 15:49:39     53] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/14 15:49:39     53] <CMD> timeDesign -postCTS -outdir ./timingReports/cts/
[06/14 15:49:39     53] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:49:39     53] Type 'man IMPEXT-3493' for more detail.
[06/14 15:49:39     53] Start to check current routing status for nets...
[06/14 15:49:39     53] All nets are already routed correctly.
[06/14 15:49:39     53] End to check current routing status for nets (mem=1722.2M)
[06/14 15:49:39     53] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/14 15:49:39     53] PreRoute RC Extraction called for design TOP.
[06/14 15:49:39     53] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:39     53] RCMode: PreRoute
[06/14 15:49:39     53]       RC Corner Indexes            0       1   
[06/14 15:49:39     53] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:39     53] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:39     53] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:39     53] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:39     53] Shrink Factor                : 1.00000
[06/14 15:49:39     53] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:39     53] Using Quantus QRC technology file ...
[06/14 15:49:39     53] Initializing multi-corner resistance tables ...
[06/14 15:49:39     53] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1722.168M)
[06/14 15:49:39     53] Effort level <high> specified for reg2reg path_group
[06/14 15:49:39     54] #################################################################################
[06/14 15:49:39     54] # Design Stage: PreRoute
[06/14 15:49:39     54] # Design Name: TOP
[06/14 15:49:39     54] # Design Mode: 45nm
[06/14 15:49:39     54] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:39     54] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:39     54] # Signoff Settings: SI Off 
[06/14 15:49:39     54] #################################################################################
[06/14 15:49:39     54] Calculate delays in BcWc mode...
[06/14 15:49:39     54] Topological Sorting (CPU = 0:00:00.0, MEM = 1700.2M, InitMEM = 1700.2M)
[06/14 15:49:39     54] Total number of fetched objects 172
[06/14 15:49:39     54] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:39     54] End delay calculation. (MEM=2143.73 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:39     54] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2143.7M) ***
[06/14 15:49:39     54] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:54.1 mem=2143.7M)
[06/14 15:49:39     54] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports/cts/
[06/14 15:49:40     54] Total CPU time: 0.28 sec
[06/14 15:49:40     54] Total Real time: 1.0 sec
[06/14 15:49:40     54] Total Memory Usage: 1693.609375 Mbytes
[06/14 15:49:40     54] <CMD> timeDesign -postCTS -hold -outdir ./timingReports/cts/
[06/14 15:49:40     54] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:49:40     54] Type 'man IMPEXT-3493' for more detail.
[06/14 15:49:40     54] Start to check current routing status for nets...
[06/14 15:49:40     54] All nets are already routed correctly.
[06/14 15:49:40     54] End to check current routing status for nets (mem=1646.1M)
[06/14 15:49:40     54] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/14 15:49:40     54] PreRoute RC Extraction called for design TOP.
[06/14 15:49:40     54] RC Extraction called in multi-corner(2) mode.
[06/14 15:49:40     54] RCMode: PreRoute
[06/14 15:49:40     54]       RC Corner Indexes            0       1   
[06/14 15:49:40     54] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:49:40     54] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:40     54] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:40     54] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:49:40     54] Shrink Factor                : 1.00000
[06/14 15:49:40     54] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:49:40     54] Using Quantus QRC technology file ...
[06/14 15:49:40     54] Initializing multi-corner resistance tables ...
[06/14 15:49:40     54] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1646.078M)
[06/14 15:49:40     54] Effort level <high> specified for reg2reg path_group
[06/14 15:49:40     54] #################################################################################
[06/14 15:49:40     54] # Design Stage: PreRoute
[06/14 15:49:40     54] # Design Name: TOP
[06/14 15:49:40     54] # Design Mode: 45nm
[06/14 15:49:40     54] # Analysis Mode: MMMC Non-OCV 
[06/14 15:49:40     54] # Parasitics Mode: No SPEF/RCDB
[06/14 15:49:40     54] # Signoff Settings: SI Off 
[06/14 15:49:40     54] #################################################################################
[06/14 15:49:40     54] Calculate delays in BcWc mode...
[06/14 15:49:40     54] Topological Sorting (CPU = 0:00:00.0, MEM = 1672.4M, InitMEM = 1672.4M)
[06/14 15:49:40     54] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:49:40     54] Total number of fetched objects 172
[06/14 15:49:40     54] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:49:40     54] End delay calculation. (MEM=2136.45 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:49:40     54] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2136.4M) ***
[06/14 15:49:40     54] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:54.6 mem=2136.4M)
[06/14 15:49:40     54] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports/cts/
[06/14 15:49:40     54] Total CPU time: 0.38 sec
[06/14 15:49:40     54] Total Real time: 0.0 sec
[06/14 15:49:40     54] Total Memory Usage: 1650.078125 Mbytes
[06/14 15:49:40     54] <CMD> saveNetlist ./generated_netlist/cts.v
[06/14 15:49:40     54] Writing Netlist "./generated_netlist/cts.v" ...
[06/14 15:49:40     54] <CMD> set enc_save_portable_design 1
[06/14 15:49:40     54] <CMD> saveDesign dbs/cts.enc -compress
[06/14 15:49:40     54] #- Begin Save netlist data ... (date=06/14 15:49:40, mem=1650.1M)
[06/14 15:49:40     54] Writing Binary DB to dbs/cts.enc.dat.tmp/TOP.v.bin ...
[06/14 15:49:40     54] #- End Save netlist data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] #- Begin Save AAE data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] Saving AAE Data ...
[06/14 15:49:40     54] #- End Save AAE data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] #- Begin Save clock tree data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] #- End Save clock tree data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] Saving preference file dbs/cts.enc.dat.tmp/gui.pref.tcl ...
[06/14 15:49:40     54] Saving mode setting ...
[06/14 15:49:40     54] Saving global file ...
[06/14 15:49:40     54] #- Begin Save floorplan data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] Saving floorplan file ...
[06/14 15:49:40     54] #- End Save floorplan data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] Saving Drc markers ...
[06/14 15:49:40     54] ... No Drc file written since there is no markers found.
[06/14 15:49:40     54] #- Begin Save placement data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] Saving placement file ...
[06/14 15:49:40     54] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***
[06/14 15:49:40     54] #- End Save placement data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] #- Begin Save routing data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] Saving route file ...
[06/14 15:49:40     54] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***
[06/14 15:49:40     54] #- End Save routing data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] Saving property file dbs/cts.enc.dat.tmp/TOP.prop
[06/14 15:49:40     54] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***
[06/14 15:49:40     54] #- Begin Save power constraints data ... (date=06/14 15:49:40, mem=2164.1M)
[06/14 15:49:40     54] #- End Save power constraints data ... (date=06/14 15:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2164.1M, current mem=2164.1M)
[06/14 15:49:40     54] Saving rc congestion map dbs/cts.enc.dat.tmp/TOP.congmap.gz ...
[06/14 15:49:40     54] Saving preRoute extracted patterns in file 'dbs/cts.enc.dat.tmp/TOP.techData.gz' ...
[06/14 15:49:40     54] No integration constraint in the design.
[06/14 15:49:42     56] Generated self-contained design cts.enc.dat.tmp
[06/14 15:49:43     56] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:49:43     56] 
[06/14 15:50:00     57] <CMD> timeDesign -postCTS -hold
[06/14 15:50:00     57] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:50:00     57] Type 'man IMPEXT-3493' for more detail.
[06/14 15:50:00     57] Start to check current routing status for nets...
[06/14 15:50:00     57] All nets are already routed correctly.
[06/14 15:50:00     57] End to check current routing status for nets (mem=1650.1M)
[06/14 15:50:00     57] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/14 15:50:00     57] PreRoute RC Extraction called for design TOP.
[06/14 15:50:00     57] RC Extraction called in multi-corner(2) mode.
[06/14 15:50:00     57] RCMode: PreRoute
[06/14 15:50:00     57]       RC Corner Indexes            0       1   
[06/14 15:50:00     57] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:50:00     57] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:00     57] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:00     57] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:00     57] Shrink Factor                : 1.00000
[06/14 15:50:00     57] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:50:00     57] Using Quantus QRC technology file ...
[06/14 15:50:00     57] Initializing multi-corner resistance tables ...
[06/14 15:50:00     57] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1650.094M)
[06/14 15:50:00     57] Effort level <high> specified for reg2reg path_group
[06/14 15:50:00     57] #################################################################################
[06/14 15:50:00     57] # Design Stage: PreRoute
[06/14 15:50:00     57] # Design Name: TOP
[06/14 15:50:00     57] # Design Mode: 45nm
[06/14 15:50:00     57] # Analysis Mode: MMMC Non-OCV 
[06/14 15:50:00     57] # Parasitics Mode: No SPEF/RCDB
[06/14 15:50:00     57] # Signoff Settings: SI Off 
[06/14 15:50:00     57] #################################################################################
[06/14 15:50:00     57] Calculate delays in BcWc mode...
[06/14 15:50:00     57] Topological Sorting (CPU = 0:00:00.0, MEM = 1676.5M, InitMEM = 1676.5M)
[06/14 15:50:00     57] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:50:00     57] Total number of fetched objects 172
[06/14 15:50:00     57] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:50:00     57] End delay calculation. (MEM=2140.46 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:50:00     57] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2140.5M) ***
[06/14 15:50:00     57] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:57.7 mem=2140.5M)
[06/14 15:50:00     57] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:50:00     57] Total CPU time: 0.42 sec
[06/14 15:50:00     57] Total Real time: 0.0 sec
[06/14 15:50:00     57] Total Memory Usage: 1650.09375 Mbytes
[06/14 15:50:09     58] <CMD> timeDesign -postCTS
[06/14 15:50:09     58] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:50:09     58] Type 'man IMPEXT-3493' for more detail.
[06/14 15:50:09     58] Start to check current routing status for nets...
[06/14 15:50:09     58] All nets are already routed correctly.
[06/14 15:50:09     58] End to check current routing status for nets (mem=1682.0M)
[06/14 15:50:09     58] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/14 15:50:09     58] PreRoute RC Extraction called for design TOP.
[06/14 15:50:09     58] RC Extraction called in multi-corner(2) mode.
[06/14 15:50:09     58] RCMode: PreRoute
[06/14 15:50:09     58]       RC Corner Indexes            0       1   
[06/14 15:50:09     58] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:50:09     58] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:09     58] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:09     58] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:09     58] Shrink Factor                : 1.00000
[06/14 15:50:09     58] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:50:09     58] Using Quantus QRC technology file ...
[06/14 15:50:09     58] Initializing multi-corner resistance tables ...
[06/14 15:50:09     58] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1681.984M)
[06/14 15:50:09     58] Effort level <high> specified for reg2reg path_group
[06/14 15:50:09     58] #################################################################################
[06/14 15:50:09     58] # Design Stage: PreRoute
[06/14 15:50:09     58] # Design Name: TOP
[06/14 15:50:09     58] # Design Mode: 45nm
[06/14 15:50:09     58] # Analysis Mode: MMMC Non-OCV 
[06/14 15:50:09     58] # Parasitics Mode: No SPEF/RCDB
[06/14 15:50:09     58] # Signoff Settings: SI Off 
[06/14 15:50:09     58] #################################################################################
[06/14 15:50:09     58] Calculate delays in BcWc mode...
[06/14 15:50:09     58] Topological Sorting (CPU = 0:00:00.0, MEM = 1682.0M, InitMEM = 1682.0M)
[06/14 15:50:09     58] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:50:09     58] Total number of fetched objects 172
[06/14 15:50:09     58] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:50:09     58] End delay calculation. (MEM=2145.99 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:50:09     58] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2146.0M) ***
[06/14 15:50:09     58] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:58.5 mem=2146.0M)
[06/14 15:50:09     58] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:50:09     58] Total CPU time: 0.36 sec
[06/14 15:50:09     58] Total Real time: 0.0 sec
[06/14 15:50:09     58] Total Memory Usage: 1698.117188 Mbytes
[06/14 15:50:20     59] <CMD> timeDesign -postCTS -hold
[06/14 15:50:20     59] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:50:20     59] Type 'man IMPEXT-3493' for more detail.
[06/14 15:50:20     59] Start to check current routing status for nets...
[06/14 15:50:20     59] All nets are already routed correctly.
[06/14 15:50:20     59] End to check current routing status for nets (mem=1652.1M)
[06/14 15:50:20     59] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/14 15:50:20     59] PreRoute RC Extraction called for design TOP.
[06/14 15:50:20     59] RC Extraction called in multi-corner(2) mode.
[06/14 15:50:20     59] RCMode: PreRoute
[06/14 15:50:20     59]       RC Corner Indexes            0       1   
[06/14 15:50:20     59] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:50:20     59] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:20     59] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:20     59] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:50:20     59] Shrink Factor                : 1.00000
[06/14 15:50:20     59] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:50:20     59] Using Quantus QRC technology file ...
[06/14 15:50:20     59] Initializing multi-corner resistance tables ...
[06/14 15:50:20     59] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1652.094M)
[06/14 15:50:20     59] Effort level <high> specified for reg2reg path_group
[06/14 15:50:21     59] #################################################################################
[06/14 15:50:21     59] # Design Stage: PreRoute
[06/14 15:50:21     59] # Design Name: TOP
[06/14 15:50:21     59] # Design Mode: 45nm
[06/14 15:50:21     59] # Analysis Mode: MMMC Non-OCV 
[06/14 15:50:21     59] # Parasitics Mode: No SPEF/RCDB
[06/14 15:50:21     59] # Signoff Settings: SI Off 
[06/14 15:50:21     59] #################################################################################
[06/14 15:50:21     59] Calculate delays in BcWc mode...
[06/14 15:50:21     59] Topological Sorting (CPU = 0:00:00.0, MEM = 1678.2M, InitMEM = 1678.2M)
[06/14 15:50:21     59] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:50:21     59] Total number of fetched objects 172
[06/14 15:50:21     59] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:50:21     59] End delay calculation. (MEM=2142.22 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:50:21     59] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2142.2M) ***
[06/14 15:50:21     59] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:59.4 mem=2142.2M)
[06/14 15:50:21     59] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:50:21     59] Total CPU time: 0.43 sec
[06/14 15:50:21     59] Total Real time: 1.0 sec
[06/14 15:50:21     59] Total Memory Usage: 1649.585938 Mbytes
[06/14 15:50:35     60] <CMD> verify_drc
[06/14 15:50:35     60]  *** Starting Verify DRC (MEM: 1649.6) ***
[06/14 15:50:35     60] 
[06/14 15:50:35     60] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[06/14 15:50:35     60]   VERIFY DRC ...... Starting Verification
[06/14 15:50:35     60]   VERIFY DRC ...... Initializing
[06/14 15:50:35     60]   VERIFY DRC ...... Deleting Existing Violations
[06/14 15:50:35     60]   VERIFY DRC ...... Creating Sub-Areas
[06/14 15:50:35     60] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/14 15:50:35     60]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/14 15:50:35     60]   VERIFY DRC ...... Using new threading
[06/14 15:50:35     60]   VERIFY DRC ...... Sub-Area : 1 of 1
[06/14 15:50:36     61] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[06/14 15:50:36     61] 
[06/14 15:50:36     61]   Verification Complete : 1000 Viols.
[06/14 15:50:36     61] 
[06/14 15:50:36     61]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 158.5M) ***
[06/14 15:50:36     61] 
[06/14 15:50:55     61] <CMD> selectNet reset
[06/14 15:51:25     63] <CMD> saveDesign CTS.enc
[06/14 15:51:25     63] #- Begin Save netlist data ... (date=06/14 15:51:25, mem=1812.1M)
[06/14 15:51:25     63] Writing Binary DB to CTS.enc.dat/TOP.v.bin ...
[06/14 15:51:25     63] #- End Save netlist data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] #- Begin Save AAE data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] Saving AAE Data ...
[06/14 15:51:25     63] #- End Save AAE data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] #- Begin Save clock tree data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] #- End Save clock tree data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] Saving preference file CTS.enc.dat/gui.pref.tcl ...
[06/14 15:51:25     63] Saving mode setting ...
[06/14 15:51:25     63] Saving global file ...
[06/14 15:51:25     63] #- Begin Save floorplan data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] Saving floorplan file ...
[06/14 15:51:25     63] #- End Save floorplan data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] Saving Drc markers ...
[06/14 15:51:25     63] ... 1000 markers are saved ...
[06/14 15:51:25     63] ... 1000 geometry drc markers are saved ...
[06/14 15:51:25     63] ... 0 antenna drc markers are saved ...
[06/14 15:51:25     63] #- Begin Save placement data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] Saving placement file ...
[06/14 15:51:25     63] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2326.1M) ***
[06/14 15:51:25     63] #- End Save placement data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] #- Begin Save routing data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] Saving route file ...
[06/14 15:51:25     63] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2326.1M) ***
[06/14 15:51:25     63] #- End Save routing data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] Saving property file CTS.enc.dat/TOP.prop
[06/14 15:51:25     63] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2326.1M) ***
[06/14 15:51:25     63] #- Begin Save power constraints data ... (date=06/14 15:51:25, mem=2326.1M)
[06/14 15:51:25     63] #- End Save power constraints data ... (date=06/14 15:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
[06/14 15:51:25     63] Saving rc congestion map CTS.enc.dat/TOP.congmap.gz ...
[06/14 15:51:25     63] Saving preRoute extracted patterns in file 'CTS.enc.dat/TOP.techData.gz' ...
[06/14 15:51:25     63] No integration constraint in the design.
[06/14 15:51:25     63] Generated self-contained design CTS.enc.dat
[06/14 15:51:25     63] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:51:25     63] 
[06/14 15:51:37     64] <CMD> selectNet reset
[06/14 15:52:16     66] <CMD> ecoAddRepeater -term reset slow_vdd1v0/BUFX16
[06/14 15:52:16     66] 
[06/14 15:52:16     66] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:16     66]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:16     66] 
[06/14 15:52:16     66] **ERROR: (IMPTCM-46):	Argument "-cell" is required for command "ecoAddRepeater", either this option is not specified or an option prior to it is not specified correctly.
[06/14 15:52:16     66] 
[06/14 15:52:16     66] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:16     66]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:16     66] 
[06/14 15:52:16     66] -help                              # Prints out the command usage
[06/14 15:52:16     66] -bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}
[06/14 15:52:16     66]                                    # Specifies the legalized orientation for
[06/14 15:52:16     66]                                    # the instance (string, optional)
[06/14 15:52:16     66] -bufferIlmInterfaceNet             # Allows insertion of buffer on interface
[06/14 15:52:16     66]                                    # net in flattened mode (bool, optional)
[06/14 15:52:16     66] -cell {list of cells}              # Specifies the name of the cell(s) which is
[06/14 15:52:16     66]                                    # to be inserted as repeater.
[06/14 15:52:16     66]                                    # Multiple cells valid only for evaluation
[06/14 15:52:16     66]                                    # (string, required)
[06/14 15:52:16     66] -evaluateAll                       # Specifies to only evaluate timing for all
[06/14 15:52:16     66]                                    # cell with footprint matching without any
[06/14 15:52:16     66]                                    # changes in netlist (bool, optional)
[06/14 15:52:16     66] -evaluateOnly                      # Specifies to only evaluate timing without
[06/14 15:52:16     66]                                    # any changes in netlist (bool, optional)
[06/14 15:52:16     66] -hinstGuide <hinstName>            # Specifies the hierarchy in which inst was
[06/14 15:52:16     66]                                    # inserted by ETS/3rd party tool
[06/14 15:52:16     66]                                    # (string, optional)
[06/14 15:52:16     66] -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:16     66]                                    # Specifies the legalized location(s) where
[06/14 15:52:16     66]                                    # repeater (inverter-pair) will be placed
[06/14 15:52:16     66]                                    # (point_list, optional)
[06/14 15:52:16     66] -name <instName>                   # Specifies the base name for the repeater
[06/14 15:52:16     66]                                    # to be inserted (string, optional)
[06/14 15:52:16     66] -net <netName>                     # Specifies the name of the net whose sinks
[06/14 15:52:16     66]                                    # are to be buffered (string, optional)
[06/14 15:52:16     66] -newNetName <netName>              # Specifies the base name for the new net
[06/14 15:52:16     66]                                    # created for repeater insertion
[06/14 15:52:16     66]                                    # (string, optional)
[06/14 15:52:16     66] -noPlace                           # Specifies that the inserted cells should
[06/14 15:52:16     66]                                    # not be placed. Only the logical change in
[06/14 15:52:16     66]                                    # connectivity will be made. (bool, optional)
[06/14 15:52:16     66] -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:16     66]                                    # Specifies the location(s) at which buffer
[06/14 15:52:16     66]                                    # (or inverter-pair) should be inserted to
[06/14 15:52:16     66]                                    # drive the sinks downstream from the
[06/14 15:52:16     66]                                    # location(s) (string, optional)
[06/14 15:52:16     66] -offLoadSlack <slack>              # specifes the slack (in ns) threshold so
[06/14 15:52:16     66]                                    # that repeaters will be inserted on paths
[06/14 15:52:16     66]                                    # with slack less than threshold
[06/14 15:52:16     66]                                    # (float, optional)
[06/14 15:52:16     66] -radius <radius>                   # Specifies the radius (in um) in which the
[06/14 15:52:16     66]                                    # added instances are free to move
[06/14 15:52:16     66]                                    # (float, optional)
[06/14 15:52:16     66] -relativeDistToSink <sinkWeight>   # Specifies the distance value for repeater
[06/14 15:52:16     66]                                    # relative to sink pin
[06/14 15:52:16     66]                                    # (float, optional, min=0, max=1)
[06/14 15:52:16     66] -term {list of pins}               # Specifies the sink terms to be buffered
[06/14 15:52:16     66]                                    # (string, optional)
[06/14 15:52:16     66] 
[06/14 15:52:16     66] 
[06/14 15:52:16     66] **ERROR: (IMPSYC-194):	Incorrect usage for command 'ecoAddRepeater'.
[06/14 15:52:16     66] 
[06/14 15:52:33     66] <CMD> ecoAddRepeater -term reset cell slow_vdd1v0/BUFX16
[06/14 15:52:33     66] 
[06/14 15:52:33     66] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:33     66]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:33     66] 
[06/14 15:52:33     66] **ERROR: (IMPTCM-46):	Argument "-cell" is required for command "ecoAddRepeater", either this option is not specified or an option prior to it is not specified correctly.
[06/14 15:52:33     66] 
[06/14 15:52:33     66] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:33     66]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:33     66] 
[06/14 15:52:33     66] -help                              # Prints out the command usage
[06/14 15:52:33     66] -bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}
[06/14 15:52:33     66]                                    # Specifies the legalized orientation for
[06/14 15:52:33     66]                                    # the instance (string, optional)
[06/14 15:52:33     66] -bufferIlmInterfaceNet             # Allows insertion of buffer on interface
[06/14 15:52:33     66]                                    # net in flattened mode (bool, optional)
[06/14 15:52:33     66] -cell {list of cells}              # Specifies the name of the cell(s) which is
[06/14 15:52:33     66]                                    # to be inserted as repeater.
[06/14 15:52:33     66]                                    # Multiple cells valid only for evaluation
[06/14 15:52:33     66]                                    # (string, required)
[06/14 15:52:33     66] -evaluateAll                       # Specifies to only evaluate timing for all
[06/14 15:52:33     66]                                    # cell with footprint matching without any
[06/14 15:52:33     66]                                    # changes in netlist (bool, optional)
[06/14 15:52:33     66] -evaluateOnly                      # Specifies to only evaluate timing without
[06/14 15:52:33     66]                                    # any changes in netlist (bool, optional)
[06/14 15:52:33     66] -hinstGuide <hinstName>            # Specifies the hierarchy in which inst was
[06/14 15:52:33     66]                                    # inserted by ETS/3rd party tool
[06/14 15:52:33     66]                                    # (string, optional)
[06/14 15:52:33     66] -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:33     66]                                    # Specifies the legalized location(s) where
[06/14 15:52:33     66]                                    # repeater (inverter-pair) will be placed
[06/14 15:52:33     66]                                    # (point_list, optional)
[06/14 15:52:33     66] -name <instName>                   # Specifies the base name for the repeater
[06/14 15:52:33     66]                                    # to be inserted (string, optional)
[06/14 15:52:33     66] -net <netName>                     # Specifies the name of the net whose sinks
[06/14 15:52:33     66]                                    # are to be buffered (string, optional)
[06/14 15:52:33     66] -newNetName <netName>              # Specifies the base name for the new net
[06/14 15:52:33     66]                                    # created for repeater insertion
[06/14 15:52:33     66]                                    # (string, optional)
[06/14 15:52:33     66] -noPlace                           # Specifies that the inserted cells should
[06/14 15:52:33     66]                                    # not be placed. Only the logical change in
[06/14 15:52:33     66]                                    # connectivity will be made. (bool, optional)
[06/14 15:52:33     66] -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:33     66]                                    # Specifies the location(s) at which buffer
[06/14 15:52:33     66]                                    # (or inverter-pair) should be inserted to
[06/14 15:52:33     66]                                    # drive the sinks downstream from the
[06/14 15:52:33     66]                                    # location(s) (string, optional)
[06/14 15:52:33     66] -offLoadSlack <slack>              # specifes the slack (in ns) threshold so
[06/14 15:52:33     66]                                    # that repeaters will be inserted on paths
[06/14 15:52:33     66]                                    # with slack less than threshold
[06/14 15:52:33     66]                                    # (float, optional)
[06/14 15:52:33     66] -radius <radius>                   # Specifies the radius (in um) in which the
[06/14 15:52:33     66]                                    # added instances are free to move
[06/14 15:52:33     66]                                    # (float, optional)
[06/14 15:52:33     66] -relativeDistToSink <sinkWeight>   # Specifies the distance value for repeater
[06/14 15:52:33     66]                                    # relative to sink pin
[06/14 15:52:33     66]                                    # (float, optional, min=0, max=1)
[06/14 15:52:33     66] -term {list of pins}               # Specifies the sink terms to be buffered
[06/14 15:52:33     66]                                    # (string, optional)
[06/14 15:52:33     66] 
[06/14 15:52:33     66] 
[06/14 15:52:33     66] **ERROR: (IMPSYC-194):	Incorrect usage for command 'ecoAddRepeater'.
[06/14 15:52:33     66] 
[06/14 15:52:43     67] <CMD> ecoAddRepeater -term reset Cell slow_vdd1v0/BUFX16
[06/14 15:52:43     67] 
[06/14 15:52:43     67] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:43     67]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:43     67] 
[06/14 15:52:43     67] **ERROR: (IMPTCM-46):	Argument "-cell" is required for command "ecoAddRepeater", either this option is not specified or an option prior to it is not specified correctly.
[06/14 15:52:43     67] 
[06/14 15:52:43     67] Usage: ecoAddRepeater [-help] [-bufferIlmInterfaceNet] -cell {list of cells}
[06/14 15:52:43     67]                       [-hinstGuide <hinstName>] [-name <instName>] { -net <netName> | -term {list of pins} } [-evaluateOnly | -evaluateAll ] [-newNetName <netName> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ {[-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}] [-relativeDistToSink <sinkWeight>] [-offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}]} [ -radius <radius> ] ] [-loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [ -relativeDistToSink <sinkWeight> | -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -offLoadSlack <slack> ] [ -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc} | -noPlace ]
[06/14 15:52:43     67] 
[06/14 15:52:43     67] -help                              # Prints out the command usage
[06/14 15:52:43     67] -bufOrient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}
[06/14 15:52:43     67]                                    # Specifies the legalized orientation for
[06/14 15:52:43     67]                                    # the instance (string, optional)
[06/14 15:52:43     67] -bufferIlmInterfaceNet             # Allows insertion of buffer on interface
[06/14 15:52:43     67]                                    # net in flattened mode (bool, optional)
[06/14 15:52:43     67] -cell {list of cells}              # Specifies the name of the cell(s) which is
[06/14 15:52:43     67]                                    # to be inserted as repeater.
[06/14 15:52:43     67]                                    # Multiple cells valid only for evaluation
[06/14 15:52:43     67]                                    # (string, required)
[06/14 15:52:43     67] -evaluateAll                       # Specifies to only evaluate timing for all
[06/14 15:52:43     67]                                    # cell with footprint matching without any
[06/14 15:52:43     67]                                    # changes in netlist (bool, optional)
[06/14 15:52:43     67] -evaluateOnly                      # Specifies to only evaluate timing without
[06/14 15:52:43     67]                                    # any changes in netlist (bool, optional)
[06/14 15:52:43     67] -hinstGuide <hinstName>            # Specifies the hierarchy in which inst was
[06/14 15:52:43     67]                                    # inserted by ETS/3rd party tool
[06/14 15:52:43     67]                                    # (string, optional)
[06/14 15:52:43     67] -loc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:43     67]                                    # Specifies the legalized location(s) where
[06/14 15:52:43     67]                                    # repeater (inverter-pair) will be placed
[06/14 15:52:43     67]                                    # (point_list, optional)
[06/14 15:52:43     67] -name <instName>                   # Specifies the base name for the repeater
[06/14 15:52:43     67]                                    # to be inserted (string, optional)
[06/14 15:52:43     67] -net <netName>                     # Specifies the name of the net whose sinks
[06/14 15:52:43     67]                                    # are to be buffered (string, optional)
[06/14 15:52:43     67] -newNetName <netName>              # Specifies the base name for the new net
[06/14 15:52:43     67]                                    # created for repeater insertion
[06/14 15:52:43     67]                                    # (string, optional)
[06/14 15:52:43     67] -noPlace                           # Specifies that the inserted cells should
[06/14 15:52:43     67]                                    # not be placed. Only the logical change in
[06/14 15:52:43     67]                                    # connectivity will be made. (bool, optional)
[06/14 15:52:43     67] -offLoadAtLoc {xLoc yLoc} | { xLoc yLoc inv_xLoc inv_yLoc}
[06/14 15:52:43     67]                                    # Specifies the location(s) at which buffer
[06/14 15:52:43     67]                                    # (or inverter-pair) should be inserted to
[06/14 15:52:43     67]                                    # drive the sinks downstream from the
[06/14 15:52:43     67]                                    # location(s) (string, optional)
[06/14 15:52:43     67] -offLoadSlack <slack>              # specifes the slack (in ns) threshold so
[06/14 15:52:43     67]                                    # that repeaters will be inserted on paths
[06/14 15:52:43     67]                                    # with slack less than threshold
[06/14 15:52:43     67]                                    # (float, optional)
[06/14 15:52:43     67] -radius <radius>                   # Specifies the radius (in um) in which the
[06/14 15:52:43     67]                                    # added instances are free to move
[06/14 15:52:43     67]                                    # (float, optional)
[06/14 15:52:43     67] -relativeDistToSink <sinkWeight>   # Specifies the distance value for repeater
[06/14 15:52:43     67]                                    # relative to sink pin
[06/14 15:52:43     67]                                    # (float, optional, min=0, max=1)
[06/14 15:52:43     67] -term {list of pins}               # Specifies the sink terms to be buffered
[06/14 15:52:43     67]                                    # (string, optional)
[06/14 15:52:43     67] 
[06/14 15:52:43     67] 
[06/14 15:52:43     67] **ERROR: (IMPSYC-194):	Incorrect usage for command 'ecoAddRepeater'.
[06/14 15:52:43     67] 
[06/14 15:53:06     68] <CMD> ecoAddRepeater -term reset -Cell slow_vdd1v0/BUFX16
[06/14 15:53:06     68] **WARN: (IMPOPT-3648):	Use of library name in option -cell for command ecoAddRepeater is obsolete. The provided library name will be ignored, and to avoid this warning and to ensure compatibility with future releases, the library name should not be provided for the specified cell.
[06/14 15:53:06     68] #################################################################################
[06/14 15:53:06     68] # Design Stage: PreRoute
[06/14 15:53:06     68] # Design Name: TOP
[06/14 15:53:06     68] # Design Mode: 45nm
[06/14 15:53:06     68] # Analysis Mode: MMMC Non-OCV 
[06/14 15:53:06     68] # Parasitics Mode: No SPEF/RCDB
[06/14 15:53:06     68] # Signoff Settings: SI Off 
[06/14 15:53:06     68] #################################################################################
[06/14 15:53:06     68] Calculate delays in BcWc mode...
[06/14 15:53:06     68] Topological Sorting (CPU = 0:00:00.0, MEM = 1657.5M, InitMEM = 1657.5M)
[06/14 15:53:06     68] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:53:06     68] Total number of fetched objects 172
[06/14 15:53:06     68] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:06     68] End delay calculation. (MEM=2112.44 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:06     68] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2112.4M) ***
[06/14 15:53:06     68] Design State:
[06/14 15:53:06     68]     #signal nets       :  171
[06/14 15:53:06     68]     #routed signal nets:  2
[06/14 15:53:06     68]     #clock nets        :  1
[06/14 15:53:06     68]     #routed clock nets :  1
[06/14 15:53:06     68]     Design is Steiner routed
[06/14 15:53:06     68] **WARN: (IMPOPT-6073):	Incremental delay on net reset may be lost after this ECO operation.
[06/14 15:53:06     68] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2112.4M
[06/14 15:53:06     68] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2112.4M
[06/14 15:53:07     68] #spOpts: N=45 mergeVia=F 
[06/14 15:53:07     68] Core basic site is CoreSite
[06/14 15:53:07     68] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:53:07     68] *** Starting refinePlace (0:01:09 mem=2112.4M) ***
[06/14 15:53:07     68] Total net bbox length = 1.350e+03 (6.477e+02 7.025e+02) (ext = 1.643e+02)
[06/14 15:53:07     68] Starting refinePlace ...
[06/14 15:53:07     68] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:53:07     68] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[06/14 15:53:07     68] Density distribution unevenness ratio = 0.000%
[06/14 15:53:07     68]   Spread Effort: high, standalone mode, useDDP on.
[06/14 15:53:07     68] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2142.4MB) @(0:01:09 - 0:01:09).
[06/14 15:53:07     68] Move report: preRPlace moves 8 insts, mean move: 0.86 um, max move: 1.71 um
[06/14 15:53:07     68] 	Max move on inst (alu_inst/g37049719): (17.60, 4.75) --> (17.60, 6.46)
[06/14 15:53:07     68] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[06/14 15:53:07     68] wireLenOptFixPriorityInst 5 inst fixed
[06/14 15:53:07     68] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 15:53:07     68] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2142.4MB) @(0:01:09 - 0:01:09).
[06/14 15:53:07     68] Move report: Detail placement moves 8 insts, mean move: 0.86 um, max move: 1.71 um
[06/14 15:53:07     68] 	Max move on inst (alu_inst/g37049719): (17.60, 4.75) --> (17.60, 6.46)
[06/14 15:53:07     68] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2142.4MB
[06/14 15:53:07     68] Statistics of distance of Instance movement in refine placement:
[06/14 15:53:07     68]   maximum (X+Y) =         1.71 um
[06/14 15:53:07     68]   inst (alu_inst/g37049719) with max move: (17.6, 4.75) -> (17.6, 6.46)
[06/14 15:53:07     68]   mean    (X+Y) =         0.86 um
[06/14 15:53:07     68] Summary Report:
[06/14 15:53:07     68] Instances move: 8 (out of 157 movable)
[06/14 15:53:07     68] Instances flipped: 0
[06/14 15:53:07     68] Mean displacement: 0.86 um
[06/14 15:53:07     68] Max displacement: 1.71 um (Instance: alu_inst/g37049719) (17.6, 4.75) -> (17.6, 6.46)
[06/14 15:53:07     68] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[06/14 15:53:07     68] Total instances moved : 8
[06/14 15:53:07     68] Total net bbox length = 1.347e+03 (6.453e+02 7.014e+02) (ext = 1.633e+02)
[06/14 15:53:07     68] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2142.4MB
[06/14 15:53:07     68] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2142.4MB) @(0:01:09 - 0:01:09).
[06/14 15:53:07     68] *** Finished refinePlace (0:01:09 mem=2142.4M) ***
[06/14 15:53:07     68] Spef could not be distributed for this insertion
[06/14 15:53:07     68] Add inst FE_ECOC6_reset (BUFX16) to drive load alu_inst/FE_PHC5_reset/A 
[06/14 15:53:07     68] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2142.4M
[06/14 15:53:07     68] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2142.4M
[06/14 15:53:07     68] Starting Steiner route of net reset ... Done.
[06/14 15:53:07     68] Starting Steiner route of net FE_ECON6_reset ... Done.
[06/14 15:53:25     69] <CMD> timeDesign -postCTS
[06/14 15:53:25     69] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:53:25     69] Type 'man IMPEXT-3493' for more detail.
[06/14 15:53:25     69] Start to check current routing status for nets...
[06/14 15:53:25     69] All nets are already routed correctly.
[06/14 15:53:25     69] End to check current routing status for nets (mem=1736.5M)
[06/14 15:53:25     69] Extraction called for design 'TOP' of instances=157 and nets=175 using extraction engine 'preRoute' .
[06/14 15:53:25     69] PreRoute RC Extraction called for design TOP.
[06/14 15:53:25     69] RC Extraction called in multi-corner(2) mode.
[06/14 15:53:25     69] RCMode: PreRoute
[06/14 15:53:25     69]       RC Corner Indexes            0       1   
[06/14 15:53:25     69] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:53:25     69] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:25     69] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:25     69] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:25     69] Shrink Factor                : 1.00000
[06/14 15:53:25     69] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:53:25     69] Using Quantus QRC technology file ...
[06/14 15:53:25     69] Initializing multi-corner resistance tables ...
[06/14 15:53:25     69] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1736.465M)
[06/14 15:53:25     69] Effort level <high> specified for reg2reg path_group
[06/14 15:53:25     69] #################################################################################
[06/14 15:53:25     69] # Design Stage: PreRoute
[06/14 15:53:25     69] # Design Name: TOP
[06/14 15:53:25     69] # Design Mode: 45nm
[06/14 15:53:25     69] # Analysis Mode: MMMC Non-OCV 
[06/14 15:53:25     69] # Parasitics Mode: No SPEF/RCDB
[06/14 15:53:25     69] # Signoff Settings: SI Off 
[06/14 15:53:25     69] #################################################################################
[06/14 15:53:25     69] Calculate delays in BcWc mode...
[06/14 15:53:25     69] Topological Sorting (CPU = 0:00:00.0, MEM = 1757.0M, InitMEM = 1757.0M)
[06/14 15:53:25     70] Total number of fetched objects 173
[06/14 15:53:25     70] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:25     70] End delay calculation. (MEM=2200.99 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:25     70] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2201.0M) ***
[06/14 15:53:25     70] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:10 mem=2201.0M)
[06/14 15:53:25     70] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:53:25     70] Total CPU time: 0.52 sec
[06/14 15:53:25     70] Total Real time: 0.0 sec
[06/14 15:53:25     70] Total Memory Usage: 1753.113281 Mbytes
[06/14 15:53:32     70] <CMD> timeDesign -postCTS -hold
[06/14 15:53:33     70] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:53:33     70] Type 'man IMPEXT-3493' for more detail.
[06/14 15:53:33     70] Start to check current routing status for nets...
[06/14 15:53:33     70] All nets are already routed correctly.
[06/14 15:53:33     70] End to check current routing status for nets (mem=1703.6M)
[06/14 15:53:33     70] Extraction called for design 'TOP' of instances=157 and nets=175 using extraction engine 'preRoute' .
[06/14 15:53:33     70] PreRoute RC Extraction called for design TOP.
[06/14 15:53:33     70] RC Extraction called in multi-corner(2) mode.
[06/14 15:53:33     70] RCMode: PreRoute
[06/14 15:53:33     70]       RC Corner Indexes            0       1   
[06/14 15:53:33     70] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:53:33     70] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:33     70] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:33     70] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:53:33     70] Shrink Factor                : 1.00000
[06/14 15:53:33     70] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:53:33     70] Using Quantus QRC technology file ...
[06/14 15:53:33     70] Initializing multi-corner resistance tables ...
[06/14 15:53:33     70] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1703.574M)
[06/14 15:53:33     70] Effort level <high> specified for reg2reg path_group
[06/14 15:53:33     70] #################################################################################
[06/14 15:53:33     70] # Design Stage: PreRoute
[06/14 15:53:33     70] # Design Name: TOP
[06/14 15:53:33     70] # Design Mode: 45nm
[06/14 15:53:33     70] # Analysis Mode: MMMC Non-OCV 
[06/14 15:53:33     70] # Parasitics Mode: No SPEF/RCDB
[06/14 15:53:33     70] # Signoff Settings: SI Off 
[06/14 15:53:33     70] #################################################################################
[06/14 15:53:33     70] Calculate delays in BcWc mode...
[06/14 15:53:33     70] Topological Sorting (CPU = 0:00:00.0, MEM = 1731.5M, InitMEM = 1731.5M)
[06/14 15:53:33     70] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:53:33     70] Total number of fetched objects 173
[06/14 15:53:33     70] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:33     70] End delay calculation. (MEM=2195.46 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:33     70] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2195.5M) ***
[06/14 15:53:33     70] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:11 mem=2195.5M)
[06/14 15:53:33     70] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |  0.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 74.727%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:53:33     70] Total CPU time: 0.42 sec
[06/14 15:53:33     70] Total Real time: 1.0 sec
[06/14 15:53:33     71] Total Memory Usage: 1703.574219 Mbytes
[06/14 15:53:46     71] <CMD> setDelayCalMode -SIAware true
[06/14 15:53:46     71] <CMD> setAnalysisMode -analysisType onChipVariation
[06/14 15:53:46     71] <CMD> checkPlace
[06/14 15:53:46     71] #spOpts: N=45 
[06/14 15:53:46     71] Core basic site is CoreSite
[06/14 15:53:46     71] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:53:46     71] Begin checking placement ... (start mem=1703.6M, init mem=1703.6M)
[06/14 15:53:46     71] *info: Placed = 157           
[06/14 15:53:46     71] *info: Unplaced = 0           
[06/14 15:53:46     71] Placement Density:74.73%(281/376)
[06/14 15:53:46     71] Placement Density (including fixed std cells):74.73%(281/376)
[06/14 15:53:46     71] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1703.6M)
[06/14 15:53:46     71] <CMD> verifyTracks
[06/14 15:53:46     71] 
[06/14 15:53:46     71] checkTracks
[06/14 15:53:46     71] 
[06/14 15:53:46     71] #Start checkTracks on Wed Jun 14 15:53:46 2023
[06/14 15:53:46     71] #
[06/14 15:53:46     71] ### Net info: total nets: 175
[06/14 15:53:46     71] ### Net info: dirty nets: 3
[06/14 15:53:46     71] ### Net info: marked as disconnected nets: 0
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net FE_ECON6_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_PHN5_reset has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (NRIG-101) Net alu_inst/FE_OFN4_n_104 has the incorrect status on routing segments.
[06/14 15:53:46     71] #WARNING (EMS-27) Message (NRIG-101) has exceeded the current message display limit of 20.
[06/14 15:53:46     71] #To increase the message display limit, refer to the product command reference manual.
[06/14 15:53:46     71] ### Net info: fully routed nets: 1
[06/14 15:53:46     71] ### Net info: trivial (single pin) nets: 0
[06/14 15:53:46     71] ### Net info: unrouted nets: 174
[06/14 15:53:46     71] ### Net info: re-extraction nets: 0
[06/14 15:53:46     71] ### Net info: ignored nets: 0
[06/14 15:53:46     71] ### Net info: skip routing nets: 0
[06/14 15:53:46     71] #Start checking floorplan tracks ...
[06/14 15:53:46     71] #Start checking preferred tracks integrity ...
[06/14 15:53:46     71] #Checking preferred tracks integrity done.
[06/14 15:53:46     71] #Start checking pin accessing against defined tracks ...
[06/14 15:53:46     71] #Start routing data preparation.
[06/14 15:53:47     71] #Minimum voltage of a net in the design = 0.000.
[06/14 15:53:47     71] #Maximum voltage of a net in the design = 1.100.
[06/14 15:53:47     71] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:53:47     71] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:53:47     71] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:53:47     73] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:53:47     73] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:47     73] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:53:47     73] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:53:47     73] #Regenerating Ggrids automatically.
[06/14 15:53:47     73] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:53:47     73] #Using automatically generated G-grids.
[06/14 15:53:47     73] #Done routing data preparation.
[06/14 15:53:47     73] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1122.04 (MB), peak = 1389.68 (MB)
[06/14 15:53:47     73] #Build pin access layout completely
[06/14 15:53:47     73] #
[06/14 15:53:47     73] #Total number of pins = 598
[06/14 15:53:47     73] #	Total number of on-track standard cell pins (via accessing) = 598 (100.00 percent)
[06/14 15:53:47     73] #	Total number of off-track standard cell pins (via accessing) = 0
[06/14 15:53:47     73] #Total number of pins blocked by SNET = 0
[06/14 15:53:47     73] #Check tracks done and successfully.
[06/14 15:53:47     73] #
[06/14 15:53:47     73] #checkTracks statistics:
[06/14 15:53:47     73] #Cpu time = 00:00:02
[06/14 15:53:47     73] #Elapsed time = 00:00:01
[06/14 15:53:47     73] #Increased memory = 0.82 (MB)
[06/14 15:53:47     73] #Total memory = 1117.61 (MB)
[06/14 15:53:47     73] #Peak memory = 1389.68 (MB)
[06/14 15:53:47     73] #Number of warnings = 21
[06/14 15:53:47     73] #Total number of warnings = 24
[06/14 15:53:47     73] #Number of fails = 0
[06/14 15:53:47     73] #Total number of fails = 0
[06/14 15:53:47     73] #Complete checkTracks on Wed Jun 14 15:53:47 2023
[06/14 15:53:47     73] #
[06/14 15:53:47     73] <CMD> setNanoRouteMode -routeWithTimingDriven true
[06/14 15:53:47     73] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[06/14 15:53:47     73] <CMD> setNanoRouteMode -routeTopRoutingLayer 5
[06/14 15:53:47     73] <CMD> setAttribute -bottom_preferred_routing_layer 1 -net *
[06/14 15:53:47     73] <CMD> setAttribute -top_preferred_routing_layer 7 -net *
[06/14 15:53:47     73] <CMD> globalDetailRoute
[06/14 15:53:47     73] 
[06/14 15:53:47     73] globalDetailRoute
[06/14 15:53:47     73] 
[06/14 15:53:47     73] #setNanoRouteMode -routeBottomRoutingLayer 1
[06/14 15:53:47     73] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[06/14 15:53:47     73] #setNanoRouteMode -routeTopRoutingLayer 5
[06/14 15:53:47     73] #setNanoRouteMode -routeWithTimingDriven true
[06/14 15:53:47     73] #Start globalDetailRoute on Wed Jun 14 15:53:47 2023
[06/14 15:53:47     73] #
[06/14 15:53:47     73] #Generating timing data, please wait...
[06/14 15:53:47     73] #173 total nets, 1 already routed, 1 will ignore in trialRoute
[06/14 15:53:47     73] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[06/14 15:53:47     73] #Dump tif for version 2.1
[06/14 15:53:47     73] Total CPU(s) requested: 8
[06/14 15:53:47     73] Total CPU(s) enabled with current License(s): 8
[06/14 15:53:47     73] Current free CPU(s): 1
[06/14 15:53:47     73] Additional license(s) checked out: 1 Innovus_Impl_System license(s) for 8 CPU(s)
[06/14 15:53:47     73] Total CPU(s) now enabled: 16
[06/14 15:53:47     74] Total number of fetched objects 173
[06/14 15:53:47     74] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:47     74] End delay calculation. (MEM=2171.68 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:48     74] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:53:48     74] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1022.43 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     74] #Done generating timing data.
[06/14 15:53:48     74] ### Net info: total nets: 175
[06/14 15:53:48     74] ### Net info: dirty nets: 0
[06/14 15:53:48     74] ### Net info: marked as disconnected nets: 0
[06/14 15:53:48     74] ### Net info: fully routed nets: 1
[06/14 15:53:48     74] ### Net info: trivial (single pin) nets: 0
[06/14 15:53:48     74] ### Net info: unrouted nets: 174
[06/14 15:53:48     74] ### Net info: re-extraction nets: 0
[06/14 15:53:48     74] ### Net info: ignored nets: 0
[06/14 15:53:48     74] ### Net info: skip routing nets: 0
[06/14 15:53:48     74] #Start reading timing information from file .timing_file_79970.tif.gz ...
[06/14 15:53:48     74] #Read in timing information for 21 ports, 157 instances from timing file .timing_file_79970.tif.gz.
[06/14 15:53:48     74] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[06/14 15:53:48     74] #Using multithreading with 8 threads.
[06/14 15:53:48     74] #Start routing data preparation.
[06/14 15:53:48     74] #Minimum voltage of a net in the design = 0.000.
[06/14 15:53:48     74] #Maximum voltage of a net in the design = 1.100.
[06/14 15:53:48     74] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:53:48     74] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:53:48     74] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:53:48     76] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:53:48     76] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:48     76] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:53:48     76] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:53:48     76] #Regenerating Ggrids automatically.
[06/14 15:53:48     76] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:53:48     76] #Using automatically generated G-grids.
[06/14 15:53:48     76] #Done routing data preparation.
[06/14 15:53:48     76] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1033.73 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Connectivity extraction summary:
[06/14 15:53:48     76] #Total number of nets = 0.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Number of eco nets is 0
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Start data preparation...
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Data preparation is done on Wed Jun 14 15:53:48 2023
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Analyzing routing resource...
[06/14 15:53:48     76] #Routing resource analysis is done on Wed Jun 14 15:53:48 2023
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #  Resource Analysis:
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #               Routing  #Avail      #Track     #Total     %Gcell
[06/14 15:53:48     76] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/14 15:53:48     76] #  --------------------------------------------------------------
[06/14 15:53:48     76] #  Metal 1        H         137           0          81    51.85%
[06/14 15:53:48     76] #  Metal 2        V         130           0          81     0.00%
[06/14 15:53:48     76] #  Metal 3        H         137           0          81     0.00%
[06/14 15:53:48     76] #  Metal 4        V         130           0          81     0.00%
[06/14 15:53:48     76] #  Metal 5        H         137           0          81     0.00%
[06/14 15:53:48     76] #  --------------------------------------------------------------
[06/14 15:53:48     76] #  Total                    671       0.00%         405    10.37%
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #  1 nets (0.57%) with 1 preferred extra spacing.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.82 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #start global routing iteration 1...
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.66 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #start global routing iteration 2...
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.72 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/14 15:53:48     76] #Total number of routable nets = 173.
[06/14 15:53:48     76] #Total number of nets in the design = 175.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #172 routable nets have only global wires.
[06/14 15:53:48     76] #1 routable net has only detail routed wires.
[06/14 15:53:48     76] #172 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/14 15:53:48     76] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Routed net constraints summary:
[06/14 15:53:48     76] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[06/14 15:53:48     76] #------------------------------------------------
[06/14 15:53:48     76] #        Rules   Misc Constraints   Unconstrained  
[06/14 15:53:48     76] #------------------------------------------------
[06/14 15:53:48     76] #      Default                172               0  
[06/14 15:53:48     76] #------------------------------------------------
[06/14 15:53:48     76] #        Total                172               0  
[06/14 15:53:48     76] #------------------------------------------------
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Routing constraints summary of the whole design:
[06/14 15:53:48     76] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[06/14 15:53:48     76] #-------------------------------------------------------------------
[06/14 15:53:48     76] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[06/14 15:53:48     76] #-------------------------------------------------------------------
[06/14 15:53:48     76] #      Default                  1                172               0  
[06/14 15:53:48     76] #-------------------------------------------------------------------
[06/14 15:53:48     76] #        Total                  1                172               0  
[06/14 15:53:48     76] #-------------------------------------------------------------------
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #  Congestion Analysis: (blocked Gcells are excluded)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #                 OverCon       OverCon       OverCon          
[06/14 15:53:48     76] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/14 15:53:48     76] #     Layer         (1-2)         (3-4)           (5)   OverCon
[06/14 15:53:48     76] #  ------------------------------------------------------------
[06/14 15:53:48     76] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/14 15:53:48     76] #   Metal 2     15(18.5%)      7(8.64%)      4(4.94%)   (32.1%)
[06/14 15:53:48     76] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/14 15:53:48     76] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/14 15:53:48     76] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/14 15:53:48     76] #  ------------------------------------------------------------
[06/14 15:53:48     76] #     Total     15(4.01%)      7(1.87%)      4(1.07%)   (6.95%)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[06/14 15:53:48     76] #  Overflow after GR: 0.00% H + 16.05% V
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Complete Global Routing.
[06/14 15:53:48     76] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:53:48     76] #Total wire length = 1680 um.
[06/14 15:53:48     76] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal1 = 46 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal2 = 367 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal3 = 589 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal4 = 510 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal5 = 168 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:53:48     76] #Total number of vias = 1163
[06/14 15:53:48     76] #Up-Via Summary (total 1163):
[06/14 15:53:48     76] #           
[06/14 15:53:48     76] #-----------------------
[06/14 15:53:48     76] #  Metal 1          568
[06/14 15:53:48     76] #  Metal 2          363
[06/14 15:53:48     76] #  Metal 3          187
[06/14 15:53:48     76] #  Metal 4           45
[06/14 15:53:48     76] #-----------------------
[06/14 15:53:48     76] #                  1163 
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Max overcon = 5 tracks.
[06/14 15:53:48     76] #Total overcon = 6.95%.
[06/14 15:53:48     76] #Worst layer Gcell overcon rate = 0.00%.
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.55 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Connectivity extraction summary:
[06/14 15:53:48     76] #Total number of nets = 0.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.73 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #Start Track Assignment.
[06/14 15:53:48     76] #Done with 240 horizontal wires in 1 hboxes and 243 vertical wires in 1 hboxes.
[06/14 15:53:48     76] #Done with 53 horizontal wires in 1 hboxes and 55 vertical wires in 1 hboxes.
[06/14 15:53:48     76] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Track assignment summary:
[06/14 15:53:48     76] #layer  (wire length)   (overlap)        (long ovlp) 
[06/14 15:53:48     76] #----------------------------------------------------
[06/14 15:53:48     76] #M1 	     40.14 	  0.00%  	  0.00%
[06/14 15:53:48     76] #M2 	    363.20 	  0.13%  	  0.00%
[06/14 15:53:48     76] #M3 	    552.54 	  0.77%  	  0.00%
[06/14 15:53:48     76] #M4 	    464.03 	  0.39%  	  0.00%
[06/14 15:53:48     76] #M5 	    160.50 	  0.00%  	  0.00%
[06/14 15:53:48     76] #----------------------------------------------------
[06/14 15:53:48     76] #All 	   1580.41  	  0.42% 	  0.00%
[06/14 15:53:48     76] #Complete Track Assignment.
[06/14 15:53:48     76] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:53:48     76] #Total wire length = 1798 um.
[06/14 15:53:48     76] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal1 = 159 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal2 = 357 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal3 = 610 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal4 = 504 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal5 = 170 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:53:48     76] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:53:48     76] #Total number of vias = 1163
[06/14 15:53:48     76] #Up-Via Summary (total 1163):
[06/14 15:53:48     76] #           
[06/14 15:53:48     76] #-----------------------
[06/14 15:53:48     76] #  Metal 1          568
[06/14 15:53:48     76] #  Metal 2          363
[06/14 15:53:48     76] #  Metal 3          187
[06/14 15:53:48     76] #  Metal 4           45
[06/14 15:53:48     76] #-----------------------
[06/14 15:53:48     76] #                  1163 
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.07 (MB), peak = 1389.68 (MB)
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Cpu time = 00:00:02
[06/14 15:53:48     76] #Elapsed time = 00:00:00
[06/14 15:53:48     76] #Increased memory = 13.04 (MB)
[06/14 15:53:48     76] #Total memory = 1040.07 (MB)
[06/14 15:53:48     76] #Peak memory = 1389.68 (MB)
[06/14 15:53:48     76] #Using multithreading with 8 threads.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Connectivity extraction summary:
[06/14 15:53:48     76] #Total number of nets = 0.
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #
[06/14 15:53:48     76] #Start Detail Routing..
[06/14 15:53:48     76] #start initial detail routing ...
[06/14 15:53:49     77] #    number of violations = 1
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #    By Layer and Type :
[06/14 15:53:49     77] #	         EOLSpc   Totals
[06/14 15:53:49     77] #	Metal1        1        1
[06/14 15:53:49     77] #	Totals        1        1
[06/14 15:53:49     77] #10 out of 157 instances need to be verified(marked ipoed).
[06/14 15:53:49     77] #48.6% of the total area is being checked for drcs
[06/14 15:53:49     77] #48.6% of the total area was checked
[06/14 15:53:49     77] #    number of violations = 1
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #    By Layer and Type :
[06/14 15:53:49     77] #	         EOLSpc   Totals
[06/14 15:53:49     77] #	Metal1        1        1
[06/14 15:53:49     77] #	Totals        1        1
[06/14 15:53:49     77] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.67 (MB), peak = 1389.68 (MB)
[06/14 15:53:49     77] #start 1st optimization iteration ...
[06/14 15:53:49     77] #    number of violations = 0
[06/14 15:53:49     77] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.76 (MB), peak = 1389.68 (MB)
[06/14 15:53:49     77] #Complete Detail Routing.
[06/14 15:53:49     77] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:53:49     77] #Total wire length = 1505 um.
[06/14 15:53:49     77] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal1 = 31 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal2 = 564 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal3 = 694 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal4 = 202 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:53:49     77] #Total number of vias = 1225
[06/14 15:53:49     77] #Up-Via Summary (total 1225):
[06/14 15:53:49     77] #           
[06/14 15:53:49     77] #-----------------------
[06/14 15:53:49     77] #  Metal 1          582
[06/14 15:53:49     77] #  Metal 2          549
[06/14 15:53:49     77] #  Metal 3           90
[06/14 15:53:49     77] #  Metal 4            4
[06/14 15:53:49     77] #-----------------------
[06/14 15:53:49     77] #                  1225 
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #Total number of DRC violations = 0
[06/14 15:53:49     77] #Cpu time = 00:00:01
[06/14 15:53:49     77] #Elapsed time = 00:00:01
[06/14 15:53:49     77] #Increased memory = 6.21 (MB)
[06/14 15:53:49     77] #Total memory = 1046.28 (MB)
[06/14 15:53:49     77] #Peak memory = 1389.68 (MB)
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #start routing for process antenna violation fix ...
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #Connectivity extraction summary:
[06/14 15:53:49     77] #Total number of nets = 0.
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.58 (MB), peak = 1389.68 (MB)
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:53:49     77] #Total wire length = 1505 um.
[06/14 15:53:49     77] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal1 = 31 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal2 = 564 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal3 = 694 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal4 = 202 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:53:49     77] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:53:49     77] #Total number of vias = 1225
[06/14 15:53:49     77] #Up-Via Summary (total 1225):
[06/14 15:53:49     77] #           
[06/14 15:53:49     77] #-----------------------
[06/14 15:53:49     77] #  Metal 1          582
[06/14 15:53:49     77] #  Metal 2          549
[06/14 15:53:49     77] #  Metal 3           90
[06/14 15:53:49     77] #  Metal 4            4
[06/14 15:53:49     77] #-----------------------
[06/14 15:53:49     77] #                  1225 
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #Total number of DRC violations = 0
[06/14 15:53:49     77] #Total number of net violated process antenna rule = 0
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #detailRoute Statistics:
[06/14 15:53:49     77] #Cpu time = 00:00:01
[06/14 15:53:49     77] #Elapsed time = 00:00:01
[06/14 15:53:49     77] #Increased memory = 11.48 (MB)
[06/14 15:53:49     77] #Total memory = 1051.55 (MB)
[06/14 15:53:49     77] #Peak memory = 1389.68 (MB)
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #globalDetailRoute statistics:
[06/14 15:53:49     77] #Cpu time = 00:00:04
[06/14 15:53:49     77] #Elapsed time = 00:00:02
[06/14 15:53:49     77] #Increased memory = -79.48 (MB)
[06/14 15:53:49     77] #Total memory = 1042.10 (MB)
[06/14 15:53:49     77] #Peak memory = 1389.68 (MB)
[06/14 15:53:49     77] #Number of warnings = 1
[06/14 15:53:49     77] #Total number of warnings = 25
[06/14 15:53:49     77] #Number of fails = 0
[06/14 15:53:49     77] #Total number of fails = 0
[06/14 15:53:49     77] #Complete globalDetailRoute on Wed Jun 14 15:53:49 2023
[06/14 15:53:49     77] #
[06/14 15:53:49     77] <CMD> setExtractRCMode -coupled true -engine postRoute -total_c_th 5 -relative_c_th 0.03 -coupling_c_th 3 -effortLevel medium
[06/14 15:53:49     77] <CMD> timeDesign -postRoute
[06/14 15:53:49     77]  Reset EOS DB
[06/14 15:53:49     77] Ignoring AAE DB Resetting ...
[06/14 15:53:49     77] ### Net info: total nets: 175
[06/14 15:53:49     77] ### Net info: dirty nets: 0
[06/14 15:53:49     77] ### Net info: marked as disconnected nets: 0
[06/14 15:53:49     77] ### Net info: fully routed nets: 173
[06/14 15:53:49     77] ### Net info: trivial (single pin) nets: 0
[06/14 15:53:49     77] ### Net info: unrouted nets: 2
[06/14 15:53:49     77] ### Net info: re-extraction nets: 0
[06/14 15:53:49     77] ### Net info: ignored nets: 0
[06/14 15:53:49     77] ### Net info: skip routing nets: 0
[06/14 15:53:49     77] #Start routing data preparation.
[06/14 15:53:49     77] #Minimum voltage of a net in the design = 0.000.
[06/14 15:53:49     77] #Maximum voltage of a net in the design = 1.100.
[06/14 15:53:49     77] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:53:49     77] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:53:49     77] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:53:49     77] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:53:49     77] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:53:49     77] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:53:49     77] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:53:49     77] #Regenerating Ggrids automatically.
[06/14 15:53:49     77] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:53:49     77] #Using automatically generated G-grids.
[06/14 15:53:49     77] #Done routing data preparation.
[06/14 15:53:49     77] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.63 (MB), peak = 1389.68 (MB)
[06/14 15:53:49     77] #Extract in post route mode
[06/14 15:53:49     77] #
[06/14 15:53:49     77] #Start tQuantus RC extraction...
[06/14 15:53:49     77] #Start building rc corner(s)...
[06/14 15:53:49     77] #Number of RC Corner = 2
[06/14 15:53:49     77] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:53:49     77] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:53:49     77] #METAL_1 -> Metal1 (1)
[06/14 15:53:49     77] #METAL_2 -> Metal2 (2)
[06/14 15:53:49     77] #METAL_3 -> Metal3 (3)
[06/14 15:53:49     77] #METAL_4 -> Metal4 (4)
[06/14 15:53:49     77] #METAL_5 -> Metal5 (5)
[06/14 15:53:49     77] #METAL_6 -> Metal6 (6)
[06/14 15:53:49     77] #METAL_7 -> Metal7 (7)
[06/14 15:53:49     77] #METAL_8 -> Metal8 (8)
[06/14 15:53:49     77] #METAL_9 -> Metal9 (9)
[06/14 15:53:49     77] #METAL_10 -> Metal10 (10)
[06/14 15:53:49     77] #METAL_11 -> Metal11 (11)
[06/14 15:53:49     77] # Corner(s) : 
[06/14 15:53:49     77] #rcworst125 [125.00] 
[06/14 15:53:49     77] #rcbest0 [ 0.00]
[06/14 15:53:51     79] # Corner id: 0
[06/14 15:53:51     79] # Layout Scale: 1.000000
[06/14 15:53:51     79] # Has Metal Fill model: yes
[06/14 15:53:51     79] # Temperature was set
[06/14 15:53:51     79] # Temperature : 125.000000
[06/14 15:53:51     79] # Ref. Temp   : 25.000000
[06/14 15:53:51     79] # Corner id: 1
[06/14 15:53:51     79] # Layout Scale: 1.000000
[06/14 15:53:51     79] # Has Metal Fill model: yes
[06/14 15:53:51     79] # Temperature was set
[06/14 15:53:51     79] # Temperature : 0.000000
[06/14 15:53:51     79] # Ref. Temp   : 25.000000
[06/14 15:53:51     79] #total pattern=286 [22, 792]
[06/14 15:53:51     79] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:53:51     79] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:53:51     79] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:53:51     79] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:53:51     79] #number model r/c [2,1] [22,792] read
[06/14 15:53:51     79] #0 rcmodel(s) requires rebuild
[06/14 15:53:51     79] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1085.43 (MB), peak = 1389.68 (MB)
[06/14 15:53:54     82] #Start building rc corner(s)...
[06/14 15:53:54     82] #Number of RC Corner = 2
[06/14 15:53:54     82] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:53:54     82] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:53:54     82] #METAL_1 -> Metal1 (1)
[06/14 15:53:54     82] #METAL_2 -> Metal2 (2)
[06/14 15:53:54     82] #METAL_3 -> Metal3 (3)
[06/14 15:53:54     82] #METAL_4 -> Metal4 (4)
[06/14 15:53:54     82] #METAL_5 -> Metal5 (5)
[06/14 15:53:54     82] #METAL_6 -> Metal6 (6)
[06/14 15:53:54     82] #METAL_7 -> Metal7 (7)
[06/14 15:53:54     82] #METAL_8 -> Metal8 (8)
[06/14 15:53:54     82] #METAL_9 -> Metal9 (9)
[06/14 15:53:54     82] #METAL_10 -> Metal10 (10)
[06/14 15:53:54     82] #METAL_11 -> Metal11 (11)
[06/14 15:53:54     82] # Corner(s) : 
[06/14 15:53:54     82] #rcworst125 [125.00] 
[06/14 15:53:54     82] #rcbest0 [ 0.00]
[06/14 15:53:55     83] # Corner id: 0
[06/14 15:53:55     83] # Layout Scale: 1.000000
[06/14 15:53:55     83] # Has Metal Fill model: yes
[06/14 15:53:55     83] # Temperature was set
[06/14 15:53:55     83] # Temperature : 125.000000
[06/14 15:53:55     83] # Ref. Temp   : 25.000000
[06/14 15:53:55     83] # Corner id: 1
[06/14 15:53:55     83] # Layout Scale: 1.000000
[06/14 15:53:55     83] # Has Metal Fill model: yes
[06/14 15:53:55     83] # Temperature was set
[06/14 15:53:55     83] # Temperature : 0.000000
[06/14 15:53:55     83] # Ref. Temp   : 25.000000
[06/14 15:53:55     83] #total pattern=286 [22, 792]
[06/14 15:53:55     83] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:53:55     83] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:53:55     83] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:53:55     83] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:53:55     83] #number model r/c [2,1] [22,792] read
[06/14 15:53:55     83] #0 rcmodel(s) requires rebuild
[06/14 15:53:55     83] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1088.17 (MB), peak = 1389.68 (MB)
[06/14 15:53:58     86] #Using multithreading with 8 threads.
[06/14 15:53:58     86] #Length limit = 200 pitches
[06/14 15:53:58     86] #opt mode = 2
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #Connectivity extraction summary:
[06/14 15:53:58     86] #Total number of nets = 0.
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #Extract using 30 x 30 Hboxes
[06/14 15:53:58     86] #Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/14 15:53:58     86] #Process 0 special clock nets for rc extraction
[06/14 15:53:58     86] #0 temporary NDR added
[06/14 15:53:58     86] #Run Statistics for Extraction:
[06/14 15:53:58     86] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/14 15:53:58     86] #   Increased memory =     2.46 (MB), total memory =  1069.07 (MB), peak memory =  1389.68 (MB)
[06/14 15:53:58     86] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.09 (MB), peak = 1389.68 (MB)
[06/14 15:53:58     86] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/14 15:53:58     86] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1285.49 (441), Avg L-Edge Length: 6356.94 (265)
[06/14 15:53:58     86] #Start writing rcdb into /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d
[06/14 15:53:58     86] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/14 15:53:58     86] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.25 (MB), peak = 1389.68 (MB)
[06/14 15:53:58     86] Restoring parasitic data from file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' ...
[06/14 15:53:58     86] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' for content verification.
[06/14 15:53:58     86] Reading RCDB with compressed RC data.
[06/14 15:53:58     86] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1631.832M)
[06/14 15:53:58     86] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' for reading.
[06/14 15:53:58     86] Reading RCDB with compressed RC data.
[06/14 15:53:58     86] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1634.855M)
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #Restore RCDB.
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #Complete tQuantus RC extraction.
[06/14 15:53:58     86] #Cpu time = 00:00:08
[06/14 15:53:58     86] #Elapsed time = 00:00:09
[06/14 15:53:58     86] #Increased memory = 20.71 (MB)
[06/14 15:53:58     86] #Total memory = 1067.36 (MB)
[06/14 15:53:58     86] #Peak memory = 1389.68 (MB)
[06/14 15:53:58     86] #
[06/14 15:53:58     86] #0 inserted nodes are removed
[06/14 15:53:58     86] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:53:58     86] #################################################################################
[06/14 15:53:58     86] # Design Stage: PostRoute
[06/14 15:53:58     86] # Design Name: TOP
[06/14 15:53:58     86] # Design Mode: 45nm
[06/14 15:53:58     86] # Analysis Mode: MMMC OCV 
[06/14 15:53:58     86] # Parasitics Mode: SPEF/RCDB
[06/14 15:53:58     86] # Signoff Settings: SI On 
[06/14 15:53:58     86] #################################################################################
[06/14 15:53:58     86] Setting infinite Tws ...
[06/14 15:53:58     86] First Iteration Infinite Tw... 
[06/14 15:53:58     86] Calculate early delays in OCV mode...
[06/14 15:53:58     86] Calculate late delays in OCV mode...
[06/14 15:53:58     86] Topological Sorting (CPU = 0:00:00.0, MEM = 1764.5M, InitMEM = 1764.5M)
[06/14 15:53:58     86] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:53:58     86] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' for reading.
[06/14 15:53:58     86] Reading RCDB with compressed RC data.
[06/14 15:53:58     86] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1783.6M)
[06/14 15:53:58     86] AAE_INFO: 8 threads acquired from CTE.
[06/14 15:53:58     86] Total number of fetched objects 173
[06/14 15:53:58     86] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:53:58     86] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:58     86] End delay calculation. (MEM=2238.63 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:53:58     86] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:53:58     86] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2238.6M) ***
[06/14 15:53:59     86] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2238.6M)
[06/14 15:53:59     86] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:53:59     86] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2238.6M)
[06/14 15:53:59     86] Starting SI iteration 2
[06/14 15:53:59     86] Calculate early delays in OCV mode...
[06/14 15:53:59     86] Calculate late delays in OCV mode...
[06/14 15:53:59     86] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:53:59     86] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:53:59     86] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:53:59     86] Total number of fetched objects 173
[06/14 15:53:59     86] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:53:59     86] End delay calculation. (MEM=2284.84 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:59     86] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2284.8M) ***
[06/14 15:53:59     86] Effort level <high> specified for reg2reg path_group
[06/14 15:53:59     86] Begin: glitch net info
[06/14 15:53:59     86] glitch slack range: number of glitch nets
[06/14 15:53:59     86] glitch slack < -0.32 : 0
[06/14 15:53:59     86] -0.32 < glitch slack < -0.28 : 0
[06/14 15:53:59     86] -0.28 < glitch slack < -0.24 : 0
[06/14 15:53:59     86] -0.24 < glitch slack < -0.2 : 0
[06/14 15:53:59     86] -0.2 < glitch slack < -0.16 : 0
[06/14 15:53:59     86] -0.16 < glitch slack < -0.12 : 0
[06/14 15:53:59     86] -0.12 < glitch slack < -0.08 : 0
[06/14 15:53:59     86] -0.08 < glitch slack < -0.04 : 0
[06/14 15:53:59     86] -0.04 < glitch slack : 0
[06/14 15:53:59     86] End: glitch net info
[06/14 15:53:59     86] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.754  |   N/A   |  2.754  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:53:59     86] Total CPU time: 9.08 sec
[06/14 15:53:59     86] Total Real time: 10.0 sec
[06/14 15:53:59     86] Total Memory Usage: 1798.277344 Mbytes
[06/14 15:53:59     86] Reset AAE Options
[06/14 15:53:59     86] <CMD> timeDesign -postRoute -hold
[06/14 15:53:59     86]  Reset EOS DB
[06/14 15:53:59     86] Ignoring AAE DB Resetting ...
[06/14 15:53:59     86] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' for reading.
[06/14 15:53:59     86] The design is extracted. Skipping tQuantus.
[06/14 15:53:59     87] Effort level <high> specified for reg2reg path_group
[06/14 15:53:59     87] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:53:59     87] #################################################################################
[06/14 15:53:59     87] # Design Stage: PostRoute
[06/14 15:53:59     87] # Design Name: TOP
[06/14 15:53:59     87] # Design Mode: 45nm
[06/14 15:53:59     87] # Analysis Mode: MMMC OCV 
[06/14 15:53:59     87] # Parasitics Mode: SPEF/RCDB
[06/14 15:53:59     87] # Signoff Settings: SI On 
[06/14 15:53:59     87] #################################################################################
[06/14 15:53:59     87] Setting infinite Tws ...
[06/14 15:53:59     87] First Iteration Infinite Tw... 
[06/14 15:53:59     87] Calculate late delays in OCV mode...
[06/14 15:53:59     87] Calculate early delays in OCV mode...
[06/14 15:53:59     87] Topological Sorting (CPU = 0:00:00.0, MEM = 1770.6M, InitMEM = 1770.6M)
[06/14 15:53:59     87] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:53:59     87] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:53:59     87] Total number of fetched objects 173
[06/14 15:53:59     87] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:53:59     87] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:53:59     87] End delay calculation. (MEM=2258.7 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:53:59     87] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:53:59     87] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2258.7M) ***
[06/14 15:53:59     87] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2258.7M)
[06/14 15:53:59     87] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:53:59     87] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2258.7M)
[06/14 15:53:59     87] Starting SI iteration 2
[06/14 15:53:59     87] Calculate late delays in OCV mode...
[06/14 15:53:59     87] Calculate early delays in OCV mode...
[06/14 15:53:59     87] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:53:59     87] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/14 15:53:59     87] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
[06/14 15:53:59     87] Total number of fetched objects 173
[06/14 15:53:59     87] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:53:59     87] End delay calculation. (MEM=2266.75 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:53:59     87] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2266.7M) ***
[06/14 15:53:59     87] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:28 mem=2266.7M)
[06/14 15:53:59     87] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |   N/A   |  0.037  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 74.727%
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:53:59     87] Total CPU time: 0.69 sec
[06/14 15:53:59     87] Total Real time: 0.0 sec
[06/14 15:53:59     87] Total Memory Usage: 1729.628906 Mbytes
[06/14 15:53:59     87] Reset AAE Options
[06/14 15:54:00     87] <CMD> setOptMode -effort high
[06/14 15:54:00     87] <CMD> setAnalysisMode -checkType setup
[06/14 15:54:00     87] <CMD> optDesign -postRoute
[06/14 15:54:00     87] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 15:54:00     87] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/14 15:54:00     87] #spOpts: N=45 mergeVia=F 
[06/14 15:54:00     87] Core basic site is CoreSite
[06/14 15:54:00     87] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:54:00     87] Summary for sequential cells idenfication: 
[06/14 15:54:00     87] Identified SBFF number: 104
[06/14 15:54:00     87] Identified MBFF number: 0
[06/14 15:54:00     87] Not identified SBFF number: 16
[06/14 15:54:00     87] Not identified MBFF number: 0
[06/14 15:54:00     87] Number of sequential cells which are not FFs: 32
[06/14 15:54:00     87] 
[06/14 15:54:00     87] #spOpts: N=45 mergeVia=F 
[06/14 15:54:00     87] GigaOpt running with 8 threads.
[06/14 15:54:00     87] Info: 8 threads available for lower-level modules during optimization.
[06/14 15:54:00     87] #spOpts: N=45 mergeVia=F 
[06/14 15:54:00     87] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/14 15:54:00     87] 	Cell BUFX2, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell FSWNX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell FSWX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell HSWDNX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell HSWDX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell HSWNX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell HSWX1, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell ISOHLDX1_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell ISOHX1_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell ISOLX1_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell ISONLX1_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSHLX1_FROM, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSLHX1_FROM, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSLHX1_TO, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:00     87] 	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
[06/14 15:54:00     87] 	...
[06/14 15:54:00     87] 	Reporting only the 20 first cells found...
[06/14 15:54:00     87] .
[06/14 15:54:00     87] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:54:00     87] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:54:00     88] Effort level <high> specified for reg2reg path_group
[06/14 15:54:00     88] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1767.4M, totSessionCpu=0:01:28 **
[06/14 15:54:00     88] #Created 584 library cell signatures
[06/14 15:54:00     88] #Created 175 NETS and 0 SPECIALNETS signatures
[06/14 15:54:00     88] #Created 157 instance signatures
[06/14 15:54:00     88] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.41 (MB), peak = 1389.68 (MB)
[06/14 15:54:00     88] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.43 (MB), peak = 1389.68 (MB)
[06/14 15:54:00     88] #spOpts: N=45 
[06/14 15:54:00     88] Begin checking placement ... (start mem=1771.4M, init mem=1771.4M)
[06/14 15:54:00     88] *info: Placed = 157           
[06/14 15:54:00     88] *info: Unplaced = 0           
[06/14 15:54:00     88] Placement Density:74.73%(281/376)
[06/14 15:54:00     88] Placement Density (including fixed std cells):74.73%(281/376)
[06/14 15:54:00     88] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1771.4M)
[06/14 15:54:00     88]  Initial DC engine is -> aae
[06/14 15:54:00     88]  
[06/14 15:54:00     88]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/14 15:54:00     88]  
[06/14 15:54:00     88]  
[06/14 15:54:00     88]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/14 15:54:00     88]  
[06/14 15:54:00     88] Reset EOS DB
[06/14 15:54:00     88] Ignoring AAE DB Resetting ...
[06/14 15:54:00     88]  Set Options for AAE Based Opt flow 
[06/14 15:54:00     88] *** optDesign -postRoute ***
[06/14 15:54:00     88] DRC Margin: user margin 0.0; extra margin 0
[06/14 15:54:00     88] Setup Target Slack: user slack 0
[06/14 15:54:00     88] Hold Target Slack: user slack 0
[06/14 15:54:00     88] Multi-VT timing optimization disabled based on library information.
[06/14 15:54:00     88] Summary for sequential cells idenfication: 
[06/14 15:54:00     88] Identified SBFF number: 104
[06/14 15:54:00     88] Identified MBFF number: 0
[06/14 15:54:00     88] Not identified SBFF number: 16
[06/14 15:54:00     88] Not identified MBFF number: 0
[06/14 15:54:00     88] Number of sequential cells which are not FFs: 32
[06/14 15:54:00     88] 
[06/14 15:54:00     88] ** INFO : this run is activating 'postRoute' automaton
[06/14 15:54:00     88] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d' for reading.
[06/14 15:54:00     88] The design is extracted. Skipping tQuantus.
[06/14 15:54:00     88] Running CCOpt-PRO on entire clock network
[06/14 15:54:00     88] Net route status summary:
[06/14 15:54:00     88]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:54:00     88]   Non-clock:   172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0)
[06/14 15:54:00     88] (Not counting 2 nets with <2 term connections)
[06/14 15:54:00     88] PRO...
[06/14 15:54:00     88] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/14 15:54:00     88]   Initializing clock structures...
[06/14 15:54:00     88]     Creating own balancer
[06/14 15:54:00     88]     Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/14 15:54:00     88] #spOpts: N=45 
[06/14 15:54:01     88]     Legalizer reserving space for clock trees...
[06/14 15:54:01     88]     Legalizer reserving space for clock trees done.
[06/14 15:54:01     88]     Non-default CCOpt properties:
[06/14 15:54:01     88]     adjacent_rows_legal: 1 (default: false)
[06/14 15:54:01     88]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/14 15:54:01     88]     cell_density is set for at least one key
[06/14 15:54:01     88]     clock_nets_detailed_routed: 1 (default: false)
[06/14 15:54:01     88]     preferred_extra_space is set for at least one key
[06/14 15:54:01     88]     primary_delay_corner: WC_rcworst125.setup (default: )
[06/14 15:54:01     88]     pro_enable_post_commit_delay_update: 0 (default: true)
[06/14 15:54:01     88]     route_route_guide_record: nanorouter_generated /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm globalDetailRoute /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm (default: )
[06/14 15:54:01     88]     route_type is set for at least one key
[06/14 15:54:01     88]     Rebuilding timing graph...
[06/14 15:54:01     88]     Rebuilding timing graph done.
[06/14 15:54:01     88]     No ideal nets found in the clock tree
[06/14 15:54:01     88]     Reconstructing clock tree datastructures...
[06/14 15:54:01     88]       Non-default CCOpt properties:
[06/14 15:54:01     88]       adjacent_rows_legal: 1 (default: false)
[06/14 15:54:01     88]       allow_non_fterm_identical_swaps: 0 (default: true)
[06/14 15:54:01     88]       cell_density is set for at least one key
[06/14 15:54:01     88]       clock_nets_detailed_routed: 1 (default: false)
[06/14 15:54:01     88]       preferred_extra_space is set for at least one key
[06/14 15:54:01     88]       primary_delay_corner: WC_rcworst125.setup (default: )
[06/14 15:54:01     88]       pro_enable_post_commit_delay_update: 0 (default: true)
[06/14 15:54:01     88]       route_route_guide_record: nanorouter_generated /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm globalDetailRoute /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm (default: )
[06/14 15:54:01     88]       route_type is set for at least one key
[06/14 15:54:01     88]       No ideal nets found in the clock tree
[06/14 15:54:01     88]     Reconstructing clock tree datastructures done.
[06/14 15:54:01     88]   Initializing clock structures done.
[06/14 15:54:01     88]   PRO...
[06/14 15:54:01     88]     Invalidating timing
[06/14 15:54:01     88]     PRO active optimizations:
[06/14 15:54:01     88]      - DRV fixing with cell sizing
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Detected clock skew data from CTS
[06/14 15:54:01     88]     Clock DAG stats PRO before bufferablility reset:
[06/14 15:54:01     88]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:01     88]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:01     88]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:01     88]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:01     88]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:01     88]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:01     88]     Clock DAG net violations PRO before bufferablility reset: none
[06/14 15:54:01     88]     Clock DAG transition distribution PRO before bufferablility reset:
[06/14 15:54:01     88]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:01     88]     Resetting previous bufferability status on all nets so that PRO will attempt to fix all clock tree violations.
[06/14 15:54:01     88]     Clock DAG stats PRO initial state:
[06/14 15:54:01     88]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:01     88]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:01     88]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:01     88]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:01     88]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:01     88]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:01     88]     Clock DAG net violations PRO initial state: none
[06/14 15:54:01     88]     Clock DAG transition distribution PRO initial state:
[06/14 15:54:01     88]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:01     88]     Skew group summary PRO initial state:
[06/14 15:54:01     88]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:01     88]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:01     88]     Recomputing CTS skew targets...
[06/14 15:54:01     88]       Resolving skew group constraints...
[06/14 15:54:01     88]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/14 15:54:01     88]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
[06/14 15:54:01     88]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
[06/14 15:54:01     88]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
[06/14 15:54:01     88]       Resolving skew group constraints done.
[06/14 15:54:01     88]     Recomputing CTS skew targets done.
[06/14 15:54:01     88]     Fixing DRVs...
[06/14 15:54:01     88]       Fixing clock tree DRVs: 
[06/14 15:54:01     88]       Fixing clock tree DRVs: .
[06/14 15:54:01     88]       Fixing clock tree DRVs: ..
[06/14 15:54:01     88]       Fixing clock tree DRVs: ...
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% 
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% .
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ..
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ...
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% 
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% .
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ..
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ...
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:54:01     88]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:54:01     88]       CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[06/14 15:54:01     88]       
[06/14 15:54:01     88]       PRO Statistics: Fix DRVs (cell sizing):
[06/14 15:54:01     88]       =======================================
[06/14 15:54:01     88]       
[06/14 15:54:01     88]       Cell changes by Net Type:
[06/14 15:54:01     88]       
[06/14 15:54:01     88]       ------------------------------
[06/14 15:54:01     88]       Net Type    Attempted    Sized
[06/14 15:54:01     88]       ------------------------------
[06/14 15:54:01     88]       top             0          0
[06/14 15:54:01     88]       trunk           0          0
[06/14 15:54:01     88]       leaf            0          0
[06/14 15:54:01     88]       ------------------------------
[06/14 15:54:01     88]       Total       -              0
[06/14 15:54:01     88]       ------------------------------
[06/14 15:54:01     88]       
[06/14 15:54:01     88]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/14 15:54:01     88]       Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[06/14 15:54:01     88]       
[06/14 15:54:01     88]       Clock DAG stats PRO after DRV fixing:
[06/14 15:54:01     88]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:01     88]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:01     88]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:01     88]         sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:01     88]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:01     88]         wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:01     88]       Clock DAG net violations PRO after DRV fixing: none
[06/14 15:54:01     88]       Clock DAG transition distribution PRO after DRV fixing:
[06/14 15:54:01     88]         Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:01     88]       Skew group summary PRO after DRV fixing:
[06/14 15:54:01     88]         skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:01     88]       Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:01     88]     Fixing DRVs done.
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Slew Diagnostics: After DRV fixing
[06/14 15:54:01     88]     ==================================
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Global Causes:
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     -------------------------------------
[06/14 15:54:01     88]     Cause
[06/14 15:54:01     88]     -------------------------------------
[06/14 15:54:01     88]     DRV fixing with buffering is disabled
[06/14 15:54:01     88]     -------------------------------------
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Top 5 overslews:
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     ---------------------------------
[06/14 15:54:01     88]     Overslew    Causes    Driving Pin
[06/14 15:54:01     88]     ---------------------------------
[06/14 15:54:01     88]       (empty table)
[06/14 15:54:01     88]     ---------------------------------
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Slew Diagnostics Counts:
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     -------------------
[06/14 15:54:01     88]     Cause    Occurences
[06/14 15:54:01     88]     -------------------
[06/14 15:54:01     88]       (empty table)
[06/14 15:54:01     88]     -------------------
[06/14 15:54:01     88]     
[06/14 15:54:01     88]     Reconnecting optimized routes...
[06/14 15:54:01     88]     Reconnecting optimized routes done.
[06/14 15:54:01     88]     Set dirty flag on 0 insts, 0 nets
[06/14 15:54:01     88]     Rebuilding timing graph...
[06/14 15:54:01     88]     Rebuilding timing graph done.
[06/14 15:54:01     88]     Clock DAG stats PRO final:
[06/14 15:54:01     88]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:01     88]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:01     88]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:01     88]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:01     88]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:01     88]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:01     88]     Clock DAG net violations PRO final: none
[06/14 15:54:01     88]     Clock DAG transition distribution PRO final:
[06/14 15:54:01     88]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:01     88]     Skew group summary PRO final:
[06/14 15:54:01     88]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:01     88]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:01     88]   PRO done.
[06/14 15:54:01     88] Net route status summary:
[06/14 15:54:01     88]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:54:01     88]   Non-clock:   172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0)
[06/14 15:54:01     88] (Not counting 2 nets with <2 term connections)
[06/14 15:54:01     88] PRO done.
[06/14 15:54:01     88] **INFO: Starting Blocking QThread with 8 CPU
[06/14 15:54:01     88]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/14 15:54:01     88] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:54:01     88] Multithreaded Timing Analysis is initialized with 8 threads
[06/14 15:54:01     88] 
[06/14 15:54:01     88] #################################################################################
[06/14 15:54:01     88] # Design Stage: PostRoute
[06/14 15:54:01     88] # Design Name: TOP
[06/14 15:54:01     88] # Design Mode: 45nm
[06/14 15:54:01     88] # Analysis Mode: MMMC OCV 
[06/14 15:54:01     88] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:01     88] # Signoff Settings: SI Off 
[06/14 15:54:01     88] #################################################################################
[06/14 15:54:01     88] Calculate late delays in OCV mode...
[06/14 15:54:01     88] Calculate early delays in OCV mode...
[06/14 15:54:01     88] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[06/14 15:54:01     88] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:54:01     88] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/14 15:54:01     88] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 172. 
[06/14 15:54:01     88] Total number of fetched objects 173
[06/14 15:54:01     88] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:01     88] End delay calculation. (MEM=136.367 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:01     88] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 136.4M) ***
[06/14 15:54:01     88] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=136.4M)
[06/14 15:54:01     88] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=136.4M ***
[06/14 15:54:01     88]  
_______________________________________________________________________
[06/14 15:54:01     88] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:01     88] Begin IPO call back ...
[06/14 15:54:01     88] End IPO call back ...
[06/14 15:54:01     89] #################################################################################
[06/14 15:54:01     89] # Design Stage: PostRoute
[06/14 15:54:01     89] # Design Name: TOP
[06/14 15:54:01     89] # Design Mode: 45nm
[06/14 15:54:01     89] # Analysis Mode: MMMC OCV 
[06/14 15:54:01     89] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:01     89] # Signoff Settings: SI On 
[06/14 15:54:01     89] #################################################################################
[06/14 15:54:01     89] Setting infinite Tws ...
[06/14 15:54:01     89] First Iteration Infinite Tw... 
[06/14 15:54:01     89] Calculate early delays in OCV mode...
[06/14 15:54:01     89] Calculate late delays in OCV mode...
[06/14 15:54:01     89] Topological Sorting (CPU = 0:00:00.0, MEM = 1889.4M, InitMEM = 1889.4M)
[06/14 15:54:01     89] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:01     89] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:54:01     89] Total number of fetched objects 173
[06/14 15:54:01     89] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:01     89] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:01     89] End delay calculation. (MEM=2291.28 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:01     89] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:01     89] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2291.3M) ***
[06/14 15:54:01     89] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.3M)
[06/14 15:54:01     89] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:01     89] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.3M)
[06/14 15:54:01     89] 
[06/14 15:54:01     89] Executing IPO callback for view pruning ..
[06/14 15:54:01     89] Starting SI iteration 2
[06/14 15:54:01     89] Calculate early delays in OCV mode...
[06/14 15:54:01     89] Calculate late delays in OCV mode...
[06/14 15:54:01     89] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:01     89] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:01     89] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:01     89] Total number of fetched objects 173
[06/14 15:54:01     89] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:01     89] End delay calculation. (MEM=2289.79 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:01     89] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2289.8M) ***
[06/14 15:54:01     89] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:29 mem=2289.8M)
[06/14 15:54:01     89] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.754  |   N/A   |  2.754  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1824.4M, totSessionCpu=0:01:29 **
[06/14 15:54:01     89] Setting latch borrow mode to budget during optimization.
[06/14 15:54:01     89] Glitch fixing enabled
[06/14 15:54:01     89] **INFO: Start fixing DRV (Mem = 1891.15M) ...
[06/14 15:54:01     89] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[06/14 15:54:01     89] **INFO: Start fixing DRV iteration 1 ...
[06/14 15:54:01     89] Begin: GigaOpt DRV Optimization
[06/14 15:54:01     89] Glitch fixing enabled
[06/14 15:54:02     89] Info: 1 net with fixed/cover wires excluded.
[06/14 15:54:02     89] Info: 1 clock net  excluded from IPO operation.
[06/14 15:54:02     89] Summary for sequential cells idenfication: 
[06/14 15:54:02     89] Identified SBFF number: 104
[06/14 15:54:02     89] Identified MBFF number: 0
[06/14 15:54:02     89] Not identified SBFF number: 16
[06/14 15:54:02     89] Not identified MBFF number: 0
[06/14 15:54:02     89] Number of sequential cells which are not FFs: 32
[06/14 15:54:02     89] 
[06/14 15:54:02     89] DRV pessimism of 5.00% is used.
[06/14 15:54:02     89] PhyDesignGrid: maxLocalDensity 0.96
[06/14 15:54:02     89] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=1895.2M
[06/14 15:54:02     89] #spOpts: N=45 mergeVia=F 
[06/14 15:54:02     89] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=1895.2M
[06/14 15:54:02     89] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1895.2M
[06/14 15:54:02     90] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1917.2M
[06/14 15:54:02     90] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1968.3M
[06/14 15:54:02     90] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1968.3M
[06/14 15:54:02     90] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:54:02     90] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:54:03     90] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:03     90] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[06/14 15:54:03     90] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:03     90] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/14 15:54:03     90] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:03     90] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:54:03     90] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.75 |          0|          0|          0|  74.73  |            |           |
[06/14 15:54:03     90] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:54:03     90] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.75 |          0|          0|          0|  74.73  |   0:00:00.0|    2624.7M|
[06/14 15:54:03     90] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:03     90] 
[06/14 15:54:03     90] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2624.7M) ***
[06/14 15:54:03     90] 
[06/14 15:54:03     90] Begin: glitch net info
[06/14 15:54:03     90] glitch slack range: number of glitch nets
[06/14 15:54:03     90] glitch slack < -0.32 : 0
[06/14 15:54:03     90] -0.32 < glitch slack < -0.28 : 0
[06/14 15:54:03     90] -0.28 < glitch slack < -0.24 : 0
[06/14 15:54:03     90] -0.24 < glitch slack < -0.2 : 0
[06/14 15:54:03     90] -0.2 < glitch slack < -0.16 : 0
[06/14 15:54:03     90] -0.16 < glitch slack < -0.12 : 0
[06/14 15:54:03     90] -0.12 < glitch slack < -0.08 : 0
[06/14 15:54:03     90] -0.08 < glitch slack < -0.04 : 0
[06/14 15:54:03     90] -0.04 < glitch slack : 0
[06/14 15:54:03     90] End: glitch net info
[06/14 15:54:03     90] drv optimizer changes nothing and skips refinePlace
[06/14 15:54:03     90] End: GigaOpt DRV Optimization
[06/14 15:54:03     90] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1921.9M, totSessionCpu=0:01:31 **
[06/14 15:54:03     90] *info:
[06/14 15:54:03     90] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1921.92M).
[06/14 15:54:03     90] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=1921.9M)                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.754  |   N/A   |  2.754  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1921.9M, totSessionCpu=0:01:31 **
[06/14 15:54:03     91]   Timing Snapshot: (REF)
[06/14 15:54:03     91]      Weighted WNS: 0.000
[06/14 15:54:03     91]       All  PG WNS: 0.000
[06/14 15:54:03     91]       High PG WNS: 0.000
[06/14 15:54:03     91]       All  PG TNS: 0.000
[06/14 15:54:03     91]       High PG TNS: 0.000
[06/14 15:54:03     91]          Tran DRV: 0
[06/14 15:54:03     91]           Cap DRV: 0
[06/14 15:54:03     91]        Fanout DRV: 0
[06/14 15:54:03     91]            Glitch: 0
[06/14 15:54:03     91] *** Timing Is met
[06/14 15:54:03     91] *** Check timing (0:00:00.0)
[06/14 15:54:03     91] *** Setup timing is met (target slack 0ns)
[06/14 15:54:03     91]   Timing Snapshot: (REF)
[06/14 15:54:03     91]      Weighted WNS: 0.000
[06/14 15:54:03     91]       All  PG WNS: 0.000
[06/14 15:54:03     91]       High PG WNS: 0.000
[06/14 15:54:03     91]       All  PG TNS: 0.000
[06/14 15:54:03     91]       High PG TNS: 0.000
[06/14 15:54:03     91]          Tran DRV: 0
[06/14 15:54:03     91]           Cap DRV: 0
[06/14 15:54:03     91]        Fanout DRV: 0
[06/14 15:54:03     91]            Glitch: 0
[06/14 15:54:03     91]    Category Slack: { [L, 2.754] }
[06/14 15:54:03     91] 
[06/14 15:54:03     91] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] Default Rule : ""
[06/14 15:54:03     91] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[06/14 15:54:03     91] Worst Slack : 214748.365 ns
[06/14 15:54:03     91] Total 0 nets layer assigned (0.0).
[06/14 15:54:03     91] GigaOpt: setting up router preferences
[06/14 15:54:03     91] GigaOpt: 0 nets assigned router directives
[06/14 15:54:03     91] 
[06/14 15:54:03     91] Start Assign Priority Nets ...
[06/14 15:54:03     91] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/14 15:54:03     91] Existing Priority Nets 0 (0.0%)
[06/14 15:54:03     91] Assigned Priority Nets 0 (0.0%)
[06/14 15:54:03     91] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=1912.4M
[06/14 15:54:03     91] Default Rule : ""
[06/14 15:54:03     91] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[06/14 15:54:03     91] Worst Slack : 2.754 ns
[06/14 15:54:03     91] Total 0 nets layer assigned (0.0).
[06/14 15:54:03     91] GigaOpt: setting up router preferences
[06/14 15:54:03     91] GigaOpt: 0 nets assigned router directives
[06/14 15:54:03     91] 
[06/14 15:54:03     91] Start Assign Priority Nets ...
[06/14 15:54:03     91] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/14 15:54:03     91] Existing Priority Nets 0 (0.0%)
[06/14 15:54:03     91] Assigned Priority Nets 0 (0.0%)
[06/14 15:54:03     91] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.754  |   N/A   |  2.754  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1823.9M, totSessionCpu=0:01:31 **
[06/14 15:54:03     91] -routeWithEco false                      # bool, default=false
[06/14 15:54:03     91] -routeWithEco true                       # bool, default=false, user setting
[06/14 15:54:03     91] -routeSelectedNetOnly false              # bool, default=false
[06/14 15:54:03     91] -routeWithTimingDriven true              # bool, default=false, user setting
[06/14 15:54:03     91] -routeWithTimingDriven false             # bool, default=false, user setting
[06/14 15:54:03     91] -routeWithSiDriven false                 # bool, default=false
[06/14 15:54:03     91] 
[06/14 15:54:03     91] globalDetailRoute
[06/14 15:54:03     91] 
[06/14 15:54:03     91] #setNanoRouteMode -routeBottomRoutingLayer 1
[06/14 15:54:03     91] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[06/14 15:54:03     91] #setNanoRouteMode -routeTopRoutingLayer 5
[06/14 15:54:03     91] #setNanoRouteMode -routeWithEco true
[06/14 15:54:03     91] #setNanoRouteMode -routeWithTimingDriven false
[06/14 15:54:03     91] #Start globalDetailRoute on Wed Jun 14 15:54:03 2023
[06/14 15:54:03     91] #
[06/14 15:54:03     91] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_yeZ11z.rcdb.d'. 346 times net's RC data read were performed.
[06/14 15:54:03     91] ### Net info: total nets: 175
[06/14 15:54:03     91] ### Net info: dirty nets: 0
[06/14 15:54:03     91] ### Net info: marked as disconnected nets: 0
[06/14 15:54:03     91] ### Net info: fully routed nets: 173
[06/14 15:54:03     91] ### Net info: trivial (single pin) nets: 0
[06/14 15:54:03     91] ### Net info: unrouted nets: 2
[06/14 15:54:03     91] ### Net info: re-extraction nets: 0
[06/14 15:54:03     91] ### Net info: ignored nets: 0
[06/14 15:54:03     91] ### Net info: skip routing nets: 0
[06/14 15:54:03     91] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[06/14 15:54:03     91] #Loading the last recorded routing design signature
[06/14 15:54:03     91] #No placement changes detected since last routing
[06/14 15:54:03     91] #Using multithreading with 8 threads.
[06/14 15:54:03     91] #Start routing data preparation.
[06/14 15:54:03     91] #Minimum voltage of a net in the design = 0.000.
[06/14 15:54:03     91] #Maximum voltage of a net in the design = 1.100.
[06/14 15:54:03     91] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:54:03     91] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:54:03     91] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:54:03     91] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:54:03     91] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:03     91] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:54:03     91] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:54:03     91] #Regenerating Ggrids automatically.
[06/14 15:54:03     91] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:54:03     91] #Using automatically generated G-grids.
[06/14 15:54:03     91] #Done routing data preparation.
[06/14 15:54:03     91] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.59 (MB), peak = 1389.68 (MB)
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Connectivity extraction summary:
[06/14 15:54:03     91] #Total number of nets = 0.
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Found 0 nets for post-route si or timing fixing.
[06/14 15:54:03     91] #WARNING (NRGR-22) Design is already detail routed.
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Connectivity extraction summary:
[06/14 15:54:03     91] #Total number of nets = 0.
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Cpu time = 00:00:00
[06/14 15:54:03     91] #Elapsed time = 00:00:00
[06/14 15:54:03     91] #Increased memory = 1.00 (MB)
[06/14 15:54:03     91] #Total memory = 1168.59 (MB)
[06/14 15:54:03     91] #Peak memory = 1389.68 (MB)
[06/14 15:54:03     91] #Using multithreading with 8 threads.
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Connectivity extraction summary:
[06/14 15:54:03     91] #Total number of nets = 0.
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #
[06/14 15:54:03     91] #Start Detail Routing..
[06/14 15:54:03     91] #start initial detail routing ...
[06/14 15:54:04     91] #    number of violations = 0
[06/14 15:54:04     91] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.75 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     91] #start 1st optimization iteration ...
[06/14 15:54:04     91] #    number of violations = 0
[06/14 15:54:04     91] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.75 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     91] #Complete Detail Routing.
[06/14 15:54:04     91] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:04     91] #Total wire length = 1505 um.
[06/14 15:54:04     91] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal1 = 31 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal2 = 564 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal3 = 694 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal4 = 202 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:04     91] #Total number of vias = 1225
[06/14 15:54:04     91] #Up-Via Summary (total 1225):
[06/14 15:54:04     91] #           
[06/14 15:54:04     91] #-----------------------
[06/14 15:54:04     91] #  Metal 1          582
[06/14 15:54:04     91] #  Metal 2          549
[06/14 15:54:04     91] #  Metal 3           90
[06/14 15:54:04     91] #  Metal 4            4
[06/14 15:54:04     91] #-----------------------
[06/14 15:54:04     91] #                  1225 
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #Total number of DRC violations = 0
[06/14 15:54:04     91] #Cpu time = 00:00:00
[06/14 15:54:04     91] #Elapsed time = 00:00:00
[06/14 15:54:04     91] #Increased memory = 0.00 (MB)
[06/14 15:54:04     91] #Total memory = 1168.59 (MB)
[06/14 15:54:04     91] #Peak memory = 1389.68 (MB)
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #start routing for process antenna violation fix ...
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #Connectivity extraction summary:
[06/14 15:54:04     91] #Total number of nets = 0.
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.75 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:04     91] #Total wire length = 1505 um.
[06/14 15:54:04     91] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal1 = 31 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal2 = 564 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal3 = 694 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal4 = 202 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:04     91] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:04     91] #Total number of vias = 1225
[06/14 15:54:04     91] #Up-Via Summary (total 1225):
[06/14 15:54:04     91] #           
[06/14 15:54:04     91] #-----------------------
[06/14 15:54:04     91] #  Metal 1          582
[06/14 15:54:04     91] #  Metal 2          549
[06/14 15:54:04     91] #  Metal 3           90
[06/14 15:54:04     91] #  Metal 4            4
[06/14 15:54:04     91] #-----------------------
[06/14 15:54:04     91] #                  1225 
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #Total number of DRC violations = 0
[06/14 15:54:04     91] #Total number of net violated process antenna rule = 0
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #
[06/14 15:54:04     91] #Connectivity extraction summary:
[06/14 15:54:04     91] #Total number of nets = 0.
[06/14 15:54:04     91] #
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Start Post Route wire spreading..
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Connectivity extraction summary:
[06/14 15:54:04     92] #Total number of nets = 0.
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Start data preparation for wire spreading...
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Data preparation is done on Wed Jun 14 15:54:04 2023
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.00 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Start Post Route Wire Spread.
[06/14 15:54:04     92] #Done with 21 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
[06/14 15:54:04     92] #Complete Post Route Wire Spread.
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:04     92] #Total wire length = 1520 um.
[06/14 15:54:04     92] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal1 = 32 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal2 = 567 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal3 = 702 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal4 = 206 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:04     92] #Total number of vias = 1225
[06/14 15:54:04     92] #Up-Via Summary (total 1225):
[06/14 15:54:04     92] #           
[06/14 15:54:04     92] #-----------------------
[06/14 15:54:04     92] #  Metal 1          582
[06/14 15:54:04     92] #  Metal 2          549
[06/14 15:54:04     92] #  Metal 3           90
[06/14 15:54:04     92] #  Metal 4            4
[06/14 15:54:04     92] #-----------------------
[06/14 15:54:04     92] #                  1225 
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.13 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Post Route wire spread is done.
[06/14 15:54:04     92] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:04     92] #Total wire length = 1520 um.
[06/14 15:54:04     92] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal1 = 32 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal2 = 567 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal3 = 702 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal4 = 206 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:04     92] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:04     92] #Total number of vias = 1225
[06/14 15:54:04     92] #Up-Via Summary (total 1225):
[06/14 15:54:04     92] #           
[06/14 15:54:04     92] #-----------------------
[06/14 15:54:04     92] #  Metal 1          582
[06/14 15:54:04     92] #  Metal 2          549
[06/14 15:54:04     92] #  Metal 3           90
[06/14 15:54:04     92] #  Metal 4            4
[06/14 15:54:04     92] #-----------------------
[06/14 15:54:04     92] #                  1225 
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #detailRoute Statistics:
[06/14 15:54:04     92] #Cpu time = 00:00:01
[06/14 15:54:04     92] #Elapsed time = 00:00:01
[06/14 15:54:04     92] #Increased memory = -0.02 (MB)
[06/14 15:54:04     92] #Total memory = 1168.58 (MB)
[06/14 15:54:04     92] #Peak memory = 1389.68 (MB)
[06/14 15:54:04     92] #Updating routing design signature
[06/14 15:54:04     92] #Created 584 library cell signatures
[06/14 15:54:04     92] #Created 175 NETS and 0 SPECIALNETS signatures
[06/14 15:54:04     92] #Created 157 instance signatures
[06/14 15:54:04     92] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.58 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     92] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.59 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #globalDetailRoute statistics:
[06/14 15:54:04     92] #Cpu time = 00:00:01
[06/14 15:54:04     92] #Elapsed time = 00:00:01
[06/14 15:54:04     92] #Increased memory = -3.56 (MB)
[06/14 15:54:04     92] #Total memory = 1164.11 (MB)
[06/14 15:54:04     92] #Peak memory = 1389.68 (MB)
[06/14 15:54:04     92] #Number of warnings = 2
[06/14 15:54:04     92] #Total number of warnings = 27
[06/14 15:54:04     92] #Number of fails = 0
[06/14 15:54:04     92] #Total number of fails = 0
[06/14 15:54:04     92] #Complete globalDetailRoute on Wed Jun 14 15:54:04 2023
[06/14 15:54:04     92] #
[06/14 15:54:04     92] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1821.4M, totSessionCpu=0:01:32 **
[06/14 15:54:04     92] -routeWithEco false                      # bool, default=false
[06/14 15:54:04     92] -routeSelectedNetOnly false              # bool, default=false
[06/14 15:54:04     92] -routeWithTimingDriven true              # bool, default=false, user setting
[06/14 15:54:04     92] -routeWithSiDriven false                 # bool, default=false
[06/14 15:54:04     92] Initializing multi-corner resistance tables ...
[06/14 15:54:04     92] ### Net info: total nets: 175
[06/14 15:54:04     92] ### Net info: dirty nets: 0
[06/14 15:54:04     92] ### Net info: marked as disconnected nets: 0
[06/14 15:54:04     92] ### Net info: fully routed nets: 173
[06/14 15:54:04     92] ### Net info: trivial (single pin) nets: 0
[06/14 15:54:04     92] ### Net info: unrouted nets: 2
[06/14 15:54:04     92] ### Net info: re-extraction nets: 0
[06/14 15:54:04     92] ### Net info: ignored nets: 0
[06/14 15:54:04     92] ### Net info: skip routing nets: 0
[06/14 15:54:04     92] #Start routing data preparation.
[06/14 15:54:04     92] #Minimum voltage of a net in the design = 0.000.
[06/14 15:54:04     92] #Maximum voltage of a net in the design = 1.100.
[06/14 15:54:04     92] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:54:04     92] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:54:04     92] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:54:04     92] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:54:04     92] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:04     92] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:54:04     92] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:54:04     92] #Regenerating Ggrids automatically.
[06/14 15:54:04     92] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:54:04     92] #Using automatically generated G-grids.
[06/14 15:54:04     92] #Done routing data preparation.
[06/14 15:54:04     92] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.59 (MB), peak = 1389.68 (MB)
[06/14 15:54:04     92] #Extract in post route mode
[06/14 15:54:04     92] #
[06/14 15:54:04     92] #Start tQuantus RC extraction...
[06/14 15:54:04     92] #Start building rc corner(s)...
[06/14 15:54:04     92] #Number of RC Corner = 2
[06/14 15:54:04     92] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:04     92] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:04     92] #METAL_1 -> Metal1 (1)
[06/14 15:54:04     92] #METAL_2 -> Metal2 (2)
[06/14 15:54:04     92] #METAL_3 -> Metal3 (3)
[06/14 15:54:04     92] #METAL_4 -> Metal4 (4)
[06/14 15:54:04     92] #METAL_5 -> Metal5 (5)
[06/14 15:54:04     92] #METAL_6 -> Metal6 (6)
[06/14 15:54:04     92] #METAL_7 -> Metal7 (7)
[06/14 15:54:04     92] #METAL_8 -> Metal8 (8)
[06/14 15:54:04     92] #METAL_9 -> Metal9 (9)
[06/14 15:54:04     92] #METAL_10 -> Metal10 (10)
[06/14 15:54:04     92] #METAL_11 -> Metal11 (11)
[06/14 15:54:04     92] # Corner(s) : 
[06/14 15:54:04     92] #rcworst125 [125.00] 
[06/14 15:54:04     92] #rcbest0 [ 0.00]
[06/14 15:54:06     93] # Corner id: 0
[06/14 15:54:06     93] # Layout Scale: 1.000000
[06/14 15:54:06     93] # Has Metal Fill model: yes
[06/14 15:54:06     93] # Temperature was set
[06/14 15:54:06     93] # Temperature : 125.000000
[06/14 15:54:06     93] # Ref. Temp   : 25.000000
[06/14 15:54:06     93] # Corner id: 1
[06/14 15:54:06     93] # Layout Scale: 1.000000
[06/14 15:54:06     93] # Has Metal Fill model: yes
[06/14 15:54:06     93] # Temperature was set
[06/14 15:54:06     93] # Temperature : 0.000000
[06/14 15:54:06     93] # Ref. Temp   : 25.000000
[06/14 15:54:06     93] #total pattern=286 [22, 792]
[06/14 15:54:06     93] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:06     93] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:06     93] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:06     93] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:06     93] #number model r/c [2,1] [22,792] read
[06/14 15:54:06     93] #0 rcmodel(s) requires rebuild
[06/14 15:54:06     93] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1211.88 (MB), peak = 1389.68 (MB)
[06/14 15:54:08     96] #Start building rc corner(s)...
[06/14 15:54:08     96] #Number of RC Corner = 2
[06/14 15:54:08     96] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:08     96] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:08     96] #METAL_1 -> Metal1 (1)
[06/14 15:54:08     96] #METAL_2 -> Metal2 (2)
[06/14 15:54:08     96] #METAL_3 -> Metal3 (3)
[06/14 15:54:08     96] #METAL_4 -> Metal4 (4)
[06/14 15:54:08     96] #METAL_5 -> Metal5 (5)
[06/14 15:54:08     96] #METAL_6 -> Metal6 (6)
[06/14 15:54:08     96] #METAL_7 -> Metal7 (7)
[06/14 15:54:08     96] #METAL_8 -> Metal8 (8)
[06/14 15:54:08     96] #METAL_9 -> Metal9 (9)
[06/14 15:54:08     96] #METAL_10 -> Metal10 (10)
[06/14 15:54:08     96] #METAL_11 -> Metal11 (11)
[06/14 15:54:08     96] # Corner(s) : 
[06/14 15:54:08     96] #rcworst125 [125.00] 
[06/14 15:54:08     96] #rcbest0 [ 0.00]
[06/14 15:54:10     97] # Corner id: 0
[06/14 15:54:10     97] # Layout Scale: 1.000000
[06/14 15:54:10     97] # Has Metal Fill model: yes
[06/14 15:54:10     97] # Temperature was set
[06/14 15:54:10     97] # Temperature : 125.000000
[06/14 15:54:10     97] # Ref. Temp   : 25.000000
[06/14 15:54:10     97] # Corner id: 1
[06/14 15:54:10     97] # Layout Scale: 1.000000
[06/14 15:54:10     97] # Has Metal Fill model: yes
[06/14 15:54:10     97] # Temperature was set
[06/14 15:54:10     97] # Temperature : 0.000000
[06/14 15:54:10     97] # Ref. Temp   : 25.000000
[06/14 15:54:10     97] #total pattern=286 [22, 792]
[06/14 15:54:10     97] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:10     97] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:10     97] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:10     97] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:10     97] #number model r/c [2,1] [22,792] read
[06/14 15:54:10     97] #0 rcmodel(s) requires rebuild
[06/14 15:54:10     97] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1212.22 (MB), peak = 1389.68 (MB)
[06/14 15:54:12    100] #Using multithreading with 8 threads.
[06/14 15:54:12    100] #Length limit = 200 pitches
[06/14 15:54:12    100] #opt mode = 2
[06/14 15:54:12    100] #
[06/14 15:54:12    100] #Connectivity extraction summary:
[06/14 15:54:12    100] #Total number of nets = 0.
[06/14 15:54:12    100] #
[06/14 15:54:12    100] #
[06/14 15:54:12    100] #Extract using 30 x 30 Hboxes
[06/14 15:54:12    100] #Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/14 15:54:12    100] #Process 0 special clock nets for rc extraction
[06/14 15:54:12    100] #0 temporary NDR added
[06/14 15:54:13    100] #Run Statistics for Extraction:
[06/14 15:54:13    100] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/14 15:54:13    100] #   Increased memory =     1.14 (MB), total memory =  1192.75 (MB), peak memory =  1389.68 (MB)
[06/14 15:54:13    100] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.75 (MB), peak = 1389.68 (MB)
[06/14 15:54:13    100] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/14 15:54:13    100] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1272.21 (439), Avg L-Edge Length: 6342.21 (267)
[06/14 15:54:13    100] #Start writing rcdb into /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d
[06/14 15:54:13    100] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/14 15:54:13    100] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.70 (MB), peak = 1389.68 (MB)
[06/14 15:54:13    100] Restoring parasitic data from file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d' ...
[06/14 15:54:13    100] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d' for content verification.
[06/14 15:54:13    100] Reading RCDB with compressed RC data.
[06/14 15:54:13    100] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1847.426M)
[06/14 15:54:13    100] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d' for reading.
[06/14 15:54:13    100] Reading RCDB with compressed RC data.
[06/14 15:54:13    100] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1850.449M)
[06/14 15:54:13    100] #
[06/14 15:54:13    100] #Restore RCDB.
[06/14 15:54:13    100] #
[06/14 15:54:13    100] #Complete tQuantus RC extraction.
[06/14 15:54:13    100] #Cpu time = 00:00:08
[06/14 15:54:13    100] #Elapsed time = 00:00:08
[06/14 15:54:13    100] #Increased memory = 22.13 (MB)
[06/14 15:54:13    100] #Total memory = 1190.72 (MB)
[06/14 15:54:13    100] #Peak memory = 1389.68 (MB)
[06/14 15:54:13    100] #
[06/14 15:54:13    100] #0 inserted nodes are removed
[06/14 15:54:13    100] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1819.4M, totSessionCpu=0:01:40 **
[06/14 15:54:13    100] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:13    100] Begin IPO call back ...
[06/14 15:54:13    100] End IPO call back ...
[06/14 15:54:13    100] #################################################################################
[06/14 15:54:13    100] # Design Stage: PostRoute
[06/14 15:54:13    100] # Design Name: TOP
[06/14 15:54:13    100] # Design Mode: 45nm
[06/14 15:54:13    100] # Analysis Mode: MMMC OCV 
[06/14 15:54:13    100] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:13    100] # Signoff Settings: SI On 
[06/14 15:54:13    100] #################################################################################
[06/14 15:54:13    100] Setting infinite Tws ...
[06/14 15:54:13    100] First Iteration Infinite Tw... 
[06/14 15:54:13    100] Calculate early delays in OCV mode...
[06/14 15:54:13    100] Calculate late delays in OCV mode...
[06/14 15:54:13    100] Topological Sorting (CPU = 0:00:00.0, MEM = 1873.7M, InitMEM = 1873.7M)
[06/14 15:54:13    100] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:13    100] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d' for reading.
[06/14 15:54:13    100] Reading RCDB with compressed RC data.
[06/14 15:54:13    100] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1891.9M)
[06/14 15:54:13    100] AAE_INFO: 8 threads acquired from CTE.
[06/14 15:54:13    100] Total number of fetched objects 173
[06/14 15:54:13    100] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:13    100] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:13    100] End delay calculation. (MEM=2357.89 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:13    100] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:13    100] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2357.9M) ***
[06/14 15:54:13    101] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2357.9M)
[06/14 15:54:13    101] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:13    101] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2357.9M)
[06/14 15:54:13    101] Starting SI iteration 2
[06/14 15:54:13    101] Calculate early delays in OCV mode...
[06/14 15:54:13    101] Calculate late delays in OCV mode...
[06/14 15:54:13    101] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:13    101] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:13    101] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:13    101] Total number of fetched objects 173
[06/14 15:54:13    101] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:13    101] End delay calculation. (MEM=2365.94 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:13    101] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2365.9M) ***
[06/14 15:54:13    101] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:41 mem=2365.9M)
[06/14 15:54:13    101] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1881.4M, totSessionCpu=0:01:41 **
[06/14 15:54:13    101] Running setup recovery post routing.
[06/14 15:54:13    101] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1881.4M, totSessionCpu=0:01:41 **
[06/14 15:54:13    101]   Timing Snapshot: (TGT)
[06/14 15:54:13    101]      Weighted WNS: 0.000
[06/14 15:54:13    101]       All  PG WNS: 0.000
[06/14 15:54:13    101]       High PG WNS: 0.000
[06/14 15:54:13    101]       All  PG TNS: 0.000
[06/14 15:54:13    101]       High PG TNS: 0.000
[06/14 15:54:13    101]          Tran DRV: 0
[06/14 15:54:13    101]           Cap DRV: 0
[06/14 15:54:13    101]        Fanout DRV: 0
[06/14 15:54:13    101]            Glitch: 0
[06/14 15:54:13    101]    Category Slack: { [L, 2.756] }
[06/14 15:54:13    101] 
[06/14 15:54:13    101] Checking setup slack degradation ...
[06/14 15:54:13    101] 
[06/14 15:54:13    101] Recovery Manager:
[06/14 15:54:13    101]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[06/14 15:54:13    101]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[06/14 15:54:13    101]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[06/14 15:54:13    101]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[06/14 15:54:13    101] 
[06/14 15:54:13    101] Checking DRV degradation...
[06/14 15:54:13    101] 
[06/14 15:54:13    101] Recovery Manager:
[06/14 15:54:13    101]     Tran DRV degradation : 0 (0 -> 0)
[06/14 15:54:13    101]      Cap DRV degradation : 0 (0 -> 0)
[06/14 15:54:13    101]   Fanout DRV degradation : 0 (0 -> 0)
[06/14 15:54:13    101]       Glitch degradation : 0 (0 -> 0)
[06/14 15:54:13    101]   DRV Recovery (Margin: 20) - Skip
[06/14 15:54:13    101] 
[06/14 15:54:13    101] **INFO: Skipping Lef-safe DRV recovery as drv did not degrade beyond margin (20)
[06/14 15:54:13    101] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1881.45M, totSessionCpu=0:01:41 .
[06/14 15:54:13    101] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1881.4M, totSessionCpu=0:01:41 **
[06/14 15:54:13    101] 
[06/14 15:54:13    101] Latch borrow mode reset to max_borrow
[06/14 15:54:13    101] Reported timing to dir ./timingReports
[06/14 15:54:13    101] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1881.4M, totSessionCpu=0:01:41 **
[06/14 15:54:13    101] Begin: glitch net info
[06/14 15:54:13    101] glitch slack range: number of glitch nets
[06/14 15:54:13    101] glitch slack < -0.32 : 0
[06/14 15:54:13    101] -0.32 < glitch slack < -0.28 : 0
[06/14 15:54:13    101] -0.28 < glitch slack < -0.24 : 0
[06/14 15:54:13    101] -0.24 < glitch slack < -0.2 : 0
[06/14 15:54:13    101] -0.2 < glitch slack < -0.16 : 0
[06/14 15:54:13    101] -0.16 < glitch slack < -0.12 : 0
[06/14 15:54:13    101] -0.12 < glitch slack < -0.08 : 0
[06/14 15:54:13    101] -0.08 < glitch slack < -0.04 : 0
[06/14 15:54:13    101] -0.04 < glitch slack : 0
[06/14 15:54:13    101] End: glitch net info
[06/14 15:54:13    101] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1883.4M, totSessionCpu=0:01:41 **
[06/14 15:54:13    101]  ReSet Options after AAE Based Opt flow 
[06/14 15:54:13    101] *** Finished optDesign ***
[06/14 15:54:13    101] 
[06/14 15:54:13    101] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.7 real=0:00:13.9)
[06/14 15:54:13    101] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:13    101] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.2 real=0:00:08.4)
[06/14 15:54:13    101] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[06/14 15:54:13    101] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.9)
[06/14 15:54:13    101] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[06/14 15:54:13    101] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:13    101] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[06/14 15:54:13    101] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[06/14 15:54:13    101] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[06/14 15:54:13    101] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:13    101] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:13    101] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:13    101] Info: pop threads available for lower-level modules during optimization.
[06/14 15:54:13    101] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/14 15:54:13    101] <CMD> setAnalysisMode -checkType hold
[06/14 15:54:13    101] <CMD> setAnalysisMode -checkType setup
[06/14 15:54:13    101] <CMD> optDesign -postRoute
[06/14 15:54:13    101] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 15:54:13    101] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/14 15:54:13    101] #spOpts: N=45 mergeVia=F 
[06/14 15:54:13    101] Core basic site is CoreSite
[06/14 15:54:13    101] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:54:14    101] #spOpts: N=45 mergeVia=F 
[06/14 15:54:14    101] GigaOpt running with 8 threads.
[06/14 15:54:14    101] Info: 8 threads available for lower-level modules during optimization.
[06/14 15:54:14    101] #spOpts: N=45 mergeVia=F 
[06/14 15:54:14    101] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/14 15:54:14    101] 	Cell BUFX2, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell FSWNX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell FSWX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell HSWDNX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell HSWDX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell HSWNX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell HSWX1, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell ISOHLDX1_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell ISOHX1_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell ISOLX1_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell ISONLX1_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSHLX1_FROM, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSLHX1_FROM, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSLHX1_TO, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
[06/14 15:54:14    101] 	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
[06/14 15:54:14    101] 	...
[06/14 15:54:14    101] 	Reporting only the 20 first cells found...
[06/14 15:54:14    101] .
[06/14 15:54:14    101] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:54:14    101] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:54:14    102] Effort level <high> specified for reg2reg path_group
[06/14 15:54:14    102] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1835.3M, totSessionCpu=0:01:42 **
[06/14 15:54:14    102] #Created 584 library cell signatures
[06/14 15:54:14    102] #Created 175 NETS and 0 SPECIALNETS signatures
[06/14 15:54:14    102] #Created 157 instance signatures
[06/14 15:54:14    102] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.73 (MB), peak = 1389.68 (MB)
[06/14 15:54:14    102] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.75 (MB), peak = 1389.68 (MB)
[06/14 15:54:14    102] #spOpts: N=45 
[06/14 15:54:14    102] Begin checking placement ... (start mem=1839.3M, init mem=1839.2M)
[06/14 15:54:14    102] *info: Placed = 157           
[06/14 15:54:14    102] *info: Unplaced = 0           
[06/14 15:54:14    102] Placement Density:74.73%(281/376)
[06/14 15:54:14    102] Placement Density (including fixed std cells):74.73%(281/376)
[06/14 15:54:14    102] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1839.2M)
[06/14 15:54:14    102]  Initial DC engine is -> aae
[06/14 15:54:14    102]  
[06/14 15:54:14    102]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/14 15:54:14    102]  
[06/14 15:54:14    102]  
[06/14 15:54:14    102]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/14 15:54:14    102]  
[06/14 15:54:14    102] Reset EOS DB
[06/14 15:54:14    102] Ignoring AAE DB Resetting ...
[06/14 15:54:14    102]  Set Options for AAE Based Opt flow 
[06/14 15:54:14    102] *** optDesign -postRoute ***
[06/14 15:54:14    102] DRC Margin: user margin 0.0; extra margin 0
[06/14 15:54:14    102] Setup Target Slack: user slack 0
[06/14 15:54:14    102] Hold Target Slack: user slack 0
[06/14 15:54:14    102] Multi-VT timing optimization disabled based on library information.
[06/14 15:54:14    102] Summary for sequential cells idenfication: 
[06/14 15:54:14    102] Identified SBFF number: 104
[06/14 15:54:14    102] Identified MBFF number: 0
[06/14 15:54:14    102] Not identified SBFF number: 16
[06/14 15:54:14    102] Not identified MBFF number: 0
[06/14 15:54:14    102] Number of sequential cells which are not FFs: 32
[06/14 15:54:14    102] 
[06/14 15:54:14    102] ** INFO : this run is activating 'postRoute' automaton
[06/14 15:54:14    102] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d' for reading.
[06/14 15:54:14    102] The design is extracted. Skipping tQuantus.
[06/14 15:54:14    102] Running CCOpt-PRO on entire clock network
[06/14 15:54:14    102] Net route status summary:
[06/14 15:54:14    102]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:54:14    102]   Non-clock:   172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0)
[06/14 15:54:14    102] (Not counting 2 nets with <2 term connections)
[06/14 15:54:14    102] PRO...
[06/14 15:54:14    102] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/14 15:54:14    102]   Initializing clock structures...
[06/14 15:54:14    102]     Creating own balancer
[06/14 15:54:14    102]     Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/14 15:54:14    102] #spOpts: N=45 
[06/14 15:54:14    102]     Legalizer reserving space for clock trees...
[06/14 15:54:14    102]     Legalizer reserving space for clock trees done.
[06/14 15:54:14    102]     Non-default CCOpt properties:
[06/14 15:54:14    102]     adjacent_rows_legal: 1 (default: false)
[06/14 15:54:14    102]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/14 15:54:14    102]     cell_density is set for at least one key
[06/14 15:54:14    102]     clock_nets_detailed_routed: 1 (default: false)
[06/14 15:54:14    102]     preferred_extra_space is set for at least one key
[06/14 15:54:14    102]     primary_delay_corner: WC_rcworst125.setup (default: )
[06/14 15:54:14    102]     pro_enable_post_commit_delay_update: 0 (default: true)
[06/14 15:54:14    102]     route_route_guide_record: nanorouter_generated /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm globalDetailRoute /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm (default: )
[06/14 15:54:14    102]     route_type is set for at least one key
[06/14 15:54:14    102]     Rebuilding timing graph...
[06/14 15:54:14    102]     Rebuilding timing graph done.
[06/14 15:54:14    102]     No ideal nets found in the clock tree
[06/14 15:54:14    102]     Reconstructing clock tree datastructures...
[06/14 15:54:14    102]       Non-default CCOpt properties:
[06/14 15:54:14    102]       adjacent_rows_legal: 1 (default: false)
[06/14 15:54:14    102]       allow_non_fterm_identical_swaps: 0 (default: true)
[06/14 15:54:14    102]       cell_density is set for at least one key
[06/14 15:54:14    102]       clock_nets_detailed_routed: 1 (default: false)
[06/14 15:54:14    102]       preferred_extra_space is set for at least one key
[06/14 15:54:14    102]       primary_delay_corner: WC_rcworst125.setup (default: )
[06/14 15:54:14    102]       pro_enable_post_commit_delay_update: 0 (default: true)
[06/14 15:54:14    102]       route_route_guide_record: nanorouter_generated /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm globalDetailRoute /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.rgf3A61Pm (default: )
[06/14 15:54:14    102]       route_type is set for at least one key
[06/14 15:54:14    102]       No ideal nets found in the clock tree
[06/14 15:54:14    102]     Reconstructing clock tree datastructures done.
[06/14 15:54:14    102]   Initializing clock structures done.
[06/14 15:54:14    102]   PRO...
[06/14 15:54:14    102]     Invalidating timing
[06/14 15:54:14    102]     PRO active optimizations:
[06/14 15:54:14    102]      - DRV fixing with cell sizing
[06/14 15:54:14    102]     
[06/14 15:54:14    102]     Detected clock skew data from CTS
[06/14 15:54:14    102]     Clock DAG stats PRO before bufferablility reset:
[06/14 15:54:14    102]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:14    102]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:14    102]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:14    102]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:14    102]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:14    102]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:14    102]     Clock DAG net violations PRO before bufferablility reset: none
[06/14 15:54:14    102]     Clock DAG transition distribution PRO before bufferablility reset:
[06/14 15:54:14    102]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:14    102]     Resetting previous bufferability status on all nets so that PRO will attempt to fix all clock tree violations.
[06/14 15:54:14    102]     Clock DAG stats PRO initial state:
[06/14 15:54:14    102]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:14    102]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:14    102]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:14    102]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:14    102]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:14    102]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:14    102]     Clock DAG net violations PRO initial state: none
[06/14 15:54:14    102]     Clock DAG transition distribution PRO initial state:
[06/14 15:54:14    102]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:14    102]     Skew group summary PRO initial state:
[06/14 15:54:14    102]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:14    102]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:14    102]     Recomputing CTS skew targets...
[06/14 15:54:14    102]       Resolving skew group constraints...
[06/14 15:54:14    102]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/14 15:54:15    102]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
[06/14 15:54:15    102]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
[06/14 15:54:15    102]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
[06/14 15:54:15    102]       Resolving skew group constraints done.
[06/14 15:54:15    102]     Recomputing CTS skew targets done.
[06/14 15:54:15    102]     Fixing DRVs...
[06/14 15:54:15    102]       Fixing clock tree DRVs: 
[06/14 15:54:15    102]       Fixing clock tree DRVs: .
[06/14 15:54:15    102]       Fixing clock tree DRVs: ..
[06/14 15:54:15    102]       Fixing clock tree DRVs: ...
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% 
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% .
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ..
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ...
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% 
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% .
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ..
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ...
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[06/14 15:54:15    102]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[06/14 15:54:15    102]       CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[06/14 15:54:15    102]       
[06/14 15:54:15    102]       PRO Statistics: Fix DRVs (cell sizing):
[06/14 15:54:15    102]       =======================================
[06/14 15:54:15    102]       
[06/14 15:54:15    102]       Cell changes by Net Type:
[06/14 15:54:15    102]       
[06/14 15:54:15    102]       ------------------------------
[06/14 15:54:15    102]       Net Type    Attempted    Sized
[06/14 15:54:15    102]       ------------------------------
[06/14 15:54:15    102]       top             0          0
[06/14 15:54:15    102]       trunk           0          0
[06/14 15:54:15    102]       leaf            0          0
[06/14 15:54:15    102]       ------------------------------
[06/14 15:54:15    102]       Total       -              0
[06/14 15:54:15    102]       ------------------------------
[06/14 15:54:15    102]       
[06/14 15:54:15    102]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/14 15:54:15    102]       Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[06/14 15:54:15    102]       
[06/14 15:54:15    102]       Clock DAG stats PRO after DRV fixing:
[06/14 15:54:15    102]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:15    102]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:15    102]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:15    102]         sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:15    102]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:15    102]         wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:15    102]       Clock DAG net violations PRO after DRV fixing: none
[06/14 15:54:15    102]       Clock DAG transition distribution PRO after DRV fixing:
[06/14 15:54:15    102]         Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:15    102]       Skew group summary PRO after DRV fixing:
[06/14 15:54:15    102]         skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:15    102]       Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:15    102]     Fixing DRVs done.
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     Slew Diagnostics: After DRV fixing
[06/14 15:54:15    102]     ==================================
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     Global Causes:
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     -------------------------------------
[06/14 15:54:15    102]     Cause
[06/14 15:54:15    102]     -------------------------------------
[06/14 15:54:15    102]     DRV fixing with buffering is disabled
[06/14 15:54:15    102]     -------------------------------------
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     Top 5 overslews:
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     ---------------------------------
[06/14 15:54:15    102]     Overslew    Causes    Driving Pin
[06/14 15:54:15    102]     ---------------------------------
[06/14 15:54:15    102]       (empty table)
[06/14 15:54:15    102]     ---------------------------------
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     Slew Diagnostics Counts:
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     -------------------
[06/14 15:54:15    102]     Cause    Occurences
[06/14 15:54:15    102]     -------------------
[06/14 15:54:15    102]       (empty table)
[06/14 15:54:15    102]     -------------------
[06/14 15:54:15    102]     
[06/14 15:54:15    102]     Reconnecting optimized routes...
[06/14 15:54:15    102]     Reconnecting optimized routes done.
[06/14 15:54:15    102]     Set dirty flag on 0 insts, 0 nets
[06/14 15:54:15    102]     Rebuilding timing graph...
[06/14 15:54:15    102]     Rebuilding timing graph done.
[06/14 15:54:15    102]     Clock DAG stats PRO final:
[06/14 15:54:15    102]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/14 15:54:15    102]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/14 15:54:15    102]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/14 15:54:15    102]       sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/14 15:54:15    102]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[06/14 15:54:15    102]       wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
[06/14 15:54:15    102]     Clock DAG net violations PRO final: none
[06/14 15:54:15    102]     Clock DAG transition distribution PRO final:
[06/14 15:54:15    102]       Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
[06/14 15:54:15    102]     Skew group summary PRO final:
[06/14 15:54:15    102]       skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/14 15:54:15    102]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[06/14 15:54:15    102]   PRO done.
[06/14 15:54:15    102] Net route status summary:
[06/14 15:54:15    102]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[06/14 15:54:15    102]   Non-clock:   172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0)
[06/14 15:54:15    102] (Not counting 2 nets with <2 term connections)
[06/14 15:54:15    102] PRO done.
[06/14 15:54:15    102] **INFO: Starting Blocking QThread with 8 CPU
[06/14 15:54:15    102]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/14 15:54:15    102] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:54:15    102] Multithreaded Timing Analysis is initialized with 8 threads
[06/14 15:54:15    102] 
[06/14 15:54:15    102] #################################################################################
[06/14 15:54:15    102] # Design Stage: PostRoute
[06/14 15:54:15    102] # Design Name: TOP
[06/14 15:54:15    102] # Design Mode: 45nm
[06/14 15:54:15    102] # Analysis Mode: MMMC OCV 
[06/14 15:54:15    102] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:15    102] # Signoff Settings: SI Off 
[06/14 15:54:15    102] #################################################################################
[06/14 15:54:15    102] Calculate late delays in OCV mode...
[06/14 15:54:15    102] Calculate early delays in OCV mode...
[06/14 15:54:15    102] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[06/14 15:54:15    102] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:54:15    102] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/14 15:54:15    102] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 172. 
[06/14 15:54:15    102] Total number of fetched objects 173
[06/14 15:54:15    102] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:15    102] End delay calculation. (MEM=133.469 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:15    102] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 133.5M) ***
[06/14 15:54:15    102] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=133.5M)
[06/14 15:54:15    102] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=133.5M ***
[06/14 15:54:15    102]  
_______________________________________________________________________
[06/14 15:54:15    102] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:15    102] Begin IPO call back ...
[06/14 15:54:15    102] End IPO call back ...
[06/14 15:54:15    102] #################################################################################
[06/14 15:54:15    102] # Design Stage: PostRoute
[06/14 15:54:15    102] # Design Name: TOP
[06/14 15:54:15    102] # Design Mode: 45nm
[06/14 15:54:15    102] # Analysis Mode: MMMC OCV 
[06/14 15:54:15    102] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:15    102] # Signoff Settings: SI On 
[06/14 15:54:15    102] #################################################################################
[06/14 15:54:15    102] Setting infinite Tws ...
[06/14 15:54:15    102] First Iteration Infinite Tw... 
[06/14 15:54:15    102] Calculate early delays in OCV mode...
[06/14 15:54:15    102] Calculate late delays in OCV mode...
[06/14 15:54:15    102] Topological Sorting (CPU = 0:00:00.0, MEM = 1902.5M, InitMEM = 1902.5M)
[06/14 15:54:15    102] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:15    102] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:54:15    102] Total number of fetched objects 173
[06/14 15:54:15    102] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:15    102] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:15    102] End delay calculation. (MEM=2302.34 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:15    102] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:15    102] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2302.3M) ***
[06/14 15:54:15    102] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2302.3M)
[06/14 15:54:15    102] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:15    102] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2302.3M)
[06/14 15:54:15    102] 
[06/14 15:54:15    102] Executing IPO callback for view pruning ..
[06/14 15:54:15    102] Starting SI iteration 2
[06/14 15:54:15    103] Calculate early delays in OCV mode...
[06/14 15:54:15    103] Calculate late delays in OCV mode...
[06/14 15:54:15    103] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:15    103] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:15    103] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:15    103] Total number of fetched objects 173
[06/14 15:54:15    103] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:15    103] End delay calculation. (MEM=2302.38 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:15    103] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2302.4M) ***
[06/14 15:54:15    103] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:43 mem=2302.4M)
[06/14 15:54:15    103] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1826.9M, totSessionCpu=0:01:43 **
[06/14 15:54:15    103] Setting latch borrow mode to budget during optimization.
[06/14 15:54:15    103] Glitch fixing enabled
[06/14 15:54:15    103] **INFO: Start fixing DRV (Mem = 1893.69M) ...
[06/14 15:54:15    103] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[06/14 15:54:15    103] **INFO: Start fixing DRV iteration 1 ...
[06/14 15:54:15    103] Begin: GigaOpt DRV Optimization
[06/14 15:54:15    103] Glitch fixing enabled
[06/14 15:54:15    103] Info: 1 net with fixed/cover wires excluded.
[06/14 15:54:15    103] Info: 1 clock net  excluded from IPO operation.
[06/14 15:54:15    103] Summary for sequential cells idenfication: 
[06/14 15:54:15    103] Identified SBFF number: 104
[06/14 15:54:15    103] Identified MBFF number: 0
[06/14 15:54:15    103] Not identified SBFF number: 16
[06/14 15:54:15    103] Not identified MBFF number: 0
[06/14 15:54:15    103] Number of sequential cells which are not FFs: 32
[06/14 15:54:15    103] 
[06/14 15:54:15    103] DRV pessimism of 5.00% is used.
[06/14 15:54:15    103] PhyDesignGrid: maxLocalDensity 0.96
[06/14 15:54:15    103] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=1897.7M
[06/14 15:54:15    103] #spOpts: N=45 mergeVia=F 
[06/14 15:54:15    103] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=1897.7M
[06/14 15:54:16    103] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=1897.7M
[06/14 15:54:16    103] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=1925.7M
[06/14 15:54:16    104] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2001.8M
[06/14 15:54:16    104] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2001.8M
[06/14 15:54:16    104] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[06/14 15:54:16    104] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/14 15:54:17    104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:17    104] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[06/14 15:54:17    104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:17    104] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/14 15:54:17    104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:17    104] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:54:17    104] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.76 |          0|          0|          0|  74.73  |            |           |
[06/14 15:54:17    104] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 15:54:17    104] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.76 |          0|          0|          0|  74.73  |   0:00:00.0|    2677.3M|
[06/14 15:54:17    104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 15:54:17    104] 
[06/14 15:54:17    104] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2677.3M) ***
[06/14 15:54:17    104] 
[06/14 15:54:17    104] Begin: glitch net info
[06/14 15:54:17    104] glitch slack range: number of glitch nets
[06/14 15:54:17    104] glitch slack < -0.32 : 0
[06/14 15:54:17    104] -0.32 < glitch slack < -0.28 : 0
[06/14 15:54:17    104] -0.28 < glitch slack < -0.24 : 0
[06/14 15:54:17    104] -0.24 < glitch slack < -0.2 : 0
[06/14 15:54:17    104] -0.2 < glitch slack < -0.16 : 0
[06/14 15:54:17    104] -0.16 < glitch slack < -0.12 : 0
[06/14 15:54:17    104] -0.12 < glitch slack < -0.08 : 0
[06/14 15:54:17    104] -0.08 < glitch slack < -0.04 : 0
[06/14 15:54:17    104] -0.04 < glitch slack : 0
[06/14 15:54:17    104] End: glitch net info
[06/14 15:54:17    104] drv optimizer changes nothing and skips refinePlace
[06/14 15:54:17    104] End: GigaOpt DRV Optimization
[06/14 15:54:17    104] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1957.5M, totSessionCpu=0:01:45 **
[06/14 15:54:17    104] *info:
[06/14 15:54:17    104] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1957.49M).
[06/14 15:54:17    104] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=1957.5M)                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1957.5M, totSessionCpu=0:01:45 **
[06/14 15:54:17    104]   Timing Snapshot: (REF)
[06/14 15:54:17    104]      Weighted WNS: 0.000
[06/14 15:54:17    104]       All  PG WNS: 0.000
[06/14 15:54:17    104]       High PG WNS: 0.000
[06/14 15:54:17    104]       All  PG TNS: 0.000
[06/14 15:54:17    104]       High PG TNS: 0.000
[06/14 15:54:17    104]          Tran DRV: 0
[06/14 15:54:17    104]           Cap DRV: 0
[06/14 15:54:17    104]        Fanout DRV: 0
[06/14 15:54:17    104]            Glitch: 0
[06/14 15:54:17    104] *** Timing Is met
[06/14 15:54:17    104] *** Check timing (0:00:00.0)
[06/14 15:54:17    104] *** Setup timing is met (target slack 0ns)
[06/14 15:54:17    104]   Timing Snapshot: (REF)
[06/14 15:54:17    104]      Weighted WNS: 0.000
[06/14 15:54:17    104]       All  PG WNS: 0.000
[06/14 15:54:17    104]       High PG WNS: 0.000
[06/14 15:54:17    104]       All  PG TNS: 0.000
[06/14 15:54:17    104]       High PG TNS: 0.000
[06/14 15:54:17    104]          Tran DRV: 0
[06/14 15:54:17    104]           Cap DRV: 0
[06/14 15:54:17    104]        Fanout DRV: 0
[06/14 15:54:17    104]            Glitch: 0
[06/14 15:54:17    104]    Category Slack: { [L, 2.756] }
[06/14 15:54:17    104] 
[06/14 15:54:17    104] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] Default Rule : ""
[06/14 15:54:17    104] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[06/14 15:54:17    104] Worst Slack : 214748.365 ns
[06/14 15:54:17    104] Total 0 nets layer assigned (0.0).
[06/14 15:54:17    104] GigaOpt: setting up router preferences
[06/14 15:54:17    104] GigaOpt: 0 nets assigned router directives
[06/14 15:54:17    104] 
[06/14 15:54:17    104] Start Assign Priority Nets ...
[06/14 15:54:17    104] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/14 15:54:17    104] Existing Priority Nets 0 (0.0%)
[06/14 15:54:17    104] Assigned Priority Nets 0 (0.0%)
[06/14 15:54:17    104] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1948.0M
[06/14 15:54:17    104] Default Rule : ""
[06/14 15:54:17    104] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[06/14 15:54:17    104] Worst Slack : 2.756 ns
[06/14 15:54:17    104] Total 0 nets layer assigned (0.0).
[06/14 15:54:17    104] GigaOpt: setting up router preferences
[06/14 15:54:17    104] GigaOpt: 0 nets assigned router directives
[06/14 15:54:17    104] 
[06/14 15:54:17    104] Start Assign Priority Nets ...
[06/14 15:54:17    104] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/14 15:54:17    104] Existing Priority Nets 0 (0.0%)
[06/14 15:54:17    104] Assigned Priority Nets 0 (0.0%)
[06/14 15:54:17    104] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1859.7M, totSessionCpu=0:01:45 **
[06/14 15:54:17    104] -routeWithEco false                      # bool, default=false
[06/14 15:54:17    104] -routeWithEco true                       # bool, default=false, user setting
[06/14 15:54:17    104] -routeSelectedNetOnly false              # bool, default=false
[06/14 15:54:17    104] -routeWithTimingDriven true              # bool, default=false, user setting
[06/14 15:54:17    104] -routeWithTimingDriven false             # bool, default=false, user setting
[06/14 15:54:17    104] -routeWithSiDriven false                 # bool, default=false
[06/14 15:54:17    104] 
[06/14 15:54:17    104] globalDetailRoute
[06/14 15:54:17    104] 
[06/14 15:54:17    104] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[06/14 15:54:17    104] #setNanoRouteMode -routeBottomRoutingLayer 1
[06/14 15:54:17    104] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[06/14 15:54:17    104] #setNanoRouteMode -routeTopRoutingLayer 5
[06/14 15:54:17    104] #setNanoRouteMode -routeWithEco true
[06/14 15:54:17    104] #setNanoRouteMode -routeWithTimingDriven false
[06/14 15:54:17    104] #Start globalDetailRoute on Wed Jun 14 15:54:17 2023
[06/14 15:54:17    104] #
[06/14 15:54:17    104] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_Z31yTL.rcdb.d'. 173 times net's RC data read were performed.
[06/14 15:54:17    104] ### Net info: total nets: 175
[06/14 15:54:17    104] ### Net info: dirty nets: 0
[06/14 15:54:17    104] ### Net info: marked as disconnected nets: 0
[06/14 15:54:17    104] ### Net info: fully routed nets: 173
[06/14 15:54:17    104] ### Net info: trivial (single pin) nets: 0
[06/14 15:54:17    104] ### Net info: unrouted nets: 2
[06/14 15:54:17    104] ### Net info: re-extraction nets: 0
[06/14 15:54:17    104] ### Net info: ignored nets: 0
[06/14 15:54:17    104] ### Net info: skip routing nets: 0
[06/14 15:54:17    104] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[06/14 15:54:17    104] #Loading the last recorded routing design signature
[06/14 15:54:17    104] #No placement changes detected since last routing
[06/14 15:54:17    104] #Using multithreading with 8 threads.
[06/14 15:54:17    104] #Start routing data preparation.
[06/14 15:54:17    104] #Minimum voltage of a net in the design = 0.000.
[06/14 15:54:17    104] #Maximum voltage of a net in the design = 1.100.
[06/14 15:54:17    104] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:54:17    104] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:54:17    104] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:54:17    104] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:54:17    104] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:17    104] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:54:17    104] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:54:17    104] #Regenerating Ggrids automatically.
[06/14 15:54:17    104] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:54:17    104] #Using automatically generated G-grids.
[06/14 15:54:17    104] #Done routing data preparation.
[06/14 15:54:17    104] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.93 (MB), peak = 1389.68 (MB)
[06/14 15:54:17    104] #
[06/14 15:54:17    104] #Connectivity extraction summary:
[06/14 15:54:17    104] #Total number of nets = 0.
[06/14 15:54:17    104] #
[06/14 15:54:17    104] #Found 0 nets for post-route si or timing fixing.
[06/14 15:54:17    104] #WARNING (NRGR-22) Design is already detail routed.
[06/14 15:54:17    104] #
[06/14 15:54:17    104] #Connectivity extraction summary:
[06/14 15:54:17    104] #Total number of nets = 0.
[06/14 15:54:17    104] #
[06/14 15:54:17    104] #Cpu time = 00:00:00
[06/14 15:54:17    104] #Elapsed time = 00:00:00
[06/14 15:54:17    104] #Increased memory = 1.00 (MB)
[06/14 15:54:17    104] #Total memory = 1180.93 (MB)
[06/14 15:54:17    104] #Peak memory = 1389.68 (MB)
[06/14 15:54:17    104] #Using multithreading with 8 threads.
[06/14 15:54:17    104] #
[06/14 15:54:17    104] #Connectivity extraction summary:
[06/14 15:54:17    104] #Total number of nets = 0.
[06/14 15:54:17    104] #
[06/14 15:54:17    105] #
[06/14 15:54:17    105] #Start Detail Routing..
[06/14 15:54:17    105] #start initial detail routing ...
[06/14 15:54:17    105] #    number of violations = 0
[06/14 15:54:17    105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.09 (MB), peak = 1389.68 (MB)
[06/14 15:54:17    105] #start 1st optimization iteration ...
[06/14 15:54:17    105] #    number of violations = 0
[06/14 15:54:17    105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.09 (MB), peak = 1389.68 (MB)
[06/14 15:54:17    105] #Complete Detail Routing.
[06/14 15:54:17    105] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:17    105] #Total wire length = 1520 um.
[06/14 15:54:17    105] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal1 = 32 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal2 = 567 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal3 = 702 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal4 = 206 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:17    105] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:17    105] #Total number of vias = 1225
[06/14 15:54:17    105] #Up-Via Summary (total 1225):
[06/14 15:54:17    105] #           
[06/14 15:54:17    105] #-----------------------
[06/14 15:54:17    105] #  Metal 1          582
[06/14 15:54:17    105] #  Metal 2          549
[06/14 15:54:17    105] #  Metal 3           90
[06/14 15:54:17    105] #  Metal 4            4
[06/14 15:54:17    105] #-----------------------
[06/14 15:54:17    105] #                  1225 
[06/14 15:54:17    105] #
[06/14 15:54:17    105] #Total number of DRC violations = 0
[06/14 15:54:17    105] #Cpu time = 00:00:00
[06/14 15:54:17    105] #Elapsed time = 00:00:00
[06/14 15:54:17    105] #Increased memory = 0.00 (MB)
[06/14 15:54:17    105] #Total memory = 1180.93 (MB)
[06/14 15:54:17    105] #Peak memory = 1389.68 (MB)
[06/14 15:54:17    105] #
[06/14 15:54:17    105] #start routing for process antenna violation fix ...
[06/14 15:54:17    105] #
[06/14 15:54:17    105] #Connectivity extraction summary:
[06/14 15:54:17    105] #Total number of nets = 0.
[06/14 15:54:17    105] #
[06/14 15:54:18    105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.09 (MB), peak = 1389.68 (MB)
[06/14 15:54:18    105] #
[06/14 15:54:18    105] #Total number of nets with non-default rule or having extra spacing = 1
[06/14 15:54:18    105] #Total wire length = 1520 um.
[06/14 15:54:18    105] #Total half perimeter of net bounding box = 1482 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal1 = 32 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal2 = 567 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal3 = 702 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal4 = 206 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal5 = 13 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal6 = 0 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal7 = 0 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal8 = 0 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal9 = 0 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal10 = 0 um.
[06/14 15:54:18    105] #Total wire length on LAYER Metal11 = 0 um.
[06/14 15:54:18    105] #Total number of vias = 1225
[06/14 15:54:18    105] #Up-Via Summary (total 1225):
[06/14 15:54:18    105] #           
[06/14 15:54:18    105] #-----------------------
[06/14 15:54:18    105] #  Metal 1          582
[06/14 15:54:18    105] #  Metal 2          549
[06/14 15:54:18    105] #  Metal 3           90
[06/14 15:54:18    105] #  Metal 4            4
[06/14 15:54:18    105] #-----------------------
[06/14 15:54:18    105] #                  1225 
[06/14 15:54:18    105] #
[06/14 15:54:18    105] #Total number of DRC violations = 0
[06/14 15:54:18    105] #Total number of net violated process antenna rule = 0
[06/14 15:54:18    105] #
[06/14 15:54:18    105] #detailRoute Statistics:
[06/14 15:54:18    105] #Cpu time = 00:00:01
[06/14 15:54:18    105] #Elapsed time = 00:00:01
[06/14 15:54:18    105] #Increased memory = 4.95 (MB)
[06/14 15:54:18    105] #Total memory = 1185.88 (MB)
[06/14 15:54:18    105] #Peak memory = 1389.68 (MB)
[06/14 15:54:18    105] #Updating routing design signature
[06/14 15:54:18    105] #Created 584 library cell signatures
[06/14 15:54:18    105] #Created 175 NETS and 0 SPECIALNETS signatures
[06/14 15:54:18    105] #Created 157 instance signatures
[06/14 15:54:18    105] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.88 (MB), peak = 1389.68 (MB)
[06/14 15:54:18    105] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.89 (MB), peak = 1389.68 (MB)
[06/14 15:54:18    105] #
[06/14 15:54:18    105] #globalDetailRoute statistics:
[06/14 15:54:18    105] #Cpu time = 00:00:01
[06/14 15:54:18    105] #Elapsed time = 00:00:01
[06/14 15:54:18    105] #Increased memory = -3.55 (MB)
[06/14 15:54:18    105] #Total memory = 1176.46 (MB)
[06/14 15:54:18    105] #Peak memory = 1389.68 (MB)
[06/14 15:54:18    105] #Number of warnings = 2
[06/14 15:54:18    105] #Total number of warnings = 29
[06/14 15:54:18    105] #Number of fails = 0
[06/14 15:54:18    105] #Total number of fails = 0
[06/14 15:54:18    105] #Complete globalDetailRoute on Wed Jun 14 15:54:18 2023
[06/14 15:54:18    105] #
[06/14 15:54:18    105] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1853.2M, totSessionCpu=0:01:46 **
[06/14 15:54:18    105] -routeWithEco false                      # bool, default=false
[06/14 15:54:18    105] -routeSelectedNetOnly false              # bool, default=false
[06/14 15:54:18    105] -routeWithTimingDriven true              # bool, default=false, user setting
[06/14 15:54:18    105] -routeWithSiDriven false                 # bool, default=false
[06/14 15:54:18    105] Initializing multi-corner resistance tables ...
[06/14 15:54:18    105] ### Net info: total nets: 175
[06/14 15:54:18    105] ### Net info: dirty nets: 0
[06/14 15:54:18    105] ### Net info: marked as disconnected nets: 0
[06/14 15:54:18    105] ### Net info: fully routed nets: 173
[06/14 15:54:18    105] ### Net info: trivial (single pin) nets: 0
[06/14 15:54:18    105] ### Net info: unrouted nets: 2
[06/14 15:54:18    105] ### Net info: re-extraction nets: 0
[06/14 15:54:18    105] ### Net info: ignored nets: 0
[06/14 15:54:18    105] ### Net info: skip routing nets: 0
[06/14 15:54:18    105] #Start routing data preparation.
[06/14 15:54:18    105] #Minimum voltage of a net in the design = 0.000.
[06/14 15:54:18    105] #Maximum voltage of a net in the design = 1.100.
[06/14 15:54:18    105] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:54:18    105] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:54:18    105] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:54:18    105] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:54:18    105] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:18    105] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:54:18    105] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:54:18    105] #Regenerating Ggrids automatically.
[06/14 15:54:18    105] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:54:18    105] #Using automatically generated G-grids.
[06/14 15:54:18    105] #Done routing data preparation.
[06/14 15:54:18    105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.93 (MB), peak = 1389.68 (MB)
[06/14 15:54:18    105] #Extract in post route mode
[06/14 15:54:18    105] #
[06/14 15:54:18    105] #Start tQuantus RC extraction...
[06/14 15:54:18    105] #Start building rc corner(s)...
[06/14 15:54:18    105] #Number of RC Corner = 2
[06/14 15:54:18    105] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:18    105] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:18    105] #METAL_1 -> Metal1 (1)
[06/14 15:54:18    105] #METAL_2 -> Metal2 (2)
[06/14 15:54:18    105] #METAL_3 -> Metal3 (3)
[06/14 15:54:18    105] #METAL_4 -> Metal4 (4)
[06/14 15:54:18    105] #METAL_5 -> Metal5 (5)
[06/14 15:54:18    105] #METAL_6 -> Metal6 (6)
[06/14 15:54:18    105] #METAL_7 -> Metal7 (7)
[06/14 15:54:18    105] #METAL_8 -> Metal8 (8)
[06/14 15:54:18    105] #METAL_9 -> Metal9 (9)
[06/14 15:54:18    105] #METAL_10 -> Metal10 (10)
[06/14 15:54:18    105] #METAL_11 -> Metal11 (11)
[06/14 15:54:18    105] # Corner(s) : 
[06/14 15:54:18    105] #rcworst125 [125.00] 
[06/14 15:54:18    105] #rcbest0 [ 0.00]
[06/14 15:54:19    106] # Corner id: 0
[06/14 15:54:19    106] # Layout Scale: 1.000000
[06/14 15:54:19    106] # Has Metal Fill model: yes
[06/14 15:54:19    106] # Temperature was set
[06/14 15:54:19    106] # Temperature : 125.000000
[06/14 15:54:19    106] # Ref. Temp   : 25.000000
[06/14 15:54:19    106] # Corner id: 1
[06/14 15:54:19    106] # Layout Scale: 1.000000
[06/14 15:54:19    106] # Has Metal Fill model: yes
[06/14 15:54:19    106] # Temperature was set
[06/14 15:54:19    106] # Temperature : 0.000000
[06/14 15:54:19    106] # Ref. Temp   : 25.000000
[06/14 15:54:19    106] #total pattern=286 [22, 792]
[06/14 15:54:19    106] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:19    106] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:19    106] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:19    106] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:19    106] #number model r/c [2,1] [22,792] read
[06/14 15:54:19    107] #0 rcmodel(s) requires rebuild
[06/14 15:54:19    107] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1220.25 (MB), peak = 1389.68 (MB)
[06/14 15:54:22    109] #Start building rc corner(s)...
[06/14 15:54:22    109] #Number of RC Corner = 2
[06/14 15:54:22    109] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:22    109] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:22    109] #METAL_1 -> Metal1 (1)
[06/14 15:54:22    109] #METAL_2 -> Metal2 (2)
[06/14 15:54:22    109] #METAL_3 -> Metal3 (3)
[06/14 15:54:22    109] #METAL_4 -> Metal4 (4)
[06/14 15:54:22    109] #METAL_5 -> Metal5 (5)
[06/14 15:54:22    109] #METAL_6 -> Metal6 (6)
[06/14 15:54:22    109] #METAL_7 -> Metal7 (7)
[06/14 15:54:22    109] #METAL_8 -> Metal8 (8)
[06/14 15:54:22    109] #METAL_9 -> Metal9 (9)
[06/14 15:54:22    109] #METAL_10 -> Metal10 (10)
[06/14 15:54:22    109] #METAL_11 -> Metal11 (11)
[06/14 15:54:22    109] # Corner(s) : 
[06/14 15:54:22    109] #rcworst125 [125.00] 
[06/14 15:54:22    109] #rcbest0 [ 0.00]
[06/14 15:54:23    110] # Corner id: 0
[06/14 15:54:23    110] # Layout Scale: 1.000000
[06/14 15:54:23    110] # Has Metal Fill model: yes
[06/14 15:54:23    110] # Temperature was set
[06/14 15:54:23    110] # Temperature : 125.000000
[06/14 15:54:23    110] # Ref. Temp   : 25.000000
[06/14 15:54:23    110] # Corner id: 1
[06/14 15:54:23    110] # Layout Scale: 1.000000
[06/14 15:54:23    110] # Has Metal Fill model: yes
[06/14 15:54:23    110] # Temperature was set
[06/14 15:54:23    110] # Temperature : 0.000000
[06/14 15:54:23    110] # Ref. Temp   : 25.000000
[06/14 15:54:23    110] #total pattern=286 [22, 792]
[06/14 15:54:23    110] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:23    110] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:23    110] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:23    110] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:23    110] #number model r/c [2,1] [22,792] read
[06/14 15:54:23    111] #0 rcmodel(s) requires rebuild
[06/14 15:54:24    111] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1224.19 (MB), peak = 1389.68 (MB)
[06/14 15:54:26    113] #Using multithreading with 8 threads.
[06/14 15:54:26    113] #Length limit = 200 pitches
[06/14 15:54:26    113] #opt mode = 2
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #Connectivity extraction summary:
[06/14 15:54:26    113] #Total number of nets = 0.
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #Extract using 30 x 30 Hboxes
[06/14 15:54:26    113] #Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/14 15:54:26    113] #Process 0 special clock nets for rc extraction
[06/14 15:54:26    113] #0 temporary NDR added
[06/14 15:54:26    113] #Run Statistics for Extraction:
[06/14 15:54:26    113] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/14 15:54:26    113] #   Increased memory =     1.14 (MB), total memory =  1200.36 (MB), peak memory =  1389.68 (MB)
[06/14 15:54:26    113] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.36 (MB), peak = 1389.68 (MB)
[06/14 15:54:26    113] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/14 15:54:26    113] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1272.21 (439), Avg L-Edge Length: 6342.21 (267)
[06/14 15:54:26    113] #Start writing rcdb into /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d
[06/14 15:54:26    113] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/14 15:54:26    113] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.99 (MB), peak = 1389.68 (MB)
[06/14 15:54:26    113] Restoring parasitic data from file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d' ...
[06/14 15:54:26    113] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d' for content verification.
[06/14 15:54:26    113] Reading RCDB with compressed RC data.
[06/14 15:54:26    113] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1859.270M)
[06/14 15:54:26    113] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d' for reading.
[06/14 15:54:26    113] Reading RCDB with compressed RC data.
[06/14 15:54:26    113] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1862.293M)
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #Restore RCDB.
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #Complete tQuantus RC extraction.
[06/14 15:54:26    113] #Cpu time = 00:00:08
[06/14 15:54:26    113] #Elapsed time = 00:00:08
[06/14 15:54:26    113] #Increased memory = 17.08 (MB)
[06/14 15:54:26    113] #Total memory = 1198.01 (MB)
[06/14 15:54:26    113] #Peak memory = 1389.68 (MB)
[06/14 15:54:26    113] #
[06/14 15:54:26    113] #0 inserted nodes are removed
[06/14 15:54:26    113] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1833.1M, totSessionCpu=0:01:54 **
[06/14 15:54:26    113] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:26    113] Begin IPO call back ...
[06/14 15:54:26    114] End IPO call back ...
[06/14 15:54:27    114] #################################################################################
[06/14 15:54:27    114] # Design Stage: PostRoute
[06/14 15:54:27    114] # Design Name: TOP
[06/14 15:54:27    114] # Design Mode: 45nm
[06/14 15:54:27    114] # Analysis Mode: MMMC OCV 
[06/14 15:54:27    114] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:27    114] # Signoff Settings: SI On 
[06/14 15:54:27    114] #################################################################################
[06/14 15:54:27    114] Setting infinite Tws ...
[06/14 15:54:27    114] First Iteration Infinite Tw... 
[06/14 15:54:27    114] Calculate early delays in OCV mode...
[06/14 15:54:27    114] Calculate late delays in OCV mode...
[06/14 15:54:27    114] Topological Sorting (CPU = 0:00:00.0, MEM = 1886.1M, InitMEM = 1886.1M)
[06/14 15:54:27    114] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:27    114] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d' for reading.
[06/14 15:54:27    114] Reading RCDB with compressed RC data.
[06/14 15:54:27    114] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1904.2M)
[06/14 15:54:27    114] AAE_INFO: 8 threads acquired from CTE.
[06/14 15:54:27    114] Total number of fetched objects 173
[06/14 15:54:27    114] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:27    114] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:27    114] End delay calculation. (MEM=2351.16 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:27    114] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:27    114] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2351.2M) ***
[06/14 15:54:27    114] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2351.2M)
[06/14 15:54:27    114] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:27    114] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2351.2M)
[06/14 15:54:27    114] Starting SI iteration 2
[06/14 15:54:27    114] Calculate early delays in OCV mode...
[06/14 15:54:27    114] Calculate late delays in OCV mode...
[06/14 15:54:27    114] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:27    114] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:27    114] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:27    114] Total number of fetched objects 173
[06/14 15:54:27    114] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:27    114] End delay calculation. (MEM=2359.2 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:27    114] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2359.2M) ***
[06/14 15:54:27    114] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:55 mem=2359.2M)
[06/14 15:54:27    114] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1884.7M, totSessionCpu=0:01:55 **
[06/14 15:54:27    114] Running setup recovery post routing.
[06/14 15:54:27    114] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1884.7M, totSessionCpu=0:01:55 **
[06/14 15:54:27    114]   Timing Snapshot: (TGT)
[06/14 15:54:27    114]      Weighted WNS: 0.000
[06/14 15:54:27    114]       All  PG WNS: 0.000
[06/14 15:54:27    114]       High PG WNS: 0.000
[06/14 15:54:27    114]       All  PG TNS: 0.000
[06/14 15:54:27    114]       High PG TNS: 0.000
[06/14 15:54:27    114]          Tran DRV: 0
[06/14 15:54:27    114]           Cap DRV: 0
[06/14 15:54:27    114]        Fanout DRV: 0
[06/14 15:54:27    114]            Glitch: 0
[06/14 15:54:27    114]    Category Slack: { [L, 2.756] }
[06/14 15:54:27    114] 
[06/14 15:54:27    114] Checking setup slack degradation ...
[06/14 15:54:27    114] 
[06/14 15:54:27    114] Recovery Manager:
[06/14 15:54:27    114]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[06/14 15:54:27    114]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[06/14 15:54:27    114]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[06/14 15:54:27    114]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[06/14 15:54:27    114] 
[06/14 15:54:27    114] Checking DRV degradation...
[06/14 15:54:27    114] 
[06/14 15:54:27    114] Recovery Manager:
[06/14 15:54:27    114]     Tran DRV degradation : 0 (0 -> 0)
[06/14 15:54:27    114]      Cap DRV degradation : 0 (0 -> 0)
[06/14 15:54:27    114]   Fanout DRV degradation : 0 (0 -> 0)
[06/14 15:54:27    114]       Glitch degradation : 0 (0 -> 0)
[06/14 15:54:27    114]   DRV Recovery (Margin: 20) - Skip
[06/14 15:54:27    114] 
[06/14 15:54:27    114] **INFO: Skipping Lef-safe DRV recovery as drv did not degrade beyond margin (20)
[06/14 15:54:27    114] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1884.73M, totSessionCpu=0:01:55 .
[06/14 15:54:27    114] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1884.7M, totSessionCpu=0:01:55 **
[06/14 15:54:27    114] 
[06/14 15:54:27    114] Latch borrow mode reset to max_borrow
[06/14 15:54:27    114] Reported timing to dir ./timingReports
[06/14 15:54:27    114] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1884.7M, totSessionCpu=0:01:55 **
[06/14 15:54:27    114] Begin: glitch net info
[06/14 15:54:27    114] glitch slack range: number of glitch nets
[06/14 15:54:27    114] glitch slack < -0.32 : 0
[06/14 15:54:27    114] -0.32 < glitch slack < -0.28 : 0
[06/14 15:54:27    114] -0.28 < glitch slack < -0.24 : 0
[06/14 15:54:27    114] -0.24 < glitch slack < -0.2 : 0
[06/14 15:54:27    114] -0.2 < glitch slack < -0.16 : 0
[06/14 15:54:27    114] -0.16 < glitch slack < -0.12 : 0
[06/14 15:54:27    114] -0.12 < glitch slack < -0.08 : 0
[06/14 15:54:27    114] -0.08 < glitch slack < -0.04 : 0
[06/14 15:54:27    114] -0.04 < glitch slack : 0
[06/14 15:54:27    114] End: glitch net info
[06/14 15:54:27    114] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1894.7M, totSessionCpu=0:01:55 **
[06/14 15:54:27    114]  ReSet Options after AAE Based Opt flow 
[06/14 15:54:27    114] *** Finished optDesign ***
[06/14 15:54:27    114] 
[06/14 15:54:27    114] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.4 real=0:00:13.7)
[06/14 15:54:27    114] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:27    114] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.2 real=0:00:08.5)
[06/14 15:54:27    114] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[06/14 15:54:27    114] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[06/14 15:54:27    114] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[06/14 15:54:27    114] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:27    114] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[06/14 15:54:27    114] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.8 real=0:00:00.7)
[06/14 15:54:27    114] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[06/14 15:54:27    114] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:27    114] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.0)
[06/14 15:54:27    114] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/14 15:54:27    114] Info: pop threads available for lower-level modules during optimization.
[06/14 15:54:27    114] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/14 15:54:27    114] <CMD> addFiller -cell {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1} -prefix FILL_INST -fitGap
[06/14 15:54:27    114] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[06/14 15:54:27    114] Type 'man IMPSP-5217' for more detail.
[06/14 15:54:27    114] #spOpts: N=45 
[06/14 15:54:27    114] Core basic site is CoreSite
[06/14 15:54:27    114] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:54:27    114]   Signal wire search tree: 2670 elements. (cpu=0:00:00.0, mem=0.0M)
[06/14 15:54:27    114] *INFO: Adding fillers to top-module.
[06/14 15:54:27    114] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 0 filler inst  (cell FILL32 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 0 filler inst  (cell FILL16 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 2 filler insts (cell FILL8 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 16 filler insts (cell FILL4 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 64 filler insts (cell FILL2 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO:   Added 70 filler insts (cell FILL1 / prefix FILL_INST).
[06/14 15:54:27    114] *INFO: Total 152 filler insts added - prefix FILL_INST (CPU: 0:00:00.0).
[06/14 15:54:27    114] For 152 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/14 15:54:27    114] <CMD> addFiller -cell {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1} -prefix FILL_INST -fitGap -fixDRC
[06/14 15:54:27    114] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[06/14 15:54:27    114] Type 'man IMPSP-5217' for more detail.
[06/14 15:54:27    114] #spOpts: N=45 
[06/14 15:54:27    114] Core basic site is CoreSite
[06/14 15:54:27    114] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 15:54:27    114]   Signal wire search tree: 2670 elements. (cpu=0:00:00.0, mem=0.0M)
[06/14 15:54:27    114] **WARN: (IMPSP-9082):	verifyGeometry needs to be executed before -fixDRC option could be used. 
[06/14 15:54:27    114] If verifyGeometry has been executed, then there is no DRC violation to fix.
[06/14 15:54:27    114] <CMD> timeDesign -postRoute -outdir ./timingReports/route/
[06/14 15:54:27    114]  Reset EOS DB
[06/14 15:54:27    114] Ignoring AAE DB Resetting ...
[06/14 15:54:27    114] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_F143H5.rcdb.d'. 173 times net's RC data read were performed.
[06/14 15:54:27    114] ### Net info: total nets: 175
[06/14 15:54:27    114] ### Net info: dirty nets: 0
[06/14 15:54:27    114] ### Net info: marked as disconnected nets: 0
[06/14 15:54:27    114] ### Net info: fully routed nets: 173
[06/14 15:54:27    114] ### Net info: trivial (single pin) nets: 0
[06/14 15:54:27    114] ### Net info: unrouted nets: 2
[06/14 15:54:27    114] ### Net info: re-extraction nets: 0
[06/14 15:54:27    114] ### Net info: ignored nets: 0
[06/14 15:54:27    114] ### Net info: skip routing nets: 0
[06/14 15:54:27    114] #Start routing data preparation.
[06/14 15:54:27    114] #Minimum voltage of a net in the design = 0.000.
[06/14 15:54:27    114] #Maximum voltage of a net in the design = 1.100.
[06/14 15:54:27    114] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:54:27    114] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:54:27    114] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:54:27    114] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:54:27    114] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:54:27    114] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:54:27    114] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:54:27    114] #Regenerating Ggrids automatically.
[06/14 15:54:27    114] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:54:27    114] #Using automatically generated G-grids.
[06/14 15:54:27    114] #Done routing data preparation.
[06/14 15:54:27    114] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.78 (MB), peak = 1389.68 (MB)
[06/14 15:54:27    114] #Extract in post route mode
[06/14 15:54:27    114] #
[06/14 15:54:27    114] #Start tQuantus RC extraction...
[06/14 15:54:27    114] #Start building rc corner(s)...
[06/14 15:54:27    114] #Number of RC Corner = 2
[06/14 15:54:27    114] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:27    114] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:27    114] #METAL_1 -> Metal1 (1)
[06/14 15:54:27    114] #METAL_2 -> Metal2 (2)
[06/14 15:54:27    114] #METAL_3 -> Metal3 (3)
[06/14 15:54:27    114] #METAL_4 -> Metal4 (4)
[06/14 15:54:27    114] #METAL_5 -> Metal5 (5)
[06/14 15:54:27    114] #METAL_6 -> Metal6 (6)
[06/14 15:54:27    114] #METAL_7 -> Metal7 (7)
[06/14 15:54:27    114] #METAL_8 -> Metal8 (8)
[06/14 15:54:27    114] #METAL_9 -> Metal9 (9)
[06/14 15:54:27    114] #METAL_10 -> Metal10 (10)
[06/14 15:54:27    114] #METAL_11 -> Metal11 (11)
[06/14 15:54:27    114] # Corner(s) : 
[06/14 15:54:27    114] #rcworst125 [125.00] 
[06/14 15:54:27    114] #rcbest0 [ 0.00]
[06/14 15:54:29    116] # Corner id: 0
[06/14 15:54:29    116] # Layout Scale: 1.000000
[06/14 15:54:29    116] # Has Metal Fill model: yes
[06/14 15:54:29    116] # Temperature was set
[06/14 15:54:29    116] # Temperature : 125.000000
[06/14 15:54:29    116] # Ref. Temp   : 25.000000
[06/14 15:54:29    116] # Corner id: 1
[06/14 15:54:29    116] # Layout Scale: 1.000000
[06/14 15:54:29    116] # Has Metal Fill model: yes
[06/14 15:54:29    116] # Temperature was set
[06/14 15:54:29    116] # Temperature : 0.000000
[06/14 15:54:29    116] # Ref. Temp   : 25.000000
[06/14 15:54:29    116] #total pattern=286 [22, 792]
[06/14 15:54:29    116] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:29    116] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:29    116] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:29    116] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:29    116] #number model r/c [2,1] [22,792] read
[06/14 15:54:29    116] #0 rcmodel(s) requires rebuild
[06/14 15:54:29    116] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1262.48 (MB), peak = 1389.68 (MB)
[06/14 15:54:31    118] #Start building rc corner(s)...
[06/14 15:54:31    118] #Number of RC Corner = 2
[06/14 15:54:31    118] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:54:31    118] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:54:31    118] #METAL_1 -> Metal1 (1)
[06/14 15:54:31    118] #METAL_2 -> Metal2 (2)
[06/14 15:54:31    118] #METAL_3 -> Metal3 (3)
[06/14 15:54:31    118] #METAL_4 -> Metal4 (4)
[06/14 15:54:31    118] #METAL_5 -> Metal5 (5)
[06/14 15:54:31    118] #METAL_6 -> Metal6 (6)
[06/14 15:54:31    118] #METAL_7 -> Metal7 (7)
[06/14 15:54:31    118] #METAL_8 -> Metal8 (8)
[06/14 15:54:31    118] #METAL_9 -> Metal9 (9)
[06/14 15:54:31    118] #METAL_10 -> Metal10 (10)
[06/14 15:54:31    118] #METAL_11 -> Metal11 (11)
[06/14 15:54:32    118] # Corner(s) : 
[06/14 15:54:32    118] #rcworst125 [125.00] 
[06/14 15:54:32    118] #rcbest0 [ 0.00]
[06/14 15:54:33    120] # Corner id: 0
[06/14 15:54:33    120] # Layout Scale: 1.000000
[06/14 15:54:33    120] # Has Metal Fill model: yes
[06/14 15:54:33    120] # Temperature was set
[06/14 15:54:33    120] # Temperature : 125.000000
[06/14 15:54:33    120] # Ref. Temp   : 25.000000
[06/14 15:54:33    120] # Corner id: 1
[06/14 15:54:33    120] # Layout Scale: 1.000000
[06/14 15:54:33    120] # Has Metal Fill model: yes
[06/14 15:54:33    120] # Temperature was set
[06/14 15:54:33    120] # Temperature : 0.000000
[06/14 15:54:33    120] # Ref. Temp   : 25.000000
[06/14 15:54:33    120] #total pattern=286 [22, 792]
[06/14 15:54:33    120] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:54:33    120] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:54:33    120] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:54:33    120] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:54:33    120] #number model r/c [2,1] [22,792] read
[06/14 15:54:33    120] #0 rcmodel(s) requires rebuild
[06/14 15:54:33    120] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1271.40 (MB), peak = 1389.68 (MB)
[06/14 15:54:36    122] #Using multithreading with 8 threads.
[06/14 15:54:36    123] #Length limit = 200 pitches
[06/14 15:54:36    123] #opt mode = 2
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #Connectivity extraction summary:
[06/14 15:54:36    123] #Total number of nets = 0.
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #Extract using 30 x 30 Hboxes
[06/14 15:54:36    123] #Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/14 15:54:36    123] #Process 0 special clock nets for rc extraction
[06/14 15:54:36    123] #0 temporary NDR added
[06/14 15:54:36    123] #Run Statistics for Extraction:
[06/14 15:54:36    123] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/14 15:54:36    123] #   Increased memory =     2.60 (MB), total memory =  1250.74 (MB), peak memory =  1389.68 (MB)
[06/14 15:54:36    123] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.74 (MB), peak = 1389.68 (MB)
[06/14 15:54:36    123] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/14 15:54:36    123] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1272.21 (439), Avg L-Edge Length: 6342.21 (267)
[06/14 15:54:36    123] #Start writing rcdb into /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d
[06/14 15:54:36    123] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/14 15:54:36    123] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.48 (MB), peak = 1389.68 (MB)
[06/14 15:54:36    123] Restoring parasitic data from file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' ...
[06/14 15:54:36    123] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for content verification.
[06/14 15:54:36    123] Reading RCDB with compressed RC data.
[06/14 15:54:36    123] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1909.809M)
[06/14 15:54:36    123] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for reading.
[06/14 15:54:36    123] Reading RCDB with compressed RC data.
[06/14 15:54:36    123] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1913.840M)
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #Restore RCDB.
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #Complete tQuantus RC extraction.
[06/14 15:54:36    123] #Cpu time = 00:00:08
[06/14 15:54:36    123] #Elapsed time = 00:00:09
[06/14 15:54:36    123] #Increased memory = 17.68 (MB)
[06/14 15:54:36    123] #Total memory = 1248.46 (MB)
[06/14 15:54:36    123] #Peak memory = 1389.68 (MB)
[06/14 15:54:36    123] #
[06/14 15:54:36    123] #0 inserted nodes are removed
[06/14 15:54:36    123] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:36    123] Begin IPO call back ...
[06/14 15:54:36    123] End IPO call back ...
[06/14 15:54:36    123] #################################################################################
[06/14 15:54:36    123] # Design Stage: PostRoute
[06/14 15:54:36    123] # Design Name: TOP
[06/14 15:54:36    123] # Design Mode: 45nm
[06/14 15:54:36    123] # Analysis Mode: MMMC OCV 
[06/14 15:54:36    123] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:36    123] # Signoff Settings: SI On 
[06/14 15:54:36    123] #################################################################################
[06/14 15:54:36    123] Setting infinite Tws ...
[06/14 15:54:36    123] First Iteration Infinite Tw... 
[06/14 15:54:36    123] Calculate early delays in OCV mode...
[06/14 15:54:36    123] Calculate late delays in OCV mode...
[06/14 15:54:36    123] Topological Sorting (CPU = 0:00:00.0, MEM = 1882.3M, InitMEM = 1882.3M)
[06/14 15:54:36    123] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:36    123] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for reading.
[06/14 15:54:36    123] Reading RCDB with compressed RC data.
[06/14 15:54:36    123] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1898.5M)
[06/14 15:54:36    123] AAE_INFO: 8 threads acquired from CTE.
[06/14 15:54:36    123] Total number of fetched objects 173
[06/14 15:54:36    123] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:36    123] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:36    123] End delay calculation. (MEM=2345.43 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:36    123] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:36    123] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2345.4M) ***
[06/14 15:54:36    123] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2345.4M)
[06/14 15:54:36    123] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:36    123] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2345.4M)
[06/14 15:54:36    123] Starting SI iteration 2
[06/14 15:54:36    123] Calculate early delays in OCV mode...
[06/14 15:54:36    123] Calculate late delays in OCV mode...
[06/14 15:54:36    123] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:36    123] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:36    123] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:36    123] Total number of fetched objects 173
[06/14 15:54:36    123] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:36    123] End delay calculation. (MEM=2353.48 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:36    123] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2353.5M) ***
[06/14 15:54:37    124] Effort level <high> specified for reg2reg path_group
[06/14 15:54:37    124] Begin: glitch net info
[06/14 15:54:37    124] glitch slack range: number of glitch nets
[06/14 15:54:37    124] glitch slack < -0.32 : 0
[06/14 15:54:37    124] -0.32 < glitch slack < -0.28 : 0
[06/14 15:54:37    124] -0.28 < glitch slack < -0.24 : 0
[06/14 15:54:37    124] -0.24 < glitch slack < -0.2 : 0
[06/14 15:54:37    124] -0.2 < glitch slack < -0.16 : 0
[06/14 15:54:37    124] -0.16 < glitch slack < -0.12 : 0
[06/14 15:54:37    124] -0.12 < glitch slack < -0.08 : 0
[06/14 15:54:37    124] -0.08 < glitch slack < -0.04 : 0
[06/14 15:54:37    124] -0.04 < glitch slack : 0
[06/14 15:54:37    124] End: glitch net info
[06/14 15:54:37    124] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.756  |   N/A   |  2.756  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports/route/
[06/14 15:54:37    124] Total CPU time: 9.33 sec
[06/14 15:54:37    124] Total Real time: 10.0 sec
[06/14 15:54:37    124] Total Memory Usage: 1888.527344 Mbytes
[06/14 15:54:37    124] Reset AAE Options
[06/14 15:54:37    124] <CMD> timeDesign -postRoute -hold -outdir ./timingReports/route/
[06/14 15:54:37    124]  Reset EOS DB
[06/14 15:54:37    124] Ignoring AAE DB Resetting ...
[06/14 15:54:37    124] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for reading.
[06/14 15:54:37    124] The design is extracted. Skipping tQuantus.
[06/14 15:54:37    124] Effort level <high> specified for reg2reg path_group
[06/14 15:54:37    124] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:37    124] #################################################################################
[06/14 15:54:37    124] # Design Stage: PostRoute
[06/14 15:54:37    124] # Design Name: TOP
[06/14 15:54:37    124] # Design Mode: 45nm
[06/14 15:54:37    124] # Analysis Mode: MMMC OCV 
[06/14 15:54:37    124] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:37    124] # Signoff Settings: SI On 
[06/14 15:54:37    124] #################################################################################
[06/14 15:54:37    124] Setting infinite Tws ...
[06/14 15:54:37    124] First Iteration Infinite Tw... 
[06/14 15:54:37    124] Calculate late delays in OCV mode...
[06/14 15:54:37    124] Calculate early delays in OCV mode...
[06/14 15:54:37    124] Topological Sorting (CPU = 0:00:00.0, MEM = 1855.0M, InitMEM = 1855.0M)
[06/14 15:54:37    124] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:37    124] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:54:37    124] Total number of fetched objects 173
[06/14 15:54:37    124] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:37    124] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:37    124] End delay calculation. (MEM=2338.14 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:37    124] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:37    124] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2338.1M) ***
[06/14 15:54:37    124] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2338.1M)
[06/14 15:54:37    124] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:37    124] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2338.1M)
[06/14 15:54:37    124] Starting SI iteration 2
[06/14 15:54:37    124] Calculate late delays in OCV mode...
[06/14 15:54:37    124] Calculate early delays in OCV mode...
[06/14 15:54:37    124] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:37    124] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/14 15:54:37    124] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
[06/14 15:54:37    124] Total number of fetched objects 173
[06/14 15:54:37    124] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:37    124] End delay calculation. (MEM=2346.18 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:37    124] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2346.2M) ***
[06/14 15:54:37    124] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:05 mem=2346.2M)
[06/14 15:54:37    124] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |   N/A   |  0.037  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 74.727%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports/route/
[06/14 15:54:37    124] Total CPU time: 0.79 sec
[06/14 15:54:37    124] Total Real time: 0.0 sec
[06/14 15:54:37    124] Total Memory Usage: 1812.582031 Mbytes
[06/14 15:54:37    124] Reset AAE Options
[06/14 15:54:37    124] <CMD> verify_drc
[06/14 15:54:37    124]  *** Starting Verify DRC (MEM: 1812.6) ***
[06/14 15:54:37    124] 
[06/14 15:54:37    125]   VERIFY DRC ...... Starting Verification
[06/14 15:54:37    125]   VERIFY DRC ...... Initializing
[06/14 15:54:37    125]   VERIFY DRC ...... Deleting Existing Violations
[06/14 15:54:37    125]   VERIFY DRC ...... Creating Sub-Areas
[06/14 15:54:37    125] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/14 15:54:37    125]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/14 15:54:37    125]   VERIFY DRC ...... Using new threading
[06/14 15:54:37    125]   VERIFY DRC ...... Sub-Area : 1 of 1
[06/14 15:54:38    125]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/14 15:54:38    125] 
[06/14 15:54:38    125]   Verification Complete : 0 Viols.
[06/14 15:54:38    125] 
[06/14 15:54:38    125]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 169.3M) ***
[06/14 15:54:38    125] 
[06/14 15:54:38    125] <CMD> verify_connectivity
[06/14 15:54:38    125] VERIFY_CONNECTIVITY use new engine.
[06/14 15:54:38    125] 
[06/14 15:54:38    125] ******** Start: VERIFY CONNECTIVITY ********
[06/14 15:54:38    125] Start Time: Wed Jun 14 15:54:38 2023
[06/14 15:54:38    125] 
[06/14 15:54:38    125] Design Name: TOP
[06/14 15:54:38    125] Database Units: 2000
[06/14 15:54:38    125] Design Boundary: (0.0000, 0.0000) (26.0000, 26.0300)
[06/14 15:54:38    125] Error Limit = 1000; Warning Limit = 50
[06/14 15:54:38    125] Check all nets
[06/14 15:54:38    125] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:54:38    125] 
[06/14 15:54:38    125] Begin Summary 
[06/14 15:54:38    125]   Found no problems or warnings.
[06/14 15:54:38    125] End Summary
[06/14 15:54:38    125] 
[06/14 15:54:38    125] End Time: Wed Jun 14 15:54:38 2023
[06/14 15:54:38    125] Time Elapsed: 0:00:00.0
[06/14 15:54:38    125] 
[06/14 15:54:38    125] ******** End: VERIFY CONNECTIVITY ********
[06/14 15:54:38    125]   Verification Complete : 0 Viols.  0 Wrngs.
[06/14 15:54:38    125]   (CPU Time: 0:00:00.5  MEM: 7.094M)
[06/14 15:54:38    125] 
[06/14 15:54:38    125] <CMD> report_power
[06/14 15:54:38    125] 
[06/14 15:54:38    125] Power Net Detected:
[06/14 15:54:38    125]     Voltage	    Name
[06/14 15:54:38    125]     0.00V	    VSS
[06/14 15:54:38    125]     0.90V	    VDD
[06/14 15:54:38    125] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:39    125] #################################################################################
[06/14 15:54:39    125] # Design Stage: PostRoute
[06/14 15:54:39    125] # Design Name: TOP
[06/14 15:54:39    125] # Design Mode: 45nm
[06/14 15:54:39    125] # Analysis Mode: MMMC OCV 
[06/14 15:54:39    125] # Parasitics Mode: SPEF/RCDB
[06/14 15:54:39    125] # Signoff Settings: SI On 
[06/14 15:54:39    125] #################################################################################
[06/14 15:54:39    125] Setting infinite Tws ...
[06/14 15:54:39    125] First Iteration Infinite Tw... 
[06/14 15:54:39    125] Calculate early delays in OCV mode...
[06/14 15:54:39    125] Calculate late delays in OCV mode...
[06/14 15:54:39    125] Topological Sorting (CPU = 0:00:00.0, MEM = 1979.9M, InitMEM = 1979.9M)
[06/14 15:54:39    125] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:39    125] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:54:39    126] Total number of fetched objects 173
[06/14 15:54:39    126] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:39    126] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:39    126] End delay calculation. (MEM=2367.59 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:39    126] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:39    126] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2367.6M) ***
[06/14 15:54:39    126] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2367.6M)
[06/14 15:54:39    126] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:39    126] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2367.6M)
[06/14 15:54:39    126] Starting SI iteration 2
[06/14 15:54:39    126] Calculate early delays in OCV mode...
[06/14 15:54:39    126] Calculate late delays in OCV mode...
[06/14 15:54:39    126] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:39    126] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:54:39    126] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:54:39    126] Total number of fetched objects 173
[06/14 15:54:39    126] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:39    126] End delay calculation. (MEM=2375.64 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:39    126] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2375.6M) ***
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Power Analysis
[06/14 15:54:39    126] 
[06/14 15:54:39    126]     0.00V	    VSS
[06/14 15:54:39    126]     0.90V	    VDD
[06/14 15:54:39    126] Begin Processing Timing Library for Power Calculation
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing Timing Library for Power Calculation
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing Power Net/Grid for Power Calculation
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.68MB/1367.68MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing Timing Window Data for Power Calculation
[06/14 15:54:39    126] 
[06/14 15:54:39    126] func_clk(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.78MB/1367.78MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing User Attributes
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.81MB/1367.81MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing Signal Activity
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1368.00MB/1368.00MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Power Computation
[06/14 15:54:39    126] 
[06/14 15:54:39    126]       ----------------------------------------------------------
[06/14 15:54:39    126]       # of cell(s) missing both power/leakage table: 0
[06/14 15:54:39    126]       # of cell(s) missing power table: 0
[06/14 15:54:39    126]       # of cell(s) missing leakage table: 0
[06/14 15:54:39    126]       # of MSMV cell(s) missing power_level: 0
[06/14 15:54:39    126]       ----------------------------------------------------------
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.87MB/1384.87MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Begin Processing User Attributes
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.91MB/1384.91MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.92MB/1384.92MB)
[06/14 15:54:39    126] 
[06/14 15:54:39    126] <CMD> rcOut -rc_corner rcworst125 -spef ./output/alu_rcworst.spef
[06/14 15:54:39    126] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for reading.
[06/14 15:54:39    126] Reading RCDB with compressed RC data.
[06/14 15:54:39    126] RC Out has the following PVT Info:
[06/14 15:54:39    126]    RC:rcworst125
[06/14 15:54:39    126] Dumping Spef file.....
[06/14 15:54:39    126] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2407.7M)
[06/14 15:54:39    126] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d'. 173 times net's RC data read were performed.
[06/14 15:54:39    126] <CMD> getenv TCL_TZ
[06/14 15:54:39    126] <CMD> getenv TZ
[06/14 15:54:39    126] <CMD> dbGet 0x7f02eb3026a0.name
[06/14 15:54:39    126] <CMD> dbGet 0x7f02eb3026a0.name
[06/14 15:54:39    126] <CMD> streamOut output/TOP.Jun14-15:54:39.IP_MERGED.gds -libName DesignLib -structureName TOP -stripes 1 -dieAreaAsBoundary -units 1000 -mode ALL -merge /home/Team29/library/gsclib045.gds
[06/14 15:54:39    126] Finding the highest version number among the merge files
[06/14 15:54:39    126] Merge file: /home/Team29/library/gsclib045.gds has version number: 5
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Parse map file...
[06/14 15:54:39    126] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly or remove VIA construct(s) from the map file for the following layer(s): Cont Metal1.
[06/14 15:54:39    126] Type 'man IMPOGDS-399' for more detail.
[06/14 15:54:39    126] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly or remove VIAFILL construct(s) from the map file for the following layer(s): Cont Metal1.
[06/14 15:54:39    126] Type 'man IMPOGDS-399' for more detail.
[06/14 15:54:39    126] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Poly or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Cont Metal1.
[06/14 15:54:39    126] Type 'man IMPOGDS-399' for more detail.
[06/14 15:54:39    126] Writing GDSII file ...
[06/14 15:54:39    126] 	****** db unit per micron = 2000 ******
[06/14 15:54:39    126] 	****** output gds2 file unit per micron = 1000 ******
[06/14 15:54:39    126] 	****** unit scaling factor = 0.5 ******
[06/14 15:54:39    126] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[06/14 15:54:39    126] Output for instance
[06/14 15:54:39    126] Output for bump
[06/14 15:54:39    126] Output for physical terminals
[06/14 15:54:39    126] Output for logical terminals
[06/14 15:54:39    126] Output for regular nets
[06/14 15:54:39    126] Output for special nets and metal fills
[06/14 15:54:39    126] Output for via structure generation
[06/14 15:54:39    126] Statistics for GDS generated (version 5)
[06/14 15:54:39    126] ----------------------------------------
[06/14 15:54:39    126] Stream Out Layer Mapping Information:
[06/14 15:54:39    126] GDS Layer Number          GDS Layer Name
[06/14 15:54:39    126] ----------------------------------------
[06/14 15:54:39    126]     233                             COMP
[06/14 15:54:39    126]     234                          DIEAREA
[06/14 15:54:39    126]     1                               Cont
[06/14 15:54:39    126]     2                               Cont
[06/14 15:54:39    126]     5                               Cont
[06/14 15:54:39    126]     3                               Cont
[06/14 15:54:39    126]     4                               Cont
[06/14 15:54:39    126]     6                               Cont
[06/14 15:54:39    126]     7                               Cont
[06/14 15:54:39    126]     8                             Metal1
[06/14 15:54:39    126]     9                             Metal1
[06/14 15:54:39    126]     10                            Metal1
[06/14 15:54:39    126]     11                            Metal1
[06/14 15:54:39    126]     14                            Metal1
[06/14 15:54:39    126]     12                            Metal1
[06/14 15:54:39    126]     13                            Metal1
[06/14 15:54:39    126]     15                            Metal1
[06/14 15:54:39    126]     16                            Metal1
[06/14 15:54:39    126]     17                            Metal1
[06/14 15:54:39    126]     22                              Via1
[06/14 15:54:39    126]     23                              Via1
[06/14 15:54:39    126]     26                              Via1
[06/14 15:54:39    126]     24                              Via1
[06/14 15:54:39    126]     25                              Via1
[06/14 15:54:39    126]     27                              Via1
[06/14 15:54:39    126]     28                              Via1
[06/14 15:54:39    126]     29                            Metal2
[06/14 15:54:39    126]     30                            Metal2
[06/14 15:54:39    126]     31                            Metal2
[06/14 15:54:39    126]     32                            Metal2
[06/14 15:54:39    126]     35                            Metal2
[06/14 15:54:39    126]     33                            Metal2
[06/14 15:54:39    126]     34                            Metal2
[06/14 15:54:39    126]     36                            Metal2
[06/14 15:54:39    126]     37                            Metal2
[06/14 15:54:39    126]     38                            Metal2
[06/14 15:54:39    126]     43                              Via2
[06/14 15:54:39    126]     44                              Via2
[06/14 15:54:39    126]     47                              Via2
[06/14 15:54:39    126]     45                              Via2
[06/14 15:54:39    126]     46                              Via2
[06/14 15:54:39    126]     48                              Via2
[06/14 15:54:39    126]     49                              Via2
[06/14 15:54:39    126]     50                            Metal3
[06/14 15:54:39    126]     51                            Metal3
[06/14 15:54:39    126]     52                            Metal3
[06/14 15:54:39    126]     53                            Metal3
[06/14 15:54:39    126]     56                            Metal3
[06/14 15:54:39    126]     54                            Metal3
[06/14 15:54:39    126]     55                            Metal3
[06/14 15:54:39    126]     57                            Metal3
[06/14 15:54:39    126]     58                            Metal3
[06/14 15:54:39    126]     59                            Metal3
[06/14 15:54:39    126]     64                              Via3
[06/14 15:54:39    126]     65                              Via3
[06/14 15:54:39    126]     68                              Via3
[06/14 15:54:39    126]     66                              Via3
[06/14 15:54:39    126]     67                              Via3
[06/14 15:54:39    126]     69                              Via3
[06/14 15:54:39    126]     70                              Via3
[06/14 15:54:39    126]     71                            Metal4
[06/14 15:54:39    126]     72                            Metal4
[06/14 15:54:39    126]     73                            Metal4
[06/14 15:54:39    126]     74                            Metal4
[06/14 15:54:39    126]     77                            Metal4
[06/14 15:54:39    126]     75                            Metal4
[06/14 15:54:39    126]     76                            Metal4
[06/14 15:54:39    126]     78                            Metal4
[06/14 15:54:39    126]     79                            Metal4
[06/14 15:54:39    126]     80                            Metal4
[06/14 15:54:39    126]     85                              Via4
[06/14 15:54:39    126]     86                              Via4
[06/14 15:54:39    126]     89                              Via4
[06/14 15:54:39    126]     87                              Via4
[06/14 15:54:39    126]     88                              Via4
[06/14 15:54:39    126]     90                              Via4
[06/14 15:54:39    126]     91                              Via4
[06/14 15:54:39    126]     92                            Metal5
[06/14 15:54:39    126]     93                            Metal5
[06/14 15:54:39    126]     94                            Metal5
[06/14 15:54:39    126]     95                            Metal5
[06/14 15:54:39    126]     98                            Metal5
[06/14 15:54:39    126]     96                            Metal5
[06/14 15:54:39    126]     97                            Metal5
[06/14 15:54:39    126]     99                            Metal5
[06/14 15:54:39    126]     100                           Metal5
[06/14 15:54:39    126]     101                           Metal5
[06/14 15:54:39    126]     106                             Via5
[06/14 15:54:39    126]     107                             Via5
[06/14 15:54:39    126]     110                             Via5
[06/14 15:54:39    126]     108                             Via5
[06/14 15:54:39    126]     109                             Via5
[06/14 15:54:39    126]     111                             Via5
[06/14 15:54:39    126]     112                             Via5
[06/14 15:54:39    126]     113                           Metal6
[06/14 15:54:39    126]     114                           Metal6
[06/14 15:54:39    126]     115                           Metal6
[06/14 15:54:39    126]     116                           Metal6
[06/14 15:54:39    126]     119                           Metal6
[06/14 15:54:39    126]     117                           Metal6
[06/14 15:54:39    126]     118                           Metal6
[06/14 15:54:39    126]     120                           Metal6
[06/14 15:54:39    126]     121                           Metal6
[06/14 15:54:39    126]     122                           Metal6
[06/14 15:54:39    126]     127                             Via6
[06/14 15:54:39    126]     128                             Via6
[06/14 15:54:39    126]     131                             Via6
[06/14 15:54:39    126]     129                             Via6
[06/14 15:54:39    126]     130                             Via6
[06/14 15:54:39    126]     132                             Via6
[06/14 15:54:39    126]     133                             Via6
[06/14 15:54:39    126]     134                           Metal7
[06/14 15:54:39    126]     135                           Metal7
[06/14 15:54:39    126]     136                           Metal7
[06/14 15:54:39    126]     137                           Metal7
[06/14 15:54:39    126]     140                           Metal7
[06/14 15:54:39    126]     138                           Metal7
[06/14 15:54:39    126]     139                           Metal7
[06/14 15:54:39    126]     141                           Metal7
[06/14 15:54:39    126]     142                           Metal7
[06/14 15:54:39    126]     143                           Metal7
[06/14 15:54:39    126]     148                             Via7
[06/14 15:54:39    126]     149                             Via7
[06/14 15:54:39    126]     152                             Via7
[06/14 15:54:39    126]     150                             Via7
[06/14 15:54:39    126]     151                             Via7
[06/14 15:54:39    126]     153                             Via7
[06/14 15:54:39    126]     154                             Via7
[06/14 15:54:39    126]     155                           Metal8
[06/14 15:54:39    126]     156                           Metal8
[06/14 15:54:39    126]     157                           Metal8
[06/14 15:54:39    126]     158                           Metal8
[06/14 15:54:39    126]     161                           Metal8
[06/14 15:54:39    126]     159                           Metal8
[06/14 15:54:39    126]     160                           Metal8
[06/14 15:54:39    126]     162                           Metal8
[06/14 15:54:39    126]     163                           Metal8
[06/14 15:54:39    126]     164                           Metal8
[06/14 15:54:39    126]     169                             Via8
[06/14 15:54:39    126]     170                             Via8
[06/14 15:54:39    126]     173                             Via8
[06/14 15:54:39    126]     171                             Via8
[06/14 15:54:39    126]     172                             Via8
[06/14 15:54:39    126]     174                             Via8
[06/14 15:54:39    126]     175                             Via8
[06/14 15:54:39    126]     176                           Metal9
[06/14 15:54:39    126]     177                           Metal9
[06/14 15:54:39    126]     178                           Metal9
[06/14 15:54:39    126]     179                           Metal9
[06/14 15:54:39    126]     182                           Metal9
[06/14 15:54:39    126]     180                           Metal9
[06/14 15:54:39    126]     181                           Metal9
[06/14 15:54:39    126]     183                           Metal9
[06/14 15:54:39    126]     184                           Metal9
[06/14 15:54:39    126]     185                           Metal9
[06/14 15:54:39    126]     190                             Via9
[06/14 15:54:39    126]     191                             Via9
[06/14 15:54:39    126]     194                             Via9
[06/14 15:54:39    126]     192                             Via9
[06/14 15:54:39    126]     193                             Via9
[06/14 15:54:39    126]     195                             Via9
[06/14 15:54:39    126]     196                             Via9
[06/14 15:54:39    126]     197                          Metal10
[06/14 15:54:39    126]     198                          Metal10
[06/14 15:54:39    126]     199                          Metal10
[06/14 15:54:39    126]     200                          Metal10
[06/14 15:54:39    126]     203                          Metal10
[06/14 15:54:39    126]     201                          Metal10
[06/14 15:54:39    126]     202                          Metal10
[06/14 15:54:39    126]     204                          Metal10
[06/14 15:54:39    126]     205                          Metal10
[06/14 15:54:39    126]     206                          Metal10
[06/14 15:54:39    126]     211                            Via10
[06/14 15:54:39    126]     212                            Via10
[06/14 15:54:39    126]     215                            Via10
[06/14 15:54:39    126]     213                            Via10
[06/14 15:54:39    126]     214                            Via10
[06/14 15:54:39    126]     216                            Via10
[06/14 15:54:39    126]     217                            Via10
[06/14 15:54:39    126]     218                          Metal11
[06/14 15:54:39    126]     219                          Metal11
[06/14 15:54:39    126]     220                          Metal11
[06/14 15:54:39    126]     221                          Metal11
[06/14 15:54:39    126]     224                          Metal11
[06/14 15:54:39    126]     222                          Metal11
[06/14 15:54:39    126]     223                          Metal11
[06/14 15:54:39    126]     225                          Metal11
[06/14 15:54:39    126]     226                          Metal11
[06/14 15:54:39    126]     227                          Metal11
[06/14 15:54:39    126]     18                            Metal1
[06/14 15:54:39    126]     19                            Metal1
[06/14 15:54:39    126]     20                            Metal1
[06/14 15:54:39    126]     21                            Metal1
[06/14 15:54:39    126]     39                            Metal2
[06/14 15:54:39    126]     40                            Metal2
[06/14 15:54:39    126]     41                            Metal2
[06/14 15:54:39    126]     42                            Metal2
[06/14 15:54:39    126]     60                            Metal3
[06/14 15:54:39    126]     61                            Metal3
[06/14 15:54:39    126]     62                            Metal3
[06/14 15:54:39    126]     63                            Metal3
[06/14 15:54:39    126]     81                            Metal4
[06/14 15:54:39    126]     82                            Metal4
[06/14 15:54:39    126]     83                            Metal4
[06/14 15:54:39    126]     84                            Metal4
[06/14 15:54:39    126]     102                           Metal5
[06/14 15:54:39    126]     103                           Metal5
[06/14 15:54:39    126]     104                           Metal5
[06/14 15:54:39    126]     105                           Metal5
[06/14 15:54:39    126]     123                           Metal6
[06/14 15:54:39    126]     124                           Metal6
[06/14 15:54:39    126]     125                           Metal6
[06/14 15:54:39    126]     126                           Metal6
[06/14 15:54:39    126]     144                           Metal7
[06/14 15:54:39    126]     145                           Metal7
[06/14 15:54:39    126]     146                           Metal7
[06/14 15:54:39    126]     147                           Metal7
[06/14 15:54:39    126]     165                           Metal8
[06/14 15:54:39    126]     166                           Metal8
[06/14 15:54:39    126]     167                           Metal8
[06/14 15:54:39    126]     168                           Metal8
[06/14 15:54:39    126]     186                           Metal9
[06/14 15:54:39    126]     187                           Metal9
[06/14 15:54:39    126]     188                           Metal9
[06/14 15:54:39    126]     189                           Metal9
[06/14 15:54:39    126]     207                          Metal10
[06/14 15:54:39    126]     208                          Metal10
[06/14 15:54:39    126]     209                          Metal10
[06/14 15:54:39    126]     210                          Metal10
[06/14 15:54:39    126]     228                          Metal11
[06/14 15:54:39    126]     229                          Metal11
[06/14 15:54:39    126]     230                          Metal11
[06/14 15:54:39    126]     231                          Metal11
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Stream Out Information Processed for GDS version 5:
[06/14 15:54:39    126] Units: 1000 DBU
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Object                             Count
[06/14 15:54:39    126] ----------------------------------------
[06/14 15:54:39    126] Instances                            309
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Ports/Pins                            19
[06/14 15:54:39    126]     metal layer Metal3                13
[06/14 15:54:39    126]     metal layer Metal4                 6
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Nets                                1440
[06/14 15:54:39    126]     metal layer Metal1                47
[06/14 15:54:39    126]     metal layer Metal2               801
[06/14 15:54:39    126]     metal layer Metal3               497
[06/14 15:54:39    126]     metal layer Metal4                94
[06/14 15:54:39    126]     metal layer Metal5                 1
[06/14 15:54:39    126] 
[06/14 15:54:39    126]     Via Instances                   1225
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Special Nets                          61
[06/14 15:54:39    126]     metal layer Metal1                35
[06/14 15:54:39    126]     metal layer Metal8                13
[06/14 15:54:39    126]     metal layer Metal9                13
[06/14 15:54:39    126] 
[06/14 15:54:39    126]     Via Instances                    686
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Metal Fills                            0
[06/14 15:54:39    126] 
[06/14 15:54:39    126]     Via Instances                      0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Metal FillOPCs                         0
[06/14 15:54:39    126] 
[06/14 15:54:39    126]     Via Instances                      0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Text                                 191
[06/14 15:54:39    126]     metal layer Metal1                10
[06/14 15:54:39    126]     metal layer Metal2               115
[06/14 15:54:39    126]     metal layer Metal3                55
[06/14 15:54:39    126]     metal layer Metal4                10
[06/14 15:54:39    126]     metal layer Metal8                 1
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Blockages                              0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Custom Text                            0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Custom Box                             0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Trim Metal                             0
[06/14 15:54:39    126] 
[06/14 15:54:39    126] Merging with GDS libraries
[06/14 15:54:39    126] Scanning GDS file /home/Team29/library/gsclib045.gds to register cell name ......
[06/14 15:54:39    126] Merging GDS file /home/Team29/library/gsclib045.gds ......
[06/14 15:54:39    126] 	****** Merge file: /home/Team29/library/gsclib045.gds has version number: 5.
[06/14 15:54:39    126] 	****** Merge file: /home/Team29/library/gsclib045.gds has units: 2000 per micron.
[06/14 15:54:39    126] 	****** unit scaling factor = 0.5 ******
[06/14 15:54:39    126] **WARN: (IMPOGDS-215):	Merge file : /home/Team29/library/gsclib045.gds has larger units than output file units. You may have rounding problem.
[06/14 15:54:39    126] **WARN: (IMPOGDS-280):	Maximum units in merge file is 2000. Use -units 2000 to avoid rounding issue.
[06/14 15:54:39    126] ######Streamout is finished!
[06/14 15:54:39    126] ambiguous command name "save": saveAdditionalTimingConstraints saveAndSetAAEOptOptionsForPostRoute saveAndSetNanoRouteOptions saveBinaryNetlist saveBlackBox saveBlackBoxConstraints saveBlackBoxTimingAssertions saveBlackBoxTimingModel saveCCPSDesignInfo saveCDTV saveCPF saveCellColor saveCharacterizedTiming saveCheckRoute saveClkBatchCluster saveClockBuffers saveClockMeshSpec saveClockNets saveClockTreeRoutingGrid saveClockTreeSpec saveCollection saveCompileMode saveConfig saveConfigPtn saveCteGlobals saveDRC saveDbExtra saveDesign saveDesignBody saveDesignForPrevRelease saveDesignLefInfo saveDrc saveEdpMode saveExcludeNet saveFPlan saveFPlanPropByUser saveGraphCompressionFinish saveHInstColor saveInstBBox saveInterfaceLogic saveIoFile saveLayerBlockage saveLibrayUserDataFile saveMode saveModel saveModuleView saveNetlist saveOaBlackboxes saveOaDesign saveOpConds savePGConnFile savePPCmdFile savePPEMLimits savePadLocation saveParFile savePartNetlist savePartition savePlace savePowerDomainForETS savePtnConfigVars savePtnPin savePtnTimingLibs saveRC saveRTLConfig saveRandomState saveRcParallelFinish saveRcParallelInit saveRelativeFPlan saveRestoreDesignEnc saveRoute saveRouteGuide saveRowImage saveSignalStormConstraint saveSpecialRoute saveSwitchingWindows saveSyntechGlobals saveTbCmds saveTestCase saveTestcase saveThermalData saveTimingBudget saveTimingGraph saveTopCellConfigVars saveTwf saveUserDataFile saveVirtualPartition saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_aae_data_for_restore save_abstract save_beta_feature save_ccopt_config save_cdb save_cell_power_domain save_eosdb save_global save_limited_access_feature save_pad_location save_path_categories save_proto_model_ft_netlist save_rf_constraint saveadditionaltimingconstraints savebinarynetlist saveblackbox saveccpsdesigninfo savecdtv savecellcolor savecharacterizedtiming savecheckroute saveclkbatchcluster saveclockbuffers saveclockmeshspec saveclocknets saveclocktreeroutinggrid saveclocktreespec saveconfig savecpf savecteglobals savedesign savedesignforprevrelease savedesignlefinfo savedrc saveedpmode saveexcludenet savefplan savefplanpropbyuser saveinstbbox saveinterfacelogic saveiofile savemode savemodel savemoduleview savenetlist saveoablackboxes saveoadesign saveopconds savepartition savepartnetlist savepgconnfile saveplace saveppcmdfile saveptnconfigvars saveptnpin saveptntiminglibs saverandomstate saverc saverelativefplan saveroute saverouteguide saverowimage savesignalstormconstraint savespecialroute saveswitchingwindows savesyntechglobals savetbcmds savetestcase savethermaldata savetimingbudget savetopcellconfigvars savetwf savewhatifconstraints savewhatiftimingassertions savewhatiftimingmodel
[06/14 15:54:54    127] <CMD> timeDesign -postCTS -hold
[06/14 15:54:54    127]  Reset EOS DB
[06/14 15:54:54    127] Ignoring AAE DB Resetting ...
[06/14 15:54:54    127] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d' for reading.
[06/14 15:54:54    127] The design is extracted. Skipping tQuantus.
[06/14 15:54:54    127] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_iFlYw6.rcdb.d'. 346 times net's RC data read were performed.
[06/14 15:54:54    127] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:54:54    127] Type 'man IMPEXT-3493' for more detail.
[06/14 15:54:54    127] Start to check current routing status for nets...
[06/14 15:54:54    127] All nets are already routed correctly.
[06/14 15:54:54    127] End to check current routing status for nets (mem=1862.4M)
[06/14 15:54:54    127] Extraction called for design 'TOP' of instances=309 and nets=175 using extraction engine 'preRoute' .
[06/14 15:54:54    127] PreRoute RC Extraction called for design TOP.
[06/14 15:54:54    127] RC Extraction called in multi-corner(2) mode.
[06/14 15:54:54    127] RCMode: PreRoute
[06/14 15:54:54    127]       RC Corner Indexes            0       1   
[06/14 15:54:54    127] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:54:54    127] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:54:54    127] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:54:54    127] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:54:54    127] Shrink Factor                : 1.00000
[06/14 15:54:54    127] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:54:54    127] Using Quantus QRC technology file ...
[06/14 15:54:54    127] Updating RC grid for preRoute extraction ...
[06/14 15:54:54    127] Initializing multi-corner resistance tables ...
[06/14 15:54:54    127] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1862.375M)
[06/14 15:54:54    127] Effort level <high> specified for reg2reg path_group
[06/14 15:54:54    127] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:54:54    127] #################################################################################
[06/14 15:54:54    127] # Design Stage: PostRoute
[06/14 15:54:54    127] # Design Name: TOP
[06/14 15:54:54    127] # Design Mode: 45nm
[06/14 15:54:54    127] # Analysis Mode: MMMC OCV 
[06/14 15:54:54    127] # Parasitics Mode: No SPEF/RCDB
[06/14 15:54:54    127] # Signoff Settings: SI On 
[06/14 15:54:54    127] #################################################################################
[06/14 15:54:54    127] Setting infinite Tws ...
[06/14 15:54:54    127] First Iteration Infinite Tw... 
[06/14 15:54:54    127] Calculate late delays in OCV mode...
[06/14 15:54:54    127] Calculate early delays in OCV mode...
[06/14 15:54:54    127] Topological Sorting (CPU = 0:00:00.0, MEM = 1884.3M, InitMEM = 1884.3M)
[06/14 15:54:54    127] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:54    127] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/14 15:54:54    127] Total number of fetched objects 173
[06/14 15:54:54    127] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:54:54    127] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:54:54    127] End delay calculation. (MEM=2342.3 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:54:54    127] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:54:54    127] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2342.3M) ***
[06/14 15:54:54    127] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2342.3M)
[06/14 15:54:54    127] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:54:54    127] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2342.3M)
[06/14 15:54:54    127] Starting SI iteration 2
[06/14 15:54:54    127] Calculate late delays in OCV mode...
[06/14 15:54:54    127] Calculate early delays in OCV mode...
[06/14 15:54:54    127] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:54:54    127] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/14 15:54:54    127] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
[06/14 15:54:54    127] Total number of fetched objects 173
[06/14 15:54:54    127] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:54:54    127] End delay calculation. (MEM=2350.35 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:54:54    127] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2350.3M) ***
[06/14 15:54:55    128] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:08 mem=2350.3M)
[06/14 15:54:55    128] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |  0.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 74.727%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:54:55    128] Total CPU time: 0.71 sec
[06/14 15:54:55    128] Total Real time: 1.0 sec
[06/14 15:54:55    128] Total Memory Usage: 1842.105469 Mbytes
[06/14 15:54:55    128] Reset AAE Options
[06/14 15:55:00    128] <CMD> timeDesign -postCTS
[06/14 15:55:00    128] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:55:00    128] Type 'man IMPEXT-3493' for more detail.
[06/14 15:55:00    128]  Reset EOS DB
[06/14 15:55:00    128] Ignoring AAE DB Resetting ...
[06/14 15:55:00    128] ### Net info: total nets: 175
[06/14 15:55:00    128] ### Net info: dirty nets: 0
[06/14 15:55:00    128] ### Net info: marked as disconnected nets: 0
[06/14 15:55:00    128] ### Net info: fully routed nets: 173
[06/14 15:55:00    128] ### Net info: trivial (single pin) nets: 0
[06/14 15:55:00    128] ### Net info: unrouted nets: 2
[06/14 15:55:00    128] ### Net info: re-extraction nets: 0
[06/14 15:55:00    128] ### Net info: ignored nets: 0
[06/14 15:55:00    128] ### Net info: skip routing nets: 0
[06/14 15:55:00    128] #Start routing data preparation.
[06/14 15:55:00    128] #Minimum voltage of a net in the design = 0.000.
[06/14 15:55:00    128] #Maximum voltage of a net in the design = 1.100.
[06/14 15:55:00    128] #Voltage range [0.000 - 0.000] has 1 net.
[06/14 15:55:00    128] #Voltage range [0.900 - 1.100] has 1 net.
[06/14 15:55:00    128] #Voltage range [0.000 - 1.100] has 173 nets.
[06/14 15:55:00    128] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/14 15:55:00    128] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/14 15:55:00    128] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/14 15:55:00    128] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/14 15:55:00    128] #Regenerating Ggrids automatically.
[06/14 15:55:00    128] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/14 15:55:00    128] #Using automatically generated G-grids.
[06/14 15:55:00    128] #Done routing data preparation.
[06/14 15:55:00    128] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.67 (MB), peak = 1389.68 (MB)
[06/14 15:55:00    128] #Extract in post route mode
[06/14 15:55:00    128] #
[06/14 15:55:00    128] #Start tQuantus RC extraction...
[06/14 15:55:00    128] #Start building rc corner(s)...
[06/14 15:55:00    128] #Number of RC Corner = 2
[06/14 15:55:00    128] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:55:00    128] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:55:00    128] #METAL_1 -> Metal1 (1)
[06/14 15:55:00    128] #METAL_2 -> Metal2 (2)
[06/14 15:55:00    128] #METAL_3 -> Metal3 (3)
[06/14 15:55:00    128] #METAL_4 -> Metal4 (4)
[06/14 15:55:00    128] #METAL_5 -> Metal5 (5)
[06/14 15:55:00    128] #METAL_6 -> Metal6 (6)
[06/14 15:55:00    128] #METAL_7 -> Metal7 (7)
[06/14 15:55:00    128] #METAL_8 -> Metal8 (8)
[06/14 15:55:00    128] #METAL_9 -> Metal9 (9)
[06/14 15:55:00    128] #METAL_10 -> Metal10 (10)
[06/14 15:55:00    128] #METAL_11 -> Metal11 (11)
[06/14 15:55:00    128] # Corner(s) : 
[06/14 15:55:00    128] #rcworst125 [125.00] 
[06/14 15:55:00    128] #rcbest0 [ 0.00]
[06/14 15:55:01    129] # Corner id: 0
[06/14 15:55:01    129] # Layout Scale: 1.000000
[06/14 15:55:01    129] # Has Metal Fill model: yes
[06/14 15:55:01    129] # Temperature was set
[06/14 15:55:01    129] # Temperature : 125.000000
[06/14 15:55:01    129] # Ref. Temp   : 25.000000
[06/14 15:55:01    129] # Corner id: 1
[06/14 15:55:01    129] # Layout Scale: 1.000000
[06/14 15:55:01    129] # Has Metal Fill model: yes
[06/14 15:55:01    129] # Temperature was set
[06/14 15:55:01    129] # Temperature : 0.000000
[06/14 15:55:01    129] # Ref. Temp   : 25.000000
[06/14 15:55:01    129] #total pattern=286 [22, 792]
[06/14 15:55:01    129] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:55:01    129] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:55:01    129] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:55:01    129] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:55:01    129] #number model r/c [2,1] [22,792] read
[06/14 15:55:01    129] #0 rcmodel(s) requires rebuild
[06/14 15:55:01    129] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1216.41 (MB), peak = 1389.68 (MB)
[06/14 15:55:04    132] #Start building rc corner(s)...
[06/14 15:55:04    132] #Number of RC Corner = 2
[06/14 15:55:04    132] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/14 15:55:04    132] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/14 15:55:04    132] #METAL_1 -> Metal1 (1)
[06/14 15:55:04    132] #METAL_2 -> Metal2 (2)
[06/14 15:55:04    132] #METAL_3 -> Metal3 (3)
[06/14 15:55:04    132] #METAL_4 -> Metal4 (4)
[06/14 15:55:04    132] #METAL_5 -> Metal5 (5)
[06/14 15:55:04    132] #METAL_6 -> Metal6 (6)
[06/14 15:55:04    132] #METAL_7 -> Metal7 (7)
[06/14 15:55:04    132] #METAL_8 -> Metal8 (8)
[06/14 15:55:04    132] #METAL_9 -> Metal9 (9)
[06/14 15:55:04    132] #METAL_10 -> Metal10 (10)
[06/14 15:55:04    132] #METAL_11 -> Metal11 (11)
[06/14 15:55:04    132] # Corner(s) : 
[06/14 15:55:04    132] #rcworst125 [125.00] 
[06/14 15:55:04    132] #rcbest0 [ 0.00]
[06/14 15:55:05    133] # Corner id: 0
[06/14 15:55:05    133] # Layout Scale: 1.000000
[06/14 15:55:05    133] # Has Metal Fill model: yes
[06/14 15:55:05    133] # Temperature was set
[06/14 15:55:05    133] # Temperature : 125.000000
[06/14 15:55:05    133] # Ref. Temp   : 25.000000
[06/14 15:55:05    133] # Corner id: 1
[06/14 15:55:05    133] # Layout Scale: 1.000000
[06/14 15:55:05    133] # Has Metal Fill model: yes
[06/14 15:55:05    133] # Temperature was set
[06/14 15:55:05    133] # Temperature : 0.000000
[06/14 15:55:05    133] # Ref. Temp   : 25.000000
[06/14 15:55:05    133] #total pattern=286 [22, 792]
[06/14 15:55:05    133] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/14 15:55:05    133] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/14 15:55:05    133] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/14 15:55:05    133] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/14 15:55:05    133] #number model r/c [2,1] [22,792] read
[06/14 15:55:05    133] #0 rcmodel(s) requires rebuild
[06/14 15:55:05    133] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1224.23 (MB), peak = 1389.68 (MB)
[06/14 15:55:08    136] #Using multithreading with 8 threads.
[06/14 15:55:08    136] #Length limit = 200 pitches
[06/14 15:55:08    136] #opt mode = 2
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #Connectivity extraction summary:
[06/14 15:55:08    136] #Total number of nets = 0.
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #Extract using 30 x 30 Hboxes
[06/14 15:55:08    136] #Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/14 15:55:08    136] #Process 0 special clock nets for rc extraction
[06/14 15:55:08    136] #0 temporary NDR added
[06/14 15:55:08    136] #Run Statistics for Extraction:
[06/14 15:55:08    136] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/14 15:55:08    136] #   Increased memory =     2.05 (MB), total memory =  1202.12 (MB), peak memory =  1389.68 (MB)
[06/14 15:55:08    136] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.12 (MB), peak = 1389.68 (MB)
[06/14 15:55:08    136] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/14 15:55:08    136] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1272.21 (439), Avg L-Edge Length: 6342.21 (267)
[06/14 15:55:08    136] #Start writing rcdb into /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d
[06/14 15:55:08    136] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/14 15:55:08    136] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.68 (MB), peak = 1389.68 (MB)
[06/14 15:55:08    136] Restoring parasitic data from file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d' ...
[06/14 15:55:08    136] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d' for content verification.
[06/14 15:55:08    136] Reading RCDB with compressed RC data.
[06/14 15:55:08    136] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1865.137M)
[06/14 15:55:08    136] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d' for reading.
[06/14 15:55:08    136] Reading RCDB with compressed RC data.
[06/14 15:55:08    136] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1868.160M)
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #Restore RCDB.
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #Complete tQuantus RC extraction.
[06/14 15:55:08    136] #Cpu time = 00:00:08
[06/14 15:55:08    136] #Elapsed time = 00:00:08
[06/14 15:55:08    136] #Increased memory = 17.01 (MB)
[06/14 15:55:08    136] #Total memory = 1199.68 (MB)
[06/14 15:55:08    136] #Peak memory = 1389.68 (MB)
[06/14 15:55:08    136] #
[06/14 15:55:08    136] #0 inserted nodes are removed
[06/14 15:55:08    136] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:55:08    136] #################################################################################
[06/14 15:55:08    136] # Design Stage: PostRoute
[06/14 15:55:08    136] # Design Name: TOP
[06/14 15:55:08    136] # Design Mode: 45nm
[06/14 15:55:08    136] # Analysis Mode: MMMC OCV 
[06/14 15:55:08    136] # Parasitics Mode: SPEF/RCDB
[06/14 15:55:08    136] # Signoff Settings: SI On 
[06/14 15:55:08    136] #################################################################################
[06/14 15:55:08    136] Setting infinite Tws ...
[06/14 15:55:08    136] First Iteration Infinite Tw... 
[06/14 15:55:08    136] Calculate early delays in OCV mode...
[06/14 15:55:08    136] Calculate late delays in OCV mode...
[06/14 15:55:08    136] Topological Sorting (CPU = 0:00:00.0, MEM = 1922.7M, InitMEM = 1922.7M)
[06/14 15:55:08    136] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:55:08    136] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/14 15:55:08    136] Opening parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d' for reading.
[06/14 15:55:08    136] Reading RCDB with compressed RC data.
[06/14 15:55:08    136] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1938.8M)
[06/14 15:55:08    136] AAE_INFO: 8 threads acquired from CTE.
[06/14 15:55:08    136] Total number of fetched objects 173
[06/14 15:55:08    136] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:55:08    136] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:55:08    136] End delay calculation. (MEM=2388.79 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:55:08    136] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:55:08    136] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2388.8M) ***
[06/14 15:55:08    137] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2388.8M)
[06/14 15:55:08    137] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:55:08    137] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2388.8M)
[06/14 15:55:08    137] Starting SI iteration 2
[06/14 15:55:08    137] Calculate early delays in OCV mode...
[06/14 15:55:08    137] Calculate late delays in OCV mode...
[06/14 15:55:08    137] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:55:08    137] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:55:08    137] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:55:08    137] Total number of fetched objects 173
[06/14 15:55:08    137] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:55:08    137] End delay calculation. (MEM=2393.81 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:55:08    137] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2393.8M) ***
[06/14 15:55:09    137] Closing parasitic data file '/tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/nr79970_3bDduE.rcdb.d'. 173 times net's RC data read were performed.
[06/14 15:55:09    137] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/14 15:55:09    137] Type 'man IMPEXT-3493' for more detail.
[06/14 15:55:09    137] Start to check current routing status for nets...
[06/14 15:55:09    137] All nets are already routed correctly.
[06/14 15:55:09    137] End to check current routing status for nets (mem=1916.9M)
[06/14 15:55:09    137] Extraction called for design 'TOP' of instances=309 and nets=175 using extraction engine 'preRoute' .
[06/14 15:55:09    137] PreRoute RC Extraction called for design TOP.
[06/14 15:55:09    137] RC Extraction called in multi-corner(2) mode.
[06/14 15:55:09    137] RCMode: PreRoute
[06/14 15:55:09    137]       RC Corner Indexes            0       1   
[06/14 15:55:09    137] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 15:55:09    137] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 15:55:09    137] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 15:55:09    137] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 15:55:09    137] Shrink Factor                : 1.00000
[06/14 15:55:09    137] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 15:55:09    137] Using Quantus QRC technology file ...
[06/14 15:55:09    137] Updating RC grid for preRoute extraction ...
[06/14 15:55:09    137] Initializing multi-corner resistance tables ...
[06/14 15:55:09    137] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1916.859M)
[06/14 15:55:09    137] Effort level <high> specified for reg2reg path_group
[06/14 15:55:09    137] Begin: glitch net info
[06/14 15:55:09    137] glitch slack range: number of glitch nets
[06/14 15:55:09    137] glitch slack < -0.32 : 0
[06/14 15:55:09    137] -0.32 < glitch slack < -0.28 : 0
[06/14 15:55:09    137] -0.28 < glitch slack < -0.24 : 0
[06/14 15:55:09    137] -0.24 < glitch slack < -0.2 : 0
[06/14 15:55:09    137] -0.2 < glitch slack < -0.16 : 0
[06/14 15:55:09    137] -0.16 < glitch slack < -0.12 : 0
[06/14 15:55:09    137] -0.12 < glitch slack < -0.08 : 0
[06/14 15:55:09    137] -0.08 < glitch slack < -0.04 : 0
[06/14 15:55:09    137] -0.04 < glitch slack : 0
[06/14 15:55:09    137] End: glitch net info
[06/14 15:55:09    137] Starting SI iteration 1 using Infinite Timing Windows
[06/14 15:55:09    137] #################################################################################
[06/14 15:55:09    137] # Design Stage: PostRoute
[06/14 15:55:09    137] # Design Name: TOP
[06/14 15:55:09    137] # Design Mode: 45nm
[06/14 15:55:09    137] # Analysis Mode: MMMC OCV 
[06/14 15:55:09    137] # Parasitics Mode: No SPEF/RCDB
[06/14 15:55:09    137] # Signoff Settings: SI On 
[06/14 15:55:09    137] #################################################################################
[06/14 15:55:09    137] Setting infinite Tws ...
[06/14 15:55:09    137] First Iteration Infinite Tw... 
[06/14 15:55:09    137] Calculate early delays in OCV mode...
[06/14 15:55:09    137] Calculate late delays in OCV mode...
[06/14 15:55:09    137] Topological Sorting (CPU = 0:00:00.0, MEM = 1932.3M, InitMEM = 1932.3M)
[06/14 15:55:09    137] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:55:09    137] Total number of fetched objects 173
[06/14 15:55:09    137] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/14 15:55:09    137] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 15:55:09    137] End delay calculation. (MEM=2387.28 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 15:55:09    137] Save waveform /tmp/innovus_temp_79970_CadenceServer3.localdomain_Team14_hMPF1w/.AAE_zuRMQC/.AAE_79970/waveform.data...
[06/14 15:55:09    137] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2387.3M) ***
[06/14 15:55:09    137] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2387.3M)
[06/14 15:55:09    137] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/14 15:55:09    137] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2387.3M)
[06/14 15:55:09    137] Starting SI iteration 2
[06/14 15:55:09    137] Calculate early delays in OCV mode...
[06/14 15:55:09    137] Calculate late delays in OCV mode...
[06/14 15:55:09    137] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/14 15:55:09    137] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/14 15:55:09    137] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/14 15:55:09    137] Total number of fetched objects 173
[06/14 15:55:09    137] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/14 15:55:09    137] End delay calculation. (MEM=2395.32 CPU=0:00:00.0 REAL=0:00:00.0)
[06/14 15:55:09    137] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2395.3M) ***
[06/14 15:55:09    137] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:18 mem=2395.3M)
[06/14 15:55:09    138] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.822  |   N/A   |  2.822  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/14 15:55:09    138] Total CPU time: 9.7 sec
[06/14 15:55:09    138] Total Real time: 9.0 sec
[06/14 15:55:09    138] Total Memory Usage: 1926.371094 Mbytes
[06/14 15:55:09    138] Reset AAE Options
[06/14 15:56:40    142] <CMD> saveDesign finalDesign.enc
[06/14 15:56:40    142] #- Begin Save netlist data ... (date=06/14 15:56:40, mem=1916.8M)
[06/14 15:56:40    142] Writing Binary DB to finalDesign.enc.dat/TOP.v.bin ...
[06/14 15:56:40    142] #- End Save netlist data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] #- Begin Save AAE data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:40    142] Saving AAE Data ...
[06/14 15:56:40    142] #- End Save AAE data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] #- Begin Save clock tree data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:40    142] #- End Save clock tree data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] Saving preference file finalDesign.enc.dat/gui.pref.tcl ...
[06/14 15:56:40    142] Saving mode setting ...
[06/14 15:56:40    142] Saving global file ...
[06/14 15:56:40    142] #- Begin Save floorplan data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:40    142] Saving floorplan file ...
[06/14 15:56:40    142] #- End Save floorplan data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] Saving Drc markers ...
[06/14 15:56:40    142] ... No Drc file written since there is no markers found.
[06/14 15:56:40    142] #- Begin Save placement data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:40    142] Saving placement file ...
[06/14 15:56:40    142] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2430.8M) ***
[06/14 15:56:40    142] #- End Save placement data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] #- Begin Save routing data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:40    142] Saving route file ...
[06/14 15:56:40    142] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2430.8M) ***
[06/14 15:56:40    142] #- End Save routing data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:40    142] Saving property file finalDesign.enc.dat/TOP.prop
[06/14 15:56:40    142] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2430.8M) ***
[06/14 15:56:40    142] #- Begin Save power constraints data ... (date=06/14 15:56:40, mem=2430.8M)
[06/14 15:56:41    142] #- End Save power constraints data ... (date=06/14 15:56:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=2430.8M, current mem=2430.8M)
[06/14 15:56:41    142] Saving preRoute extracted patterns in file 'finalDesign.enc.dat/TOP.techData.gz' ...
[06/14 15:56:41    142] No integration constraint in the design.
[06/14 15:56:41    142] Generated self-contained design finalDesign.enc.dat
[06/14 15:56:41    142] *** Message Summary: 0 warning(s), 0 error(s)
[06/14 15:56:41    142] 
[06/14 15:56:49    143] <CMD> verify_drc
[06/14 15:56:49    143]  *** Starting Verify DRC (MEM: 1905.8) ***
[06/14 15:56:49    143] 
[06/14 15:56:49    143]   VERIFY DRC ...... Starting Verification
[06/14 15:56:49    143]   VERIFY DRC ...... Initializing
[06/14 15:56:49    143]   VERIFY DRC ...... Deleting Existing Violations
[06/14 15:56:49    143]   VERIFY DRC ...... Creating Sub-Areas
[06/14 15:56:49    143] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/14 15:56:49    143]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/14 15:56:49    143]   VERIFY DRC ...... Using new threading
[06/14 15:56:49    143]   VERIFY DRC ...... Sub-Area : 1 of 1
[06/14 15:56:49    143]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/14 15:56:49    143] 
[06/14 15:56:49    143]   Verification Complete : 0 Viols.
[06/14 15:56:49    143] 
[06/14 15:56:49    143]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 126.2M) ***
[06/14 15:56:49    143] 
[06/14 15:56:55    143] <CMD> verify_connectivity
[06/14 15:56:55    143] VERIFY_CONNECTIVITY use new engine.
[06/14 15:56:55    143] 
[06/14 15:56:55    143] ******** Start: VERIFY CONNECTIVITY ********
[06/14 15:56:55    143] Start Time: Wed Jun 14 15:56:55 2023
[06/14 15:56:55    143] 
[06/14 15:56:55    143] Design Name: TOP
[06/14 15:56:55    143] Database Units: 2000
[06/14 15:56:55    143] Design Boundary: (0.0000, 0.0000) (26.0000, 26.0300)
[06/14 15:56:55    143] Error Limit = 1000; Warning Limit = 50
[06/14 15:56:55    143] Check all nets
[06/14 15:56:55    143] Multi-CPU acceleration using 8 CPU(s).
[06/14 15:56:55    144] 
[06/14 15:56:55    144] Begin Summary 
[06/14 15:56:55    144]   Found no problems or warnings.
[06/14 15:56:55    144] End Summary
[06/14 15:56:55    144] 
[06/14 15:56:55    144] End Time: Wed Jun 14 15:56:55 2023
[06/14 15:56:55    144] Time Elapsed: 0:00:00.0
[06/14 15:56:55    144] 
[06/14 15:56:55    144] ******** End: VERIFY CONNECTIVITY ********
[06/14 15:56:55    144]   Verification Complete : 0 Viols.  0 Wrngs.
[06/14 15:56:55    144]   (CPU Time: 0:00:00.7  MEM: 7.781M)
[06/14 15:56:55    144] 
[06/14 15:57:07    144] <CMD> verify_PG_short
[06/14 15:57:07    144]  *** Starting VERIFY PG SHORT(MEM: 2032.0) ***
[06/14 15:57:07    144] 
[06/14 15:57:07    144]   VERIFY PG SHORT ...... Initializing
[06/14 15:57:07    144]   VERIFY PG SHORT ...... Deleting Existing Violations
[06/14 15:57:07    144]   VERIFY PG SHORT ...... Creating Sub-Areas
[06/14 15:57:07    144]                   ...... bin size: 1920
[06/14 15:57:07    144] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[06/14 15:57:07    144]   VERIFY PG SHORT ...... SubArea : 1 of 1
[06/14 15:57:07    144]   VERIFY PG SHORT ...... Short:  0 Viols.
[06/14 15:57:07    144]   Verification Complete : 0 Short Viols.
[06/14 15:57:07    144] 
[06/14 15:57:07    144] **********End: VERIFY PG SHORT**********
[06/14 15:57:07    144]  *** verify PG short (CPU: 0:00:00.1  MEM: 1.5M)
[06/14 15:57:07    144] 
[06/14 16:00:09    153] <CMD> report_power
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Power Analysis
[06/14 16:00:09    153] 
[06/14 16:00:09    153]     0.00V	    VSS
[06/14 16:00:09    153]     0.90V	    VDD
[06/14 16:00:09    153] Begin Processing Timing Library for Power Calculation
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing Timing Library for Power Calculation
[06/14 16:00:09    153] 
[06/14 16:00:09    153] 
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing Power Net/Grid for Power Calculation
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1475.69MB/1475.69MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing Timing Window Data for Power Calculation
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1475.69MB/1475.69MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing User Attributes
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1475.69MB/1475.69MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing Signal Activity
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1475.69MB/1475.69MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Power Computation
[06/14 16:00:09    153] 
[06/14 16:00:09    153]       ----------------------------------------------------------
[06/14 16:00:09    153]       # of cell(s) missing both power/leakage table: 0
[06/14 16:00:09    153]       # of cell(s) missing power table: 0
[06/14 16:00:09    153]       # of cell(s) missing leakage table: 0
[06/14 16:00:09    153]       # of MSMV cell(s) missing power_level: 0
[06/14 16:00:09    153]       ----------------------------------------------------------
[06/14 16:00:09    153] 
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.68MB/1480.68MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Begin Processing User Attributes
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.68MB/1480.68MB)
[06/14 16:00:09    153] 
[06/14 16:00:09    153] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.68MB/1480.68MB)
[06/14 16:00:09    153] 
[06/14 16:00:53    155] <CMD> report_area
[06/14 16:01:22    156] <CMD> reportGateCount
[06/14 16:01:22    156] Gate area 1.0260 um^2
[06/14 16:01:26    156] <CMD> reportGateCount
[06/14 16:01:26    156] Gate area 1.0260 um^2
[06/14 16:04:11    163] 
[06/14 16:04:11    163] *** Memory Usage v#1 (Current mem = 1897.543M, initial mem = 165.195M) ***
[06/14 16:04:11    163] 
[06/14 16:04:11    163] *** Summary of all messages that are not suppressed in this session:
[06/14 16:04:11    163] Severity  ID               Count  Summary                                  
[06/14 16:04:11    163] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[06/14 16:04:11    163] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/14 16:04:11    163] WARNING   IMPFP-669            1  IO pin "%s" not found.                   
[06/14 16:04:11    163] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/14 16:04:11    163] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/14 16:04:11    163] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[06/14 16:04:11    163] WARNING   IMPOGDS-215          1  Merge file : %s has larger units than ou...
[06/14 16:04:11    163] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[06/14 16:04:11    163] WARNING   IMPOGDS-280          1  Maximum units in merge file is %d. Use -...
[06/14 16:04:11    163] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[06/14 16:04:11    163] WARNING   IMPEXT-3493         12  The design extraction status has been re...
[06/14 16:04:11    163] ERROR     IMPSYC-194           3  Incorrect usage for command '%s'.        
[06/14 16:04:11    163] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/14 16:04:11    163] WARNING   IMPESI-2017         24  There is no coupling capacitance found i...
[06/14 16:04:11    163] WARNING   IMPVFG-1198          3  The number of CPUs requested %d is large...
[06/14 16:04:11    163] WARNING   IMPVFG-198           1  Area to be verified is small to see any ...
[06/14 16:04:11    163] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[06/14 16:04:11    163] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[06/14 16:04:11    163] WARNING   IMPPP-4063           2  Multi-CPU is set to 4 in addStripe.  Whe...
[06/14 16:04:11    163] WARNING   IMPSR-4302           1  Cap-table is found in the design, so the...
[06/14 16:04:11    163] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[06/14 16:04:11    163] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[06/14 16:04:11    163] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/14 16:04:11    163] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[06/14 16:04:11    163] WARNING   IMPSP-9082           1  verifyGeometry needs to be executed befo...
[06/14 16:04:11    163] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[06/14 16:04:11    163] WARNING   IMPOPT-3648          1  Use of library name in option -cell for ...
[06/14 16:04:11    163] WARNING   IMPOPT-6073          1  Incremental delay on net %s may be lost ...
[06/14 16:04:11    163] WARNING   IMPOPT-3564          5  The following cells are set dont_use tem...
[06/14 16:04:11    163] WARNING   IMPOPT-3058          4  Cell %s/%s already has a dont_use attrib...
[06/14 16:04:11    163] WARNING   IMPCCOPT-2311        1  There is a mis-match between drive-stren...
[06/14 16:04:11    163] ERROR     IMPCCOPT-3092        1  Couldn't load external LP solver library...
[06/14 16:04:11    163] ERROR     IMPTCM-46            3  Argument "%s" is required for command "%...
[06/14 16:04:11    163] *** Message Summary: 88 warning(s), 7 error(s)
[06/14 16:04:11    163] 
[06/14 16:04:11    163] --- Ending "Innovus" (totcpu=0:02:44, real=0:18:00, mem=1897.5M) ---
