#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jan 12 08:12:50 2025
# Process ID: 87007
# Current directory: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1
# Command line: vivado -log simpleRisc_bypassMux_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleRisc_bypassMux_0_0.tcl
# Log file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1/simpleRisc_bypassMux_0_0.vds
# Journal file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1/vivado.jou
# Running On: e9a767cbc9ba, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14638 MB
#-----------------------------------------------------------
source simpleRisc_bypassMux_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/project/riscv2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: simpleRisc_bypassMux_0_0
Command: synth_design -top simpleRisc_bypassMux_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87128
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2300.410 ; gain = 386.758 ; free physical = 6928 ; free virtual = 11836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleRisc_bypassMux_0_0' [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/synth/simpleRisc_bypassMux_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bypassMux' [/home/user/project/riscv2/genProject/riscv2/riscv2.srcs/sources_1/new/bypassMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bypassMux' (0#1) [/home/user/project/riscv2/genProject/riscv2/riscv2.srcs/sources_1/new/bypassMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'simpleRisc_bypassMux_0_0' (0#1) [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/synth/simpleRisc_bypassMux_0_0.v:53]
WARNING: [Synth 8-7129] Port wbRd[4] in module bypassMux is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[3] in module bypassMux is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[2] in module bypassMux is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[1] in module bypassMux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.523 ; gain = 455.871 ; free physical = 6210 ; free virtual = 11203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2384.543 ; gain = 470.891 ; free physical = 6140 ; free virtual = 11134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.605 ; gain = 478.953 ; free physical = 6135 ; free virtual = 11130
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2403.387 ; gain = 489.738 ; free physical = 6052 ; free virtual = 11060
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wbRd[4] in module simpleRisc_bypassMux_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[3] in module simpleRisc_bypassMux_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[2] in module simpleRisc_bypassMux_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbRd[1] in module simpleRisc_bypassMux_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2612.129 ; gain = 698.477 ; free physical = 5138 ; free virtual = 10154
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2615.473 ; gain = 701.820 ; free physical = 5132 ; free virtual = 10148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2615.602 ; gain = 701.949 ; free physical = 5128 ; free virtual = 10144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.703 ; gain = 702.051 ; free physical = 5403 ; free virtual = 10426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.723 ; gain = 702.070 ; free physical = 5403 ; free virtual = 10426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.770 ; gain = 702.117 ; free physical = 5403 ; free virtual = 10427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.781 ; gain = 702.129 ; free physical = 5403 ; free virtual = 10427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.809 ; gain = 702.156 ; free physical = 5403 ; free virtual = 10427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.812 ; gain = 702.160 ; free physical = 5403 ; free virtual = 10426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |    32|
|3     |LUT5 |     2|
|4     |LUT6 |    72|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.848 ; gain = 702.195 ; free physical = 5403 ; free virtual = 10426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.871 ; gain = 702.219 ; free physical = 5403 ; free virtual = 10426
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.891 ; gain = 702.219 ; free physical = 5403 ; free virtual = 10426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.090 ; gain = 0.051 ; free physical = 5735 ; free virtual = 10758
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 5553 ; free virtual = 10579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7966b444
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2767.688 ; gain = 857.820 ; free physical = 5553 ; free virtual = 10579
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1815.963; main = 1512.707; forked = 451.444
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4854.324; main = 2767.688; forked = 2251.648
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1/simpleRisc_bypassMux_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3173.992 ; gain = 406.289 ; free physical = 4942 ; free virtual = 9973
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP simpleRisc_bypassMux_0_0, cache-ID = 642d1f6c44114c3f
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1/simpleRisc_bypassMux_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleRisc_bypassMux_0_0_utilization_synth.rpt -pb simpleRisc_bypassMux_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 08:13:23 2025...
