Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:41:05 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.23,16.85)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0376      1.0500    0.0863      0.0863 r    (51.98,16.85)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0087
  U299/I (INVD1BWP16P90CPD)                                                                               0.0378      1.0700    0.0002      0.0865 r    (52.18,15.70)
  U299/ZN (INVD1BWP16P90CPD)                                                                              0.0348      1.0500    0.0358      0.1223 f    (52.25,15.69)
  n391 (net)                                                                           8      0.0070
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0348      1.0700    0.0003      0.1226 f    (50.56,15.12)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0249      1.0500    0.0267      0.1493 r    (50.68,15.12)
  n219 (net)                                                                           3      0.0032
  U273/B1 (IND2D2BWP16P90CPDULVT)                                                                         0.0249      1.0700    0.0002      0.1496 r    (50.19,14.02)
  U273/ZN (IND2D2BWP16P90CPDULVT)                                                                         0.0372      1.0500    0.0272      0.1768 f    (50.19,14.02)
  n217 (net)                                                                           7      0.0139
  U271/B (OAI211D1BWP16P90CPD)                                                                            0.0371      1.0700    0.0003      0.1771 f    (53.08,15.12)
  U271/ZN (OAI211D1BWP16P90CPD)                                                                           0.0262      1.0500    0.0200      0.1971 r    (53.05,15.12)
  n141 (net)                                                                           2      0.0017
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0262      1.0700    0.0001      0.1971 r    (53.71,15.12)
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0165      1.0500    0.0206      0.2177 f    (53.86,15.10)
  n143 (net)                                                                           1      0.0007
  U256/B (IAO21D1BWP16P90CPD)                                                                             0.0165      1.0700    0.0000      0.2177 f    (53.98,14.61)
  U256/ZN (IAO21D1BWP16P90CPD)                                                                            0.0287      1.0500    0.0246      0.2424 r    (53.99,14.55)
  n146 (net)                                                                           4      0.0031
  U255/B (OA21D1BWP16P90CPD)                                                                              0.0287      1.0700    0.0001      0.2425 r    (55.09,14.55)
  U255/Z (OA21D1BWP16P90CPD)                                                                              0.0086      1.0500    0.0281      0.2706 r    (55.22,14.54)
  n456 (net)                                                                           1      0.0010
  U275/B (AOI21D1BWP16P90CPDULVT)                                                                         0.0086      1.0700    0.0001      0.2707 r    (56.95,13.97)
  U275/ZN (AOI21D1BWP16P90CPDULVT)                                                                        0.0104      1.0500    0.0067      0.2774 f    (56.96,13.91)
  n455 (net)                                                                           1      0.0009
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0104      1.0700    0.0001      0.2774 f    (57.31,12.82)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0086      1.0500    0.0084      0.2858 r    (57.43,12.82)
  n256 (net)                                                                           1      0.0007
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0086      1.0700    0.0001      0.2859 r    (57.40,12.21)     n
  data arrival time                                                                                                                         0.2859

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5750 f    (59.43,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5450
  duty cycle clock jitter                                                                                                      -0.0090      0.5360
  library setup time                                                                                                  1.0000   -0.0054      0.5306
  data required time                                                                                                                        0.5306
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5306
  data arrival time                                                                                                                        -0.2859
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2447



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0053      1.0500    0.0010      0.5010 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0009
  FTB_1__42/I (BUFFSKND1BWP16P90CPD)                                                                      0.0053      1.0700    0.0001      0.5011 r    (60.38,12.82)     s
  FTB_1__42/Z (BUFFSKND1BWP16P90CPD)                                                                      0.0427      1.0500    0.0326      0.5337 r    (60.53,12.82)     s
  aps_rename_1_ (net)                                                                  5      0.0088
  ZINV_74_inst_49/I (INVD1BWP16P90CPDULVT)                                                                0.0431      1.0700    0.0008      0.5345 r    (58.39,10.51)
  ZINV_74_inst_49/ZN (INVD1BWP16P90CPDULVT)                                                               0.0328      1.0500    0.0303      0.5648 f    (58.46,10.52)
  ZINV_74_0 (net)                                                                      2      0.0094
  ZINV_6_inst_48/I (CKND12BWP16P90CPDULVT)                                                                0.0328      1.0700    0.0006      0.5654 f    (59.44,10.51)
  ZINV_6_inst_48/ZN (CKND12BWP16P90CPDULVT)                                                               0.0278      1.0500    0.0222      0.5876 r    (59.46,10.51)
  dbg_dat_si[0] (net)                                                                  1      0.1005
  dbg_dat_si[0] (out)                                                                                     0.0299      1.0700    0.0101      0.5977 r    (61.75,12.45)
  data arrival time                                                                                                                         0.5977

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  cycle clock jitter                                                                                                           -0.0070      1.1130
  output external delay                                                                                                        -0.5000      0.6130
  data required time                                                                                                                        0.6130
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6130
  data arrival time                                                                                                                        -0.5977
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0153



  Startpoint: dbg_dat_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_dat_so[0] (in)                                                                                      0.0056      1.0500    0.0015      0.5015 f    (61.75,14.37)
  dbg_dat_so[0] (net)                                                                  1      0.0013
  U275/A2 (AOI21D1BWP16P90CPDULVT)                                                                        0.0056      1.0700    0.0001      0.5016 f    (56.78,13.93)
  U275/ZN (AOI21D1BWP16P90CPDULVT)                                                                        0.0097      1.0500    0.0085      0.5102 r    (56.96,13.91)
  n455 (net)                                                                           1      0.0009
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0097      1.0700    0.0001      0.5102 r    (57.31,12.82)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0063      1.0500    0.0067      0.5169 f    (57.43,12.82)
  n256 (net)                                                                           1      0.0007
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0063      1.0700    0.0001      0.5170 f    (57.40,12.21)     n
  data arrival time                                                                                                                         0.5170

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5750 f    (59.43,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5450
  duty cycle clock jitter                                                                                                      -0.0090      0.5360
  library setup time                                                                                                  1.0000   -0.0091      0.5269
  data required time                                                                                                                        0.5269
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5269
  data arrival time                                                                                                                        -0.5170
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0099



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5750 f    (59.43,12.24)     n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0063      1.0500    0.0390      0.6140 r    (59.01,12.24)     n
  n405 (net)                                                                           1      0.0035
  U532/I (CKBD14BWP16P90CPDULVT)                                                                          0.0063      1.0700    0.0003      0.6143 r    (59.01,11.66)
  U532/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0217      0.6359 r    (59.91,11.66)
  tdo (net)                                                                            1      0.1003
  tdo (out)                                                                                               0.0235      1.0700    0.0085      0.6444 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6444

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  duty cycle clock jitter                                                                                                      -0.0090      1.1110
  output external delay                                                                                                        -0.5000      0.6110
  data required time                                                                                                                        0.6110
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6110
  data arrival time                                                                                                                        -0.6444
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0334


1
