{
  "design": {
    "design_info": {
      "boundary_crc": "0x99524419A3982F82",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/bram",
      "name": "bram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": ""
    },
    "ports": {
      "clka_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bram_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rsta_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "addra_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "addrb_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "doutb_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "dina_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "bram_blk_mem_gen_0_0",
        "xci_path": "ip\\bram_blk_mem_gen_0_0\\bram_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_0_0",
        "xci_path": "ip\\bram_xlconstant_0_0\\bram_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_0_1",
        "xci_path": "ip\\bram_xlconstant_0_1\\bram_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "15"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_1_0",
        "xci_path": "ip\\bram_xlconstant_1_0\\bram_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addrb_0",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "blk_mem_gen_0/dina"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rsta_0",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_0/rstb"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_0/ena",
          "blk_mem_gen_0/enb"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "blk_mem_gen_0/wea"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "blk_mem_gen_0/web"
        ]
      }
    }
  }
}