--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Systems.twx Systems.ncd -o Systems.twr Systems.pcf

Design file:              Systems.ncd
Physical constraint file: Systems.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    2.810(R)|      SLOW  |   -0.044(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<1>      |    3.126(R)|      SLOW  |    0.320(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<2>      |    0.817(R)|      FAST  |    0.353(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<3>      |    1.573(R)|      SLOW  |    0.201(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<4>      |    1.654(R)|      SLOW  |   -0.160(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<0>       |    0.846(R)|      FAST  |    0.220(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    0.940(R)|      FAST  |   -0.198(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.764(R)|      FAST  |    0.240(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.699(R)|      FAST  |    0.095(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    0.538(R)|      FAST  |    0.285(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    2.583(R)|      SLOW  |   -1.232(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    2.921(R)|      SLOW  |   -1.470(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    3.242(R)|      SLOW  |   -0.675(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         7.484(R)|      SLOW  |         3.890(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.081(R)|      SLOW  |         3.701(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         7.016(R)|      SLOW  |         3.618(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         6.735(R)|      SLOW  |         3.430(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         7.929(R)|      SLOW  |         4.271(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         7.345(R)|      SLOW  |         3.855(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         7.702(R)|      SLOW  |         4.071(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC1     |         7.115(R)|      SLOW  |         3.750(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC2     |         7.378(R)|      SLOW  |         3.914(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.854(R)|      SLOW  |         3.540(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.994(R)|      SLOW  |         3.644(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.716(R)|      SLOW  |         3.437(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.647(R)|      SLOW  |         3.396(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.607(R)|      SLOW  |         4.026(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.455(R)|      SLOW  |         3.917(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.479(R)|      SLOW  |         3.890(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.480(R)|      SLOW  |         3.922(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.279(R)|      SLOW  |         3.784(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.266(R)|      SLOW  |         3.760(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.012(R)|      SLOW  |         3.629(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.042|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 29 19:11:47 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



