============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:20:46 pm
  Module:                 carry_select_adder_56678_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2854 ps) Path Delay Check
     Startpoint: (F) B[5]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-    5146            
           Slack:=    2854            

Exceptions/Constraints:
  max_delay             8000            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  B[5]                                                      -       -         F     (arrival)                     3 11.3  1000     0       0    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g28__2398/COUT                   -       A->COUT   F     sky130_fd_sc_hd__ha_1         1  7.9    86   601     601    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g65__5107/COUT -       A->COUT   F     sky130_fd_sc_hd__fa_1         1  5.8    96   445    1047    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g65__6260/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    1443    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g65__4319/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    1839    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g65__8428/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    2236    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g65__5526/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  3.4    83   377    2612    (-,-) 
  g610__2802/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_1      7 30.1   665   521    3133    (-,-) 
  g603__6260/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_1      8 34.1   744   714    3847    (-,-) 
  g592__6161/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_1      9 36.7   796   756    4603    (-,-) 
  g586__7098/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2       1 51.3   158   543    5146    (-,-) 
  Cout                                                      -       -         F     (port)                        -    -     -     0    5146    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------

