{"top":"global.ExplicitClock",
"namespaces":{
  "global":{
    "modules":{
      "DualClockRAM":{
        "type":["Record",[
          ["RADDR",["Array",8,"BitIn"]],
          ["WADDR",["Array",8,"BitIn"]],
          ["WDATA",["Array",8,"BitIn"]],
          ["RDATA",["Array",8,"Bit"]],
          ["WE","BitIn"],
          ["RCLK",["Named","coreir.clkIn"]],
          ["WCLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          }
        },
        "connections":[
          ["self.RDATA","const_0_8.out"]
        ]
      },
      "ExplicitClock":{
        "type":["Record",[
          ["WCLK",["Named","coreir.clkIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "ExplicitClock_comb_inst0":{
            "modref":"global.ExplicitClock_comb"
          }
        },
        "connections":[
          ["self.O","ExplicitClock_comb_inst0.O"],
          ["self.RCLK","ExplicitClock_comb_inst0.RCLK"],
          ["self.WCLK","ExplicitClock_comb_inst0.WCLK"]
        ]
      },
      "ExplicitClock_comb":{
        "type":["Record",[
          ["WCLK",["Named","coreir.clkIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "DualClockRAM_inst0":{
            "modref":"global.DualClockRAM"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          }
        },
        "connections":[
          ["const_0_8.out","DualClockRAM_inst0.RADDR"],
          ["self.RCLK","DualClockRAM_inst0.RCLK"],
          ["self.O","DualClockRAM_inst0.RDATA"],
          ["const_0_8.out","DualClockRAM_inst0.WADDR"],
          ["self.WCLK","DualClockRAM_inst0.WCLK"],
          ["const_0_8.out","DualClockRAM_inst0.WDATA"],
          ["bit_const_0_None.out","DualClockRAM_inst0.WE"]
        ]
      },
      "ImplicitClock":{
        "type":["Record",[
          ["WCLK",["Named","coreir.clkIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "ImplicitClock_comb_inst0":{
            "modref":"global.ImplicitClock_comb"
          }
        },
        "connections":[
          ["self.O","ImplicitClock_comb_inst0.O"],
          ["self.RCLK","ImplicitClock_comb_inst0.RCLK"],
          ["self.WCLK","ImplicitClock_comb_inst0.WCLK"]
        ]
      },
      "ImplicitClock_comb":{
        "type":["Record",[
          ["WCLK",["Named","coreir.clkIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "DualClockRAM_inst0":{
            "modref":"global.DualClockRAM"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          }
        },
        "connections":[
          ["const_0_8.out","DualClockRAM_inst0.RADDR"],
          ["self.WCLK","DualClockRAM_inst0.RCLK"],
          ["self.O","DualClockRAM_inst0.RDATA"],
          ["const_0_8.out","DualClockRAM_inst0.WADDR"],
          ["self.WCLK","DualClockRAM_inst0.WCLK"],
          ["const_0_8.out","DualClockRAM_inst0.WDATA"],
          ["bit_const_0_None.out","DualClockRAM_inst0.WE"]
        ]
      }
    }
  }
}
}
