*** Start analyzing build configuration ***
Auto-config - Scanning: /home/ltr/GitHub/MIPS
Auto-config - VLOG: /home/ltr/GitHub/MIPS
Auto-config - VHDL: /home/ltr/GitHub/MIPS
Auto-config - Wrote:
    /home/ltr/GitHub/MIPS/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/ltr/GitHub/MIPS/.dvt/default.build
    -f /home/ltr/GitHub/MIPS/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/ltr/GitHub/MIPS/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [102 ms] ***

*** Start VHDL build ***
*** Done parsing [133.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [7 ms] ...
*** Done VHDL build [144 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/ltr/GitHub/MIPS/defines.sv ...
Done /home/ltr/GitHub/MIPS/defines.sv [103 ms, 147 lines, SystemVerilog_2012] ...
Loading (2) /home/ltr/GitHub/MIPS/stage_wb.sv ...
Done /home/ltr/GitHub/MIPS/stage_wb.sv [7 ms, 40 lines, SystemVerilog_2012] ...
Loading (3) /home/ltr/GitHub/MIPS/stage_mem.sv ...
Done /home/ltr/GitHub/MIPS/stage_mem.sv [10 ms, 77 lines, SystemVerilog_2012] ...
Loading (4) /home/ltr/GitHub/MIPS/stage_if.sv ...
Done /home/ltr/GitHub/MIPS/stage_if.sv [2 ms, 28 lines, SystemVerilog_2012] ...
Loading (5) /home/ltr/GitHub/MIPS/stage_id.sv ...
Done /home/ltr/GitHub/MIPS/stage_id.sv [12 ms, 129 lines, SystemVerilog_2012] ...
Loading (6) /home/ltr/GitHub/MIPS/stage_exe.sv ...
Done /home/ltr/GitHub/MIPS/stage_exe.sv [7 ms, 84 lines, SystemVerilog_2012] ...
Loading (7) /home/ltr/GitHub/MIPS/regs_memwb.sv ...
Done /home/ltr/GitHub/MIPS/regs_memwb.sv [3 ms, 53 lines, SystemVerilog_2012] ...
Loading (8) /home/ltr/GitHub/MIPS/regs_ifid.sv ...
Done /home/ltr/GitHub/MIPS/regs_ifid.sv [1 ms, 24 lines, SystemVerilog_2012] ...
Loading (9) /home/ltr/GitHub/MIPS/regs_idexe.sv ...
Done /home/ltr/GitHub/MIPS/regs_idexe.sv [2 ms, 60 lines, SystemVerilog_2012] ...
Loading (10) /home/ltr/GitHub/MIPS/regs_exemem.sv ...
Done /home/ltr/GitHub/MIPS/regs_exemem.sv [3 ms, 52 lines, SystemVerilog_2012] ...
Loading (11) /home/ltr/GitHub/MIPS/regfile.sv ...
Done /home/ltr/GitHub/MIPS/regfile.sv [5 ms, 38 lines, SystemVerilog_2012] ...
Loading (12) /home/ltr/GitHub/MIPS/minimips.sv ...
Done /home/ltr/GitHub/MIPS/minimips.sv [17 ms, 321 lines, SystemVerilog_2012] ...
Loading (13) /home/ltr/GitHub/MIPS/im.sv ...
Done /home/ltr/GitHub/MIPS/im.sv [1 ms, 32 lines, SystemVerilog_2012] ...
Loading (14) /home/ltr/GitHub/MIPS/hilo.sv ...
Done /home/ltr/GitHub/MIPS/hilo.sv [1 ms, 28 lines, SystemVerilog_2012] ...
Loading (15) /home/ltr/GitHub/MIPS/dm.sv ...
Done /home/ltr/GitHub/MIPS/dm.sv [1 ms, 31 lines, SystemVerilog_2012] ...
*** Done invocation #1 [124 ms] ***
*** Done parsing [LT 62.0 ms, PT 124.0 ms] ***
*** Total number of lines [1 144] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [4 ms] ...
Performing post full build step 3 (RCP) [2 ms] ...
*** Done SystemVerilog build [189 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [5 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [50 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [2 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [52 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [0 ms] ...
Performing mixed post full build step 6 (VHDL - US) [0 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [50 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [3 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [56 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [3 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [51 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [473 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [911 ms] ***
