{
  "design": {
    "design_info": {
      "boundary_crc": "0x4783763547837635",
      "device": "xc7a100tfgg484-1",
      "name": "mux2x1",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": ""
    },
    "ports": {
      "a": {
        "direction": "I"
      },
      "b": {
        "direction": "I"
      },
      "c": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s": {
        "direction": "I"
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mux2x1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mux2x1_util_vector_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mux2x1_util_vector_logic_2_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mux2x1_util_vector_logic_3_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "c"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_3/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_3/Op2"
        ]
      },
      "s_1": {
        "ports": [
          "s",
          "util_vector_logic_2/Op1",
          "util_vector_logic_1/Op2"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_0/Op2"
        ]
      },
      "a_1": {
        "ports": [
          "a",
          "util_vector_logic_0/Op1"
        ]
      },
      "b_1": {
        "ports": [
          "b",
          "util_vector_logic_1/Op1"
        ]
      }
    }
  }
}