Toolflow
========

Choosing Transistor Variant
---------------------------

Schematic Genaration
--------------------

Transistor Sizing
-----------------

Layout Generation
-----------------

Netlist Extraction
------------------

Cell Charecterization
---------------------

Synthesis
---------

Post-Synthesis Simulation
-------------------------

Place and Route
---------------

.. autosummary::
   :toctree: generated

