set_min_delay 4.0 -rise -from adder1 -rise_through adder1 -rise_to clk1 -fall_to port* -ignore_clock_latency -probe -reset_path
