$date
	Sun Oct 23 06:43:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#402306
b11000 &
b11000 %
1$
b11000 !
1"
#402307
0"
#402310
b1100 &
b1100 %
#402314
b110 &
b110 %
#402318
b11 &
b11 %
#402322
b1010 &
b1010 %
#402326
b101 &
b101 %
#402330
b10000 &
b10000 %
#402334
b1000 &
b1000 %
#402338
b100 &
b100 %
#402342
b10 &
b10 %
#402346
b1 &
b1 %
1#
#402350
b0 &
0#
b0 %
0$
#1387363
b1110 !
1"
#1387366
b1110 &
b1110 %
1$
#1387367
0"
#1387370
b111 &
b111 %
#1387374
b10110 &
b10110 %
#1387378
b1011 &
b1011 %
#1387382
b100010 &
b100010 %
#1387386
b10001 &
b10001 %
#1387390
b110100 &
b110100 %
#1387394
b11010 &
b11010 %
#1387398
b1101 &
b1101 %
#1387402
b101000 &
b101000 %
#1387406
b10100 &
b10100 %
#1387410
b1010 &
b1010 %
#1387414
b101 &
b101 %
#1387418
b10000 &
b10000 %
#1387422
b1000 &
b1000 %
#1387426
b100 &
b100 %
#1387430
b10 &
b10 %
#1387434
b1 &
b1 %
1#
#1387438
b0 &
0#
b0 %
0$
#2421797
b1 !
1"
#2421798
b1 &
b1 %
1$
#2421799
0"
#2421802
1#
#2421806
b0 &
0#
b0 %
0$
#4500012
