INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Activity/semi_design/APB4/apb_slave/apb_slave.srcs/sources_1/new/apb_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Activity/semi_design/APB4/apb_slave/apb_slave.srcs/sim_1/new/apb_slave_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slave_tb
INFO: [VRFC 10-2458] undeclared symbol PSLVERR, assumed default net type wire [C:/Users/manis/Desktop/Activity/semi_design/APB4/apb_slave/apb_slave.srcs/sim_1/new/apb_slave_tb.v:29]
