{"vcs1":{"timestamp_begin":1677613520.594016394, "rt":0.36, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677613521.021258410, "rt":0.42, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677613521.493085858, "rt":0.25, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613520.275492554}
{"VCS_COMP_START_TIME": 1677613520.275492554}
{"VCS_COMP_END_TIME": 1677613521.833184949}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
