;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/11/2017 11:36:50 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x15790000  	5497
0x0008	0x15590000  	5465
0x000C	0x15590000  	5465
0x0010	0x15590000  	5465
0x0014	0x15590000  	5465
0x0018	0x15590000  	5465
0x001C	0x15590000  	5465
0x0020	0x15590000  	5465
0x0024	0x15590000  	5465
0x0028	0x15590000  	5465
0x002C	0x15590000  	5465
0x0030	0x15590000  	5465
0x0034	0x15590000  	5465
0x0038	0x15590000  	5465
0x003C	0x15590000  	5465
0x0040	0x15590000  	5465
0x0044	0x15590000  	5465
0x0048	0x15590000  	5465
0x004C	0x15590000  	5465
0x0050	0x15590000  	5465
0x0054	0x15590000  	5465
0x0058	0x15590000  	5465
0x005C	0x15590000  	5465
0x0060	0x15590000  	5465
0x0064	0x15590000  	5465
0x0068	0x15590000  	5465
0x006C	0x15590000  	5465
0x0070	0x15590000  	5465
0x0074	0x15590000  	5465
0x0078	0x15590000  	5465
0x007C	0x15590000  	5465
0x0080	0x15590000  	5465
0x0084	0x15590000  	5465
0x0088	0x15590000  	5465
0x008C	0x15590000  	5465
0x0090	0x15590000  	5465
0x0094	0x15590000  	5465
0x0098	0x15590000  	5465
0x009C	0x15590000  	5465
0x00A0	0x15590000  	5465
0x00A4	0x15590000  	5465
0x00A8	0x15590000  	5465
0x00AC	0x15590000  	5465
0x00B0	0x15590000  	5465
0x00B4	0x15590000  	5465
0x00B8	0x15590000  	5465
0x00BC	0x15590000  	5465
0x00C0	0x15590000  	5465
0x00C4	0x15590000  	5465
0x00C8	0x15590000  	5465
0x00CC	0x15590000  	5465
0x00D0	0x15590000  	5465
0x00D4	0x15590000  	5465
0x00D8	0x15590000  	5465
0x00DC	0x15590000  	5465
0x00E0	0x15590000  	5465
0x00E4	0x15590000  	5465
0x00E8	0x15590000  	5465
0x00EC	0x15590000  	5465
0x00F0	0x15590000  	5465
0x00F4	0x15590000  	5465
0x00F8	0x15590000  	5465
0x00FC	0x15590000  	5465
0x0100	0x15590000  	5465
0x0104	0x15590000  	5465
0x0108	0x15590000  	5465
0x010C	0x15590000  	5465
0x0110	0x15590000  	5465
0x0114	0x15590000  	5465
0x0118	0x15590000  	5465
0x011C	0x15590000  	5465
0x0120	0x15590000  	5465
0x0124	0x15590000  	5465
0x0128	0x15590000  	5465
0x012C	0x15590000  	5465
; end of ____SysVT
_main:
;I2C.c, 17 :: 		void main()
0x1578	0xF000F840  BL	5628
0x157C	0xF000F970  BL	6240
0x1580	0xF7FFFFEE  BL	5472
0x1584	0xF000F92C  BL	6112
;I2C.c, 19 :: 		initMain();                                       // initalize main
0x1588	0xF7FFFF4A  BL	_initMain+0
;I2C.c, 21 :: 		ee_addr = 10;                                     // addr 10
0x158C	0x210A    MOVS	R1, #10
0x158E	0x4817    LDR	R0, [PC, #92]
0x1590	0x7001    STRB	R1, [R0, #0]
;I2C.c, 22 :: 		wr_data = 40;                                     // write 40
0x1592	0x2128    MOVS	R1, #40
0x1594	0x4816    LDR	R0, [PC, #88]
0x1596	0x7001    STRB	R1, [R0, #0]
;I2C.c, 24 :: 		while(1)
L_main2:
;I2C.c, 26 :: 		EEPROM_24LC16B_WrSingle(ee_addr, wr_data);    // write data into the EEPROM
0x1598	0x4815    LDR	R0, [PC, #84]
0x159A	0x7801    LDRB	R1, [R0, #0]
0x159C	0x4813    LDR	R0, [PC, #76]
0x159E	0x7800    LDRB	R0, [R0, #0]
0x15A0	0xF7FFFF24  BL	_EEPROM_24LC16B_WrSingle+0
;I2C.c, 27 :: 		Delay_ms(20);                                 // short delay
0x15A4	0xF64A177F  MOVW	R7, #43391
0x15A8	0xF2C00703  MOVT	R7, #3
0x15AC	0xBF00    NOP
0x15AE	0xBF00    NOP
L_main4:
0x15B0	0x1E7F    SUBS	R7, R7, #1
0x15B2	0xD1FD    BNE	L_main4
0x15B4	0xBF00    NOP
0x15B6	0xBF00    NOP
0x15B8	0xBF00    NOP
;I2C.c, 29 :: 		rd_data = EEPROM_24LC16B_RdSingle(ee_addr);   // read data from EEPROM
0x15BA	0x480C    LDR	R0, [PC, #48]
0x15BC	0x7800    LDRB	R0, [R0, #0]
0x15BE	0xF7FFFFAD  BL	_EEPROM_24LC16B_RdSingle+0
0x15C2	0x490C    LDR	R1, [PC, #48]
0x15C4	0x7008    STRB	R0, [R1, #0]
;I2C.c, 31 :: 		IntToStr(rd_data, txt);                       // convert read data to string
0x15C6	0x490C    LDR	R1, [PC, #48]
0x15C8	0xF7FFFF54  BL	_IntToStr+0
;I2C.c, 33 :: 		Uart_Write_Text(txt);                         // write to UART
0x15CC	0x480A    LDR	R0, [PC, #40]
0x15CE	0xF7FFFF89  BL	_UART_Write_Text+0
;I2C.c, 34 :: 		Delay_ms(2000);                               // send every 2 seconds
0x15D2	0xF24357FF  MOVW	R7, #13823
0x15D6	0xF2C0176E  MOVT	R7, #366
L_main6:
0x15DA	0x1E7F    SUBS	R7, R7, #1
0x15DC	0xD1FD    BNE	L_main6
0x15DE	0xBF00    NOP
0x15E0	0xBF00    NOP
0x15E2	0xBF00    NOP
0x15E4	0xBF00    NOP
0x15E6	0xBF00    NOP
;I2C.c, 35 :: 		}
0x15E8	0xE7D6    B	L_main2
;I2C.c, 36 :: 		}
L_end_main:
L__main_end_loop:
0x15EA	0xE7FE    B	L__main_end_loop
0x15EC	0x010C2000  	_ee_addr+0
0x15F0	0x010D2000  	_wr_data+0
0x15F4	0x010E2000  	_rd_data+0
0x15F8	0x010F2000  	_txt+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x13B0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x13B2	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x13B6	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x13BA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x13BE	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x13C0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x13C4	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x13C6	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x13C8	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x13CA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x13CE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x13D2	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x13D4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x13D8	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x13DA	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x13DC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x13E0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x13E4	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x13E6	0xB001    ADD	SP, SP, #4
0x13E8	0x4770    BX	LR
; end of ___FillZeros
_initMain:
;I2C.c, 6 :: 		void initMain()
0x1420	0xB081    SUB	SP, SP, #4
0x1422	0xF8CDE000  STR	LR, [SP, #0]
;I2C.c, 9 :: 		UART1_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1426	0x4810    LDR	R0, [PC, #64]
0x1428	0xB401    PUSH	(R0)
0x142A	0xF2400300  MOVW	R3, #0
0x142E	0xF2400200  MOVW	R2, #0
0x1432	0xF2400100  MOVW	R1, #0
0x1436	0xF2425080  MOVW	R0, #9600
0x143A	0xF7FFFF0B  BL	_UART1_Init_Advanced+0
0x143E	0xB001    ADD	SP, SP, #4
;I2C.c, 11 :: 		Delay_ms(100);
0x1440	0xF644777F  MOVW	R7, #20351
0x1444	0xF2C00712  MOVT	R7, #18
L_initMain0:
0x1448	0x1E7F    SUBS	R7, R7, #1
0x144A	0xD1FD    BNE	L_initMain0
0x144C	0xBF00    NOP
0x144E	0xBF00    NOP
0x1450	0xBF00    NOP
0x1452	0xBF00    NOP
0x1454	0xBF00    NOP
;I2C.c, 14 :: 		I2C1_Init_Advanced(100000, &_GPIO_MODULE_I2C1_PB67);
0x1456	0x4905    LDR	R1, [PC, #20]
0x1458	0x4805    LDR	R0, [PC, #20]
0x145A	0xF7FFFF73  BL	_I2C1_Init_Advanced+0
;I2C.c, 15 :: 		}
L_end_initMain:
0x145E	0xF8DDE000  LDR	LR, [SP, #0]
0x1462	0xB001    ADD	SP, SP, #4
0x1464	0x4770    BX	LR
0x1466	0xBF00    NOP
0x1468	0x17580000  	__GPIO_MODULE_USART1_PA9_10+0
0x146C	0x16EC0000  	__GPIO_MODULE_I2C1_PB67+0
0x1470	0x86A00001  	#100000
; end of _initMain
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1254	0xB081    SUB	SP, SP, #4
0x1256	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x125A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x125C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x125E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1260	0xB408    PUSH	(R3)
0x1262	0xB293    UXTH	R3, R2
0x1264	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1266	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1268	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x126A	0xF7FFFE6B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x126E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x1270	0xF8DDE000  LDR	LR, [SP, #0]
0x1274	0xB001    ADD	SP, SP, #4
0x1276	0x4770    BX	LR
0x1278	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0F44	0xB089    SUB	SP, SP, #36
0x0F46	0xF8CDE000  STR	LR, [SP, #0]
0x0F4A	0x4683    MOV	R11, R0
0x0F4C	0xB298    UXTH	R0, R3
0x0F4E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0F50	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0F54	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0F56	0xAC04    ADD	R4, SP, #16
0x0F58	0xF8AD1004  STRH	R1, [SP, #4]
0x0F5C	0xF8AD0008  STRH	R0, [SP, #8]
0x0F60	0x4620    MOV	R0, R4
0x0F62	0xF7FFFABD  BL	_RCC_GetClocksFrequency+0
0x0F66	0xF8BD0008  LDRH	R0, [SP, #8]
0x0F6A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0F6E	0x4C64    LDR	R4, [PC, #400]
0x0F70	0x45A3    CMP	R11, R4
0x0F72	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0F74	0x2501    MOVS	R5, #1
0x0F76	0xB26D    SXTB	R5, R5
0x0F78	0x4C62    LDR	R4, [PC, #392]
0x0F7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0F7C	0x4D62    LDR	R5, [PC, #392]
0x0F7E	0x4C63    LDR	R4, [PC, #396]
0x0F80	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0F82	0x4D63    LDR	R5, [PC, #396]
0x0F84	0x4C63    LDR	R4, [PC, #396]
0x0F86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0F88	0x4D63    LDR	R5, [PC, #396]
0x0F8A	0x4C64    LDR	R4, [PC, #400]
0x0F8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0F8E	0x4D64    LDR	R5, [PC, #400]
0x0F90	0x4C64    LDR	R4, [PC, #400]
0x0F92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0F94	0x9C07    LDR	R4, [SP, #28]
0x0F96	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0F98	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0F9A	0x4C63    LDR	R4, [PC, #396]
0x0F9C	0x45A3    CMP	R11, R4
0x0F9E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0FA0	0x2501    MOVS	R5, #1
0x0FA2	0xB26D    SXTB	R5, R5
0x0FA4	0x4C61    LDR	R4, [PC, #388]
0x0FA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0FA8	0x4D61    LDR	R5, [PC, #388]
0x0FAA	0x4C58    LDR	R4, [PC, #352]
0x0FAC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0FAE	0x4D61    LDR	R5, [PC, #388]
0x0FB0	0x4C58    LDR	R4, [PC, #352]
0x0FB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0FB4	0x4D60    LDR	R5, [PC, #384]
0x0FB6	0x4C59    LDR	R4, [PC, #356]
0x0FB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0FBA	0x4D60    LDR	R5, [PC, #384]
0x0FBC	0x4C59    LDR	R4, [PC, #356]
0x0FBE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0FC0	0x9C06    LDR	R4, [SP, #24]
0x0FC2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0FC4	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0FC6	0x4C5E    LDR	R4, [PC, #376]
0x0FC8	0x45A3    CMP	R11, R4
0x0FCA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0FCC	0x2501    MOVS	R5, #1
0x0FCE	0xB26D    SXTB	R5, R5
0x0FD0	0x4C5C    LDR	R4, [PC, #368]
0x0FD2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0FD4	0x4D5C    LDR	R5, [PC, #368]
0x0FD6	0x4C4D    LDR	R4, [PC, #308]
0x0FD8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0FDA	0x4D5C    LDR	R5, [PC, #368]
0x0FDC	0x4C4D    LDR	R4, [PC, #308]
0x0FDE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0FE0	0x4D5B    LDR	R5, [PC, #364]
0x0FE2	0x4C4E    LDR	R4, [PC, #312]
0x0FE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0FE6	0x4D5B    LDR	R5, [PC, #364]
0x0FE8	0x4C4E    LDR	R4, [PC, #312]
0x0FEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0FEC	0x9C06    LDR	R4, [SP, #24]
0x0FEE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0FF0	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0FF2	0x4C59    LDR	R4, [PC, #356]
0x0FF4	0x45A3    CMP	R11, R4
0x0FF6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0FF8	0x2501    MOVS	R5, #1
0x0FFA	0xB26D    SXTB	R5, R5
0x0FFC	0x4C57    LDR	R4, [PC, #348]
0x0FFE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x1000	0x4D57    LDR	R5, [PC, #348]
0x1002	0x4C42    LDR	R4, [PC, #264]
0x1004	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x1006	0x4D57    LDR	R5, [PC, #348]
0x1008	0x4C42    LDR	R4, [PC, #264]
0x100A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x100C	0x4D56    LDR	R5, [PC, #344]
0x100E	0x4C43    LDR	R4, [PC, #268]
0x1010	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x1012	0x4D56    LDR	R5, [PC, #344]
0x1014	0x4C43    LDR	R4, [PC, #268]
0x1016	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x1018	0x9C06    LDR	R4, [SP, #24]
0x101A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x101C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x101E	0x4C54    LDR	R4, [PC, #336]
0x1020	0x45A3    CMP	R11, R4
0x1022	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x1024	0x2501    MOVS	R5, #1
0x1026	0xB26D    SXTB	R5, R5
0x1028	0x4C52    LDR	R4, [PC, #328]
0x102A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x102C	0x4D52    LDR	R5, [PC, #328]
0x102E	0x4C37    LDR	R4, [PC, #220]
0x1030	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x1032	0x4D52    LDR	R5, [PC, #328]
0x1034	0x4C37    LDR	R4, [PC, #220]
0x1036	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x1038	0x4D51    LDR	R5, [PC, #324]
0x103A	0x4C38    LDR	R4, [PC, #224]
0x103C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x103E	0x4D51    LDR	R5, [PC, #324]
0x1040	0x4C38    LDR	R4, [PC, #224]
0x1042	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x1044	0x9C06    LDR	R4, [SP, #24]
0x1046	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x1048	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x104C	0xF8AD0008  STRH	R0, [SP, #8]
0x1050	0x4630    MOV	R0, R6
0x1052	0xF7FFFA99  BL	_GPIO_Alternate_Function_Enable+0
0x1056	0xF8BD0008  LDRH	R0, [SP, #8]
0x105A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x105E	0xF10B0510  ADD	R5, R11, #16
0x1062	0x2400    MOVS	R4, #0
0x1064	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x1066	0xF10B0510  ADD	R5, R11, #16
0x106A	0x682C    LDR	R4, [R5, #0]
0x106C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x106E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x1070	0xF10B050C  ADD	R5, R11, #12
0x1074	0x2400    MOVS	R4, #0
0x1076	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x1078	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x107A	0xF4406080  ORR	R0, R0, #1024
0x107E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x1080	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x1082	0xF10B050C  ADD	R5, R11, #12
0x1086	0x682C    LDR	R4, [R5, #0]
0x1088	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x108A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x108C	0xF10B060C  ADD	R6, R11, #12
0x1090	0x2501    MOVS	R5, #1
0x1092	0x6834    LDR	R4, [R6, #0]
0x1094	0xF365344D  BFI	R4, R5, #13, #1
0x1098	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x109A	0xF10B060C  ADD	R6, R11, #12
0x109E	0x2501    MOVS	R5, #1
0x10A0	0x6834    LDR	R4, [R6, #0]
0x10A2	0xF36504C3  BFI	R4, R5, #3, #1
0x10A6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x10A8	0xF10B060C  ADD	R6, R11, #12
0x10AC	0x2501    MOVS	R5, #1
0x10AE	0x6834    LDR	R4, [R6, #0]
0x10B0	0xF3650482  BFI	R4, R5, #2, #1
0x10B4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x10B6	0xF10B0514  ADD	R5, R11, #20
0x10BA	0x2400    MOVS	R4, #0
0x10BC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x10BE	0x9D03    LDR	R5, [SP, #12]
0x10C0	0x2419    MOVS	R4, #25
0x10C2	0x4365    MULS	R5, R4, R5
0x10C4	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x10C8	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x10CC	0x2464    MOVS	R4, #100
0x10CE	0xFBB7F4F4  UDIV	R4, R7, R4
0x10D2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x10D4	0x0935    LSRS	R5, R6, #4
0x10D6	0x2464    MOVS	R4, #100
0x10D8	0x436C    MULS	R4, R5, R4
0x10DA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x10DC	0x0124    LSLS	R4, R4, #4
0x10DE	0xF2040532  ADDW	R5, R4, #50
0x10E2	0x2464    MOVS	R4, #100
0x10E4	0xFBB5F4F4  UDIV	R4, R5, R4
0x10E8	0xF004040F  AND	R4, R4, #15
0x10EC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x10F0	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x10F4	0xB2A4    UXTH	R4, R4
0x10F6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x10F8	0xF8DDE000  LDR	LR, [SP, #0]
0x10FC	0xB009    ADD	SP, SP, #36
0x10FE	0x4770    BX	LR
0x1100	0x38004001  	USART1_SR+0
0x1104	0x03384242  	RCC_APB2ENR+0
0x1108	0x08DD0000  	_UART1_Write+0
0x110C	0x01302000  	_UART_Wr_Ptr+0
0x1110	0xFFFFFFFF  	_UART1_Read+0
0x1114	0x01342000  	_UART_Rd_Ptr+0
0x1118	0xFFFFFFFF  	_UART1_Data_Ready+0
0x111C	0x01382000  	_UART_Rdy_Ptr+0
0x1120	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1124	0x013C2000  	_UART_Tx_Idle_Ptr+0
0x1128	0x44004000  	USART2_SR+0
0x112C	0x03C44242  	RCC_APB1ENR+0
0x1130	0x0D550000  	_UART2_Write+0
0x1134	0xFFFFFFFF  	_UART2_Read+0
0x1138	0xFFFFFFFF  	_UART2_Data_Ready+0
0x113C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1140	0x48004000  	USART3_SR+0
0x1144	0x03C84242  	RCC_APB1ENR+0
0x1148	0x07290000  	_UART3_Write+0
0x114C	0xFFFFFFFF  	_UART3_Read+0
0x1150	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1154	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1158	0x4C004000  	UART4_SR+0
0x115C	0x03CC4242  	RCC_APB1ENR+0
0x1160	0x0D710000  	_UART4_Write+0
0x1164	0xFFFFFFFF  	_UART4_Read+0
0x1168	0xFFFFFFFF  	_UART4_Data_Ready+0
0x116C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1170	0x50004000  	UART5_SR+0
0x1174	0x03D04242  	RCC_APB1ENR+0
0x1178	0x0D8D0000  	_UART5_Write+0
0x117C	0xFFFFFFFF  	_UART5_Read+0
0x1180	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1184	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x04E0	0xB082    SUB	SP, SP, #8
0x04E2	0xF8CDE000  STR	LR, [SP, #0]
0x04E6	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x04E8	0x4619    MOV	R1, R3
0x04EA	0x9101    STR	R1, [SP, #4]
0x04EC	0xF7FFFFAC  BL	_Get_Fosc_kHz+0
0x04F0	0xF24031E8  MOVW	R1, #1000
0x04F4	0xFB00F201  MUL	R2, R0, R1
0x04F8	0x9901    LDR	R1, [SP, #4]
0x04FA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x04FC	0x491F    LDR	R1, [PC, #124]
0x04FE	0x7809    LDRB	R1, [R1, #0]
0x0500	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0504	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x0506	0x491E    LDR	R1, [PC, #120]
0x0508	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x050A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x050C	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x050E	0x1D1A    ADDS	R2, R3, #4
0x0510	0x6819    LDR	R1, [R3, #0]
0x0512	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0514	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x0516	0x4919    LDR	R1, [PC, #100]
0x0518	0x8809    LDRH	R1, [R1, #0]
0x051A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x051E	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x0520	0x4917    LDR	R1, [PC, #92]
0x0522	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0524	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0526	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x0528	0xF2030208  ADDW	R2, R3, #8
0x052C	0x1D19    ADDS	R1, R3, #4
0x052E	0x6809    LDR	R1, [R1, #0]
0x0530	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0532	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x0534	0x4911    LDR	R1, [PC, #68]
0x0536	0x8809    LDRH	R1, [R1, #0]
0x0538	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x053C	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x053E	0x4910    LDR	R1, [PC, #64]
0x0540	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0542	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0544	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x0546	0xF203020C  ADDW	R2, R3, #12
0x054A	0x1D19    ADDS	R1, R3, #4
0x054C	0x6809    LDR	R1, [R1, #0]
0x054E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0550	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x0552	0x490A    LDR	R1, [PC, #40]
0x0554	0x8809    LDRH	R1, [R1, #0]
0x0556	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x055A	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x055C	0x4909    LDR	R1, [PC, #36]
0x055E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0560	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0562	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x0564	0xF2030210  ADDW	R2, R3, #16
0x0568	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x056C	0x6809    LDR	R1, [R1, #0]
0x056E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0572	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x0574	0xF8DDE000  LDR	LR, [SP, #0]
0x0578	0xB002    ADD	SP, SP, #8
0x057A	0x4770    BX	LR
0x057C	0x10044002  	RCC_CFGRbits+0
0x0580	0x17C40000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0584	0x141C0000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0448	0x4801    LDR	R0, [PC, #4]
0x044A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x044C	0x4770    BX	LR
0x044E	0xBF00    NOP
0x0450	0x01142000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
0x058A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x058E	0x2201    MOVS	R2, #1
0x0590	0xB252    SXTB	R2, R2
0x0592	0x493E    LDR	R1, [PC, #248]
0x0594	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0596	0xF2000168  ADDW	R1, R0, #104
0x059A	0x680B    LDR	R3, [R1, #0]
0x059C	0xF06F6100  MVN	R1, #134217728
0x05A0	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x05A4	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x05A6	0xF0036100  AND	R1, R3, #134217728
0x05AA	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x05AC	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x05AE	0xF0024100  AND	R1, R2, #-2147483648
0x05B2	0xF1B14F00  CMP	R1, #-2147483648
0x05B6	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x05B8	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x05BA	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x05BC	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x05BE	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x05C0	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x05C2	0xF4042170  AND	R1, R4, #983040
0x05C6	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x05C8	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x05CA	0xF64F71FF  MOVW	R1, #65535
0x05CE	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x05D2	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x05D4	0xF4041140  AND	R1, R4, #3145728
0x05D8	0xF5B11F40  CMP	R1, #3145728
0x05DC	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x05DE	0xF06F6170  MVN	R1, #251658240
0x05E2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x05E6	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x05E8	0x492A    LDR	R1, [PC, #168]
0x05EA	0x680A    LDR	R2, [R1, #0]
0x05EC	0xF06F6170  MVN	R1, #251658240
0x05F0	0x400A    ANDS	R2, R1
0x05F2	0x4928    LDR	R1, [PC, #160]
0x05F4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x05F6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x05F8	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x05FA	0xF4041180  AND	R1, R4, #1048576
0x05FE	0xF5B11F80  CMP	R1, #1048576
0x0602	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0604	0xF04F0103  MOV	R1, #3
0x0608	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x060A	0x43C9    MVN	R1, R1
0x060C	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0610	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0614	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0616	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0618	0x0D61    LSRS	R1, R4, #21
0x061A	0x0109    LSLS	R1, R1, #4
0x061C	0xFA05F101  LSL	R1, R5, R1
0x0620	0x43C9    MVN	R1, R1
0x0622	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0624	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0628	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x062A	0x0D61    LSRS	R1, R4, #21
0x062C	0x0109    LSLS	R1, R1, #4
0x062E	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0632	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0634	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0636	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x063A	0xF1B14F00  CMP	R1, #-2147483648
0x063E	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0640	0x4913    LDR	R1, [PC, #76]
0x0642	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0644	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0646	0x4913    LDR	R1, [PC, #76]
0x0648	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x064A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x064E	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0650	0xEA4F018A  LSL	R1, R10, #2
0x0654	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0658	0x6809    LDR	R1, [R1, #0]
0x065A	0xF1B13FFF  CMP	R1, #-1
0x065E	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0660	0xF1090134  ADD	R1, R9, #52
0x0664	0xEA4F038A  LSL	R3, R10, #2
0x0668	0x18C9    ADDS	R1, R1, R3
0x066A	0x6809    LDR	R1, [R1, #0]
0x066C	0x460A    MOV	R2, R1
0x066E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0672	0x6809    LDR	R1, [R1, #0]
0x0674	0x4608    MOV	R0, R1
0x0676	0x4611    MOV	R1, R2
0x0678	0xF7FFFE9A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x067C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0680	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0682	0xF8DDE000  LDR	LR, [SP, #0]
0x0686	0xB001    ADD	SP, SP, #4
0x0688	0x4770    BX	LR
0x068A	0xBF00    NOP
0x068C	0x03004242  	RCC_APB2ENRbits+0
0x0690	0x001C4001  	AFIO_MAPR2+0
0x0694	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03B0	0xB083    SUB	SP, SP, #12
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03B6	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03BA	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03BC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03BE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03C2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03C4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03C6	0x4A19    LDR	R2, [PC, #100]
0x03C8	0x9202    STR	R2, [SP, #8]
0x03CA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03CC	0x4A18    LDR	R2, [PC, #96]
0x03CE	0x9202    STR	R2, [SP, #8]
0x03D0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03D2	0x4A18    LDR	R2, [PC, #96]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03D8	0x4A17    LDR	R2, [PC, #92]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03DE	0x4A17    LDR	R2, [PC, #92]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03E4	0x4A16    LDR	R2, [PC, #88]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03EA	0x4A16    LDR	R2, [PC, #88]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03F0	0x2800    CMP	R0, #0
0x03F2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x03F4	0x2801    CMP	R0, #1
0x03F6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x03F8	0x2802    CMP	R0, #2
0x03FA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x03FC	0x2803    CMP	R0, #3
0x03FE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0400	0x2804    CMP	R0, #4
0x0402	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0404	0x2805    CMP	R0, #5
0x0406	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0408	0x2806    CMP	R0, #6
0x040A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x040C	0x2201    MOVS	R2, #1
0x040E	0xB212    SXTH	R2, R2
0x0410	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0412	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0416	0x9802    LDR	R0, [SP, #8]
0x0418	0x460A    MOV	R2, R1
0x041A	0xF8BD1004  LDRH	R1, [SP, #4]
0x041E	0xF7FFFECD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0422	0xF8DDE000  LDR	LR, [SP, #0]
0x0426	0xB003    ADD	SP, SP, #12
0x0428	0x4770    BX	LR
0x042A	0xBF00    NOP
0x042C	0x08004001  	#1073809408
0x0430	0x0C004001  	#1073810432
0x0434	0x10004001  	#1073811456
0x0438	0x14004001  	#1073812480
0x043C	0x18004001  	#1073813504
0x0440	0x1C004001  	#1073814528
0x0444	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1344	0xB081    SUB	SP, SP, #4
0x1346	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x134A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x134C	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x134E	0x4803    LDR	R0, [PC, #12]
0x1350	0xF7FFFD2A  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x1354	0xF8DDE000  LDR	LR, [SP, #0]
0x1358	0xB001    ADD	SP, SP, #4
0x135A	0x4770    BX	LR
0x135C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0DA8	0xB088    SUB	SP, SP, #32
0x0DAA	0xF8CDE000  STR	LR, [SP, #0]
0x0DAE	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x0DB0	0x4B55    LDR	R3, [PC, #340]
0x0DB2	0x4298    CMP	R0, R3
0x0DB4	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x0DB6	0x2401    MOVS	R4, #1
0x0DB8	0xB264    SXTB	R4, R4
0x0DBA	0x4B54    LDR	R3, [PC, #336]
0x0DBC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x0DBE	0x4C54    LDR	R4, [PC, #336]
0x0DC0	0x4B54    LDR	R3, [PC, #336]
0x0DC2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x0DC4	0x4C54    LDR	R4, [PC, #336]
0x0DC6	0x4B55    LDR	R3, [PC, #340]
0x0DC8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x0DCA	0x4C55    LDR	R4, [PC, #340]
0x0DCC	0x4B55    LDR	R3, [PC, #340]
0x0DCE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x0DD0	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x0DD2	0x4B55    LDR	R3, [PC, #340]
0x0DD4	0x4298    CMP	R0, R3
0x0DD6	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x0DD8	0x2401    MOVS	R4, #1
0x0DDA	0xB264    SXTB	R4, R4
0x0DDC	0x4B53    LDR	R3, [PC, #332]
0x0DDE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x0DE0	0x4C53    LDR	R4, [PC, #332]
0x0DE2	0x4B4C    LDR	R3, [PC, #304]
0x0DE4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x0DE6	0x4C53    LDR	R4, [PC, #332]
0x0DE8	0x4B4C    LDR	R3, [PC, #304]
0x0DEA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x0DEC	0x4C52    LDR	R4, [PC, #328]
0x0DEE	0x4B4D    LDR	R3, [PC, #308]
0x0DF0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x0DF2	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0DF4	0x9002    STR	R0, [SP, #8]
0x0DF6	0x4610    MOV	R0, R2
0x0DF8	0xF7FFFBC6  BL	_GPIO_Alternate_Function_Enable+0
0x0DFC	0x9802    LDR	R0, [SP, #8]
0x0DFE	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x0E00	0x1D03    ADDS	R3, R0, #4
0x0E02	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x0E04	0xB29C    UXTH	R4, R3
0x0E06	0xF06F033F  MVN	R3, #63
0x0E0A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0E0E	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x0E10	0xAB03    ADD	R3, SP, #12
0x0E12	0x9001    STR	R0, [SP, #4]
0x0E14	0x4618    MOV	R0, R3
0x0E16	0xF7FFFB63  BL	_RCC_GetClocksFrequency+0
0x0E1A	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x0E1C	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x0E1E	0x9C05    LDR	R4, [SP, #20]
0x0E20	0x4B46    LDR	R3, [PC, #280]
0x0E22	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x0E26	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x0E28	0xB29B    UXTH	R3, R3
0x0E2A	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0E2E	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x0E30	0x1D03    ADDS	R3, R0, #4
0x0E32	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x0E34	0x2400    MOVS	R4, #0
0x0E36	0x6803    LDR	R3, [R0, #0]
0x0E38	0xF3640300  BFI	R3, R4, #0, #1
0x0E3C	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x0E3E	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x0E40	0x4B3F    LDR	R3, [PC, #252]
0x0E42	0x429E    CMP	R6, R3
0x0E44	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x0E46	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0E48	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0E4C	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x0E4E	0x2C04    CMP	R4, #4
0x0E50	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x0E52	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0E54	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x0E56	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x0E58	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0E5C	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x0E5E	0xF2000420  ADDW	R4, R0, #32
0x0E62	0x1C4B    ADDS	R3, R1, #1
0x0E64	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x0E66	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x0E68	0xB291    UXTH	R1, R2
0x0E6A	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0E6C	0x2303    MOVS	R3, #3
0x0E6E	0xFB06F403  MUL	R4, R6, R3
0x0E72	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x0E76	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x0E7A	0x2319    MOVS	R3, #25
0x0E7C	0xFB06F503  MUL	R5, R6, R3
0x0E80	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x0E84	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x0E88	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x0E8C	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x0E90	0x1B3C    SUB	R4, R7, R4
0x0E92	0x1AFB    SUB	R3, R7, R3
0x0E94	0x429C    CMP	R4, R3
0x0E96	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x0E98	0x2303    MOVS	R3, #3
0x0E9A	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0E9C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0EA0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x0EA2	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0EA4	0x2319    MOVS	R3, #25
0x0EA6	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0EA8	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0EAC	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x0EAE	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x0EB2	0xF64073FF  MOVW	R3, #4095
0x0EB6	0xEA040303  AND	R3, R4, R3, LSL #0
0x0EBA	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x0EBC	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x0EC0	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x0EC2	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x0EC6	0xB29B    UXTH	R3, R3
0x0EC8	0x431A    ORRS	R2, R3
0x0ECA	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x0ECC	0xF2000520  ADDW	R5, R0, #32
0x0ED0	0xF240132C  MOVW	R3, #300
0x0ED4	0xFB01F403  MUL	R4, R1, R3
0x0ED8	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x0EDA	0xF24033E8  MOVW	R3, #1000
0x0EDE	0xFBB4F3F3  UDIV	R3, R4, R3
0x0EE2	0xB29B    UXTH	R3, R3
0x0EE4	0x1C5B    ADDS	R3, R3, #1
0x0EE6	0xB29B    UXTH	R3, R3
0x0EE8	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x0EEA	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x0EEC	0xF200031C  ADDW	R3, R0, #28
0x0EF0	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x0EF2	0x2300    MOVS	R3, #0
0x0EF4	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x0EF6	0x2401    MOVS	R4, #1
0x0EF8	0x6803    LDR	R3, [R0, #0]
0x0EFA	0xF3640300  BFI	R3, R4, #0, #1
0x0EFE	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x0F00	0xF8DDE000  LDR	LR, [SP, #0]
0x0F04	0xB008    ADD	SP, SP, #32
0x0F06	0x4770    BX	LR
0x0F08	0x54004000  	I2C1_CR1+0
0x0F0C	0x03D44242  	RCC_APB1ENR+0
0x0F10	0x13090000  	_I2C1_Start+0
0x0F14	0x01242000  	_I2C_Start_Ptr+0
0x0F18	0x13210000  	_I2C1_Read+0
0x0F1C	0x01282000  	_I2C_Read_Ptr+0
0x0F20	0x12E50000  	_I2C1_Write+0
0x0F24	0x012C2000  	_I2C_Write_Ptr+0
0x0F28	0x58004000  	I2C2_CR1+0
0x0F2C	0x03D84242  	RCC_APB1ENR+0
0x0F30	0xFFFFFFFF  	_I2C2_Start+0
0x0F34	0xFFFFFFFF  	_I2C2_Read+0
0x0F38	0xFFFFFFFF  	_I2C2_Write+0
0x0F3C	0x4240000F  	#1000000
0x0F40	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_EEPROM_24LC16B_WrSingle:
;24LC16B.c, 10 :: 		void EEPROM_24LC16B_WrSingle(unsigned short wAddr, unsigned short wData) {
; wData start address is: 4 (R1)
; wAddr start address is: 0 (R0)
0x13EC	0xB081    SUB	SP, SP, #4
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
; wData end address is: 4 (R1)
; wAddr end address is: 0 (R0)
; wAddr start address is: 0 (R0)
; wData start address is: 4 (R1)
;24LC16B.c, 11 :: 		data_[0] = wAddr;
0x13F2	0x4A08    LDR	R2, [PC, #32]
0x13F4	0x7010    STRB	R0, [R2, #0]
; wAddr end address is: 0 (R0)
;24LC16B.c, 12 :: 		data_[1] = wData;
0x13F6	0x4A08    LDR	R2, [PC, #32]
0x13F8	0x7011    STRB	R1, [R2, #0]
; wData end address is: 4 (R1)
;24LC16B.c, 13 :: 		I2C1_Start();
0x13FA	0xF7FFFF85  BL	_I2C1_Start+0
;24LC16B.c, 15 :: 		I2C1_Write(0x50,data_,2,END_MODE_STOP);
0x13FE	0xF2400301  MOVW	R3, #1
0x1402	0x2202    MOVS	R2, #2
0x1404	0x4903    LDR	R1, [PC, #12]
0x1406	0x2050    MOVS	R0, #80
0x1408	0xF7FFFF6C  BL	_I2C1_Write+0
;24LC16B.c, 16 :: 		}
L_end_EEPROM_24LC16B_WrSingle:
0x140C	0xF8DDE000  LDR	LR, [SP, #0]
0x1410	0xB001    ADD	SP, SP, #4
0x1412	0x4770    BX	LR
0x1414	0x000C2000  	_data_+0
0x1418	0x000D2000  	_data_+1
; end of _EEPROM_24LC16B_WrSingle
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x1308	0xB081    SUB	SP, SP, #4
0x130A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x130E	0x4803    LDR	R0, [PC, #12]
0x1310	0xF7FFFF3A  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x1314	0xF8DDE000  LDR	LR, [SP, #0]
0x1318	0xB001    ADD	SP, SP, #4
0x131A	0x4770    BX	LR
0x131C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x1188	0xB083    SUB	SP, SP, #12
0x118A	0xF8CDE000  STR	LR, [SP, #0]
0x118E	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x1190	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x1194	0x4926    LDR	R1, [PC, #152]
0x1196	0x428B    CMP	R3, R1
0x1198	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x119A	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x119C	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x119E	0x4926    LDR	R1, [PC, #152]
0x11A0	0x680A    LDR	R2, [R1, #0]
0x11A2	0x4926    LDR	R1, [PC, #152]
0x11A4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x11A6	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x11A8	0x4925    LDR	R1, [PC, #148]
0x11AA	0x428B    CMP	R3, R1
0x11AC	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x11AE	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x11B0	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x11B2	0x4925    LDR	R1, [PC, #148]
0x11B4	0x680A    LDR	R2, [R1, #0]
0x11B6	0x4921    LDR	R1, [PC, #132]
0x11B8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x11BA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x11BC	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x11BE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x11C0	0x4922    LDR	R1, [PC, #136]
0x11C2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x11C4	0x9401    STR	R4, [SP, #4]
0x11C6	0x9302    STR	R3, [SP, #8]
0x11C8	0x4618    MOV	R0, R3
0x11CA	0xF7FFFA65  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x11CE	0x9B02    LDR	R3, [SP, #8]
0x11D0	0x9C01    LDR	R4, [SP, #4]
0x11D2	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x11D4	0xF64F70FF  MOVW	R0, #65535
0x11D8	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x11DA	0x2201    MOVS	R2, #1
0x11DC	0x6819    LDR	R1, [R3, #0]
0x11DE	0xF3622108  BFI	R1, R2, #8, #1
0x11E2	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x11E4	0xF2030114  ADDW	R1, R3, #20
0x11E8	0x680A    LDR	R2, [R1, #0]
0x11EA	0xF3C22140  UBFX	R1, R2, #9, #1
0x11EE	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x11F0	0xF64F70FF  MOVW	R0, #65535
0x11F4	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x11F6	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x11F8	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x11FA	0x4915    LDR	R1, [PC, #84]
0x11FC	0x4620    MOV	R0, R4
0x11FE	0xF7FFF95D  BL	_ChekXForEvent+0
0x1202	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x1204	0x4911    LDR	R1, [PC, #68]
0x1206	0x6809    LDR	R1, [R1, #0]
0x1208	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x120A	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x120C	0x2006    MOVS	R0, #6
0x120E	0x4C0B    LDR	R4, [PC, #44]
0x1210	0x6824    LDR	R4, [R4, #0]
0x1212	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x1214	0xF64F70FF  MOVW	R0, #65535
0x1218	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x121A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x121C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x121E	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x1220	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x1222	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x1224	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x1226	0xF8DDE000  LDR	LR, [SP, #0]
0x122A	0xB003    ADD	SP, SP, #12
0x122C	0x4770    BX	LR
0x122E	0xBF00    NOP
0x1230	0x54004000  	I2C1_CR1+0
0x1234	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x1238	0x011C2000  	_I2C1_Timeout_Ptr+0
0x123C	0x01182000  	_I2Cx_Timeout_Ptr+0
0x1240	0x58004000  	I2C2_CR1+0
0x1244	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x1248	0x01202000  	_I2C2_Timeout_Ptr+0
0x124C	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1250	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0698	0xB081    SUB	SP, SP, #4
0x069A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x069E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x06A2	0x4919    LDR	R1, [PC, #100]
0x06A4	0x4288    CMP	R0, R1
0x06A6	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x06A8	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x06AA	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x06AC	0x4918    LDR	R1, [PC, #96]
0x06AE	0x680A    LDR	R2, [R1, #0]
0x06B0	0x4918    LDR	R1, [PC, #96]
0x06B2	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x06B4	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x06B6	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x06B8	0x4917    LDR	R1, [PC, #92]
0x06BA	0x4288    CMP	R0, R1
0x06BC	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x06BE	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x06C0	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x06C2	0x4917    LDR	R1, [PC, #92]
0x06C4	0x680A    LDR	R2, [R1, #0]
0x06C6	0x4913    LDR	R1, [PC, #76]
0x06C8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x06CA	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x06CC	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x06CE	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x06D0	0x4914    LDR	R1, [PC, #80]
0x06D2	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x06D4	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x06D6	0x4618    MOV	R0, R3
0x06D8	0xF7FFFECA  BL	_I2Cx_Is_Idle+0
0x06DC	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x06DE	0x4911    LDR	R1, [PC, #68]
0x06E0	0x6809    LDR	R1, [R1, #0]
0x06E2	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x06E4	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x06E6	0x2005    MOVS	R0, #5
0x06E8	0x4C0A    LDR	R4, [PC, #40]
0x06EA	0x6824    LDR	R4, [R4, #0]
0x06EC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x06EE	0x2000    MOVS	R0, #0
0x06F0	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x06F2	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x06F4	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x06F6	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x06F8	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x06FA	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x06FC	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x06FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0702	0xB001    ADD	SP, SP, #4
0x0704	0x4770    BX	LR
0x0706	0xBF00    NOP
0x0708	0x54004000  	I2C1_CR1+0
0x070C	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0710	0x011C2000  	_I2C1_Timeout_Ptr+0
0x0714	0x01182000  	_I2Cx_Timeout_Ptr+0
0x0718	0x58004000  	I2C2_CR1+0
0x071C	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0720	0x01202000  	_I2C2_Timeout_Ptr+0
0x0724	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0470	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x0472	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0476	0x680A    LDR	R2, [R1, #0]
0x0478	0xF3C20140  UBFX	R1, R2, #1, #1
0x047C	0xF0810101  EOR	R1, R1, #1
0x0480	0xB2C9    UXTB	R1, R1
0x0482	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0484	0xB001    ADD	SP, SP, #4
0x0486	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04BC	0xB081    SUB	SP, SP, #4
0x04BE	0xF8CDE000  STR	LR, [SP, #0]
0x04C2	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x04C4	0xF7FFFFC6  BL	_I2Cx_Get_Status+0
0x04C8	0xEA000203  AND	R2, R0, R3, LSL #0
0x04CC	0x429A    CMP	R2, R3
0x04CE	0xF2400200  MOVW	R2, #0
0x04D2	0xD100    BNE	L__ChekXForEvent156
0x04D4	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x04D6	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x04D8	0xF8DDE000  LDR	LR, [SP, #0]
0x04DC	0xB001    ADD	SP, SP, #4
0x04DE	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x0456	0xF2000114  ADDW	R1, R0, #20
0x045A	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x045C	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0460	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x0462	0x0409    LSLS	R1, R1, #16
0x0464	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0468	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x12E4	0xB081    SUB	SP, SP, #4
0x12E6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x12EA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x12EC	0x4613    MOV	R3, R2
0x12EE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x12F0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x12F2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x12F4	0xF7FFFA26  BL	_I2Cx_Write+0
0x12F8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x12FA	0xF8DDE000  LDR	LR, [SP, #0]
0x12FE	0xB001    ADD	SP, SP, #4
0x1300	0x4770    BX	LR
0x1302	0xBF00    NOP
0x1304	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0744	0xB082    SUB	SP, SP, #8
0x0746	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x074A	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x074C	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x0750	0x4C56    LDR	R4, [PC, #344]
0x0752	0x42A0    CMP	R0, R4
0x0754	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x0756	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0758	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x075A	0x4C56    LDR	R4, [PC, #344]
0x075C	0x6825    LDR	R5, [R4, #0]
0x075E	0x4C56    LDR	R4, [PC, #344]
0x0760	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x0762	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x0764	0x4C55    LDR	R4, [PC, #340]
0x0766	0x42A0    CMP	R0, R4
0x0768	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x076A	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x076C	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x076E	0x4C55    LDR	R4, [PC, #340]
0x0770	0x6825    LDR	R5, [R4, #0]
0x0772	0x4C51    LDR	R4, [PC, #324]
0x0774	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x0776	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x0778	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x077A	0x4C53    LDR	R4, [PC, #332]
0x077C	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x077E	0xF2000510  ADDW	R5, R0, #16
0x0782	0x004C    LSLS	R4, R1, #1
0x0784	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0786	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0788	0x46B9    MOV	R9, R7
0x078A	0x4607    MOV	R7, R0
0x078C	0x4690    MOV	R8, R2
0x078E	0x4635    MOV	R5, R6
0x0790	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x0792	0x494E    LDR	R1, [PC, #312]
0x0794	0x4638    MOV	R0, R7
0x0796	0xF7FFFE91  BL	_ChekXForEvent+0
0x079A	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x079C	0x4C4A    LDR	R4, [PC, #296]
0x079E	0x6824    LDR	R4, [R4, #0]
0x07A0	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x07A2	0xF1B90F00  CMP	R9, #0
0x07A6	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x07A8	0x2004    MOVS	R0, #4
0x07AA	0x4C43    LDR	R4, [PC, #268]
0x07AC	0x6824    LDR	R4, [R4, #0]
0x07AE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x07B0	0xF64F70FF  MOVW	R0, #65535
0x07B4	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x07B6	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07BA	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x07BC	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x07BE	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x07C0	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x07C2	0x9701    STR	R7, [SP, #4]
0x07C4	0x4629    MOV	R1, R5
0x07C6	0x4637    MOV	R7, R6
0x07C8	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x07CA	0x1E7C    SUBS	R4, R7, #1
0x07CC	0x42A0    CMP	R0, R4
0x07CE	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x07D0	0xF2060510  ADDW	R5, R6, #16
0x07D4	0xEB080400  ADD	R4, R8, R0, LSL #0
0x07D8	0x7824    LDRB	R4, [R4, #0]
0x07DA	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x07DC	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x07DE	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x07E2	0x4682    MOV	R10, R0
0x07E4	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x07E6	0x493A    LDR	R1, [PC, #232]
0x07E8	0x4630    MOV	R0, R6
0x07EA	0xF7FFFE67  BL	_ChekXForEvent+0
0x07EE	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x07F0	0x4C35    LDR	R4, [PC, #212]
0x07F2	0x6824    LDR	R4, [R4, #0]
0x07F4	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x07F6	0xF1B90F00  CMP	R9, #0
0x07FA	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x07FC	0x2004    MOVS	R0, #4
0x07FE	0x4C2E    LDR	R4, [PC, #184]
0x0800	0x6824    LDR	R4, [R4, #0]
0x0802	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0804	0xF64F70FF  MOVW	R0, #65535
0x0808	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x080A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x080E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0810	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0812	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0814	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0818	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x081A	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x081C	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x081E	0xF2060510  ADDW	R5, R6, #16
0x0822	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0826	0x7824    LDRB	R4, [R4, #0]
0x0828	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x082A	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x082C	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x082E	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0830	0x4928    LDR	R1, [PC, #160]
0x0832	0x4630    MOV	R0, R6
0x0834	0xF7FFFE42  BL	_ChekXForEvent+0
0x0838	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x083A	0x4C23    LDR	R4, [PC, #140]
0x083C	0x6824    LDR	R4, [R4, #0]
0x083E	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0840	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x0842	0x2004    MOVS	R0, #4
0x0844	0x4C1C    LDR	R4, [PC, #112]
0x0846	0x6824    LDR	R4, [R4, #0]
0x0848	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x084A	0xF64F70FF  MOVW	R0, #65535
0x084E	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0850	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0852	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0854	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0856	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0858	0x2D01    CMP	R5, #1
0x085A	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x085C	0x2501    MOVS	R5, #1
0x085E	0x6834    LDR	R4, [R6, #0]
0x0860	0xF3652449  BFI	R4, R5, #9, #1
0x0864	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0866	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0868	0x2501    MOVS	R5, #1
0x086A	0x6834    LDR	R4, [R6, #0]
0x086C	0xF3652408  BFI	R4, R5, #8, #1
0x0870	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0872	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0874	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0876	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0878	0x4917    LDR	R1, [PC, #92]
0x087A	0x4628    MOV	R0, R5
0x087C	0xF7FFFE1E  BL	_ChekXForEvent+0
0x0880	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0882	0x4C11    LDR	R4, [PC, #68]
0x0884	0x6824    LDR	R4, [R4, #0]
0x0886	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0888	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x088A	0x2004    MOVS	R0, #4
0x088C	0x4C0A    LDR	R4, [PC, #40]
0x088E	0x6824    LDR	R4, [R4, #0]
0x0890	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0892	0xF64F70FF  MOVW	R0, #65535
0x0896	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0898	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x089A	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x089C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x089E	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x08A0	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x08A2	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB002    ADD	SP, SP, #8
0x08AA	0x4770    BX	LR
0x08AC	0x54004000  	I2C1_CR1+0
0x08B0	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x08B4	0x011C2000  	_I2C1_Timeout_Ptr+0
0x08B8	0x01182000  	_I2Cx_Timeout_Ptr+0
0x08BC	0x58004000  	I2C2_CR1+0
0x08C0	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x08C4	0x01202000  	_I2C2_Timeout_Ptr+0
0x08C8	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x08CC	0x00820007  	#458882
0x08D0	0x00800007  	#458880
0x08D4	0x00840007  	#458884
0x08D8	0x00010003  	#196609
; end of _I2Cx_Write
_EEPROM_24LC16B_RdSingle:
;24LC16B.c, 19 :: 		unsigned short EEPROM_24LC16B_RdSingle(unsigned short rAddr) {
; rAddr start address is: 0 (R0)
0x151C	0xB081    SUB	SP, SP, #4
0x151E	0xF8CDE000  STR	LR, [SP, #0]
; rAddr end address is: 0 (R0)
; rAddr start address is: 0 (R0)
;24LC16B.c, 20 :: 		data_[0] = rAddr;
0x1522	0x490C    LDR	R1, [PC, #48]
0x1524	0x7008    STRB	R0, [R1, #0]
; rAddr end address is: 0 (R0)
;24LC16B.c, 21 :: 		I2C1_Start();              // issue I2C start signal
0x1526	0xF7FFFEEF  BL	_I2C1_Start+0
;24LC16B.c, 22 :: 		I2C1_Write(0x50,data_,1,END_MODE_RESTART);
0x152A	0xF2400300  MOVW	R3, #0
0x152E	0x2201    MOVS	R2, #1
0x1530	0x4908    LDR	R1, [PC, #32]
0x1532	0x2050    MOVS	R0, #80
0x1534	0xF7FFFED6  BL	_I2C1_Write+0
;24LC16B.c, 23 :: 		I2C1_Read(0x50,data_,1,END_MODE_STOP);
0x1538	0xF2400301  MOVW	R3, #1
0x153C	0x2201    MOVS	R2, #1
0x153E	0x4905    LDR	R1, [PC, #20]
0x1540	0x2050    MOVS	R0, #80
0x1542	0xF7FFFEED  BL	_I2C1_Read+0
;24LC16B.c, 25 :: 		return data_[0];
0x1546	0x4903    LDR	R1, [PC, #12]
0x1548	0x7808    LDRB	R0, [R1, #0]
;24LC16B.c, 26 :: 		}
L_end_EEPROM_24LC16B_RdSingle:
0x154A	0xF8DDE000  LDR	LR, [SP, #0]
0x154E	0xB001    ADD	SP, SP, #4
0x1550	0x4770    BX	LR
0x1552	0xBF00    NOP
0x1554	0x000C2000  	_data_+0
; end of _EEPROM_24LC16B_RdSingle
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1320	0xB081    SUB	SP, SP, #4
0x1322	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x1326	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1328	0x4613    MOV	R3, R2
0x132A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x132C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x132E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1330	0xF7FFFAE2  BL	_I2Cx_Read+0
0x1334	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x1336	0xF8DDE000  LDR	LR, [SP, #0]
0x133A	0xB001    ADD	SP, SP, #4
0x133C	0x4770    BX	LR
0x133E	0xBF00    NOP
0x1340	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08F8	0xB082    SUB	SP, SP, #8
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
0x08FE	0xB2CF    UXTB	R7, R1
0x0900	0x4601    MOV	R1, R0
0x0902	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x0904	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x0906	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x090A	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x090E	0x4CC4    LDR	R4, [PC, #784]
0x0910	0x42A1    CMP	R1, R4
0x0912	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x0914	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x0916	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x091A	0x4CC3    LDR	R4, [PC, #780]
0x091C	0x6825    LDR	R5, [R4, #0]
0x091E	0x4CC3    LDR	R4, [PC, #780]
0x0920	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x0922	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x0924	0x4CC2    LDR	R4, [PC, #776]
0x0926	0x42A1    CMP	R1, R4
0x0928	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x092A	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x092C	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x092E	0x4CC2    LDR	R4, [PC, #776]
0x0930	0x6825    LDR	R5, [R4, #0]
0x0932	0x4CBE    LDR	R4, [PC, #760]
0x0934	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x0936	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x0938	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x093A	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x093C	0x4CBF    LDR	R4, [PC, #764]
0x093E	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x0942	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0944	0xF2010510  ADDW	R5, R1, #16
0x0948	0x007C    LSLS	R4, R7, #1
0x094A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x094C	0xF0440401  ORR	R4, R4, #1
0x0950	0xB2A4    UXTH	R4, R4
0x0952	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0954	0x9601    STR	R6, [SP, #4]
0x0956	0x4616    MOV	R6, R2
0x0958	0x464F    MOV	R7, R9
0x095A	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x095C	0xF2010414  ADDW	R4, R1, #20
0x0960	0x6825    LDR	R5, [R4, #0]
0x0962	0xF3C50440  UBFX	R4, R5, #1, #1
0x0966	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0968	0x4CB4    LDR	R4, [PC, #720]
0x096A	0x6824    LDR	R4, [R4, #0]
0x096C	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x096E	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0970	0x2003    MOVS	R0, #3
0x0972	0x4CAE    LDR	R4, [PC, #696]
0x0974	0x6824    LDR	R4, [R4, #0]
0x0976	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0978	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x097A	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x097C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x097E	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0980	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0982	0x2500    MOVS	R5, #0
0x0984	0x680C    LDR	R4, [R1, #0]
0x0986	0xF365248A  BFI	R4, R5, #10, #1
0x098A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x098C	0xF2010414  ADDW	R4, R1, #20
0x0990	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0992	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0994	0xF2010418  ADDW	R4, R1, #24
0x0998	0x6824    LDR	R4, [R4, #0]
0x099A	0x0424    LSLS	R4, R4, #16
0x099C	0xEA400404  ORR	R4, R0, R4, LSL #0
0x09A0	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x09A2	0x2B01    CMP	R3, #1
0x09A4	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x09A6	0x2501    MOVS	R5, #1
0x09A8	0x680C    LDR	R4, [R1, #0]
0x09AA	0xF3652449  BFI	R4, R5, #9, #1
0x09AE	0x600C    STR	R4, [R1, #0]
0x09B0	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x09B2	0x2501    MOVS	R5, #1
0x09B4	0x680C    LDR	R4, [R1, #0]
0x09B6	0xF3652408  BFI	R4, R5, #8, #1
0x09BA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x09BC	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x09BE	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x09C0	0x4691    MOV	R9, R2
0x09C2	0x4698    MOV	R8, R3
0x09C4	0x4637    MOV	R7, R6
0x09C6	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x09C8	0x499D    LDR	R1, [PC, #628]
0x09CA	0x4630    MOV	R0, R6
0x09CC	0xF7FFFD76  BL	_ChekXForEvent+0
0x09D0	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x09D2	0x4C9A    LDR	R4, [PC, #616]
0x09D4	0x6824    LDR	R4, [R4, #0]
0x09D6	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x09D8	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x09DA	0x2003    MOVS	R0, #3
0x09DC	0x4C93    LDR	R4, [PC, #588]
0x09DE	0x6824    LDR	R4, [R4, #0]
0x09E0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x09E2	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x09E4	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x09E6	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x09E8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x09EA	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x09EC	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x09EE	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x09F2	0xF2060410  ADDW	R4, R6, #16
0x09F6	0x6824    LDR	R4, [R4, #0]
0x09F8	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x09FA	0xF1B80F01  CMP	R8, #1
0x09FE	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x0A00	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x0A02	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0A04	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A06	0x6805    LDR	R5, [R0, #0]
0x0A08	0xF3C52440  UBFX	R4, R5, #9, #1
0x0A0C	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x0A0E	0x4C8B    LDR	R4, [PC, #556]
0x0A10	0x6824    LDR	R4, [R4, #0]
0x0A12	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x0A14	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x0A16	0x2003    MOVS	R0, #3
0x0A18	0x4C84    LDR	R4, [PC, #528]
0x0A1A	0x6824    LDR	R4, [R4, #0]
0x0A1C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x0A1E	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A20	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x0A22	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0A24	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x0A26	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x0A28	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x0A2A	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0A2C	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A2E	0x6805    LDR	R5, [R0, #0]
0x0A30	0xF3C52400  UBFX	R4, R5, #8, #1
0x0A34	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x0A36	0x4C81    LDR	R4, [PC, #516]
0x0A38	0x6824    LDR	R4, [R4, #0]
0x0A3A	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x0A3C	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x0A3E	0x2003    MOVS	R0, #3
0x0A40	0x4C7A    LDR	R4, [PC, #488]
0x0A42	0x6824    LDR	R4, [R4, #0]
0x0A44	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0A46	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A48	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0A4A	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0A4C	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x0A4E	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0A50	0x2501    MOVS	R5, #1
0x0A52	0x680C    LDR	R4, [R1, #0]
0x0A54	0xF365248A  BFI	R4, R5, #10, #1
0x0A58	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0A5A	0x2501    MOVS	R5, #1
0x0A5C	0x680C    LDR	R4, [R1, #0]
0x0A5E	0xF36524CB  BFI	R4, R5, #11, #1
0x0A62	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0A64	0xF2010510  ADDW	R5, R1, #16
0x0A68	0x007C    LSLS	R4, R7, #1
0x0A6A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0A6C	0xF0440401  ORR	R4, R4, #1
0x0A70	0xB2A4    UXTH	R4, R4
0x0A72	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0A74	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A76	0xF2010414  ADDW	R4, R1, #20
0x0A7A	0x6825    LDR	R5, [R4, #0]
0x0A7C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A80	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0A82	0x4C6E    LDR	R4, [PC, #440]
0x0A84	0x6824    LDR	R4, [R4, #0]
0x0A86	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0A88	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0A8A	0x2003    MOVS	R0, #3
0x0A8C	0x4C67    LDR	R4, [PC, #412]
0x0A8E	0x6824    LDR	R4, [R4, #0]
0x0A90	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0A92	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0A94	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A96	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0A98	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0A9A	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0A9C	0xF2010414  ADDW	R4, R1, #20
0x0AA0	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x0AA2	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0AA4	0xF2010418  ADDW	R4, R1, #24
0x0AA8	0x6824    LDR	R4, [R4, #0]
0x0AAA	0x0424    LSLS	R4, R4, #16
0x0AAC	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x0AAE	0x2500    MOVS	R5, #0
0x0AB0	0x680C    LDR	R4, [R1, #0]
0x0AB2	0xF365248A  BFI	R4, R5, #10, #1
0x0AB6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0AB8	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0ABA	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0ABC	0xF2010414  ADDW	R4, R1, #20
0x0AC0	0x6825    LDR	R5, [R4, #0]
0x0AC2	0xF3C50480  UBFX	R4, R5, #2, #1
0x0AC6	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0AC8	0x4C5C    LDR	R4, [PC, #368]
0x0ACA	0x6824    LDR	R4, [R4, #0]
0x0ACC	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x0ACE	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x0AD0	0x2003    MOVS	R0, #3
0x0AD2	0x4C56    LDR	R4, [PC, #344]
0x0AD4	0x6824    LDR	R4, [R4, #0]
0x0AD6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0AD8	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0ADA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0ADC	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x0ADE	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0AE0	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x0AE2	0x2B01    CMP	R3, #1
0x0AE4	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x0AE6	0x2501    MOVS	R5, #1
0x0AE8	0x680C    LDR	R4, [R1, #0]
0x0AEA	0xF3652449  BFI	R4, R5, #9, #1
0x0AEE	0x600C    STR	R4, [R1, #0]
0x0AF0	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x0AF2	0x2501    MOVS	R5, #1
0x0AF4	0x680C    LDR	R4, [R1, #0]
0x0AF6	0xF3652408  BFI	R4, R5, #8, #1
0x0AFA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x0AFC	0x1995    ADDS	R5, R2, R6
0x0AFE	0xF2010410  ADDW	R4, R1, #16
0x0B02	0x6824    LDR	R4, [R4, #0]
0x0B04	0x702C    STRB	R4, [R5, #0]
0x0B06	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0B08	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0B0A	0xF2010410  ADDW	R4, R1, #16
0x0B0E	0x6824    LDR	R4, [R4, #0]
0x0B10	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x0B12	0x2B01    CMP	R3, #1
0x0B14	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x0B16	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0B18	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0B1A	0x680D    LDR	R5, [R1, #0]
0x0B1C	0xF3C52440  UBFX	R4, R5, #9, #1
0x0B20	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0B22	0x4C46    LDR	R4, [PC, #280]
0x0B24	0x6824    LDR	R4, [R4, #0]
0x0B26	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0B28	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0B2A	0x2003    MOVS	R0, #3
0x0B2C	0x4C3F    LDR	R4, [PC, #252]
0x0B2E	0x6824    LDR	R4, [R4, #0]
0x0B30	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0B32	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0B34	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B36	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0B38	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0B3A	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0B3C	0x4608    MOV	R0, R1
0x0B3E	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0B40	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0B42	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0B44	0x680D    LDR	R5, [R1, #0]
0x0B46	0xF3C52400  UBFX	R4, R5, #8, #1
0x0B4A	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0B4C	0x4C3B    LDR	R4, [PC, #236]
0x0B4E	0x6824    LDR	R4, [R4, #0]
0x0B50	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0B52	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0B54	0x2003    MOVS	R0, #3
0x0B56	0x4C35    LDR	R4, [PC, #212]
0x0B58	0x6824    LDR	R4, [R4, #0]
0x0B5A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0B5C	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0B5E	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B60	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0B62	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0B64	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0B66	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0B68	0x2500    MOVS	R5, #0
0x0B6A	0x6804    LDR	R4, [R0, #0]
0x0B6C	0xF36524CB  BFI	R4, R5, #11, #1
0x0B70	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0B72	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0B74	0x2501    MOVS	R5, #1
0x0B76	0x680C    LDR	R4, [R1, #0]
0x0B78	0xF365248A  BFI	R4, R5, #10, #1
0x0B7C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0B7E	0xF2010510  ADDW	R5, R1, #16
0x0B82	0x007C    LSLS	R4, R7, #1
0x0B84	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0B86	0xF0440401  ORR	R4, R4, #1
0x0B8A	0xB2A4    UXTH	R4, R4
0x0B8C	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0B8E	0x4646    MOV	R6, R8
0x0B90	0x46C8    MOV	R8, R9
0x0B92	0x4689    MOV	R9, R1
0x0B94	0x4617    MOV	R7, R2
0x0B96	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0B98	0x492A    LDR	R1, [PC, #168]
0x0B9A	0x4648    MOV	R0, R9
0x0B9C	0xF7FFFC8E  BL	_ChekXForEvent+0
0x0BA0	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0BA2	0x4C26    LDR	R4, [PC, #152]
0x0BA4	0x6824    LDR	R4, [R4, #0]
0x0BA6	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0BA8	0xF1B80F00  CMP	R8, #0
0x0BAC	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0BAE	0x2003    MOVS	R0, #3
0x0BB0	0x4C1E    LDR	R4, [PC, #120]
0x0BB2	0x6824    LDR	R4, [R4, #0]
0x0BB4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0BB6	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0BB8	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0BBC	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0BBE	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0BC0	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0BC2	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0BC4	0x46A8    MOV	R8, R5
0x0BC6	0x464A    MOV	R2, R9
0x0BC8	0x46B1    MOV	R9, R6
0x0BCA	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0BCC	0xF1A90403  SUB	R4, R9, #3
0x0BD0	0x42A1    CMP	R1, R4
0x0BD2	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0BD4	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0BD6	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0BD8	0x468A    MOV	R10, R1
0x0BDA	0x4617    MOV	R7, R2
0x0BDC	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0BDE	0x4918    LDR	R1, [PC, #96]
0x0BE0	0x4638    MOV	R0, R7
0x0BE2	0xF7FFFC6B  BL	_ChekXForEvent+0
0x0BE6	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0BE8	0x4C14    LDR	R4, [PC, #80]
0x0BEA	0x6824    LDR	R4, [R4, #0]
0x0BEC	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0BEE	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0BF0	0x2003    MOVS	R0, #3
0x0BF2	0x4C0E    LDR	R4, [PC, #56]
0x0BF4	0x6824    LDR	R4, [R4, #0]
0x0BF6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0BF8	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0BFA	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0BFC	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0BFE	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0C00	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0C02	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0C06	0xF2070410  ADDW	R4, R7, #16
0x0C0A	0x6824    LDR	R4, [R4, #0]
0x0C0C	0x702C    STRB	R4, [R5, #0]
0x0C0E	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0C12	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0C14	0x4633    MOV	R3, R6
0x0C16	0x463A    MOV	R2, R7
0x0C18	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0C1A	0x4C08    LDR	R4, [PC, #32]
0x0C1C	0xF000B814  B	#40
0x0C20	0x54004000  	I2C1_CR1+0
0x0C24	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0C28	0x011C2000  	_I2C1_Timeout_Ptr+0
0x0C2C	0x01182000  	_I2Cx_Timeout_Ptr+0
0x0C30	0x58004000  	I2C2_CR1+0
0x0C34	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0C38	0x01202000  	_I2C2_Timeout_Ptr+0
0x0C3C	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0C40	0x00400003  	#196672
0x0C44	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0C48	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0C4A	0x9301    STR	R3, [SP, #4]
0x0C4C	0x460B    MOV	R3, R1
0x0C4E	0x4616    MOV	R6, R2
0x0C50	0x4642    MOV	R2, R8
0x0C52	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0C54	0xF2060414  ADDW	R4, R6, #20
0x0C58	0x6825    LDR	R5, [R4, #0]
0x0C5A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0C5E	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0C60	0x4C39    LDR	R4, [PC, #228]
0x0C62	0x6824    LDR	R4, [R4, #0]
0x0C64	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0C66	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0C68	0x2003    MOVS	R0, #3
0x0C6A	0x4C38    LDR	R4, [PC, #224]
0x0C6C	0x6824    LDR	R4, [R4, #0]
0x0C6E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0C70	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0C72	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C74	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0C76	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0C78	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0C7A	0x2500    MOVS	R5, #0
0x0C7C	0x6834    LDR	R4, [R6, #0]
0x0C7E	0xF365248A  BFI	R4, R5, #10, #1
0x0C82	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0C84	0x18CD    ADDS	R5, R1, R3
0x0C86	0xF2060410  ADDW	R4, R6, #16
0x0C8A	0x6824    LDR	R4, [R4, #0]
0x0C8C	0x702C    STRB	R4, [R5, #0]
0x0C8E	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0C90	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0C92	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0C94	0x4617    MOV	R7, R2
0x0C96	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0C98	0xF2060414  ADDW	R4, R6, #20
0x0C9C	0x6825    LDR	R5, [R4, #0]
0x0C9E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0CA2	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0CA4	0x4C28    LDR	R4, [PC, #160]
0x0CA6	0x6824    LDR	R4, [R4, #0]
0x0CA8	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0CAA	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0CAC	0x2003    MOVS	R0, #3
0x0CAE	0x4C27    LDR	R4, [PC, #156]
0x0CB0	0x6824    LDR	R4, [R4, #0]
0x0CB2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0CB4	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0CB6	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0CB8	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0CBA	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0CBC	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0CBE	0x2F01    CMP	R7, #1
0x0CC0	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0CC2	0x2501    MOVS	R5, #1
0x0CC4	0x6834    LDR	R4, [R6, #0]
0x0CC6	0xF3652449  BFI	R4, R5, #9, #1
0x0CCA	0x6034    STR	R4, [R6, #0]
0x0CCC	0x4610    MOV	R0, R2
0x0CCE	0x4632    MOV	R2, R6
0x0CD0	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0CD2	0x2501    MOVS	R5, #1
0x0CD4	0x6834    LDR	R4, [R6, #0]
0x0CD6	0xF3652408  BFI	R4, R5, #8, #1
0x0CDA	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0CDC	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0CDE	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0CE2	0x4617    MOV	R7, R2
0x0CE4	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0CE6	0x491A    LDR	R1, [PC, #104]
0x0CE8	0x4630    MOV	R0, R6
0x0CEA	0xF7FFFBE7  BL	_ChekXForEvent+0
0x0CEE	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0CF0	0x4C15    LDR	R4, [PC, #84]
0x0CF2	0x6824    LDR	R4, [R4, #0]
0x0CF4	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0CF6	0xF1B80F00  CMP	R8, #0
0x0CFA	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0CFC	0x2003    MOVS	R0, #3
0x0CFE	0x4C13    LDR	R4, [PC, #76]
0x0D00	0x6824    LDR	R4, [R4, #0]
0x0D02	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0D04	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0D06	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0D0A	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0D0C	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0D0E	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0D10	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0D12	0x4632    MOV	R2, R6
0x0D14	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0D16	0x180D    ADDS	R5, R1, R0
0x0D18	0xF2020410  ADDW	R4, R2, #16
0x0D1C	0x6824    LDR	R4, [R4, #0]
0x0D1E	0x702C    STRB	R4, [R5, #0]
0x0D20	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0D22	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0D24	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0D28	0x6824    LDR	R4, [R4, #0]
0x0D2A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0D2C	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0D2E	0xF1B80F01  CMP	R8, #1
0x0D32	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0D36	0xF1B80F02  CMP	R8, #2
0x0D3A	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0D3E	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0D40	0xF8DDE000  LDR	LR, [SP, #0]
0x0D44	0xB002    ADD	SP, SP, #8
0x0D46	0x4770    BX	LR
0x0D48	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0D4C	0x01182000  	_I2Cx_Timeout_Ptr+0
0x0D50	0x00010003  	#196609
; end of _I2Cx_Read
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x04A8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x04AA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x04AE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x04B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x04B6	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x04B8	0xB001    ADD	SP, SP, #4
0x04BA	0x4770    BX	LR
; end of ___CC2DW
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1474	0xB081    SUB	SP, SP, #4
0x1476	0xF8CDE000  STR	LR, [SP, #0]
0x147A	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x147C	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x147E	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1480	0x2800    CMP	R0, #0
0x1482	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1484	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x1486	0x4240    RSBS	R0, R0, #0
0x1488	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x148A	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x148C	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x148E	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1490	0xB298    UXTH	R0, R3
0x1492	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1494	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1496	0xF7FFFEF1  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x149A	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x149C	0x4634    MOV	R4, R6
0x149E	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x14A0	0x2900    CMP	R1, #0
0x14A2	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x14A4	0x1863    ADDS	R3, R4, R1
0x14A6	0x1E4A    SUBS	R2, R1, #1
0x14A8	0xB292    UXTH	R2, R2
0x14AA	0x18A2    ADDS	R2, R4, R2
0x14AC	0x7812    LDRB	R2, [R2, #0]
0x14AE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x14B0	0x1E49    SUBS	R1, R1, #1
0x14B2	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x14B4	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x14B6	0x2220    MOVS	R2, #32
0x14B8	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x14BA	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x14BC	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x14BE	0xB281    UXTH	R1, R0
0x14C0	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x14C2	0x1842    ADDS	R2, R0, R1
0x14C4	0x7812    LDRB	R2, [R2, #0]
0x14C6	0x2A20    CMP	R2, #32
0x14C8	0xD102    BNE	L_IntToStr42
0x14CA	0x1C49    ADDS	R1, R1, #1
0x14CC	0xB289    UXTH	R1, R1
0x14CE	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x14D0	0x1E4A    SUBS	R2, R1, #1
0x14D2	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x14D4	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x14D6	0x222D    MOVS	R2, #45
0x14D8	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x14DA	0xF8DDE000  LDR	LR, [SP, #0]
0x14DE	0xB001    ADD	SP, SP, #4
0x14E0	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x127C	0xB081    SUB	SP, SP, #4
0x127E	0x460A    MOV	R2, R1
0x1280	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1282	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1284	0xB28D    UXTH	R5, R1
0x1286	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1288	0x2805    CMP	R0, #5
0x128A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x128C	0x180B    ADDS	R3, R1, R0
0x128E	0x2220    MOVS	R2, #32
0x1290	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1292	0x1C40    ADDS	R0, R0, #1
0x1294	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1296	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1298	0x180B    ADDS	R3, R1, R0
0x129A	0x2200    MOVS	R2, #0
0x129C	0x701A    STRB	R2, [R3, #0]
0x129E	0x1E40    SUBS	R0, R0, #1
0x12A0	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x12A2	0x180C    ADDS	R4, R1, R0
0x12A4	0x230A    MOVS	R3, #10
0x12A6	0xFBB5F2F3  UDIV	R2, R5, R3
0x12AA	0xFB035212  MLS	R2, R3, R2, R5
0x12AE	0xB292    UXTH	R2, R2
0x12B0	0x3230    ADDS	R2, #48
0x12B2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x12B4	0x220A    MOVS	R2, #10
0x12B6	0xFBB5F2F2  UDIV	R2, R5, R2
0x12BA	0xB292    UXTH	R2, R2
0x12BC	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x12BE	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x12C0	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x12C2	0x1E40    SUBS	R0, R0, #1
0x12C4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x12C6	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x12C8	0xB001    ADD	SP, SP, #4
0x12CA	0x4770    BX	LR
; end of _WordToStr
_UART_Write_Text:
;__Lib_UART_123_45.c, 435 :: 		
; uart_text start address is: 0 (R0)
0x14E4	0xB083    SUB	SP, SP, #12
0x14E6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 436 :: 		
; counter start address is: 8 (R2)
0x14EA	0x2200    MOVS	R2, #0
;__Lib_UART_123_45.c, 438 :: 		
0x14EC	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x14EE	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x14F0	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45.c, 439 :: 		
L_UART_Write_Text25:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x14F2	0xB171    CBZ	R1, L_UART_Write_Text26
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45.c, 440 :: 		
; uart_text start address is: 0 (R0)
0x14F4	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x14F6	0xF88D2008  STRB	R2, [SP, #8]
0x14FA	0xB2C8    UXTB	R0, R1
0x14FC	0xF7FFFEE6  BL	_UART_Write+0
0x1500	0xF89D2008  LDRB	R2, [SP, #8]
0x1504	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45.c, 441 :: 		
0x1506	0x1C51    ADDS	R1, R2, #1
0x1508	0xB2C9    UXTB	R1, R1
0x150A	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45.c, 442 :: 		
0x150C	0x1841    ADDS	R1, R0, R1
0x150E	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45.c, 443 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x1510	0xE7EF    B	L_UART_Write_Text25
L_UART_Write_Text26:
;__Lib_UART_123_45.c, 444 :: 		
L_end_UART_Write_Text:
0x1512	0xF8DDE000  LDR	LR, [SP, #0]
0x1516	0xB003    ADD	SP, SP, #12
0x1518	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45.c, 431 :: 		
; _data start address is: 0 (R0)
0x12CC	0xB081    SUB	SP, SP, #4
0x12CE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 432 :: 		
; _data end address is: 0 (R0)
0x12D2	0x4C03    LDR	R4, [PC, #12]
0x12D4	0x6824    LDR	R4, [R4, #0]
0x12D6	0x47A0    BLX	R4
;__Lib_UART_123_45.c, 433 :: 		
L_end_UART_Write:
0x12D8	0xF8DDE000  LDR	LR, [SP, #0]
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
0x12E0	0x01302000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x08DC	0xB081    SUB	SP, SP, #4
0x08DE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x08E2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x08E4	0x4803    LDR	R0, [PC, #12]
0x08E6	0xF7FFFDCF  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x08EA	0xF8DDE000  LDR	LR, [SP, #0]
0x08EE	0xB001    ADD	SP, SP, #4
0x08F0	0x4770    BX	LR
0x08F2	0xBF00    NOP
0x08F4	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0488	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x048A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x048E	0x4601    MOV	R1, R0
0x0490	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0494	0x680B    LDR	R3, [R1, #0]
0x0496	0xF3C312C0  UBFX	R2, R3, #7, #1
0x049A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x049C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x049E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x04A0	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x04A2	0xB001    ADD	SP, SP, #4
0x04A4	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x0D54	0xB081    SUB	SP, SP, #4
0x0D56	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x0D5A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0D5C	0x4803    LDR	R0, [PC, #12]
0x0D5E	0xF7FFFB93  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0D62	0xF8DDE000  LDR	LR, [SP, #0]
0x0D66	0xB001    ADD	SP, SP, #4
0x0D68	0x4770    BX	LR
0x0D6A	0xBF00    NOP
0x0D6C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0728	0xB081    SUB	SP, SP, #4
0x072A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x072E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0730	0x4803    LDR	R0, [PC, #12]
0x0732	0xF7FFFEA9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x0736	0xF8DDE000  LDR	LR, [SP, #0]
0x073A	0xB001    ADD	SP, SP, #4
0x073C	0x4770    BX	LR
0x073E	0xBF00    NOP
0x0740	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x0D70	0xB081    SUB	SP, SP, #4
0x0D72	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x0D76	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0D78	0x4803    LDR	R0, [PC, #12]
0x0D7A	0xF7FFFB85  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x0D7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D82	0xB001    ADD	SP, SP, #4
0x0D84	0x4770    BX	LR
0x0D86	0xBF00    NOP
0x0D88	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x0D92	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0D94	0x4803    LDR	R0, [PC, #12]
0x0D96	0xF7FFFB77  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x0D9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9E	0xB001    ADD	SP, SP, #4
0x0DA0	0x4770    BX	LR
0x0DA2	0xBF00    NOP
0x0DA4	0x50004000  	UART5_SR+0
; end of _UART5_Write
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x15FC	0xB082    SUB	SP, SP, #8
0x15FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1602	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1604	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1606	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x1608	0xF64B3080  MOVW	R0, #48000
0x160C	0x4281    CMP	R1, R0
0x160E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x1610	0x4832    LDR	R0, [PC, #200]
0x1612	0x6800    LDR	R0, [R0, #0]
0x1614	0xF0400102  ORR	R1, R0, #2
0x1618	0x4830    LDR	R0, [PC, #192]
0x161A	0x6001    STR	R1, [R0, #0]
0x161C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x161E	0xF64550C0  MOVW	R0, #24000
0x1622	0x4281    CMP	R1, R0
0x1624	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x1626	0x482D    LDR	R0, [PC, #180]
0x1628	0x6800    LDR	R0, [R0, #0]
0x162A	0xF0400101  ORR	R1, R0, #1
0x162E	0x482B    LDR	R0, [PC, #172]
0x1630	0x6001    STR	R1, [R0, #0]
0x1632	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x1634	0x4829    LDR	R0, [PC, #164]
0x1636	0x6801    LDR	R1, [R0, #0]
0x1638	0xF06F0007  MVN	R0, #7
0x163C	0x4001    ANDS	R1, R0
0x163E	0x4827    LDR	R0, [PC, #156]
0x1640	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x1642	0xF7FFFE8D  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x1646	0x4826    LDR	R0, [PC, #152]
0x1648	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x164A	0x4826    LDR	R0, [PC, #152]
0x164C	0xEA020100  AND	R1, R2, R0, LSL #0
0x1650	0x4825    LDR	R0, [PC, #148]
0x1652	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x1654	0xF0020001  AND	R0, R2, #1
0x1658	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x165A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x165C	0x4822    LDR	R0, [PC, #136]
0x165E	0x6800    LDR	R0, [R0, #0]
0x1660	0xF0000002  AND	R0, R0, #2
0x1664	0x2800    CMP	R0, #0
0x1666	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x1668	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x166A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x166C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x166E	0xF4023080  AND	R0, R2, #65536
0x1672	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1674	0x481C    LDR	R0, [PC, #112]
0x1676	0x6800    LDR	R0, [R0, #0]
0x1678	0xF4003000  AND	R0, R0, #131072
0x167C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x167E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x1680	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1682	0x460A    MOV	R2, R1
0x1684	0x9901    LDR	R1, [SP, #4]
0x1686	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x1688	0x9101    STR	R1, [SP, #4]
0x168A	0x4611    MOV	R1, R2
0x168C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x168E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1692	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x1694	0x4814    LDR	R0, [PC, #80]
0x1696	0x6800    LDR	R0, [R0, #0]
0x1698	0xF0407180  ORR	R1, R0, #16777216
0x169C	0x4812    LDR	R0, [PC, #72]
0x169E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x16A0	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x16A2	0x4811    LDR	R0, [PC, #68]
0x16A4	0x6800    LDR	R0, [R0, #0]
0x16A6	0xF0007000  AND	R0, R0, #33554432
0x16AA	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x16AC	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x16AE	0x460A    MOV	R2, R1
0x16B0	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x16B2	0x480B    LDR	R0, [PC, #44]
0x16B4	0x6800    LDR	R0, [R0, #0]
0x16B6	0xF000010C  AND	R1, R0, #12
0x16BA	0x0090    LSLS	R0, R2, #2
0x16BC	0xF000000C  AND	R0, R0, #12
0x16C0	0x4281    CMP	R1, R0
0x16C2	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x16C4	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x16C6	0xF8DDE000  LDR	LR, [SP, #0]
0x16CA	0xB002    ADD	SP, SP, #8
0x16CC	0x4770    BX	LR
0x16CE	0xBF00    NOP
0x16D0	0x00800101  	#16842880
0x16D4	0x0002001D  	#1900546
0x16D8	0x19400001  	#72000
0x16DC	0x20004002  	FLASH_ACR+0
0x16E0	0x10044002  	RCC_CFGR+0
0x16E4	0xFFFF000F  	#1048575
0x16E8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x1360	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x1362	0x480F    LDR	R0, [PC, #60]
0x1364	0x6800    LDR	R0, [R0, #0]
0x1366	0xF0400101  ORR	R1, R0, #1
0x136A	0x480D    LDR	R0, [PC, #52]
0x136C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x136E	0x490D    LDR	R1, [PC, #52]
0x1370	0x480D    LDR	R0, [PC, #52]
0x1372	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x1374	0x480A    LDR	R0, [PC, #40]
0x1376	0x6801    LDR	R1, [R0, #0]
0x1378	0x480C    LDR	R0, [PC, #48]
0x137A	0x4001    ANDS	R1, R0
0x137C	0x4808    LDR	R0, [PC, #32]
0x137E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x1380	0x4807    LDR	R0, [PC, #28]
0x1382	0x6801    LDR	R1, [R0, #0]
0x1384	0xF46F2080  MVN	R0, #262144
0x1388	0x4001    ANDS	R1, R0
0x138A	0x4805    LDR	R0, [PC, #20]
0x138C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x138E	0x4806    LDR	R0, [PC, #24]
0x1390	0x6801    LDR	R1, [R0, #0]
0x1392	0xF46F00FE  MVN	R0, #8323072
0x1396	0x4001    ANDS	R1, R0
0x1398	0x4803    LDR	R0, [PC, #12]
0x139A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x139C	0xB001    ADD	SP, SP, #4
0x139E	0x4770    BX	LR
0x13A0	0x10004002  	RCC_CR+0
0x13A4	0x0000F8FF  	#-117506048
0x13A8	0x10044002  	RCC_CFGR+0
0x13AC	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x1560	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x1562	0x4902    LDR	R1, [PC, #8]
0x1564	0x4802    LDR	R0, [PC, #8]
0x1566	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x1568	0xB001    ADD	SP, SP, #4
0x156A	0x4770    BX	LR
0x156C	0x19400001  	#72000
0x1570	0x01142000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x1558	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x155A	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x155C	0xB001    ADD	SP, SP, #4
0x155E	0x4770    BX	LR
; end of ___GenExcept
0x17E0	0xB500    PUSH	(R14)
0x17E2	0xF8DFB014  LDR	R11, [PC, #20]
0x17E6	0xF8DFA014  LDR	R10, [PC, #20]
0x17EA	0xF8DFC014  LDR	R12, [PC, #20]
0x17EE	0xF7FEFE5B  BL	1192
0x17F2	0xBD00    POP	(R15)
0x17F4	0x4770    BX	LR
0x17F6	0xBF00    NOP
0x17F8	0x00002000  	#536870912
0x17FC	0x000C2000  	#536870924
0x1800	0x17D40000  	#6100
0x1860	0xB500    PUSH	(R14)
0x1862	0xF8DFB010  LDR	R11, [PC, #16]
0x1866	0xF8DFA010  LDR	R10, [PC, #16]
0x186A	0xF7FFFDA1  BL	5040
0x186E	0xBD00    POP	(R15)
0x1870	0x4770    BX	LR
0x1872	0xBF00    NOP
0x1874	0x00002000  	#536870912
0x1878	0x01402000  	#536871232
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x141C	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x16EC	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x16F0	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x16F4	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x16F8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x16FC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x1700	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x1704	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x1708	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x170C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x1710	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x1714	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x1718	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x171C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x1720	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x1724	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x1728	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x172C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x1730	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x1734	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x1738	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x173C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x1740	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x1744	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x1748	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x174C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x1750	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x1754	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1758	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x175C	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1760	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1764	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1768	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x176C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1770	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1774	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1778	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x177C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1780	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1784	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1788	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x178C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1790	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1794	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1798	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x179C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x17A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x17A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x17A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x17AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x17B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x17B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x17B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x17BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x17C0	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_System_101_102_103.c,427 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x17C4	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x17C8	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x17CC	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x17D0	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x17D4	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x17D8	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x17DC	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0448      [12]    _Get_Fosc_kHz
0x0454      [26]    _I2Cx_Get_Status
0x0470      [24]    _I2Cx_Is_Idle
0x0488      [30]    __Lib_UART_123_45_UARTx_Write
0x04A8      [20]    ___CC2DW
0x04BC      [36]    _ChekXForEvent
0x04E0     [168]    _RCC_GetClocksFrequency
0x0588     [272]    _GPIO_Alternate_Function_Enable
0x0698     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0728      [28]    _UART3_Write
0x0744     [408]    _I2Cx_Write
0x08DC      [28]    _UART1_Write
0x08F8    [1116]    _I2Cx_Read
0x0D54      [28]    _UART2_Write
0x0D70      [28]    _UART4_Write
0x0D8C      [28]    _UART5_Write
0x0DA8     [412]    _I2Cx_Init_Advanced
0x0F44     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x1188     [204]    _I2Cx_Start
0x1254      [40]    _UART1_Init_Advanced
0x127C      [80]    _WordToStr
0x12CC      [24]    _UART_Write
0x12E4      [36]    _I2C1_Write
0x1308      [24]    _I2C1_Start
0x1320      [36]    _I2C1_Read
0x1344      [28]    _I2C1_Init_Advanced
0x1360      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x13B0      [58]    ___FillZeros
0x13EC      [48]    _EEPROM_24LC16B_WrSingle
0x1420      [84]    _initMain
0x1474     [110]    _IntToStr
0x14E4      [54]    _UART_Write_Text
0x151C      [60]    _EEPROM_24LC16B_RdSingle
0x1558       [8]    ___GenExcept
0x1560      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x1578     [132]    _main
0x15FC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000004       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000008       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x2000000C     [256]    _data_
0x2000010C       [1]    _ee_addr
0x2000010D       [1]    _wr_data
0x2000010E       [1]    _rd_data
0x2000010F       [3]    _txt
0x20000114       [4]    ___System_CLOCK_IN_KHZ
0x20000118       [4]    _I2Cx_Timeout_Ptr
0x2000011C       [4]    _I2C1_Timeout_Ptr
0x20000120       [4]    _I2C2_Timeout_Ptr
0x20000124       [4]    _I2C_Start_Ptr
0x20000128       [4]    _I2C_Read_Ptr
0x2000012C       [4]    _I2C_Write_Ptr
0x20000130       [4]    _UART_Wr_Ptr
0x20000134       [4]    _UART_Rd_Ptr
0x20000138       [4]    _UART_Rdy_Ptr
0x2000013C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x141C       [4]    __Lib_System_101_102_103_ADCPrescTable
0x16EC     [108]    __GPIO_MODULE_I2C1_PB67
0x1758     [108]    __GPIO_MODULE_USART1_PA9_10
0x17C4      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x17D4       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x17D8       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x17DC       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
