0.6
2018.3
Dec  7 2018
00:33:28
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/enumdefine.v,1633602325,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v,,,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v,1633602325,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v,,fp_acc,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v,1633602325,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb_acc.v,,fp_adder,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v,1632918477,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v,,mac_array_8,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v,1632920918,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/tb/mac_array_tb.v,,mac_atom_8,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb_acc.v,1633602729,verilog,,,,tb_acc,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/sim/fp_adder_bb.vhd,1633587856,vhdl,,,,fp_adder_bb,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi/sim/fp_multi.vhd,1632917163,vhdl,,,,fp_multi,,,,,,,,
