TimeQuest Timing Analyzer report for g07_lab3
Thu Oct 26 16:59:15 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g07_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 178.13 MHz ; 178.13 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.614 ; -1362.858     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.624 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.814 ; -433.763              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.614 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.553      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.580 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 5.540      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.560 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.517      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.559 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.091     ; 5.506      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.551 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 5.514      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.541 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.506      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst91|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.538 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst91|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.495      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[2] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[1] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[0] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
; -4.535 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[2] ; clk          ; clk         ; 1.000        ; -0.099     ; 5.474      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.624 ; lpm_ff:inst44|dffs[0]                                                                        ; lpm_ff:inst15|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; lpm_ff:inst28|dffs[5]                                                                        ; lpm_ff:inst7|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; lpm_ff:inst16|dffs[2]                                                                        ; lpm_ff:inst45|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; lpm_ff:inst15|dffs[1]                                                                        ; lpm_ff:inst44|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; lpm_ff:inst45|dffs[3]                                                                        ; lpm_ff:inst16|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; lpm_ff:inst28|dffs[1]                                                                        ; lpm_ff:inst7|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; lpm_ff:inst61|dffs[2]                                                                        ; lpm_ff:inst62|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; lpm_ff:inst44|dffs[4]                                                                        ; lpm_ff:inst15|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; lpm_ff:inst20|dffs[4]                                                                        ; lpm_ff:inst4|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; lpm_ff:inst4|dffs[3]                                                                         ; lpm_ff:inst20|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; lpm_ff:inst45|dffs[2]                                                                        ; lpm_ff:inst16|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; lpm_ff:inst62|dffs[3]                                                                        ; lpm_ff:inst61|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; lpm_ff:inst49|dffs[3]                                                                        ; lpm_ff:inst50|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; lpm_ff:inst7|dffs[1]                                                                         ; lpm_ff:inst28|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; lpm_ff:inst44|dffs[2]                                                                        ; lpm_ff:inst15|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; lpm_ff:inst16|dffs[1]                                                                        ; lpm_ff:inst45|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; lpm_ff:inst24|dffs[0]                                                                        ; lpm_ff:inst6|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; lpm_ff:inst99|dffs[1]                                                                        ; lpm_ff:inst100|dffs[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; lpm_ff:inst61|dffs[5]                                                                        ; lpm_ff:inst62|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; lpm_ff:inst20|dffs[2]                                                                        ; lpm_ff:inst4|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; lpm_ff:inst45|dffs[0]                                                                        ; lpm_ff:inst16|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; lpm_ff:inst51|dffs[4]                                                                        ; lpm_ff:inst50|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; lpm_ff:inst56|dffs[1]                                                                        ; lpm_ff:inst57|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; lpm_ff:inst51|dffs[0]                                                                        ; lpm_ff:inst50|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; lpm_ff:inst49|dffs[5]                                                                        ; lpm_ff:inst50|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; lpm_ff:inst50|dffs[4]                                                                        ; lpm_ff:inst51|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.640 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; lpm_ff:inst57|dffs[1]                                                                        ; lpm_ff:inst56|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.927      ;
; 0.857 ; lpm_ff:inst44|dffs[4]                                                                        ; lpm_ff:inst16|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 1.142      ;
; 0.861 ; lpm_ff:inst16|dffs[4]                                                                        ; lpm_ff:inst44|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.001      ; 1.148      ;
; 0.866 ; lpm_ff:inst61|dffs[3]                                                                        ; lpm_ff:inst57|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 1.151      ;
; 0.869 ; lpm_ff:inst16|dffs[0]                                                                        ; lpm_ff:inst44|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.001      ; 1.156      ;
; 0.870 ; lpm_ff:inst44|dffs[5]                                                                        ; lpm_ff:inst16|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 1.155      ;
; 0.878 ; lpm_ff:inst44|dffs[1]                                                                        ; lpm_ff:inst16|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 1.163      ;
; 0.886 ; lpm_ff:inst36|dffs[4]                                                                        ; lpm_ff:inst12|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.001      ; 1.173      ;
; 0.893 ; lpm_ff:inst6|dffs[2]                                                                         ; lpm_ff:inst7|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; -0.017     ; 1.162      ;
; 0.901 ; lpm_ff:inst13|dffs[0]                                                                        ; lpm_ff:inst40|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; -0.008     ; 1.179      ;
; 0.968 ; lpm_ff:inst86|dffs[2]                                                                        ; lpm_ff:inst85|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; lpm_ff:inst81|dffs[3]                                                                        ; lpm_ff:inst80|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.255      ;
; 0.971 ; lpm_ff:inst62|dffs[2]                                                                        ; lpm_ff:inst61|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; lpm_ff:inst28|dffs[4]                                                                        ; lpm_ff:inst7|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; lpm_ff:inst6|dffs[4]                                                                         ; lpm_ff:inst24|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; lpm_ff:inst56|dffs[3]                                                                        ; lpm_ff:inst57|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 0.974 ; lpm_ff:inst7|dffs[3]                                                                         ; lpm_ff:inst28|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; lpm_ff:inst7|dffs[0]                                                                         ; lpm_ff:inst28|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; lpm_ff:inst3|dffs[0]                                                                         ; lpm_ff:inst2|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; lpm_ff:inst51|dffs[3]                                                                        ; lpm_ff:inst55|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; lpm_ff:inst24|dffs[1]                                                                        ; lpm_ff:inst6|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; lpm_ff:inst81|dffs[1]                                                                        ; lpm_ff:inst80|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 0.978 ; lpm_ff:inst6|dffs[5]                                                                         ; lpm_ff:inst24|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst85|dffs[4]                                                                        ; lpm_ff:inst86|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst67|dffs[4]                                                                        ; lpm_ff:inst68|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst2|dffs[3]                                                                         ; lpm_ff:inst3|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst3|dffs[2]                                                                         ; lpm_ff:inst2|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst2|dffs[2]                                                                         ; lpm_ff:inst3|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst8|dffs[1]                                                                         ; lpm_ff:inst9|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; lpm_ff:inst8|dffs[5]                                                                         ; lpm_ff:inst9|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst56|dffs[4]                                                                        ; lpm_ff:inst57|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; lpm_ff:inst87|dffs[4]                                                                        ; lpm_ff:inst91|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst80|dffs[4]                                                                        ; lpm_ff:inst81|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst99|dffs[3]                                                                        ; lpm_ff:inst100|dffs[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst100|dffs[3]                                                                       ; lpm_ff:inst99|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst56|dffs[2]                                                                        ; lpm_ff:inst57|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst57|dffs[0]                                                                        ; lpm_ff:inst56|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst9|dffs[0]                                                                         ; lpm_ff:inst8|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; lpm_ff:inst3|dffs[1]                                                                         ; lpm_ff:inst2|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; lpm_ff:inst100|dffs[1]                                                                       ; lpm_ff:inst99|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst85|dffs[0]                                                                        ; lpm_ff:inst86|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst8|dffs[0]                                                                         ; lpm_ff:inst9|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.983 ; lpm_ff:inst8|dffs[4]                                                                         ; lpm_ff:inst9|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.983 ; lpm_ff:inst85|dffs[3]                                                                        ; lpm_ff:inst86|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.983 ; lpm_ff:inst61|dffs[0]                                                                        ; lpm_ff:inst62|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; lpm_ff:inst80|dffs[2]                                                                        ; lpm_ff:inst81|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; lpm_ff:inst6|dffs[2]                                                                         ; lpm_ff:inst24|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; lpm_ff:inst67|dffs[2]                                                                        ; lpm_ff:inst68|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 0.986 ; lpm_ff:inst80|dffs[0]                                                                        ; lpm_ff:inst81|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; lpm_ff:inst68|dffs[3]                                                                        ; lpm_ff:inst67|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; lpm_ff:inst85|dffs[5]                                                                        ; lpm_ff:inst86|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst9|dffs[5]                                                                         ; lpm_ff:inst8|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst57|dffs[2]                                                                        ; lpm_ff:inst56|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst6|dffs[1]                                                                         ; lpm_ff:inst24|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.990 ; lpm_ff:inst6|dffs[0]                                                                         ; lpm_ff:inst24|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.276      ;
; 0.996 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 0.997 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.283      ;
; 1.010 ; lpm_ff:inst24|dffs[4]                                                                        ; lpm_ff:inst6|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.012 ; lpm_ff:inst57|dffs[5]                                                                        ; lpm_ff:inst56|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; lpm_ff:inst50|dffs[5]                                                                        ; lpm_ff:inst49|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; lpm_ff:inst2|dffs[0]                                                                         ; lpm_ff:inst3|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.298      ;
; 1.014 ; lpm_ff:inst91|dffs[4]                                                                        ; lpm_ff:inst87|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; lpm_ff:inst44|dffs[5]                                                                        ; lpm_ff:inst15|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; lpm_ff:inst9|dffs[3]                                                                         ; lpm_ff:inst8|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; lpm_ff:inst15|dffs[0]                                                                        ; lpm_ff:inst44|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; lpm_ff:inst8|dffs[3]                                                                         ; lpm_ff:inst9|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.302      ;
; 1.018 ; lpm_ff:inst80|dffs[1]                                                                        ; lpm_ff:inst81|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; lpm_ff:inst7|dffs[4]                                                                         ; lpm_ff:inst28|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; lpm_ff:inst24|dffs[2]                                                                        ; lpm_ff:inst6|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; lpm_ff:inst2|dffs[1]                                                                         ; lpm_ff:inst3|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.020 ; lpm_ff:inst4|dffs[1]                                                                         ; lpm_ff:inst20|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.306      ;
; 1.021 ; lpm_ff:inst24|dffs[5]                                                                        ; lpm_ff:inst6|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.307      ;
; 1.021 ; lpm_ff:inst24|dffs[3]                                                                        ; lpm_ff:inst6|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.307      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[0]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[0]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[1]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[1]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[2]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[2]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[3]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[3]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[4]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[4]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[5]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[5]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[0]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[0]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[1]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[1]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[2]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[2]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[3]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[3]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[4]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[4]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[5]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[5]                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[1]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[2]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[3]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[4]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[5]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst13|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst13|dffs[0]                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst13|dffs[1]                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clk        ; 6.885 ; 6.885 ; Rise       ; clk             ;
;  address[0] ; clk        ; 6.885 ; 6.885 ; Rise       ; clk             ;
;  address[1] ; clk        ; 6.376 ; 6.376 ; Rise       ; clk             ;
;  address[2] ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  address[3] ; clk        ; 6.352 ; 6.352 ; Rise       ; clk             ;
;  address[4] ; clk        ; 5.380 ; 5.380 ; Rise       ; clk             ;
;  address[5] ; clk        ; 5.153 ; 5.153 ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; 0.498 ; 0.498 ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; 0.303 ; 0.303 ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; 4.130 ; 4.130 ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; 4.111 ; 4.111 ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; 4.226 ; 4.226 ; Rise       ; clk             ;
; enable      ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
; mode[*]     ; clk        ; 7.197 ; 7.197 ; Rise       ; clk             ;
;  mode[0]    ; clk        ; 7.197 ; 7.197 ; Rise       ; clk             ;
;  mode[1]    ; clk        ; 7.037 ; 7.037 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clk        ; -4.861 ; -4.861 ; Rise       ; clk             ;
;  address[0] ; clk        ; -6.285 ; -6.285 ; Rise       ; clk             ;
;  address[1] ; clk        ; -6.085 ; -6.085 ; Rise       ; clk             ;
;  address[2] ; clk        ; -6.138 ; -6.138 ; Rise       ; clk             ;
;  address[3] ; clk        ; -6.060 ; -6.060 ; Rise       ; clk             ;
;  address[4] ; clk        ; -5.088 ; -5.088 ; Rise       ; clk             ;
;  address[5] ; clk        ; -4.861 ; -4.861 ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; -0.055 ; -0.055 ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; -0.250 ; -0.250 ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; -0.055 ; -0.055 ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; -3.981 ; -3.981 ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; -3.882 ; -3.882 ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; -3.863 ; -3.863 ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; -3.978 ; -3.978 ; Rise       ; clk             ;
; enable      ; clk        ; -4.528 ; -4.528 ; Rise       ; clk             ;
; mode[*]     ; clk        ; -4.650 ; -4.650 ; Rise       ; clk             ;
;  mode[0]    ; clk        ; -4.875 ; -4.875 ; Rise       ; clk             ;
;  mode[1]    ; clk        ; -4.650 ; -4.650 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 8.812  ; 8.812  ; Rise       ; clk             ;
; full      ; clk        ; 8.838  ; 8.838  ; Rise       ; clk             ;
; num[*]    ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  num[0]   ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  num[1]   ; clk        ; 7.518  ; 7.518  ; Rise       ; clk             ;
;  num[2]   ; clk        ; 7.537  ; 7.537  ; Rise       ; clk             ;
;  num[3]   ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  num[4]   ; clk        ; 7.517  ; 7.517  ; Rise       ; clk             ;
;  num[5]   ; clk        ; 7.579  ; 7.579  ; Rise       ; clk             ;
; value[*]  ; clk        ; 14.605 ; 14.605 ; Rise       ; clk             ;
;  value[0] ; clk        ; 14.217 ; 14.217 ; Rise       ; clk             ;
;  value[1] ; clk        ; 14.403 ; 14.403 ; Rise       ; clk             ;
;  value[2] ; clk        ; 14.605 ; 14.605 ; Rise       ; clk             ;
;  value[3] ; clk        ; 13.201 ; 13.201 ; Rise       ; clk             ;
;  value[4] ; clk        ; 14.164 ; 14.164 ; Rise       ; clk             ;
;  value[5] ; clk        ; 14.060 ; 14.060 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 8.061  ; 8.061  ; Rise       ; clk             ;
; full      ; clk        ; 8.137  ; 8.137  ; Rise       ; clk             ;
; num[*]    ; clk        ; 7.517  ; 7.517  ; Rise       ; clk             ;
;  num[0]   ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  num[1]   ; clk        ; 7.518  ; 7.518  ; Rise       ; clk             ;
;  num[2]   ; clk        ; 7.537  ; 7.537  ; Rise       ; clk             ;
;  num[3]   ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  num[4]   ; clk        ; 7.517  ; 7.517  ; Rise       ; clk             ;
;  num[5]   ; clk        ; 7.579  ; 7.579  ; Rise       ; clk             ;
; value[*]  ; clk        ; 9.080  ; 9.080  ; Rise       ; clk             ;
;  value[0] ; clk        ; 10.507 ; 10.507 ; Rise       ; clk             ;
;  value[1] ; clk        ; 9.080  ; 9.080  ; Rise       ; clk             ;
;  value[2] ; clk        ; 9.664  ; 9.664  ; Rise       ; clk             ;
;  value[3] ; clk        ; 9.217  ; 9.217  ; Rise       ; clk             ;
;  value[4] ; clk        ; 10.218 ; 10.218 ; Rise       ; clk             ;
;  value[5] ; clk        ; 9.692  ; 9.692  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; address[0] ; value[0]    ; 17.872 ; 17.872 ; 17.872 ; 17.872 ;
; address[0] ; value[1]    ; 18.054 ; 18.054 ; 18.054 ; 18.054 ;
; address[0] ; value[2]    ; 17.655 ; 17.655 ; 17.655 ; 17.655 ;
; address[0] ; value[3]    ; 16.389 ; 16.389 ; 16.389 ; 16.389 ;
; address[0] ; value[4]    ; 16.966 ; 16.966 ; 16.966 ; 16.966 ;
; address[0] ; value[5]    ; 17.344 ; 17.420 ; 17.420 ; 17.344 ;
; address[1] ; value[0]    ; 17.640 ; 17.640 ; 17.640 ; 17.640 ;
; address[1] ; value[1]    ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; address[1] ; value[2]    ; 17.553 ; 17.553 ; 17.553 ; 17.553 ;
; address[1] ; value[3]    ; 16.120 ; 15.883 ; 15.883 ; 16.120 ;
; address[1] ; value[4]    ; 16.569 ; 16.569 ; 16.569 ; 16.569 ;
; address[1] ; value[5]    ; 17.565 ; 17.565 ; 17.565 ; 17.565 ;
; address[2] ; value[0]    ; 17.906 ; 15.585 ; 15.585 ; 17.906 ;
; address[2] ; value[1]    ; 15.852 ; 15.673 ; 15.673 ; 15.852 ;
; address[2] ; value[2]    ; 16.717 ; 15.516 ; 15.516 ; 16.717 ;
; address[2] ; value[3]    ; 17.019 ; 17.019 ; 17.019 ; 17.019 ;
; address[2] ; value[4]    ; 17.176 ; 17.523 ; 17.523 ; 17.176 ;
; address[2] ; value[5]    ; 16.890 ; 17.378 ; 17.378 ; 16.890 ;
; address[3] ; value[0]    ; 14.901 ; 14.901 ; 14.901 ; 14.901 ;
; address[3] ; value[1]    ; 15.013 ; 15.013 ; 15.013 ; 15.013 ;
; address[3] ; value[2]    ; 14.534 ; 14.534 ; 14.534 ; 14.534 ;
; address[3] ; value[3]    ; 15.014 ; 15.014 ; 15.014 ; 15.014 ;
; address[3] ; value[4]    ; 14.526 ; 14.528 ; 14.528 ; 14.526 ;
; address[3] ; value[5]    ; 15.282 ; 15.282 ; 15.282 ; 15.282 ;
; address[4] ; value[0]    ; 13.442 ; 14.376 ; 14.376 ; 13.442 ;
; address[4] ; value[1]    ; 12.942 ; 13.894 ; 13.894 ; 12.942 ;
; address[4] ; value[2]    ; 13.377 ; 15.024 ; 15.024 ; 13.377 ;
; address[4] ; value[3]    ; 13.289 ; 13.787 ; 13.787 ; 13.289 ;
; address[4] ; value[4]    ; 13.274 ; 13.274 ; 13.274 ; 13.274 ;
; address[4] ; value[5]    ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; address[5] ; value[0]    ; 13.459 ; 14.532 ; 14.532 ; 13.459 ;
; address[5] ; value[1]    ; 13.766 ; 14.050 ; 14.050 ; 13.766 ;
; address[5] ; value[2]    ; 13.600 ; 15.180 ; 15.180 ; 13.600 ;
; address[5] ; value[3]    ; 13.463 ; 13.943 ; 13.943 ; 13.463 ;
; address[5] ; value[4]    ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; address[5] ; value[5]    ; 13.919 ; 13.919 ; 13.919 ; 13.919 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; address[0] ; value[0]    ; 14.560 ; 14.560 ; 14.560 ; 14.560 ;
; address[0] ; value[1]    ; 13.785 ; 13.785 ; 13.785 ; 13.785 ;
; address[0] ; value[2]    ; 14.069 ; 14.069 ; 14.069 ; 14.069 ;
; address[0] ; value[3]    ; 14.064 ; 14.064 ; 14.064 ; 14.064 ;
; address[0] ; value[4]    ; 14.619 ; 14.619 ; 14.619 ; 14.619 ;
; address[0] ; value[5]    ; 14.616 ; 14.259 ; 14.259 ; 14.616 ;
; address[1] ; value[0]    ; 14.009 ; 14.009 ; 14.009 ; 14.009 ;
; address[1] ; value[1]    ; 13.026 ; 13.026 ; 13.026 ; 13.026 ;
; address[1] ; value[2]    ; 13.175 ; 13.175 ; 13.175 ; 13.175 ;
; address[1] ; value[3]    ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; address[1] ; value[4]    ; 14.512 ; 14.512 ; 14.512 ; 14.512 ;
; address[1] ; value[5]    ; 13.897 ; 13.897 ; 13.897 ; 13.897 ;
; address[2] ; value[0]    ; 13.904 ; 13.482 ; 13.482 ; 13.904 ;
; address[2] ; value[1]    ; 13.346 ; 12.579 ; 12.579 ; 13.346 ;
; address[2] ; value[2]    ; 14.099 ; 12.909 ; 12.909 ; 14.099 ;
; address[2] ; value[3]    ; 13.192 ; 12.924 ; 12.924 ; 13.192 ;
; address[2] ; value[4]    ; 14.182 ; 13.428 ; 13.428 ; 14.182 ;
; address[2] ; value[5]    ; 14.310 ; 13.540 ; 13.540 ; 14.310 ;
; address[3] ; value[0]    ; 13.192 ; 13.635 ; 13.635 ; 13.192 ;
; address[3] ; value[1]    ; 12.553 ; 12.401 ; 12.401 ; 12.553 ;
; address[3] ; value[2]    ; 13.518 ; 12.734 ; 12.734 ; 13.518 ;
; address[3] ; value[3]    ; 12.402 ; 12.745 ; 12.745 ; 12.402 ;
; address[3] ; value[4]    ; 13.062 ; 13.581 ; 13.581 ; 13.062 ;
; address[3] ; value[5]    ; 12.390 ; 13.206 ; 13.206 ; 12.390 ;
; address[4] ; value[0]    ; 12.759 ; 12.373 ; 12.373 ; 12.759 ;
; address[4] ; value[1]    ; 12.230 ; 12.037 ; 12.037 ; 12.230 ;
; address[4] ; value[2]    ; 13.281 ; 12.370 ; 12.370 ; 13.281 ;
; address[4] ; value[3]    ; 12.080 ; 12.378 ; 12.378 ; 12.080 ;
; address[4] ; value[4]    ; 12.703 ; 12.318 ; 12.318 ; 12.703 ;
; address[4] ; value[5]    ; 13.301 ; 12.206 ; 12.206 ; 13.301 ;
; address[5] ; value[0]    ; 13.118 ; 13.118 ; 13.118 ; 13.118 ;
; address[5] ; value[1]    ; 12.730 ; 12.730 ; 12.730 ; 12.730 ;
; address[5] ; value[2]    ; 13.231 ; 13.231 ; 13.231 ; 13.231 ;
; address[5] ; value[3]    ; 12.960 ; 12.960 ; 12.960 ; 12.960 ;
; address[5] ; value[4]    ; 12.982 ; 12.982 ; 12.982 ; 12.982 ;
; address[5] ; value[5]    ; 13.479 ; 12.362 ; 12.362 ; 13.479 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.939 ; -557.774      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.240 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -353.532              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.939 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.921 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.887      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.906 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.878      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.905 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst_0|dffs[4] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.860      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.903 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.872      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst87|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.898 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ; lpm_ff:inst87|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.861      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.896 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst51|dffs[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.867      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_ff:inst36|dffs[0] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst36|dffs[5] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
; -1.895 ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_ff:inst36|dffs[4] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.843      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.240 ; lpm_ff:inst44|dffs[0]                                                                        ; lpm_ff:inst15|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; lpm_ff:inst28|dffs[5]                                                                        ; lpm_ff:inst7|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; lpm_ff:inst45|dffs[3]                                                                        ; lpm_ff:inst16|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; lpm_ff:inst16|dffs[2]                                                                        ; lpm_ff:inst45|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; lpm_ff:inst15|dffs[1]                                                                        ; lpm_ff:inst44|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; lpm_ff:inst61|dffs[2]                                                                        ; lpm_ff:inst62|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lpm_ff:inst44|dffs[4]                                                                        ; lpm_ff:inst15|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_ff:inst20|dffs[4]                                                                        ; lpm_ff:inst4|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_ff:inst4|dffs[3]                                                                         ; lpm_ff:inst20|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_ff:inst45|dffs[2]                                                                        ; lpm_ff:inst16|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_ff:inst28|dffs[1]                                                                        ; lpm_ff:inst7|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; lpm_ff:inst62|dffs[3]                                                                        ; lpm_ff:inst61|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; lpm_ff:inst49|dffs[3]                                                                        ; lpm_ff:inst50|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; lpm_ff:inst16|dffs[1]                                                                        ; lpm_ff:inst45|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; lpm_ff:inst7|dffs[1]                                                                         ; lpm_ff:inst28|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; lpm_ff:inst44|dffs[2]                                                                        ; lpm_ff:inst15|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; lpm_ff:inst99|dffs[1]                                                                        ; lpm_ff:inst100|dffs[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; lpm_ff:inst24|dffs[0]                                                                        ; lpm_ff:inst6|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; lpm_ff:inst61|dffs[5]                                                                        ; lpm_ff:inst62|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; lpm_ff:inst50|dffs[4]                                                                        ; lpm_ff:inst51|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; lpm_ff:inst51|dffs[4]                                                                        ; lpm_ff:inst50|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; lpm_ff:inst20|dffs[2]                                                                        ; lpm_ff:inst4|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; lpm_ff:inst45|dffs[0]                                                                        ; lpm_ff:inst16|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; lpm_ff:inst56|dffs[1]                                                                        ; lpm_ff:inst57|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; lpm_ff:inst49|dffs[5]                                                                        ; lpm_ff:inst50|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; lpm_ff:inst51|dffs[0]                                                                        ; lpm_ff:inst50|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; lpm_ff:inst57|dffs[1]                                                                        ; lpm_ff:inst56|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.324 ; lpm_ff:inst44|dffs[4]                                                                        ; lpm_ff:inst16|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 0.475      ;
; 0.325 ; lpm_ff:inst16|dffs[4]                                                                        ; lpm_ff:inst44|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.478      ;
; 0.330 ; lpm_ff:inst61|dffs[3]                                                                        ; lpm_ff:inst57|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 0.481      ;
; 0.330 ; lpm_ff:inst16|dffs[0]                                                                        ; lpm_ff:inst44|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.483      ;
; 0.331 ; lpm_ff:inst44|dffs[5]                                                                        ; lpm_ff:inst16|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 0.482      ;
; 0.333 ; lpm_ff:inst44|dffs[1]                                                                        ; lpm_ff:inst16|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; -0.001     ; 0.484      ;
; 0.340 ; lpm_ff:inst36|dffs[4]                                                                        ; lpm_ff:inst12|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.002      ; 0.494      ;
; 0.347 ; lpm_ff:inst6|dffs[2]                                                                         ; lpm_ff:inst7|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; -0.013     ; 0.486      ;
; 0.353 ; lpm_ff:inst13|dffs[0]                                                                        ; lpm_ff:inst40|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; -0.006     ; 0.499      ;
; 0.361 ; lpm_ff:inst86|dffs[2]                                                                        ; lpm_ff:inst85|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; lpm_ff:inst81|dffs[3]                                                                        ; lpm_ff:inst80|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst51|dffs[3]                                                                        ; lpm_ff:inst55|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst62|dffs[2]                                                                        ; lpm_ff:inst61|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst24|dffs[1]                                                                        ; lpm_ff:inst6|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst57|dffs[0]                                                                        ; lpm_ff:inst56|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_ff:inst28|dffs[4]                                                                        ; lpm_ff:inst7|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst6|dffs[4]                                                                         ; lpm_ff:inst24|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst7|dffs[3]                                                                         ; lpm_ff:inst28|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst7|dffs[0]                                                                         ; lpm_ff:inst28|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_ff:inst2|dffs[2]                                                                         ; lpm_ff:inst3|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst56|dffs[3]                                                                        ; lpm_ff:inst57|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lpm_ff:inst85|dffs[4]                                                                        ; lpm_ff:inst86|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_ff:inst2|dffs[3]                                                                         ; lpm_ff:inst3|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_ff:inst3|dffs[0]                                                                         ; lpm_ff:inst2|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_ff:inst87|dffs[4]                                                                        ; lpm_ff:inst91|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst67|dffs[4]                                                                        ; lpm_ff:inst68|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst56|dffs[4]                                                                        ; lpm_ff:inst57|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst8|dffs[4]                                                                         ; lpm_ff:inst9|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst85|dffs[3]                                                                        ; lpm_ff:inst86|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst3|dffs[1]                                                                         ; lpm_ff:inst2|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst81|dffs[1]                                                                        ; lpm_ff:inst80|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst6|dffs[1]                                                                         ; lpm_ff:inst24|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst8|dffs[0]                                                                         ; lpm_ff:inst9|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_ff:inst6|dffs[5]                                                                         ; lpm_ff:inst24|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst80|dffs[4]                                                                        ; lpm_ff:inst81|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst24|dffs[4]                                                                        ; lpm_ff:inst6|dffs[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst56|dffs[2]                                                                        ; lpm_ff:inst57|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst3|dffs[2]                                                                         ; lpm_ff:inst2|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst85|dffs[0]                                                                        ; lpm_ff:inst86|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst9|dffs[0]                                                                         ; lpm_ff:inst8|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; lpm_ff:inst99|dffs[3]                                                                        ; lpm_ff:inst100|dffs[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst8|dffs[1]                                                                         ; lpm_ff:inst9|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst61|dffs[0]                                                                        ; lpm_ff:inst62|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst50|dffs[5]                                                                        ; lpm_ff:inst49|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst8|dffs[5]                                                                         ; lpm_ff:inst9|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst80|dffs[2]                                                                        ; lpm_ff:inst81|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst67|dffs[2]                                                                        ; lpm_ff:inst68|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst80|dffs[0]                                                                        ; lpm_ff:inst81|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst2|dffs[0]                                                                         ; lpm_ff:inst3|dffs[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst15|dffs[0]                                                                        ; lpm_ff:inst44|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lpm_ff:inst100|dffs[3]                                                                       ; lpm_ff:inst99|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; lpm_ff:inst8|dffs[3]                                                                         ; lpm_ff:inst9|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; lpm_ff:inst6|dffs[2]                                                                         ; lpm_ff:inst24|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; lpm_ff:inst100|dffs[1]                                                                       ; lpm_ff:inst99|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst44|dffs[5]                                                                        ; lpm_ff:inst15|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst7|dffs[4]                                                                         ; lpm_ff:inst28|dffs[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst57|dffs[2]                                                                        ; lpm_ff:inst56|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst24|dffs[2]                                                                        ; lpm_ff:inst6|dffs[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst80|dffs[1]                                                                        ; lpm_ff:inst81|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_ff:inst85|dffs[5]                                                                        ; lpm_ff:inst86|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst68|dffs[3]                                                                        ; lpm_ff:inst67|dffs[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst2|dffs[1]                                                                         ; lpm_ff:inst3|dffs[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; lpm_ff:inst24|dffs[5]                                                                        ; lpm_ff:inst6|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lpm_ff:inst24|dffs[3]                                                                        ; lpm_ff:inst6|dffs[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lpm_ff:inst4|dffs[1]                                                                         ; lpm_ff:inst20|dffs[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lpm_ff:inst6|dffs[0]                                                                         ; lpm_ff:inst24|dffs[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; lpm_ff:inst9|dffs[5]                                                                         ; lpm_ff:inst8|dffs[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_ff:inst7|dffs[5]                                                                         ; lpm_ff:inst28|dffs[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_ff:inst85|dffs[2]                                                                        ; lpm_ff:inst86|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_ff:inst51|dffs[2]                                                                        ; lpm_ff:inst55|dffs[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_pop_enable:inst104|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter_stack:inst83|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[0]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[0]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[1]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[1]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[2]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[2]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[3]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[3]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[4]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[4]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst100|dffs[5]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst100|dffs[5]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[0]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[0]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[1]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[1]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[2]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[2]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[3]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[3]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[4]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[4]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst101|dffs[5]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst101|dffs[5]                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst10|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst10|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst11|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst11|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[1]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[2]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[3]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[4]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst12|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst12|dffs[5]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst13|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ff:inst13|dffs[0]                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_ff:inst13|dffs[1]                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clk        ; 2.964  ; 2.964  ; Rise       ; clk             ;
;  address[0] ; clk        ; 2.964  ; 2.964  ; Rise       ; clk             ;
;  address[1] ; clk        ; 2.750  ; 2.750  ; Rise       ; clk             ;
;  address[2] ; clk        ; 2.804  ; 2.804  ; Rise       ; clk             ;
;  address[3] ; clk        ; 2.681  ; 2.681  ; Rise       ; clk             ;
;  address[4] ; clk        ; 2.312  ; 2.312  ; Rise       ; clk             ;
;  address[5] ; clk        ; 2.250  ; 2.250  ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; 1.894  ; 1.894  ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; -0.323 ; -0.323 ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; -0.426 ; -0.426 ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; 1.894  ; 1.894  ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; 1.847  ; 1.847  ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; 1.812  ; 1.812  ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; 1.885  ; 1.885  ; Rise       ; clk             ;
; enable      ; clk        ; 2.935  ; 2.935  ; Rise       ; clk             ;
; mode[*]     ; clk        ; 3.074  ; 3.074  ; Rise       ; clk             ;
;  mode[0]    ; clk        ; 3.074  ; 3.074  ; Rise       ; clk             ;
;  mode[1]    ; clk        ; 3.022  ; 3.022  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clk        ; -2.109 ; -2.109 ; Rise       ; clk             ;
;  address[0] ; clk        ; -2.703 ; -2.703 ; Rise       ; clk             ;
;  address[1] ; clk        ; -2.610 ; -2.610 ; Rise       ; clk             ;
;  address[2] ; clk        ; -2.664 ; -2.664 ; Rise       ; clk             ;
;  address[3] ; clk        ; -2.541 ; -2.541 ; Rise       ; clk             ;
;  address[4] ; clk        ; -2.172 ; -2.172 ; Rise       ; clk             ;
;  address[5] ; clk        ; -2.109 ; -2.109 ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; 0.546  ; 0.546  ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; 0.443  ; 0.443  ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; 0.546  ; 0.546  ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; -1.774 ; -1.774 ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; -1.727 ; -1.727 ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; -1.692 ; -1.692 ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; -1.765 ; -1.765 ; Rise       ; clk             ;
; enable      ; clk        ; -1.997 ; -1.997 ; Rise       ; clk             ;
; mode[*]     ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  mode[0]    ; clk        ; -2.136 ; -2.136 ; Rise       ; clk             ;
;  mode[1]    ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.435 ; 4.435 ; Rise       ; clk             ;
; full      ; clk        ; 4.467 ; 4.467 ; Rise       ; clk             ;
; num[*]    ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  num[0]   ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  num[1]   ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
;  num[2]   ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
;  num[3]   ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  num[4]   ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  num[5]   ; clk        ; 4.046 ; 4.046 ; Rise       ; clk             ;
; value[*]  ; clk        ; 6.637 ; 6.637 ; Rise       ; clk             ;
;  value[0] ; clk        ; 6.571 ; 6.571 ; Rise       ; clk             ;
;  value[1] ; clk        ; 6.554 ; 6.554 ; Rise       ; clk             ;
;  value[2] ; clk        ; 6.637 ; 6.637 ; Rise       ; clk             ;
;  value[3] ; clk        ; 6.120 ; 6.120 ; Rise       ; clk             ;
;  value[4] ; clk        ; 6.438 ; 6.438 ; Rise       ; clk             ;
;  value[5] ; clk        ; 6.456 ; 6.456 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
; full      ; clk        ; 4.232 ; 4.232 ; Rise       ; clk             ;
; num[*]    ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  num[0]   ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  num[1]   ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
;  num[2]   ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
;  num[3]   ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  num[4]   ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  num[5]   ; clk        ; 4.046 ; 4.046 ; Rise       ; clk             ;
; value[*]  ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  value[0] ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
;  value[1] ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  value[2] ; clk        ; 4.788 ; 4.788 ; Rise       ; clk             ;
;  value[3] ; clk        ; 4.612 ; 4.612 ; Rise       ; clk             ;
;  value[4] ; clk        ; 4.978 ; 4.978 ; Rise       ; clk             ;
;  value[5] ; clk        ; 4.816 ; 4.816 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; address[0] ; value[0]    ; 8.269 ; 8.269 ; 8.269 ; 8.269 ;
; address[0] ; value[1]    ; 8.275 ; 8.275 ; 8.275 ; 8.275 ;
; address[0] ; value[2]    ; 8.159 ; 8.159 ; 8.159 ; 8.159 ;
; address[0] ; value[3]    ; 7.585 ; 7.585 ; 7.585 ; 7.585 ;
; address[0] ; value[4]    ; 7.840 ; 7.840 ; 7.840 ; 7.840 ;
; address[0] ; value[5]    ; 8.009 ; 8.067 ; 8.067 ; 8.009 ;
; address[1] ; value[0]    ; 8.148 ; 8.148 ; 8.148 ; 8.148 ;
; address[1] ; value[1]    ; 8.154 ; 8.154 ; 8.154 ; 8.154 ;
; address[1] ; value[2]    ; 8.083 ; 8.083 ; 8.083 ; 8.083 ;
; address[1] ; value[3]    ; 7.519 ; 7.395 ; 7.395 ; 7.519 ;
; address[1] ; value[4]    ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; address[1] ; value[5]    ; 8.122 ; 8.122 ; 8.122 ; 8.122 ;
; address[2] ; value[0]    ; 8.327 ; 7.432 ; 7.432 ; 8.327 ;
; address[2] ; value[1]    ; 7.534 ; 7.410 ; 7.410 ; 7.534 ;
; address[2] ; value[2]    ; 7.849 ; 7.371 ; 7.371 ; 7.849 ;
; address[2] ; value[3]    ; 7.928 ; 7.928 ; 7.928 ; 7.928 ;
; address[2] ; value[4]    ; 8.021 ; 8.138 ; 8.138 ; 8.021 ;
; address[2] ; value[5]    ; 7.888 ; 8.139 ; 8.139 ; 7.888 ;
; address[3] ; value[0]    ; 7.048 ; 7.048 ; 7.048 ; 7.048 ;
; address[3] ; value[1]    ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; address[3] ; value[2]    ; 6.929 ; 6.929 ; 6.929 ; 6.929 ;
; address[3] ; value[3]    ; 7.041 ; 7.041 ; 7.041 ; 7.041 ;
; address[3] ; value[4]    ; 6.902 ; 6.920 ; 6.920 ; 6.902 ;
; address[3] ; value[5]    ; 7.217 ; 7.217 ; 7.217 ; 7.217 ;
; address[4] ; value[0]    ; 6.508 ; 6.920 ; 6.920 ; 6.508 ;
; address[4] ; value[1]    ; 6.303 ; 6.650 ; 6.650 ; 6.303 ;
; address[4] ; value[2]    ; 6.523 ; 7.113 ; 7.113 ; 6.523 ;
; address[4] ; value[3]    ; 6.419 ; 6.661 ; 6.661 ; 6.419 ;
; address[4] ; value[4]    ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; address[4] ; value[5]    ; 6.676 ; 6.676 ; 6.676 ; 6.676 ;
; address[5] ; value[0]    ; 6.526 ; 7.001 ; 7.001 ; 6.526 ;
; address[5] ; value[1]    ; 6.612 ; 6.731 ; 6.731 ; 6.612 ;
; address[5] ; value[2]    ; 6.576 ; 7.194 ; 7.194 ; 6.576 ;
; address[5] ; value[3]    ; 6.504 ; 6.742 ; 6.742 ; 6.504 ;
; address[5] ; value[4]    ; 6.484 ; 6.484 ; 6.484 ; 6.484 ;
; address[5] ; value[5]    ; 6.724 ; 6.724 ; 6.724 ; 6.724 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; address[0] ; value[0]    ; 6.945 ; 6.945 ; 6.945 ; 6.945 ;
; address[0] ; value[1]    ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; address[0] ; value[2]    ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; address[0] ; value[3]    ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; address[0] ; value[4]    ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; address[0] ; value[5]    ; 6.982 ; 6.885 ; 6.885 ; 6.982 ;
; address[1] ; value[0]    ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; address[1] ; value[1]    ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; address[1] ; value[2]    ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; address[1] ; value[3]    ; 6.502 ; 6.502 ; 6.502 ; 6.502 ;
; address[1] ; value[4]    ; 6.944 ; 6.944 ; 6.944 ; 6.944 ;
; address[1] ; value[5]    ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; address[2] ; value[0]    ; 6.768 ; 6.626 ; 6.626 ; 6.768 ;
; address[2] ; value[1]    ; 6.549 ; 6.287 ; 6.287 ; 6.549 ;
; address[2] ; value[2]    ; 6.842 ; 6.434 ; 6.434 ; 6.842 ;
; address[2] ; value[3]    ; 6.494 ; 6.403 ; 6.403 ; 6.494 ;
; address[2] ; value[4]    ; 6.888 ; 6.585 ; 6.585 ; 6.888 ;
; address[2] ; value[5]    ; 6.989 ; 6.652 ; 6.652 ; 6.989 ;
; address[3] ; value[0]    ; 6.432 ; 6.582 ; 6.582 ; 6.432 ;
; address[3] ; value[1]    ; 6.164 ; 6.112 ; 6.112 ; 6.164 ;
; address[3] ; value[2]    ; 6.534 ; 6.259 ; 6.259 ; 6.534 ;
; address[3] ; value[3]    ; 6.110 ; 6.225 ; 6.225 ; 6.110 ;
; address[3] ; value[4]    ; 6.363 ; 6.541 ; 6.541 ; 6.363 ;
; address[3] ; value[5]    ; 6.078 ; 6.435 ; 6.435 ; 6.078 ;
; address[4] ; value[0]    ; 6.257 ; 6.145 ; 6.145 ; 6.257 ;
; address[4] ; value[1]    ; 6.060 ; 6.004 ; 6.004 ; 6.060 ;
; address[4] ; value[2]    ; 6.468 ; 6.151 ; 6.151 ; 6.468 ;
; address[4] ; value[3]    ; 6.007 ; 6.117 ; 6.117 ; 6.007 ;
; address[4] ; value[4]    ; 6.216 ; 6.104 ; 6.104 ; 6.216 ;
; address[4] ; value[5]    ; 6.461 ; 6.020 ; 6.020 ; 6.461 ;
; address[5] ; value[0]    ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; address[5] ; value[1]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; address[5] ; value[2]    ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; address[5] ; value[3]    ; 6.311 ; 6.311 ; 6.311 ; 6.311 ;
; address[5] ; value[4]    ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; address[5] ; value[5]    ; 6.566 ; 6.101 ; 6.101 ; 6.566 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.614    ; 0.240 ; N/A      ; N/A     ; -1.814              ;
;  clk             ; -4.614    ; 0.240 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -1362.858 ; 0.0   ; 0.0      ; 0.0     ; -433.763            ;
;  clk             ; -1362.858 ; 0.000 ; N/A      ; N/A     ; -433.763            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clk        ; 6.885 ; 6.885 ; Rise       ; clk             ;
;  address[0] ; clk        ; 6.885 ; 6.885 ; Rise       ; clk             ;
;  address[1] ; clk        ; 6.376 ; 6.376 ; Rise       ; clk             ;
;  address[2] ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  address[3] ; clk        ; 6.352 ; 6.352 ; Rise       ; clk             ;
;  address[4] ; clk        ; 5.380 ; 5.380 ; Rise       ; clk             ;
;  address[5] ; clk        ; 5.153 ; 5.153 ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; 0.498 ; 0.498 ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; 0.303 ; 0.303 ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; 4.130 ; 4.130 ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; 4.111 ; 4.111 ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; 4.226 ; 4.226 ; Rise       ; clk             ;
; enable      ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
; mode[*]     ; clk        ; 7.197 ; 7.197 ; Rise       ; clk             ;
;  mode[0]    ; clk        ; 7.197 ; 7.197 ; Rise       ; clk             ;
;  mode[1]    ; clk        ; 7.037 ; 7.037 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clk        ; -2.109 ; -2.109 ; Rise       ; clk             ;
;  address[0] ; clk        ; -2.703 ; -2.703 ; Rise       ; clk             ;
;  address[1] ; clk        ; -2.610 ; -2.610 ; Rise       ; clk             ;
;  address[2] ; clk        ; -2.664 ; -2.664 ; Rise       ; clk             ;
;  address[3] ; clk        ; -2.541 ; -2.541 ; Rise       ; clk             ;
;  address[4] ; clk        ; -2.172 ; -2.172 ; Rise       ; clk             ;
;  address[5] ; clk        ; -2.109 ; -2.109 ; Rise       ; clk             ;
; dataIn[*]   ; clk        ; 0.546  ; 0.546  ; Rise       ; clk             ;
;  dataIn[0]  ; clk        ; 0.443  ; 0.443  ; Rise       ; clk             ;
;  dataIn[1]  ; clk        ; 0.546  ; 0.546  ; Rise       ; clk             ;
;  dataIn[2]  ; clk        ; -1.774 ; -1.774 ; Rise       ; clk             ;
;  dataIn[3]  ; clk        ; -1.727 ; -1.727 ; Rise       ; clk             ;
;  dataIn[4]  ; clk        ; -1.692 ; -1.692 ; Rise       ; clk             ;
;  dataIn[5]  ; clk        ; -1.765 ; -1.765 ; Rise       ; clk             ;
; enable      ; clk        ; -1.997 ; -1.997 ; Rise       ; clk             ;
; mode[*]     ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  mode[0]    ; clk        ; -2.136 ; -2.136 ; Rise       ; clk             ;
;  mode[1]    ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 8.812  ; 8.812  ; Rise       ; clk             ;
; full      ; clk        ; 8.838  ; 8.838  ; Rise       ; clk             ;
; num[*]    ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  num[0]   ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  num[1]   ; clk        ; 7.518  ; 7.518  ; Rise       ; clk             ;
;  num[2]   ; clk        ; 7.537  ; 7.537  ; Rise       ; clk             ;
;  num[3]   ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  num[4]   ; clk        ; 7.517  ; 7.517  ; Rise       ; clk             ;
;  num[5]   ; clk        ; 7.579  ; 7.579  ; Rise       ; clk             ;
; value[*]  ; clk        ; 14.605 ; 14.605 ; Rise       ; clk             ;
;  value[0] ; clk        ; 14.217 ; 14.217 ; Rise       ; clk             ;
;  value[1] ; clk        ; 14.403 ; 14.403 ; Rise       ; clk             ;
;  value[2] ; clk        ; 14.605 ; 14.605 ; Rise       ; clk             ;
;  value[3] ; clk        ; 13.201 ; 13.201 ; Rise       ; clk             ;
;  value[4] ; clk        ; 14.164 ; 14.164 ; Rise       ; clk             ;
;  value[5] ; clk        ; 14.060 ; 14.060 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
; full      ; clk        ; 4.232 ; 4.232 ; Rise       ; clk             ;
; num[*]    ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  num[0]   ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  num[1]   ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
;  num[2]   ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
;  num[3]   ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  num[4]   ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  num[5]   ; clk        ; 4.046 ; 4.046 ; Rise       ; clk             ;
; value[*]  ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  value[0] ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
;  value[1] ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  value[2] ; clk        ; 4.788 ; 4.788 ; Rise       ; clk             ;
;  value[3] ; clk        ; 4.612 ; 4.612 ; Rise       ; clk             ;
;  value[4] ; clk        ; 4.978 ; 4.978 ; Rise       ; clk             ;
;  value[5] ; clk        ; 4.816 ; 4.816 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; address[0] ; value[0]    ; 17.872 ; 17.872 ; 17.872 ; 17.872 ;
; address[0] ; value[1]    ; 18.054 ; 18.054 ; 18.054 ; 18.054 ;
; address[0] ; value[2]    ; 17.655 ; 17.655 ; 17.655 ; 17.655 ;
; address[0] ; value[3]    ; 16.389 ; 16.389 ; 16.389 ; 16.389 ;
; address[0] ; value[4]    ; 16.966 ; 16.966 ; 16.966 ; 16.966 ;
; address[0] ; value[5]    ; 17.344 ; 17.420 ; 17.420 ; 17.344 ;
; address[1] ; value[0]    ; 17.640 ; 17.640 ; 17.640 ; 17.640 ;
; address[1] ; value[1]    ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; address[1] ; value[2]    ; 17.553 ; 17.553 ; 17.553 ; 17.553 ;
; address[1] ; value[3]    ; 16.120 ; 15.883 ; 15.883 ; 16.120 ;
; address[1] ; value[4]    ; 16.569 ; 16.569 ; 16.569 ; 16.569 ;
; address[1] ; value[5]    ; 17.565 ; 17.565 ; 17.565 ; 17.565 ;
; address[2] ; value[0]    ; 17.906 ; 15.585 ; 15.585 ; 17.906 ;
; address[2] ; value[1]    ; 15.852 ; 15.673 ; 15.673 ; 15.852 ;
; address[2] ; value[2]    ; 16.717 ; 15.516 ; 15.516 ; 16.717 ;
; address[2] ; value[3]    ; 17.019 ; 17.019 ; 17.019 ; 17.019 ;
; address[2] ; value[4]    ; 17.176 ; 17.523 ; 17.523 ; 17.176 ;
; address[2] ; value[5]    ; 16.890 ; 17.378 ; 17.378 ; 16.890 ;
; address[3] ; value[0]    ; 14.901 ; 14.901 ; 14.901 ; 14.901 ;
; address[3] ; value[1]    ; 15.013 ; 15.013 ; 15.013 ; 15.013 ;
; address[3] ; value[2]    ; 14.534 ; 14.534 ; 14.534 ; 14.534 ;
; address[3] ; value[3]    ; 15.014 ; 15.014 ; 15.014 ; 15.014 ;
; address[3] ; value[4]    ; 14.526 ; 14.528 ; 14.528 ; 14.526 ;
; address[3] ; value[5]    ; 15.282 ; 15.282 ; 15.282 ; 15.282 ;
; address[4] ; value[0]    ; 13.442 ; 14.376 ; 14.376 ; 13.442 ;
; address[4] ; value[1]    ; 12.942 ; 13.894 ; 13.894 ; 12.942 ;
; address[4] ; value[2]    ; 13.377 ; 15.024 ; 15.024 ; 13.377 ;
; address[4] ; value[3]    ; 13.289 ; 13.787 ; 13.787 ; 13.289 ;
; address[4] ; value[4]    ; 13.274 ; 13.274 ; 13.274 ; 13.274 ;
; address[4] ; value[5]    ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; address[5] ; value[0]    ; 13.459 ; 14.532 ; 14.532 ; 13.459 ;
; address[5] ; value[1]    ; 13.766 ; 14.050 ; 14.050 ; 13.766 ;
; address[5] ; value[2]    ; 13.600 ; 15.180 ; 15.180 ; 13.600 ;
; address[5] ; value[3]    ; 13.463 ; 13.943 ; 13.943 ; 13.463 ;
; address[5] ; value[4]    ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; address[5] ; value[5]    ; 13.919 ; 13.919 ; 13.919 ; 13.919 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; address[0] ; value[0]    ; 6.945 ; 6.945 ; 6.945 ; 6.945 ;
; address[0] ; value[1]    ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; address[0] ; value[2]    ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; address[0] ; value[3]    ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; address[0] ; value[4]    ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; address[0] ; value[5]    ; 6.982 ; 6.885 ; 6.885 ; 6.982 ;
; address[1] ; value[0]    ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; address[1] ; value[1]    ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; address[1] ; value[2]    ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; address[1] ; value[3]    ; 6.502 ; 6.502 ; 6.502 ; 6.502 ;
; address[1] ; value[4]    ; 6.944 ; 6.944 ; 6.944 ; 6.944 ;
; address[1] ; value[5]    ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; address[2] ; value[0]    ; 6.768 ; 6.626 ; 6.626 ; 6.768 ;
; address[2] ; value[1]    ; 6.549 ; 6.287 ; 6.287 ; 6.549 ;
; address[2] ; value[2]    ; 6.842 ; 6.434 ; 6.434 ; 6.842 ;
; address[2] ; value[3]    ; 6.494 ; 6.403 ; 6.403 ; 6.494 ;
; address[2] ; value[4]    ; 6.888 ; 6.585 ; 6.585 ; 6.888 ;
; address[2] ; value[5]    ; 6.989 ; 6.652 ; 6.652 ; 6.989 ;
; address[3] ; value[0]    ; 6.432 ; 6.582 ; 6.582 ; 6.432 ;
; address[3] ; value[1]    ; 6.164 ; 6.112 ; 6.112 ; 6.164 ;
; address[3] ; value[2]    ; 6.534 ; 6.259 ; 6.259 ; 6.534 ;
; address[3] ; value[3]    ; 6.110 ; 6.225 ; 6.225 ; 6.110 ;
; address[3] ; value[4]    ; 6.363 ; 6.541 ; 6.541 ; 6.363 ;
; address[3] ; value[5]    ; 6.078 ; 6.435 ; 6.435 ; 6.078 ;
; address[4] ; value[0]    ; 6.257 ; 6.145 ; 6.145 ; 6.257 ;
; address[4] ; value[1]    ; 6.060 ; 6.004 ; 6.004 ; 6.060 ;
; address[4] ; value[2]    ; 6.468 ; 6.151 ; 6.151 ; 6.468 ;
; address[4] ; value[3]    ; 6.007 ; 6.117 ; 6.117 ; 6.007 ;
; address[4] ; value[4]    ; 6.216 ; 6.104 ; 6.104 ; 6.216 ;
; address[4] ; value[5]    ; 6.461 ; 6.020 ; 6.020 ; 6.461 ;
; address[5] ; value[0]    ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; address[5] ; value[1]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; address[5] ; value[2]    ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; address[5] ; value[3]    ; 6.311 ; 6.311 ; 6.311 ; 6.311 ;
; address[5] ; value[4]    ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; address[5] ; value[5]    ; 6.566 ; 6.101 ; 6.101 ; 6.566 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4713     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4713     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 1356  ; 1356 ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 366   ; 366  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 26 16:59:09 2017
Info: Command: quartus_sta g07_lab3 -c g07_lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g07_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.614     -1362.858 clk 
Info (332146): Worst-case hold slack is 0.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.624         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -433.763 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.939
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.939      -557.774 clk 
Info (332146): Worst-case hold slack is 0.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.240         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -353.532 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Thu Oct 26 16:59:15 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


