#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec 13 12:00:43 2024
# Process ID         : 76324
# Current directory  : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent127808 C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.xpr
# Log file           : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/vivado.log
# Journal file       : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA\vivado.jou
# Running On         : Saraa
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 12348 MB
# Total Virtual      : 28786 MB
# Available Virtual  : 13959 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.117 ; gain = 76.184
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Fri Dec 13 12:01:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.runs/synth_1/runme.log
[Fri Dec 13 12:01:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.runs/impl_1/runme.log
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 149132
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.230 ; gain = 440.684
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_NOC_M_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:128]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_NOC_M_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_NOC_M_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_NOC_S_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_NOC_S_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:270]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_NOC_S_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:302]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:302]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:322]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:322]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:342]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:342]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:362]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:362]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:372]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:372]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:392]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:392]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:412]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:412]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:432]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:432]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2PS_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:442]
INFO: [Synth 8-9937] previous definition of design element 'AIE2PS_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:442]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:462]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:462]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:482]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:482]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:502]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:502]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:512]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:512]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:532]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:532]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:552]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:552]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:572]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:572]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE2P_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:582]
INFO: [Synth 8-9937] previous definition of design element 'AIE2P_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:582]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_M_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:700]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_M_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:700]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_M_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:732]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:732]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_S_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:842]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_S_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:842]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_S_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:874]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:874]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:894]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:894]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:914]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:914]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:934]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:934]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:944]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:944]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:964]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:964]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:984]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:984]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1004]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1004]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1014]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1014]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1132]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1132]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1164]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1164]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXI' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1274]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXI' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1274]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXIS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1306]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1306]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1326]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1326]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1346]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1346]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1366]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1366]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1376]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1376]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1396]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1396]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1416]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1416]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1436]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1436]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1446]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1446]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_ADC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1460]
INFO: [Synth 8-9937] previous definition of design element 'AMS_ADC' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1460]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_DAC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1474]
INFO: [Synth 8-9937] previous definition of design element 'AMS_DAC' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1474]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-9937] previous definition of design element 'AND2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1486]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1498]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1498]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1L' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1511]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1L' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1511]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1522]
INFO: [Synth 8-9937] previous definition of design element 'AND2B2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1522]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-9937] previous definition of design element 'AND3' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1534]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1546]
INFO: [Synth 8-9937] previous definition of design element 'AND3B1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1546]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1558]
INFO: [Synth 8-9937] previous definition of design element 'AND3B2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1558]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B3' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1570]
INFO: [Synth 8-9937] previous definition of design element 'AND3B3' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1570]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1583]
INFO: [Synth 8-9937] previous definition of design element 'AND4' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1583]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1596]
INFO: [Synth 8-9937] previous definition of design element 'AND4B1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1596]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1609]
INFO: [Synth 8-9937] previous definition of design element 'AND4B2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1609]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B3' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1622]
INFO: [Synth 8-9937] previous definition of design element 'AND4B3' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1622]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1635]
INFO: [Synth 8-9937] previous definition of design element 'AND4B4' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1635]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1649]
INFO: [Synth 8-9937] previous definition of design element 'AND5' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1649]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1663]
INFO: [Synth 8-9937] previous definition of design element 'AND5B1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1663]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1677]
INFO: [Synth 8-9937] previous definition of design element 'AND5B2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1677]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B3' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1691]
INFO: [Synth 8-9937] previous definition of design element 'AND5B3' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1691]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1705]
INFO: [Synth 8-9937] previous definition of design element 'AND5B4' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1705]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B5' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1719]
INFO: [Synth 8-9937] previous definition of design element 'AND5B5' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1719]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AUTOBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1730]
INFO: [Synth 8-9937] previous definition of design element 'AUTOBUF' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1730]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AXI32' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1814]
INFO: [Synth 8-9937] previous definition of design element 'AXI32' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1814]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BFR_FT' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1882]
INFO: [Synth 8-9937] previous definition of design element 'BFR_FT' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BFR_MATMULX' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2320]
INFO: [Synth 8-9937] previous definition of design element 'BFR_MATMULX' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2320]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BIBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2330]
INFO: [Synth 8-9937] previous definition of design element 'BIBUF' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2330]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BITSLICE_CONTROL' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2474]
INFO: [Synth 8-9937] previous definition of design element 'BITSLICE_CONTROL' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2474]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCANE2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2504]
INFO: [Synth 8-9937] previous definition of design element 'BSCANE2' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2504]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2523]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2523]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3A' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2544]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3A' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2544]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN6' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2564]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN6' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2564]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2581]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX4' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2581]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX5' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2598]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX5' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2598]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX6' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2619]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX6' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2619]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2629]
INFO: [Synth 8-9937] previous definition of design element 'BUF' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2629]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_LEAF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2644]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_LEAF' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2644]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_ROW' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2659]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_ROW' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2659]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFDIV_LEAF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2673]
INFO: [Synth 8-9937] previous definition of design element 'BUFDIV_LEAF' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2673]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2683]
INFO: [Synth 8-9937] previous definition of design element 'BUFG' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2683]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2700]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2700]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2713]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2713]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2735]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_DIV' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2735]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCTRL' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2774]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCTRL' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2774]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2789]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2789]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2802]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_1' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2802]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2816]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_CTRL' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2816]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_VIRTEX4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2830]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_VIRTEX4' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2830]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGP' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2840]
INFO: [Synth 8-9937] previous definition of design element 'BUFGP' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2840]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_FABRIC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2850]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_FABRIC' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2850]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2872]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2872]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT_SYNC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2888]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT_SYNC' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2888]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_HM' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2899]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_HM' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2899]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_LB' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2909]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_LB' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2909]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_PS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2921]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_PS' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2921]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFH' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2931]
INFO: [Synth 8-9937] previous definition of design element 'BUFH' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2931]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFHCE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2946]
INFO: [Common 17-14] Message 'Synth 8-9873' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-9937] previous definition of design element 'BUFHCE' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2946]
INFO: [Common 17-14] Message 'Synth 8-9937' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1753.391 ; gain = 146.727
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 263.094
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:27:08 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-5 | WARNING          | 2            | 0        |
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_extended' are not set. First unset bit index is 0. 
RTL Name 'accel_x_extended', Hierarchy 'top', File 'top.vhd', Line 24.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_real' are not set. First unset bit index is -1111111106. 
RTL Name 'accel_x_real', Hierarchy 'top', File 'top.vhd', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 15 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 263.094
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 5 Warnings, 111 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 263.094
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:27:23 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-5 | WARNING          | 2            | 0        |
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_extended' are not set. First unset bit index is 0. 
RTL Name 'accel_x_extended', Hierarchy 'top', File 'top.vhd', Line 24.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_real' are not set. First unset bit index is -1111111106. 
RTL Name 'accel_x_real', Hierarchy 'top', File 'top.vhd', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 15 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 5 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:28:25 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:29:15 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:38:26 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 'accel_y' is not declared [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:63]
ERROR: [Synth 8-9114] actual of formal out port 'accel_y' cannot be an expression [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:63]
ERROR: [Synth 8-36] 'accel_z' is not declared [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:64]
ERROR: [Synth 8-9114] actual of formal out port 'accel_z' cannot be an expression [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:64]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-10443] VHDL file 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 'accel_y' is not declared [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:63]
ERROR: [Synth 8-9114] actual of formal out port 'accel_y' cannot be an expression [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:63]
ERROR: [Synth 8-36] 'accel_z' is not declared [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:64]
ERROR: [Synth 8-9114] actual of formal out port 'accel_z' cannot be an expression [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:64]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-10443] VHDL file 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 12:40:15 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
WARNING: [Synth 8-614] signal 'accel_z_reg' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 13:02:14 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 185.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 4 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 13:04:21 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 13:07:39 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 41.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 133.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 160.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 74.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 187.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 90.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 13:15:41 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 41.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 133.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 160.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 74.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 187.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 90.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/utils_1/imports/synth_1/AccelerometerCtl.dcp with file C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
launch_runs synth_1 -jobs 8
[Fri Dec 13 13:15:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
launch_runs impl_1 -jobs 8
[Fri Dec 13 13:16:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.runs/impl_1/runme.log
add_files -norecurse {C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/AccelerometerCtl.vhd C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/ADXL362Ctrl.vhd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-8892] 'accelerometer_instance' is already declared in this region [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-10443] VHDL file 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.758 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-8892] 'accelerometer_instance' is already declared in this region [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-10443] VHDL file 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.758 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\AccelerometerCtl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\new\AccelerometerXYZReader.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\SPI_If.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.srcs\sources_1\imports\new\ADXL362Ctrl.vhd:]
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'AccelerometerXYZReader' declared at 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:5' bound to instance 'Accelerometer_Instance' of component 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AccelerometerXYZReader' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/imports/new/SPI_If.vhd:66]
WARNING: [Synth 8-614] signal 'data_received' is read in the process but is not in the sensitivity list [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerXYZReader' (2#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.758 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 16:07:18 2024
| Host         : Saraa running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-5 | WARNING          | 2            | 0        |
| ASSIGN-6 | WARNING          | 2            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 3            | 0        |
| INFER-1  | CRITICAL WARNING | 8            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_x_reg, first multi-driven bit index is 0.
RTL Name 'accel_x_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 38.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_y_reg, first multi-driven bit index is 0.
RTL Name 'accel_y_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 39.
CRITICAL WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array accel_z_reg, first multi-driven bit index is 0.
RTL Name 'accel_z_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 40.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 71.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_x_reg_reg. 
RTL Name 'accel_x_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 132.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 72.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_y_reg_reg. 
RTL Name 'accel_y_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 159.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 73.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for accel_z_reg_reg. 
RTL Name 'accel_z_reg_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 186.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_ready_internal_reg. 
RTL Name 'data_ready_internal_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 89.
CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_to_send_reg. 
RTL Name 'data_to_send_reg', Hierarchy 'AccelerometerXYZReader', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/AccelerometerXYZReader.vhd', Line 53.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_extended' are not set. First unset bit index is 0. 
RTL Name 'accel_x_extended', Hierarchy 'top', File 'top.vhd', Line 24.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'accel_x_real' are not set. First unset bit index is -1111111106. 
RTL Name 'accel_x_real', Hierarchy 'top', File 'top.vhd', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Y' was assigned but not read. 
RTL Name 'ACCEL_Y', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 19.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ACCEL_Z' was assigned but not read. 
RTL Name 'ACCEL_Z', Hierarchy 'top', File 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/top.vhd', Line 20.
INFO: [Synth 37-85] Total of 15 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 5 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.758 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 16:08:55 2024...
