<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/types.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">types.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2types_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_TYPES_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_X86_TYPES_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2types_8hh.html">arch/generic/types.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cprintf_8hh.html">base/cprintf.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">//This really determines how many bytes are passed to the decoder.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">   54</a></span>&#160;    <span class="keyword">typedef</span> uint64_t <a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2">   56</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2">Prefixes</a> {</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2">   57</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2">NoOverride</a>,</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">   58</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">ESOverride</a>,</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">   59</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">CSOverride</a>,</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">   60</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">SSOverride</a>,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">   61</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">DSOverride</a>,</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">   62</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">FSOverride</a>,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">   63</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">GSOverride</a>,</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">   64</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">RexPrefix</a>,</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">   65</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">OperandSizeOverride</a>,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">   66</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">AddressSizeOverride</a>,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">   67</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">Lock</a>,</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">   68</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">Rep</a>,</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">   69</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">Repne</a>,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">   70</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">Vex2Prefix</a>,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">   71</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">Vex3Prefix</a>,</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a">   72</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a">XopPrefix</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    };</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(LegacyPrefixVector)</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a127656c314351c06cd7cd77b30d5fd96">   76</a></span>&#160;        Bitfield&lt;7, 4&gt; <a class="code" href="namespaceX86ISA.html#a127656c314351c06cd7cd77b30d5fd96">decodeVal</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a742986e85d18fea2d7effa532f0c4b5a">   77</a></span>&#160;        Bitfield&lt;7&gt; <a class="code" href="namespaceX86ISA.html#a742986e85d18fea2d7effa532f0c4b5a">repne</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#abc7e7750fa9b484b2cb526c4568b150b">   78</a></span>&#160;        Bitfield&lt;6&gt; <a class="code" href="namespaceX86ISA.html#abc7e7750fa9b484b2cb526c4568b150b">rep</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a3602a84263018ec1678e4c621162d76f">   79</a></span>&#160;        Bitfield&lt;5&gt; <a class="code" href="namespaceX86ISA.html#a3602a84263018ec1678e4c621162d76f">lock</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">   80</a></span>&#160;        Bitfield&lt;4&gt; <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">   81</a></span>&#160;        Bitfield&lt;3&gt; <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="comment">//There can be only one segment override, so they share the</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="comment">//first 3 bits in the legacyPrefixes bitfield.</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">   84</a></span>&#160;        Bitfield&lt;2,0&gt; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(LegacyPrefixVector)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(ModRM)</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a6bb3d720f4e5ec46eb4af0de146eea93">   88</a></span>&#160;        Bitfield&lt;7,6&gt; <a class="code" href="namespaceX86ISA.html#a6bb3d720f4e5ec46eb4af0de146eea93">mod</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">   89</a></span>&#160;        Bitfield&lt;5,3&gt; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a1302c1cf32082f2def9c5d21f538c371">   90</a></span>&#160;        Bitfield&lt;2,0&gt; <a class="code" href="namespaceX86ISA.html#a1302c1cf32082f2def9c5d21f538c371">rm</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(ModRM)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Sib)</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">   94</a></span>&#160;        Bitfield&lt;7,6&gt; <a class="code" href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">scale</a>;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">   95</a></span>&#160;        Bitfield&lt;5,3&gt; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        Bitfield&lt;2,0&gt; <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(Sib)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Rex)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="comment">//This bit doesn&#39;t mean anything according to the ISA, but in</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="comment">//this implementation, it being set means an REX prefix was present.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        Bitfield&lt;6&gt; <a class="code" href="namespaceX86ISA.html#aa31179f7b596bad7d4837c25d364dd50">present</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        Bitfield&lt;3&gt; <a class="code" href="namespaceX86ISA.html#a326a605c6fd918e0003f34f0a313eb7e">w</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        Bitfield&lt;2&gt; <a class="code" href="namespaceX86ISA.html#a516a765f9fb98b2f7d4a96aaf866e585">r</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">  105</a></span>&#160;        Bitfield&lt;1&gt; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        Bitfield&lt;0&gt; <a class="code" href="namespaceX86ISA.html#a4ad119a982a16b867be5c45d8bbaefbf">b</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(Rex)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex2Of3)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="comment">// Inverted bits from the REX prefix.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        Bitfield&lt;7&gt; r;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        Bitfield&lt;6&gt; x;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        Bitfield&lt;5&gt; b;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="comment">// Selector for what would be two or three byte opcode types.</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ac62d7e267bfc73b468aeb279c1fa8d83">  115</a></span>&#160;        Bitfield&lt;4, 0&gt; <a class="code" href="namespaceX86ISA.html#ac62d7e267bfc73b468aeb279c1fa8d83">m</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(Vex2Of3)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex3Of3)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="comment">// Bit from the REX prefix.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        Bitfield&lt;7&gt; w;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="comment">// Inverted extra register index.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">  122</a></span>&#160;        Bitfield&lt;6, 3&gt;  <a class="code" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">v</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="comment">// Vector length specifier.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        Bitfield&lt;2&gt; <a class="code" href="namespaceX86ISA.html#a9eb4552c3edbad6f94fb44b6f5b18aac">l</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="comment">// Implied 66, F2, or F3 opcode prefix.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        Bitfield&lt;1, 0&gt; <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(Vex3Of3)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex2Of2)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="comment">// Inverted bit from the REX prefix.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        Bitfield&lt;7&gt; r;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">// Inverted extra register index.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        Bitfield&lt;6, 3&gt;  <a class="code" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">v</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="comment">// Vector length specifier</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        Bitfield&lt;2&gt; l;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="comment">// Implied 66, F2, or F3 opcode prefix.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        Bitfield&lt;1, 0&gt; <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(Vex2Of2)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(VexInfo)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">// Extra register index.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        Bitfield&lt;6, 3&gt; <a class="code" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">v</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="comment">// Vector length specifier.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        Bitfield&lt;2&gt; l;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="comment">// Whether the VEX prefix was used.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        Bitfield&lt;0&gt; present;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#adfc6480a4ede7095d76f2920d7c8386a">  147</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(VexInfo)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    enum OpcodeType {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        BadOpcode,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        OneByteOpcode,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        TwoByteOpcode,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        ThreeByte0F38Opcode,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        ThreeByte0F3AOpcode,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    };</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab6faafc058c80355f6f3bbf5c977ab1a">  158</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#ab6faafc058c80355f6f3bbf5c977ab1a">opcodeTypeToStr</a>(OpcodeType <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          <span class="keywordflow">case</span> BadOpcode:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;bad&quot;</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;          <span class="keywordflow">case</span> OneByteOpcode:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;one byte&quot;</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;          <span class="keywordflow">case</span> TwoByteOpcode:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;two byte&quot;</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;          <span class="keywordflow">case</span> ThreeByte0F38Opcode:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;three byte 0f38&quot;</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;          <span class="keywordflow">case</span> ThreeByte0F3AOpcode:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;three byte 0f3a&quot;</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <span class="keywordflow">return</span> <span class="stringliteral">&quot;unrecognized!&quot;</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(<a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>)</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a77cb2bd2f37cf006b1160ec9edb4af24">  177</a></span>&#160;        Bitfield&lt;7,3&gt; <a class="code" href="namespaceX86ISA.html#a77cb2bd2f37cf006b1160ec9edb4af24">top5</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a271320dd7f110043d826a566060904ff">  178</a></span>&#160;        Bitfield&lt;2,0&gt; <a class="code" href="namespaceX86ISA.html#a271320dd7f110043d826a566060904ff">bottom3</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(<a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        Bitfield&lt;3&gt; <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        Bitfield&lt;2,0&gt; <a class="code" href="namespaceX86ISA.html#af8189d74d3d6344544b0cef42c7c153f">submode</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#adc02755269202e7fd36d177fb540c2d2">  184</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    enum X86Mode {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        LongMode,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        LegacyMode</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    };</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373">  191</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373">X86SubMode</a> {</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">  192</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>,</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">  193</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">CompatabilityMode</a>,</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">  194</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">ProtectedMode</a>,</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">  195</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">Virtual8086Mode</a>,</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">  196</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">RealMode</a></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    };</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">//The intermediate structure used by the x86 decoder.</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html">  200</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a6abf9f43b95f6c0f7b462077d8e49ca1">  202</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html#a6abf9f43b95f6c0f7b462077d8e49ca1">reset</a>() {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            memset(static_cast&lt;void *&gt;(<span class="keyword">this</span>), 0, <span class="keyword">sizeof</span>(*<span class="keyword">this</span>));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="comment">//Prefixes</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">  207</a></span>&#160;        LegacyPrefixVector <a class="code" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">legacy</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">  208</a></span>&#160;        Rex <a class="code" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">rex</a>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">  209</a></span>&#160;        VexInfo <a class="code" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">vex</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="comment">//This holds all of the bytes of the opcode</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        {</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">  214</a></span>&#160;            OpcodeType <a class="code" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">type</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="comment">//The main opcode byte. The highest addressed byte in the opcode.</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">  216</a></span>&#160;            <a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a> <a class="code" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">op</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        } <a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="comment">//Modifier bytes</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">  219</a></span>&#160;        ModRM <a class="code" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">modRM</a>;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">  220</a></span>&#160;        Sib <a class="code" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">sib</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="comment">//Immediate fields</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">  222</a></span>&#160;        uint64_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">immediate</a>;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">  223</a></span>&#160;        uint64_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">displacement</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="comment">//The effective operand size.</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">  226</a></span>&#160;        uint8_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">opSize</a>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="comment">//The effective address size.</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">  228</a></span>&#160;        uint8_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">addrSize</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="comment">//The effective stack size.</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">  230</a></span>&#160;        uint8_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">stackSize</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="comment">//The size of the displacement</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">  232</a></span>&#160;        uint8_t <a class="code" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">dispSize</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">//Mode information</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">  235</a></span>&#160;        <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">mode</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    };</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keyword">inline</span> <span class="keyword">static</span> std::ostream &amp;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a1c0edac96eed6e133103cbbc46effa5a">  239</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#a1c0edac96eed6e133103cbbc46effa5a">operator &lt;&lt; </a>(std::ostream &amp; <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="keyword">const</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp; emi)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(os, <span class="stringliteral">&quot;\n{\n\tleg = %#x,\n\trex = %#x,\n\t&quot;</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                     <span class="stringliteral">&quot;vex/xop = %#x,\n\t&quot;</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                     <span class="stringliteral">&quot;op = {\n\t\ttype = %s,\n\t\top = %#x,\n\t\t},\n\t&quot;</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                     <span class="stringliteral">&quot;modRM = %#x,\n\tsib = %#x,\n\t&quot;</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                     <span class="stringliteral">&quot;immediate = %#x,\n\tdisplacement = %#x\n\t&quot;</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                     <span class="stringliteral">&quot;dispSize = %d}\n&quot;</span>,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                     (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">legacy</a>, (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">rex</a>,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                     (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">vex</a>,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                     <a class="code" href="namespaceX86ISA.html#ab6faafc058c80355f6f3bbf5c977ab1a">opcodeTypeToStr</a>(emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">type</a>), (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">op</a>,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                     (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">modRM</a>, (uint8_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">sib</a>,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                     emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">immediate</a>, emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">displacement</a>, emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">dispSize</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#abe769e58d28aff27ee71564bb6f6b0c0">  256</a></span>&#160;        <a class="code" href="namespaceX86ISA.html#abe769e58d28aff27ee71564bb6f6b0c0">operator == </a>(<span class="keyword">const</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;emi1, <span class="keyword">const</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;emi2)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">legacy</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">legacy</a>)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">rex</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">rex</a>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">vex</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">vex</a>)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">type</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">type</a>)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">op</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">op</a>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">modRM</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">modRM</a>)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">sib</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">sib</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">immediate</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">immediate</a>)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">displacement</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">displacement</a>)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">mode</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">mode</a>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">opSize</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">opSize</a>)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">addrSize</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">addrSize</a>)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">stackSize</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">stackSize</a>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">if</span> (emi1.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">dispSize</a> != emi2.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">dispSize</a>)</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html">  289</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1PCState.html">PCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1UPCState.html">GenericISA::UPCState</a>&lt;MachInst&gt;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a5648dbf1cae05308504c76ebe82cb173">  292</a></span>&#160;        <span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1UPCState.html">GenericISA::UPCState&lt;MachInst&gt;</a> <a class="code" href="classX86ISA_1_1PCState.html#a5648dbf1cae05308504c76ebe82cb173">Base</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#aee763f501ff0bc4924cf1b59e6f748b9">  294</a></span>&#160;        uint8_t <a class="code" href="classX86ISA_1_1PCState.html#aee763f501ff0bc4924cf1b59e6f748b9">_size</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a9498b7fed982a41bb7bd402b0e181a74">  298</a></span>&#160;        <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            Base::set(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            _size = 0;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a3fac003a98a5c2343998818a7d83f3ac">  304</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a3fac003a98a5c2343998818a7d83f3ac">PCState</a>() {}</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#acebf763ba3b1c42c98b981a6eb9f0bc9">  305</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#acebf763ba3b1c42c98b981a6eb9f0bc9">PCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a961dddf0031e303ac5122906e25e53d5">  308</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a961dddf0031e303ac5122906e25e53d5">setNPC</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            Base::setNPC(val);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            _size = 0;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#ac8c08c79f7b509422a347f2c87a6e910">  314</a></span>&#160;        uint8_t <a class="code" href="classX86ISA_1_1PCState.html#ac8c08c79f7b509422a347f2c87a6e910">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _size; }</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#adb2da38659e3db138cc685177e20c889">  315</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1PCState.html#adb2da38659e3db138cc685177e20c889">size</a>(uint8_t newSize) { _size = newSize; }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordtype">bool</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#ad8ddce6a1c5986e4c753bf1e7caf7bdc">  318</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#ad8ddce6a1c5986e4c753bf1e7caf7bdc">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            <span class="keywordflow">return</span> (this-&gt;npc() != this-&gt;<a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>() + size()) ||</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                   (this-&gt;nupc() != this-&gt;upc() + 1);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a7836e89f040fb34065f1f28d8b66bc4f">  325</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a7836e89f040fb34065f1f28d8b66bc4f">advance</a>()</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            Base::advance();</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            _size = 0;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">  332</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">uEnd</a>()</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            Base::uEnd();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            _size = 0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a3931910e071d6cc5b763951641a7563f">  339</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a3931910e071d6cc5b763951641a7563f">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">Base::serialize</a>(cp);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_size);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PCState.html#a36e5ee237e0609598c4af0079ea79d4b">  346</a></span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html#a36e5ee237e0609598c4af0079ea79d4b">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">Base::unserialize</a>(cp);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_size);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    };</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;}</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacestd.html">std</a> {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keyword">template</span>&lt;&gt;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01X86ISA_1_1ExtMachInst_01_4.html">  357</a></span>&#160;    <span class="keyword">struct </span>hash&lt;<a class="code" href="namespaceX86ISA.html">X86ISA</a>::<a class="code" href="namespaceSparcISA.html#a380f73dada436fe4ff2622f829e7d2f6">ExtMachInst</a>&gt; {</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01X86ISA_1_1ExtMachInst_01_4.html#a4ab7b887e095e68217eb40e433bba744">  358</a></span>&#160;        <span class="keywordtype">size_t</span> <a class="code" href="structstd_1_1hash_3_01X86ISA_1_1ExtMachInst_01_4.html#a4ab7b887e095e68217eb40e433bba744">operator()</a>(<span class="keyword">const</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html">X86ISA::ExtMachInst</a> &amp;emi)<span class="keyword"> const </span>{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            <span class="keywordflow">return</span> (((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">legacy</a> &lt;&lt; 48) |</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">rex</a> &lt;&lt; 40) |</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">vex</a> &lt;&lt; 32) |</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">modRM</a> &lt;&lt; 24) |</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">sib</a> &lt;&lt; 16) |</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">type</a> &lt;&lt; 8) |</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                    ((uint64_t)emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">opcode</a>.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">op</a>)) ^</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                    emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">immediate</a> ^ emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">displacement</a> ^</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                    emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">mode</a> ^</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                    emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">opSize</a> ^ emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">addrSize</a> ^</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                    emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">stackSize</a> ^ emi.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">dispSize</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        };</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    };</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// These two functions allow ExtMachInst to be used with SERIALIZE_SCALAR</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// and UNSERIALIZE_SCALAR.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keyword">template</span> &lt;&gt;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<a class="code" href="arch_2x86_2types_8hh.html#a7a97d11849bca161d021df64ec8fa1e2">paramOut</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>, <span class="keyword">const</span> std::string &amp;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;         <span class="keyword">const</span> <a class="code" href="structX86ISA_1_1ExtMachInst.html">X86ISA::ExtMachInst</a> &amp;machInst);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">template</span> &lt;&gt;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<a class="code" href="arch_2x86_2types_8hh.html#a349bccb3412ba06e2481805b5401f3ca">paramIn</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>, <span class="keyword">const</span> std::string &amp;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="structX86ISA_1_1ExtMachInst.html">X86ISA::ExtMachInst</a> &amp;machInst);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#endif // __ARCH_X86_TYPES_HH__</span></div><div class="ttc" id="arch_2x86_2types_8hh_html_a349bccb3412ba06e2481805b5401f3ca"><div class="ttname"><a href="arch_2x86_2types_8hh.html#a349bccb3412ba06e2481805b5401f3ca">paramIn</a></div><div class="ttdeci">void paramIn(CheckpointIn &amp;cp, const std::string &amp;name, X86ISA::ExtMachInst &amp;machInst)</div></div>
<div class="ttc" id="namespaceX86ISA_html_abd2fc8e8ddf2d19dc2f155b6f3e7f9f2"><div class="ttname"><a href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">X86ISA::BitUnion8</a></div><div class="ttdeci">BitUnion8(LegacyPrefixVector) Bitfield&lt; 7</div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html"><div class="ttname"><a href="arch_2generic_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">X86ISA::RexPrefix</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a90300164bbe1ad4202fe9b9192ebf8c7"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a90300164bbe1ad4202fe9b9192ebf8c7">X86ISA::ExtMachInst::immediate</a></div><div class="ttdeci">uint64_t immediate</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00222">types.hh:222</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a3afbd9763b2a85b7641b0c9b9cc3f1f7"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a3afbd9763b2a85b7641b0c9b9cc3f1f7">X86ISA::ExtMachInst::rex</a></div><div class="ttdeci">Rex rex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00208">types.hh:208</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">X86ISA::OperandSizeOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a961dddf0031e303ac5122906e25e53d5"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a961dddf0031e303ac5122906e25e53d5">X86ISA::PCState::setNPC</a></div><div class="ttdeci">void setNPC(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00308">types.hh:308</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_ac8c08c79f7b509422a347f2c87a6e910"><div class="ttname"><a href="classX86ISA_1_1PCState.html#ac8c08c79f7b509422a347f2c87a6e910">X86ISA::PCState::size</a></div><div class="ttdeci">uint8_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00314">types.hh:314</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a49ec93d336a378048d77272798a391e8"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">X86ISA::ExtMachInst::opcode</a></div><div class="ttdeci">struct X86ISA::ExtMachInst::@24 opcode</div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">X86ISA::CSOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00059">types.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a3fac003a98a5c2343998818a7d83f3ac"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a3fac003a98a5c2343998818a7d83f3ac">X86ISA::PCState::PCState</a></div><div class="ttdeci">PCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00304">types.hh:304</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">X86ISA::RealMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00196">types.hh:196</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a862bcc8e74d74d02e7c1dd56563ad8b1"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">X86ISA::PCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00332">types.hh:332</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a476612a8853e8ae8eeb1e409d16d9732"><div class="ttname"><a href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">X86ISA::EndBitUnion</a></div><div class="ttdeci">EndBitUnion(TriggerIntMessage) namespace DeliveryMode</div><div class="ttdef"><b>Definition:</b> <a href="intmessage_8hh_source.html#l00051">intmessage.hh:51</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html"><div class="ttname"><a href="classGenericISA_1_1UPCState.html">GenericISA::UPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00195">types.hh:195</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">X86ISA::Repne</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00069">types.hh:69</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a19a1aec1732367f08b95c83b99f0af88"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a19a1aec1732367f08b95c83b99f0af88">X86ISA::ExtMachInst::dispSize</a></div><div class="ttdeci">uint8_t dispSize</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00232">types.hh:232</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_ad8ddce6a1c5986e4c753bf1e7caf7bdc"><div class="ttname"><a href="classX86ISA_1_1PCState.html#ad8ddce6a1c5986e4c753bf1e7caf7bdc">X86ISA::PCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00318">types.hh:318</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2">X86ISA::NoOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8189d74d3d6344544b0cef42c7c153f"><div class="ttname"><a href="namespaceX86ISA.html#af8189d74d3d6344544b0cef42c7c153f">X86ISA::submode</a></div><div class="ttdeci">Bitfield&lt; 3, 1 &gt; submode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00581">misc.hh:581</a></div></div>
<div class="ttc" id="structstd_1_1hash_3_01X86ISA_1_1ExtMachInst_01_4_html_a4ab7b887e095e68217eb40e433bba744"><div class="ttname"><a href="structstd_1_1hash_3_01X86ISA_1_1ExtMachInst_01_4.html#a4ab7b887e095e68217eb40e433bba744">std::hash&lt; X86ISA::ExtMachInst &gt;::operator()</a></div><div class="ttdeci">size_t operator()(const X86ISA::ExtMachInst &amp;emi) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00358">types.hh:358</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa31179f7b596bad7d4837c25d364dd50"><div class="ttname"><a href="namespaceX86ISA.html#aa31179f7b596bad7d4837c25d364dd50">X86ISA::present</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; present</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00994">misc.hh:994</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">X86ISA::GSOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ac62d7e267bfc73b468aeb279c1fa8d83"><div class="ttname"><a href="namespaceX86ISA.html#ac62d7e267bfc73b468aeb279c1fa8d83">X86ISA::m</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; m</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00115">types.hh:115</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a9eb4552c3edbad6f94fb44b6f5b18aac"><div class="ttname"><a href="namespaceX86ISA.html#a9eb4552c3edbad6f94fb44b6f5b18aac">X86ISA::l</a></div><div class="ttdeci">Bitfield&lt; 53 &gt; l</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00922">misc.hh:922</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_aee763f501ff0bc4924cf1b59e6f748b9"><div class="ttname"><a href="classX86ISA_1_1PCState.html#aee763f501ff0bc4924cf1b59e6f748b9">X86ISA::PCState::_size</a></div><div class="ttdeci">uint8_t _size</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a77cb2bd2f37cf006b1160ec9edb4af24"><div class="ttname"><a href="namespaceX86ISA.html#a77cb2bd2f37cf006b1160ec9edb4af24">X86ISA::top5</a></div><div class="ttdeci">top5</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00177">types.hh:177</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a1c0edac96eed6e133103cbbc46effa5a"><div class="ttname"><a href="namespaceX86ISA.html#a1c0edac96eed6e133103cbbc46effa5a">X86ISA::operator&lt;&lt;</a></div><div class="ttdeci">static std::ostream &amp; operator&lt;&lt;(std::ostream &amp;os, const ExtMachInst &amp;emi)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00239">types.hh:239</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">X86ISA::DSOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00061">types.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3e1b9c1a627c0b9a2606e71c9ecde2b1"><div class="ttname"><a href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">X86ISA::v</a></div><div class="ttdeci">Bitfield&lt; 6, 3 &gt; v</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00122">types.hh:122</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a862b881e3b83c6c129d8e9b1b11b49a5"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a862b881e3b83c6c129d8e9b1b11b49a5">X86ISA::ExtMachInst::stackSize</a></div><div class="ttdeci">uint8_t stackSize</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00230">types.hh:230</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_aafb48d1861d5f8cf71315cf5619ff786"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#aafb48d1861d5f8cf71315cf5619ff786">X86ISA::ExtMachInst::op</a></div><div class="ttdeci">Opcode op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00216">types.hh:216</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a271320dd7f110043d826a566060904ff"><div class="ttname"><a href="namespaceX86ISA.html#a271320dd7f110043d826a566060904ff">X86ISA::bottom3</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; bottom3</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00178">types.hh:178</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6bb3d720f4e5ec46eb4af0de146eea93"><div class="ttname"><a href="namespaceX86ISA.html#a6bb3d720f4e5ec46eb4af0de146eea93">X86ISA::mod</a></div><div class="ttdeci">mod</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00088">types.hh:88</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a516a765f9fb98b2f7d4a96aaf866e585"><div class="ttname"><a href="namespaceX86ISA.html#a516a765f9fb98b2f7d4a96aaf866e585">X86ISA::r</a></div><div class="ttdeci">Bitfield&lt; 41 &gt; r</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00936">misc.hh:936</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abc7e7750fa9b484b2cb526c4568b150b"><div class="ttname"><a href="namespaceX86ISA.html#abc7e7750fa9b484b2cb526c4568b150b">X86ISA::rep</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; rep</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00078">types.hh:78</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a3512b844d314b0a64b8ffbb23ae4d807"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a3512b844d314b0a64b8ffbb23ae4d807">X86ISA::ExtMachInst::type</a></div><div class="ttdeci">OpcodeType type</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00214">types.hh:214</a></div></div>
<div class="ttc" id="cprintf_8hh_html"><div class="ttname"><a href="cprintf_8hh.html">cprintf.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abe769e58d28aff27ee71564bb6f6b0c0"><div class="ttname"><a href="namespaceX86ISA.html#abe769e58d28aff27ee71564bb6f6b0c0">X86ISA::operator==</a></div><div class="ttdeci">static bool operator==(const ExtMachInst &amp;emi1, const ExtMachInst &amp;emi2)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00256">types.hh:256</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a3931910e071d6cc5b763951641a7563f"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a3931910e071d6cc5b763951641a7563f">X86ISA::PCState::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00339">types.hh:339</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_ac98efc14c392d866cffaccce79e4c860"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#ac98efc14c392d866cffaccce79e4c860">X86ISA::ExtMachInst::vex</a></div><div class="ttdeci">VexInfo vex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00209">types.hh:209</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">X86ISA::SixtyFourBitMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00192">types.hh:192</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">X86ISA::CompatabilityMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00193">types.hh:193</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a742986e85d18fea2d7effa532f0c4b5a"><div class="ttname"><a href="namespaceX86ISA.html#a742986e85d18fea2d7effa532f0c4b5a">X86ISA::repne</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; repne</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00077">types.hh:77</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373">X86ISA::X86SubMode</a></div><div class="ttdeci">X86SubMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00191">types.hh:191</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">X86ISA::Rep</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00068">types.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a326a605c6fd918e0003f34f0a313eb7e"><div class="ttname"><a href="namespaceX86ISA.html#a326a605c6fd918e0003f34f0a313eb7e">X86ISA::w</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00151">pagetable.hh:151</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a8f43c5a5d5499143cc03fc2b377e3b6f"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a8f43c5a5d5499143cc03fc2b377e3b6f">X86ISA::ExtMachInst::legacy</a></div><div class="ttdeci">LegacyPrefixVector legacy</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00207">types.hh:207</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a36e5ee237e0609598c4af0079ea79d4b"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a36e5ee237e0609598c4af0079ea79d4b">X86ISA::PCState::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00346">types.hh:346</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a1302c1cf32082f2def9c5d21f538c371"><div class="ttname"><a href="namespaceX86ISA.html#a1302c1cf32082f2def9c5d21f538c371">X86ISA::rm</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; rm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00090">types.hh:90</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a94d54eab12024bcffbfe25e8d81cc219"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a94d54eab12024bcffbfe25e8d81cc219">X86ISA::ExtMachInst::sib</a></div><div class="ttdeci">Sib sib</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00220">types.hh:220</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">X86ISA::SSOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00060">types.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a50d87380c93b25c04fcf02530b28f79f"><div class="ttname"><a href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">X86ISA::MachInst</a></div><div class="ttdeci">uint64_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a127656c314351c06cd7cd77b30d5fd96"><div class="ttname"><a href="namespaceX86ISA.html#a127656c314351c06cd7cd77b30d5fd96">X86ISA::decodeVal</a></div><div class="ttdeci">decodeVal</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00076">types.hh:76</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">X86ISA::ESOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="arch_2x86_2types_8hh_html_a7a97d11849bca161d021df64ec8fa1e2"><div class="ttname"><a href="arch_2x86_2types_8hh.html#a7a97d11849bca161d021df64ec8fa1e2">paramOut</a></div><div class="ttdeci">void paramOut(CheckpointOut &amp;cp, const std::string &amp;name, const X86ISA::ExtMachInst &amp;machInst)</div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">X86ISA::Vex3Prefix</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00071">types.hh:71</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a6abf9f43b95f6c0f7b462077d8e49ca1"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a6abf9f43b95f6c0f7b462077d8e49ca1">X86ISA::ExtMachInst::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00202">types.hh:202</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a7836e89f040fb34065f1f28d8b66bc4f"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a7836e89f040fb34065f1f28d8b66bc4f">X86ISA::PCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00325">types.hh:325</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a379de24432628730b74ffe5a5fa44efe"><div class="ttname"><a href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">X86ISA::scale</a></div><div class="ttdeci">scale</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00094">types.hh:94</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">X86ISA::Virtual8086Mode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00195">types.hh:195</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4ad119a982a16b867be5c45d8bbaefbf"><div class="ttname"><a href="namespaceX86ISA.html#a4ad119a982a16b867be5c45d8bbaefbf">X86ISA::b</a></div><div class="ttdeci">Bitfield&lt; 54 &gt; b</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00921">misc.hh:921</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html">X86ISA::ExtMachInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00200">types.hh:200</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab6faafc058c80355f6f3bbf5c977ab1a"><div class="ttname"><a href="namespaceX86ISA.html#ab6faafc058c80355f6f3bbf5c977ab1a">X86ISA::opcodeTypeToStr</a></div><div class="ttdeci">static const char * opcodeTypeToStr(OpcodeType type)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00158">types.hh:158</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abd6d20afe8f06aa5708282b98f926658"><div class="ttname"><a href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">X86ISA::type</a></div><div class="ttdeci">type</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00729">misc.hh:729</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a18bc87f9c5f8068091081f833cf0ae61"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a18bc87f9c5f8068091081f833cf0ae61">X86ISA::ExtMachInst::displacement</a></div><div class="ttdeci">uint64_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00223">types.hh:223</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a">X86ISA::XopPrefix</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00072">types.hh:72</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="bitunion_8hh_html"><div class="ttname"><a href="bitunion_8hh.html">bitunion.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">X86ISA::AddressSizeOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00066">types.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2">X86ISA::Prefixes</a></div><div class="ttdeci">Prefixes</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00056">types.hh:56</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a6b0f4f56600c1ed2ebff04d123873fe2"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a6b0f4f56600c1ed2ebff04d123873fe2">X86ISA::ExtMachInst::opSize</a></div><div class="ttdeci">uint8_t opSize</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00226">types.hh:226</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a5daf5e4791e50835d7e398b6736dbfca"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a5daf5e4791e50835d7e398b6736dbfca">X86ISA::ExtMachInst::addrSize</a></div><div class="ttdeci">uint8_t addrSize</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00228">types.hh:228</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a801e47d70cb7773b1d466a628c55049a"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a801e47d70cb7773b1d466a628c55049a">X86ISA::ExtMachInst::mode</a></div><div class="ttdeci">OperatingMode mode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00235">types.hh:235</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_adb2da38659e3db138cc685177e20c889"><div class="ttname"><a href="classX86ISA_1_1PCState.html#adb2da38659e3db138cc685177e20c889">X86ISA::PCState::size</a></div><div class="ttdeci">void size(uint8_t newSize)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00315">types.hh:315</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">X86ISA::Lock</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00067">types.hh:67</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a380f73dada436fe4ff2622f829e7d2f6"><div class="ttname"><a href="namespaceSparcISA.html#a380f73dada436fe4ff2622f829e7d2f6">SparcISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2types_8hh_source.html#l00041">types.hh:41</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">X86ISA::Vex2Prefix</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00070">types.hh:70</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">X86ISA::ProtectedMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00194">types.hh:194</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9a4cdce6243495f64ef6cc1c6912da10"><div class="ttname"><a href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">AlphaISA::Opcode</a></div><div class="ttdeci">int Opcode(MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00105">ev5.hh:105</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a5648dbf1cae05308504c76ebe82cb173"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a5648dbf1cae05308504c76ebe82cb173">X86ISA::PCState::Base</a></div><div class="ttdeci">GenericISA::UPCState&lt; MachInst &gt; Base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00292">types.hh:292</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3602a84263018ec1678e4c621162d76f"><div class="ttname"><a href="namespaceX86ISA.html#a3602a84263018ec1678e4c621162d76f">X86ISA::lock</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; lock</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00079">types.hh:79</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876"><div class="ttname"><a href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">X86ISA::FSOverride</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00062">types.hh:62</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_acebf763ba3b1c42c98b981a6eb9f0bc9"><div class="ttname"><a href="classX86ISA_1_1PCState.html#acebf763ba3b1c42c98b981a6eb9f0bc9">X86ISA::PCState::PCState</a></div><div class="ttdeci">PCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00305">types.hh:305</a></div></div>
<div class="ttc" id="structX86ISA_1_1ExtMachInst_html_a7a47035001c591b9d99a3b2da15f99ae"><div class="ttname"><a href="structX86ISA_1_1ExtMachInst.html#a7a47035001c591b9d99a3b2da15f99ae">X86ISA::ExtMachInst::modRM</a></div><div class="ttdeci">ModRM modRM</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00219">types.hh:219</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
