

================================================================
== Vivado HLS Report for 'kernel_seidel_2d'
================================================================
* Date:           Fri Aug 31 22:04:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       classic
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.171|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  3565814121|  3565814121|  3565814121|  3565814121|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  3565814120|  3565814120|  178290706|          -|          -|    20|    no    |
        | + Loop 1.1      |   178290704|   178290704|     178648|          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |      178642|      178642|        179|          -|          -|   998|    no    |
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     363|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|    7385|    4345|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     945|
|Register         |        -|      -|     802|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|    8187|    5653|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       4|       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |kernel_seidel_2d_bkb_U1  |kernel_seidel_2d_bkb  |        0|      0|  1225|   821|
    |kernel_seidel_2d_cud_U2  |kernel_seidel_2d_cud  |        0|      0|  6160|  3524|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  7385|  4345|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_seidel_2d_dEe_U3  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U4  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U5  |kernel_seidel_2d_dEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_198_p2        |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_251_p2        |     +    |      0|  0|  17|          10|           1|
    |t_1_fu_180_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_16_fu_238_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_17_fu_281_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_18_fu_285_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_19_fu_260_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_20_fu_289_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_21_fu_293_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_4_fu_229_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_5_fu_220_p2      |     +    |      0|  0|  17|          10|           2|
    |tmp_6_fu_269_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_7_fu_277_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_fu_192_p2        |     +    |      0|  0|  17|          10|           2|
    |exitcond1_fu_186_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond2_fu_174_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_214_p2   |   icmp   |      0|  0|  13|          10|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 363|         250|         204|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A_address0     |   33|          6|   20|        120|
    |A_address1     |   33|          6|   20|        120|
    |ap_NS_fsm      |  813|        187|    1|        187|
    |grp_fu_152_p0  |   15|          3|   64|        192|
    |grp_fu_152_p1  |   15|          3|   64|        192|
    |i_reg_128      |    9|          2|   10|         20|
    |j_reg_140      |    9|          2|   10|         20|
    |reg_161        |    9|          2|   64|        128|
    |t_reg_117      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  945|        213|  258|        989|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |A_addr_4_reg_495    |   20|   0|   20|          0|
    |A_load_1_reg_433    |   64|   0|   64|          0|
    |ap_CS_fsm           |  186|   0|  186|          0|
    |i_1_reg_351         |   10|   0|   10|          0|
    |i_reg_128           |   10|   0|   10|          0|
    |j_1_reg_438         |   10|   0|   10|          0|
    |j_reg_140           |   10|   0|   10|          0|
    |reg_161             |   64|   0|   64|          0|
    |reg_168             |   64|   0|   64|          0|
    |t_1_reg_338         |    5|   0|    5|          0|
    |t_reg_117           |    5|   0|    5|          0|
    |tmp_15_reg_521      |   64|   0|   64|          0|
    |tmp_16_reg_418      |   20|   0|   20|          0|
    |tmp_17_reg_475      |   20|   0|   20|          0|
    |tmp_18_reg_480      |   20|   0|   20|          0|
    |tmp_19_reg_450      |   20|   0|   20|          0|
    |tmp_1_reg_379       |   20|   0|   20|          0|
    |tmp_20_reg_485      |   20|   0|   20|          0|
    |tmp_21_reg_490      |   20|   0|   20|          0|
    |tmp_2_reg_386       |   20|   0|   20|          0|
    |tmp_4_reg_407       |   20|   0|   20|          0|
    |tmp_5_reg_396       |   10|   0|   10|          0|
    |tmp_6_cast_reg_401  |   10|   0|   20|         10|
    |tmp_6_reg_460       |   20|   0|   20|          0|
    |tmp_7_cast_reg_412  |   10|   0|   20|         10|
    |tmp_7_reg_470       |   20|   0|   20|          0|
    |tmp_cast_reg_444    |   10|   0|   20|         10|
    |tmp_reg_346         |   10|   0|   10|          0|
    |tmp_s_reg_372       |   20|   0|   20|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  802|   0|  832|         30|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_start    |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_done     | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_idle     | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_ready    | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|tsteps      |  in |   32|   ap_none  |      tsteps      |    scalar    |
|n           |  in |   32|   ap_none  |         n        |    scalar    |
|A_address0  | out |   20|  ap_memory |         A        |     array    |
|A_ce0       | out |    1|  ap_memory |         A        |     array    |
|A_q0        |  in |   64|  ap_memory |         A        |     array    |
|A_address1  | out |   20|  ap_memory |         A        |     array    |
|A_ce1       | out |    1|  ap_memory |         A        |     array    |
|A_we1       | out |    1|  ap_memory |         A        |     array    |
|A_d1        | out |   64|  ap_memory |         A        |     array    |
|A_q1        |  in |   64|  ap_memory |         A        |     array    |
+------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 186
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	3  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !196"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !202"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %A) nounwind, !map !206"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @kernel_seidel_2d_str) nounwind"   --->   Operation 190 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.06ns)   --->   "br label %.loopexit" [seidel-2d.cpp:273]   --->   Operation 191 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 192 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.11ns)   --->   "%exitcond2 = icmp eq i5 %t, -12" [seidel-2d.cpp:273]   --->   Operation 193 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 194 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.33ns)   --->   "%t_1 = add i5 %t, 1" [seidel-2d.cpp:273]   --->   Operation 195 'add' 't_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [seidel-2d.cpp:273]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.06ns)   --->   "br label %.preheader3" [seidel-2d.cpp:274]   --->   Operation 197 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "ret void" [seidel-2d.cpp:281]   --->   Operation 198 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader3.loopexit ], [ 1, %.preheader3.preheader ]"   --->   Operation 199 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i, -25" [seidel-2d.cpp:274]   --->   Operation 200 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 201 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [seidel-2d.cpp:274]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.41ns)   --->   "%tmp = add i10 %i, -1" [seidel-2d.cpp:276]   --->   Operation 203 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (1.41ns)   --->   "%i_1 = add i10 %i, 1" [seidel-2d.cpp:276]   --->   Operation 204 'add' 'i_1' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 205 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %tmp to i20" [seidel-2d.cpp:276]   --->   Operation 206 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [4/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_1_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 207 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i10 %i to i20" [seidel-2d.cpp:276]   --->   Operation 208 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [4/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_2_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 209 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i_1 to i20" [seidel-2d.cpp:276]   --->   Operation 210 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [4/4] (1.82ns)   --->   "%tmp_2 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 211 'mul' 'tmp_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 212 [3/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_1_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 212 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [3/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_2_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 213 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [3/4] (1.82ns)   --->   "%tmp_2 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 214 'mul' 'tmp_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 215 [2/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_1_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 215 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [2/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_2_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 216 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [2/4] (1.82ns)   --->   "%tmp_2 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 217 'mul' 'tmp_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 218 [1/4] (0.00ns)   --->   "%tmp_s = mul i20 %tmp_1_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 218 'mul' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/4] (0.00ns)   --->   "%tmp_1 = mul i20 %tmp_2_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 219 'mul' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [1/4] (0.00ns)   --->   "%tmp_2 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:276]   --->   Operation 220 'mul' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [1/1] (1.06ns)   --->   "br label %.preheader" [seidel-2d.cpp:275]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.06>

State 8 <SV = 7> <Delay = 1.41>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %1 ], [ 1, %.preheader.preheader ]"   --->   Operation 222 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j, -25" [seidel-2d.cpp:275]   --->   Operation 223 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 224 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [seidel-2d.cpp:275]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (1.41ns)   --->   "%tmp_5 = add i10 %j, -1" [seidel-2d.cpp:276]   --->   Operation 226 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 227 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_5 to i20" [seidel-2d.cpp:276]   --->   Operation 228 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (1.56ns)   --->   "%tmp_4 = add i20 %tmp_s, %tmp_6_cast" [seidel-2d.cpp:276]   --->   Operation 229 'add' 'tmp_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %j to i20" [seidel-2d.cpp:276]   --->   Operation 230 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %tmp_s, %tmp_7_cast" [seidel-2d.cpp:276]   --->   Operation 231 'add' 'tmp_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_4 to i64" [seidel-2d.cpp:276]   --->   Operation 232 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_19_cast" [seidel-2d.cpp:276]   --->   Operation 233 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [4/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:276]   --->   Operation 234 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_16 to i64" [seidel-2d.cpp:276]   --->   Operation 235 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_22_cast" [seidel-2d.cpp:276]   --->   Operation 236 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [4/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:276]   --->   Operation 237 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 238 [3/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:276]   --->   Operation 238 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_11 : Operation 239 [3/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:276]   --->   Operation 239 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 240 [2/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:276]   --->   Operation 240 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_12 : Operation 241 [2/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:276]   --->   Operation 241 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 242 [1/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:276]   --->   Operation 242 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_13 : Operation 243 [1/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:276]   --->   Operation 243 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 14 <SV = 13> <Delay = 2.12>
ST_14 : Operation 244 [14/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 244 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.12>
ST_15 : Operation 245 [13/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 245 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.12>
ST_16 : Operation 246 [12/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 246 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.12>
ST_17 : Operation 247 [11/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 247 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.12>
ST_18 : Operation 248 [10/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 248 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.12>
ST_19 : Operation 249 [9/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 249 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.12>
ST_20 : Operation 250 [8/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 250 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.12>
ST_21 : Operation 251 [7/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 251 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.12>
ST_22 : Operation 252 [6/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 252 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (1.41ns)   --->   "%j_1 = add i10 %j, 1" [seidel-2d.cpp:276]   --->   Operation 253 'add' 'j_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.12>
ST_23 : Operation 254 [5/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 254 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %j_1 to i20" [seidel-2d.cpp:276]   --->   Operation 255 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (1.56ns)   --->   "%tmp_19 = add i20 %tmp_s, %tmp_cast" [seidel-2d.cpp:276]   --->   Operation 256 'add' 'tmp_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.12>
ST_24 : Operation 257 [4/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 257 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i20 %tmp_19 to i64" [seidel-2d.cpp:276]   --->   Operation 258 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_25_cast" [seidel-2d.cpp:276]   --->   Operation 259 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [4/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:276]   --->   Operation 260 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 25 <SV = 24> <Delay = 2.12>
ST_25 : Operation 261 [3/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 261 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 262 [3/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:276]   --->   Operation 262 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 26 <SV = 25> <Delay = 2.12>
ST_26 : Operation 263 [2/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 263 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [2/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:276]   --->   Operation 264 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 26> <Delay = 2.12>
ST_27 : Operation 265 [1/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:276]   --->   Operation 265 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 266 [1/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:276]   --->   Operation 266 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 27> <Delay = 2.12>
ST_28 : Operation 267 [14/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 267 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.12>
ST_29 : Operation 268 [13/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 268 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.12>
ST_30 : Operation 269 [12/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 269 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.12>
ST_31 : Operation 270 [11/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 270 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.12>
ST_32 : Operation 271 [10/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 271 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.12>
ST_33 : Operation 272 [9/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 272 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.12>
ST_34 : Operation 273 [8/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 273 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.12>
ST_35 : Operation 274 [7/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 274 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.12>
ST_36 : Operation 275 [6/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 275 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.12>
ST_37 : Operation 276 [1/1] (1.56ns)   --->   "%tmp_6 = add i20 %tmp_1, %tmp_6_cast" [seidel-2d.cpp:276]   --->   Operation 276 'add' 'tmp_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 277 [5/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 277 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.12>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_6 to i64" [seidel-2d.cpp:276]   --->   Operation 278 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_20_cast" [seidel-2d.cpp:276]   --->   Operation 279 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 280 [4/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 280 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 281 [4/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:276]   --->   Operation 281 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 39 <SV = 38> <Delay = 2.12>
ST_39 : Operation 282 [3/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 282 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 283 [3/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:276]   --->   Operation 283 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 40 <SV = 39> <Delay = 2.12>
ST_40 : Operation 284 [2/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 284 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 285 [2/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:276]   --->   Operation 285 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 40> <Delay = 2.12>
ST_41 : Operation 286 [1/14] (2.12ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:276]   --->   Operation 286 'dadd' 'tmp_3' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 287 [1/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:276]   --->   Operation 287 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 42 <SV = 41> <Delay = 2.12>
ST_42 : Operation 288 [14/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 288 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.12>
ST_43 : Operation 289 [13/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 289 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.12>
ST_44 : Operation 290 [12/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 290 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.12>
ST_45 : Operation 291 [11/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 291 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.12>
ST_46 : Operation 292 [10/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 292 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.12>
ST_47 : Operation 293 [9/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 293 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.12>
ST_48 : Operation 294 [8/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 294 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.12>
ST_49 : Operation 295 [7/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 295 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.12>
ST_50 : Operation 296 [6/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 296 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.12>
ST_51 : Operation 297 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_2, %tmp_6_cast" [seidel-2d.cpp:276]   --->   Operation 297 'add' 'tmp_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 298 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_1, %tmp_7_cast" [seidel-2d.cpp:276]   --->   Operation 298 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %tmp_2, %tmp_7_cast" [seidel-2d.cpp:276]   --->   Operation 299 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (1.56ns)   --->   "%tmp_20 = add i20 %tmp_1, %tmp_cast" [seidel-2d.cpp:276]   --->   Operation 300 'add' 'tmp_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 301 [1/1] (1.56ns)   --->   "%tmp_21 = add i20 %tmp_2, %tmp_cast" [seidel-2d.cpp:276]   --->   Operation 301 'add' 'tmp_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 302 [5/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 302 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.12>
ST_52 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i20 %tmp_17 to i64" [seidel-2d.cpp:276]   --->   Operation 303 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 304 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_23_cast" [seidel-2d.cpp:276]   --->   Operation 304 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 305 [4/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 305 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 306 [4/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 306 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 53 <SV = 52> <Delay = 2.12>
ST_53 : Operation 307 [3/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 307 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 308 [3/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 308 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 54 <SV = 53> <Delay = 2.12>
ST_54 : Operation 309 [2/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 309 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 310 [2/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 310 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 55 <SV = 54> <Delay = 2.12>
ST_55 : Operation 311 [1/14] (2.12ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [seidel-2d.cpp:276]   --->   Operation 311 'dadd' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 312 [1/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 312 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 56 <SV = 55> <Delay = 2.12>
ST_56 : Operation 313 [14/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 313 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.12>
ST_57 : Operation 314 [13/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 314 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.12>
ST_58 : Operation 315 [12/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 315 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.12>
ST_59 : Operation 316 [11/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 316 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.12>
ST_60 : Operation 317 [10/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 317 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.12>
ST_61 : Operation 318 [9/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 318 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.12>
ST_62 : Operation 319 [8/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 319 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.12>
ST_63 : Operation 320 [7/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 320 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.12>
ST_64 : Operation 321 [6/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 321 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.12>
ST_65 : Operation 322 [5/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 322 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.12>
ST_66 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i20 %tmp_20 to i64" [seidel-2d.cpp:276]   --->   Operation 323 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 324 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_26_cast" [seidel-2d.cpp:276]   --->   Operation 324 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 325 [4/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 325 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 326 [4/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:276]   --->   Operation 326 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 67 <SV = 66> <Delay = 2.12>
ST_67 : Operation 327 [3/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 327 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 328 [3/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:276]   --->   Operation 328 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 68 <SV = 67> <Delay = 2.12>
ST_68 : Operation 329 [2/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 329 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 330 [2/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:276]   --->   Operation 330 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 69 <SV = 68> <Delay = 2.12>
ST_69 : Operation 331 [1/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [seidel-2d.cpp:276]   --->   Operation 331 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 332 [1/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:276]   --->   Operation 332 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 70 <SV = 69> <Delay = 2.12>
ST_70 : Operation 333 [14/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 333 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.12>
ST_71 : Operation 334 [13/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 334 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.12>
ST_72 : Operation 335 [12/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 335 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.12>
ST_73 : Operation 336 [11/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 336 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.12>
ST_74 : Operation 337 [10/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 337 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.12>
ST_75 : Operation 338 [9/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 338 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.12>
ST_76 : Operation 339 [8/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 339 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.12>
ST_77 : Operation 340 [7/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 340 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.12>
ST_78 : Operation 341 [6/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 341 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.12>
ST_79 : Operation 342 [5/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 342 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.12>
ST_80 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i20 %tmp_7 to i64" [seidel-2d.cpp:276]   --->   Operation 343 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 344 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_21_cast" [seidel-2d.cpp:276]   --->   Operation 344 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 345 [4/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 345 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 346 [4/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:276]   --->   Operation 346 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 81 <SV = 80> <Delay = 2.12>
ST_81 : Operation 347 [3/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 347 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 348 [3/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:276]   --->   Operation 348 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 82 <SV = 81> <Delay = 2.12>
ST_82 : Operation 349 [2/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 349 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 350 [2/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:276]   --->   Operation 350 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 83 <SV = 82> <Delay = 2.12>
ST_83 : Operation 351 [1/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:276]   --->   Operation 351 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 352 [1/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:276]   --->   Operation 352 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 84 <SV = 83> <Delay = 2.12>
ST_84 : Operation 353 [14/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 353 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.12>
ST_85 : Operation 354 [13/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 354 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.12>
ST_86 : Operation 355 [12/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 355 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.12>
ST_87 : Operation 356 [11/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 356 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.12>
ST_88 : Operation 357 [10/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 357 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.12>
ST_89 : Operation 358 [9/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 358 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.12>
ST_90 : Operation 359 [8/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 359 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.12>
ST_91 : Operation 360 [7/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 360 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.12>
ST_92 : Operation 361 [6/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 361 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.12>
ST_93 : Operation 362 [5/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 362 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.12>
ST_94 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_18 to i64" [seidel-2d.cpp:276]   --->   Operation 363 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 364 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_24_cast" [seidel-2d.cpp:276]   --->   Operation 364 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 365 [4/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 365 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 366 [4/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:276]   --->   Operation 366 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 95 <SV = 94> <Delay = 2.12>
ST_95 : Operation 367 [3/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 367 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 368 [3/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:276]   --->   Operation 368 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 96 <SV = 95> <Delay = 2.12>
ST_96 : Operation 369 [2/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 369 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 370 [2/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:276]   --->   Operation 370 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 97 <SV = 96> <Delay = 2.12>
ST_97 : Operation 371 [1/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:276]   --->   Operation 371 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 372 [1/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:276]   --->   Operation 372 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 98 <SV = 97> <Delay = 2.12>
ST_98 : Operation 373 [14/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 373 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.12>
ST_99 : Operation 374 [13/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 374 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.12>
ST_100 : Operation 375 [12/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 375 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.12>
ST_101 : Operation 376 [11/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 376 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.12>
ST_102 : Operation 377 [10/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 377 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.12>
ST_103 : Operation 378 [9/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 378 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.12>
ST_104 : Operation 379 [8/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 379 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.12>
ST_105 : Operation 380 [7/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 380 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.12>
ST_106 : Operation 381 [6/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 381 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.12>
ST_107 : Operation 382 [5/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 382 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.12>
ST_108 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i20 %tmp_21 to i64" [seidel-2d.cpp:276]   --->   Operation 383 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 384 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_27_cast" [seidel-2d.cpp:276]   --->   Operation 384 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 385 [4/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 385 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 386 [4/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:276]   --->   Operation 386 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 109 <SV = 108> <Delay = 2.12>
ST_109 : Operation 387 [3/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 387 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 388 [3/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:276]   --->   Operation 388 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 110 <SV = 109> <Delay = 2.12>
ST_110 : Operation 389 [2/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 389 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 390 [2/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:276]   --->   Operation 390 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 111 <SV = 110> <Delay = 2.12>
ST_111 : Operation 391 [1/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:276]   --->   Operation 391 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 392 [1/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:276]   --->   Operation 392 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 112 <SV = 111> <Delay = 2.12>
ST_112 : Operation 393 [14/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 393 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.12>
ST_113 : Operation 394 [13/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 394 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.12>
ST_114 : Operation 395 [12/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 395 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.12>
ST_115 : Operation 396 [11/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 396 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.12>
ST_116 : Operation 397 [10/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 397 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.12>
ST_117 : Operation 398 [9/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 398 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.12>
ST_118 : Operation 399 [8/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 399 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.12>
ST_119 : Operation 400 [7/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 400 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.12>
ST_120 : Operation 401 [6/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 401 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.12>
ST_121 : Operation 402 [5/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 402 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.12>
ST_122 : Operation 403 [4/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 403 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.12>
ST_123 : Operation 404 [3/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 404 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.12>
ST_124 : Operation 405 [2/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 405 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.12>
ST_125 : Operation 406 [1/14] (2.12ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:276]   --->   Operation 406 'dadd' 'tmp_14' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.17>
ST_126 : Operation 407 [59/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 407 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.17>
ST_127 : Operation 408 [58/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 408 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.17>
ST_128 : Operation 409 [57/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 409 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.17>
ST_129 : Operation 410 [56/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 410 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.17>
ST_130 : Operation 411 [55/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 411 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.17>
ST_131 : Operation 412 [54/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 412 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.17>
ST_132 : Operation 413 [53/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 413 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.17>
ST_133 : Operation 414 [52/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 414 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.17>
ST_134 : Operation 415 [51/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 415 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.17>
ST_135 : Operation 416 [50/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 416 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.17>
ST_136 : Operation 417 [49/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 417 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.17>
ST_137 : Operation 418 [48/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 418 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.17>
ST_138 : Operation 419 [47/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 419 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.17>
ST_139 : Operation 420 [46/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 420 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.17>
ST_140 : Operation 421 [45/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 421 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.17>
ST_141 : Operation 422 [44/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 422 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.17>
ST_142 : Operation 423 [43/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 423 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 3.17>
ST_143 : Operation 424 [42/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 424 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.17>
ST_144 : Operation 425 [41/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 425 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.17>
ST_145 : Operation 426 [40/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 426 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.17>
ST_146 : Operation 427 [39/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 427 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.17>
ST_147 : Operation 428 [38/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 428 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.17>
ST_148 : Operation 429 [37/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 429 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.17>
ST_149 : Operation 430 [36/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 430 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.17>
ST_150 : Operation 431 [35/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 431 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.17>
ST_151 : Operation 432 [34/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 432 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.17>
ST_152 : Operation 433 [33/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 433 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.17>
ST_153 : Operation 434 [32/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 434 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.17>
ST_154 : Operation 435 [31/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 435 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.17>
ST_155 : Operation 436 [30/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 436 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.17>
ST_156 : Operation 437 [29/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 437 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.17>
ST_157 : Operation 438 [28/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 438 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.17>
ST_158 : Operation 439 [27/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 439 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.17>
ST_159 : Operation 440 [26/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 440 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.17>
ST_160 : Operation 441 [25/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 441 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.17>
ST_161 : Operation 442 [24/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 442 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.17>
ST_162 : Operation 443 [23/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 443 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.17>
ST_163 : Operation 444 [22/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 444 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.17>
ST_164 : Operation 445 [21/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 445 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.17>
ST_165 : Operation 446 [20/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 446 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.17>
ST_166 : Operation 447 [19/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 447 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.17>
ST_167 : Operation 448 [18/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 448 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.17>
ST_168 : Operation 449 [17/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 449 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.17>
ST_169 : Operation 450 [16/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 450 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.17>
ST_170 : Operation 451 [15/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 451 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.17>
ST_171 : Operation 452 [14/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 452 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.17>
ST_172 : Operation 453 [13/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 453 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.17>
ST_173 : Operation 454 [12/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 454 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.17>
ST_174 : Operation 455 [11/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 455 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.17>
ST_175 : Operation 456 [10/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 456 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 3.17>
ST_176 : Operation 457 [9/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 457 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.17>
ST_177 : Operation 458 [8/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 458 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 3.17>
ST_178 : Operation 459 [7/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 459 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 3.17>
ST_179 : Operation 460 [6/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 460 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 3.17>
ST_180 : Operation 461 [5/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 461 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 3.17>
ST_181 : Operation 462 [4/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 462 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 3.17>
ST_182 : Operation 463 [3/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 463 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 3.17>
ST_183 : Operation 464 [2/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 464 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 3.17>
ST_184 : Operation 465 [1/59] (3.17ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [seidel-2d.cpp:276]   --->   Operation 465 'ddiv' 'tmp_15' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 1.33>
ST_185 : Operation 466 [2/2] (1.33ns)   --->   "store double %tmp_15, double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 466 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 186 <SV = 185> <Delay = 1.33>
ST_186 : Operation 467 [1/2] (1.33ns)   --->   "store double %tmp_15, double* %A_addr_4, align 8" [seidel-2d.cpp:276]   --->   Operation 467 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_186 : Operation 468 [1/1] (0.00ns)   --->   "br label %.preheader" [seidel-2d.cpp:275]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_187 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_189 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_190 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_191 (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
t            (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2    (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_1          (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_196 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_197 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_198 (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i            (phi              ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1    (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_2      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_202 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp          (add              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1          (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_205 (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_1_cast   (zext             ) [ 0000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_cast   (zext             ) [ 0000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_cast   (zext             ) [ 0000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s        (mul              ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_1        (mul              ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2        (mul              ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_221 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j            (phi              ) [ 0000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_3      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_225 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5        (add              ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_227 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_6_cast   (zext             ) [ 0000000000111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4        (add              ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast   (zext             ) [ 0000000000111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16       (add              ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr       (getelementptr    ) [ 0000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1     (getelementptr    ) [ 0000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load       (load             ) [ 0000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_1     (load             ) [ 0000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1          (add              ) [ 0011111110000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_cast     (zext             ) [ 0000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19       (add              ) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_2     (getelementptr    ) [ 0000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8        (dadd             ) [ 0000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_2     (load             ) [ 0000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6        (add              ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_3     (getelementptr    ) [ 0000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3        (dadd             ) [ 0000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_3     (load             ) [ 0000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7        (add              ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17       (add              ) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18       (add              ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20       (add              ) [ 0000000000000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21       (add              ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_4     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_9        (dadd             ) [ 0000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_4     (load             ) [ 0000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_5     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10       (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_5     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_6     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11       (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_6     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_7     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12       (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_7     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_8     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13       (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000]
A_load_8     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_14       (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100]
tmp_15       (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
StgValue_467 (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_468 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_seidel_2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="A_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="20" slack="0"/>
<pin id="40" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/10 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="20" slack="0"/>
<pin id="45" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="20" slack="1"/>
<pin id="57" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="64" slack="1"/>
<pin id="59" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/10 A_load_1/10 A_load_2/24 A_load_3/38 A_load_4/52 A_load_5/66 A_load_6/80 A_load_7/94 A_load_8/108 StgValue_466/185 "/>
</bind>
</comp>

<comp id="49" class="1004" name="A_addr_1_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="20" slack="0"/>
<pin id="53" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/10 "/>
</bind>
</comp>

<comp id="61" class="1004" name="A_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="20" slack="0"/>
<pin id="65" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/24 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_addr_3_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="20" slack="0"/>
<pin id="73" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/38 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_4_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="20" slack="0"/>
<pin id="81" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/52 "/>
</bind>
</comp>

<comp id="85" class="1004" name="A_addr_5_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="0"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/66 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_6_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="20" slack="0"/>
<pin id="97" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/80 "/>
</bind>
</comp>

<comp id="101" class="1004" name="A_addr_7_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="20" slack="0"/>
<pin id="105" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/94 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_addr_8_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="20" slack="0"/>
<pin id="113" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/108 "/>
</bind>
</comp>

<comp id="117" class="1005" name="t_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_8/14 tmp_3/28 tmp_9/42 tmp_10/56 tmp_11/70 tmp_12/84 tmp_13/98 tmp_14/112 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_15/126 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_2 A_load_3 A_load_4 A_load_5 A_load_6 A_load_7 A_load_8 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_3 tmp_9 tmp_10 tmp_11 tmp_12 tmp_13 tmp_14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="t_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_2_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_6_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="1"/>
<pin id="228" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="20" slack="2"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_7_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_16_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="20" slack="2"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_19_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="20" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_22_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="14"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/22 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="1"/>
<pin id="259" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/23 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_19_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="16"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/23 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_25_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="20" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/24 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="20" slack="30"/>
<pin id="271" dir="0" index="1" bw="10" slack="28"/>
<pin id="272" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/37 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_20_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/38 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_7_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="44"/>
<pin id="279" dir="0" index="1" bw="10" slack="42"/>
<pin id="280" dir="1" index="2" bw="20" slack="29"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/51 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_17_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="44"/>
<pin id="283" dir="0" index="1" bw="10" slack="42"/>
<pin id="284" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/51 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_18_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="44"/>
<pin id="287" dir="0" index="1" bw="10" slack="42"/>
<pin id="288" dir="1" index="2" bw="20" slack="43"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/51 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_20_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="20" slack="44"/>
<pin id="291" dir="0" index="1" bw="10" slack="28"/>
<pin id="292" dir="1" index="2" bw="20" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/51 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_21_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="20" slack="44"/>
<pin id="295" dir="0" index="1" bw="10" slack="28"/>
<pin id="296" dir="1" index="2" bw="20" slack="57"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/51 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_23_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/52 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_26_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="15"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/66 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_21_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="20" slack="29"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/80 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_24_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="20" slack="43"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/94 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_27_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="20" slack="57"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/108 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="20" slack="0"/>
<pin id="320" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="323" class="1007" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="20" slack="0"/>
<pin id="326" dir="1" index="2" bw="20" slack="30"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="329" class="1007" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="20" slack="0"/>
<pin id="332" dir="1" index="2" bw="20" slack="44"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="338" class="1005" name="t_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_1_cast_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="1"/>
<pin id="359" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_2_cast_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="20" slack="1"/>
<pin id="364" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_4_cast_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="1"/>
<pin id="369" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="20" slack="2"/>
<pin id="374" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="20" slack="30"/>
<pin id="381" dir="1" index="1" bw="20" slack="30"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="20" slack="44"/>
<pin id="388" dir="1" index="1" bw="20" slack="44"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_6_cast_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="20" slack="28"/>
<pin id="403" dir="1" index="1" bw="20" slack="28"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_4_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="20" slack="1"/>
<pin id="409" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_7_cast_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="20" slack="42"/>
<pin id="414" dir="1" index="1" bw="20" slack="42"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_16_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="20" slack="1"/>
<pin id="420" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="423" class="1005" name="A_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="20" slack="1"/>
<pin id="425" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="A_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="20" slack="1"/>
<pin id="430" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="A_load_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="j_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="1"/>
<pin id="440" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_cast_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="20" slack="28"/>
<pin id="446" dir="1" index="1" bw="20" slack="28"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_19_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="1"/>
<pin id="452" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="455" class="1005" name="A_addr_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="20" slack="1"/>
<pin id="457" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_6_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="1"/>
<pin id="462" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="A_addr_3_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="20" slack="1"/>
<pin id="467" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_7_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="29"/>
<pin id="472" dir="1" index="1" bw="20" slack="29"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_17_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="20" slack="1"/>
<pin id="477" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_18_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="20" slack="43"/>
<pin id="482" dir="1" index="1" bw="20" slack="43"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_20_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="20" slack="15"/>
<pin id="487" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_21_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="57"/>
<pin id="492" dir="1" index="1" bw="20" slack="57"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="495" class="1005" name="A_addr_4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="20" slack="1"/>
<pin id="497" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="501" class="1005" name="A_addr_5_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="20" slack="1"/>
<pin id="503" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="506" class="1005" name="A_addr_6_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="20" slack="1"/>
<pin id="508" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="A_addr_7_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="20" slack="1"/>
<pin id="513" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="516" class="1005" name="A_addr_8_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="20" slack="1"/>
<pin id="518" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_15_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="43" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="43" pin="7"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="152" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="178"><net_src comp="121" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="121" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="132" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="132" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="132" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="128" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="144" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="144" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="140" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="255"><net_src comp="140" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="321"><net_src comp="204" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="207" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="211" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="180" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="349"><net_src comp="192" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="354"><net_src comp="198" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="360"><net_src comp="204" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="365"><net_src comp="207" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="370"><net_src comp="211" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="375"><net_src comp="317" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="382"><net_src comp="323" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="389"><net_src comp="329" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="399"><net_src comp="220" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="404"><net_src comp="226" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="410"><net_src comp="229" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="415"><net_src comp="234" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="421"><net_src comp="238" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="426"><net_src comp="36" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="431"><net_src comp="49" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="436"><net_src comp="43" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="441"><net_src comp="251" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="447"><net_src comp="257" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="453"><net_src comp="260" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="458"><net_src comp="61" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="463"><net_src comp="269" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="468"><net_src comp="69" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="473"><net_src comp="277" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="478"><net_src comp="281" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="483"><net_src comp="285" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="488"><net_src comp="289" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="493"><net_src comp="293" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="498"><net_src comp="77" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="504"><net_src comp="85" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="509"><net_src comp="93" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="514"><net_src comp="101" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="519"><net_src comp="109" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="524"><net_src comp="156" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="43" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {185 186 }
 - Input state : 
	Port: kernel_seidel_2d : A | {10 11 12 13 24 25 26 27 38 39 40 41 52 53 54 55 66 67 68 69 80 81 82 83 94 95 96 97 108 109 110 111 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		t_1 : 1
		StgValue_196 : 2
	State 3
		exitcond1 : 1
		StgValue_202 : 2
		tmp : 1
		i_1 : 1
	State 4
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 1
	State 5
	State 6
	State 7
	State 8
		exitcond : 1
		StgValue_225 : 2
		tmp_5 : 1
	State 9
		tmp_4 : 1
		tmp_16 : 1
	State 10
		A_addr : 1
		A_load : 2
		A_addr_1 : 1
		A_load_1 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_19 : 1
	State 24
		A_addr_2 : 1
		A_load_2 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		A_addr_3 : 1
		A_load_3 : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		A_addr_4 : 1
		A_load_4 : 2
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		A_addr_5 : 1
		A_load_5 : 2
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		A_addr_6 : 1
		A_load_6 : 2
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		A_addr_7 : 1
		A_load_7 : 2
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
		A_addr_8 : 1
		A_load_8 : 2
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_156     |    0    |   6160  |   3524  |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_152     |    0    |   1225  |   821   |
|----------|--------------------|---------|---------|---------|
|          |     t_1_fu_180     |    0    |    0    |    15   |
|          |     tmp_fu_192     |    0    |    0    |    17   |
|          |     i_1_fu_198     |    0    |    0    |    17   |
|          |    tmp_5_fu_220    |    0    |    0    |    17   |
|          |    tmp_4_fu_229    |    0    |    0    |    27   |
|          |    tmp_16_fu_238   |    0    |    0    |    27   |
|    add   |     j_1_fu_251     |    0    |    0    |    17   |
|          |    tmp_19_fu_260   |    0    |    0    |    27   |
|          |    tmp_6_fu_269    |    0    |    0    |    27   |
|          |    tmp_7_fu_277    |    0    |    0    |    27   |
|          |    tmp_17_fu_281   |    0    |    0    |    27   |
|          |    tmp_18_fu_285   |    0    |    0    |    27   |
|          |    tmp_20_fu_289   |    0    |    0    |    27   |
|          |    tmp_21_fu_293   |    0    |    0    |    27   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_174  |    0    |    0    |    11   |
|   icmp   |  exitcond1_fu_186  |    0    |    0    |    13   |
|          |   exitcond_fu_214  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_317     |    1    |    0    |    0    |
|    mul   |     grp_fu_323     |    1    |    0    |    0    |
|          |     grp_fu_329     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_204 |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_207 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_211 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_226 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_234 |    0    |    0    |    0    |
|          | tmp_19_cast_fu_243 |    0    |    0    |    0    |
|          | tmp_22_cast_fu_247 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_257  |    0    |    0    |    0    |
|          | tmp_25_cast_fu_265 |    0    |    0    |    0    |
|          | tmp_20_cast_fu_273 |    0    |    0    |    0    |
|          | tmp_23_cast_fu_297 |    0    |    0    |    0    |
|          | tmp_26_cast_fu_301 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_305 |    0    |    0    |    0    |
|          | tmp_24_cast_fu_309 |    0    |    0    |    0    |
|          | tmp_27_cast_fu_313 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   7385  |   4708  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_428 |   20   |
| A_addr_2_reg_455 |   20   |
| A_addr_3_reg_465 |   20   |
| A_addr_4_reg_495 |   20   |
| A_addr_5_reg_501 |   20   |
| A_addr_6_reg_506 |   20   |
| A_addr_7_reg_511 |   20   |
| A_addr_8_reg_516 |   20   |
|  A_addr_reg_423  |   20   |
| A_load_1_reg_433 |   64   |
|    i_1_reg_351   |   10   |
|     i_reg_128    |   10   |
|    j_1_reg_438   |   10   |
|     j_reg_140    |   10   |
|      reg_161     |   64   |
|      reg_168     |   64   |
|    t_1_reg_338   |    5   |
|     t_reg_117    |    5   |
|  tmp_15_reg_521  |   64   |
|  tmp_16_reg_418  |   20   |
|  tmp_17_reg_475  |   20   |
|  tmp_18_reg_480  |   20   |
|  tmp_19_reg_450  |   20   |
|tmp_1_cast_reg_357|   20   |
|   tmp_1_reg_379  |   20   |
|  tmp_20_reg_485  |   20   |
|  tmp_21_reg_490  |   20   |
|tmp_2_cast_reg_362|   20   |
|   tmp_2_reg_386  |   20   |
|tmp_4_cast_reg_367|   20   |
|   tmp_4_reg_407  |   20   |
|   tmp_5_reg_396  |   10   |
|tmp_6_cast_reg_401|   20   |
|   tmp_6_reg_460  |   20   |
|tmp_7_cast_reg_412|   20   |
|   tmp_7_reg_470  |   20   |
| tmp_cast_reg_444 |   20   |
|    tmp_reg_346   |   10   |
|   tmp_s_reg_372  |   20   |
+------------------+--------+
|       Total      |   866  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |  10  |  20  |   200  ||    47   |
| grp_access_fu_43 |  p2  |   9  |   0  |    0   ||    44   |
|     i_reg_128    |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_140    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_152    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_152    |  p1  |   2  |  64  |   128  ||    9    |
|      reg_161     |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_317    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_323    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_329    |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   684  ||  11.34  ||   163   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  7385  |  4708  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   163  |
|  Register |    -   |    -   |   866  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |  8251  |  4871  |
+-----------+--------+--------+--------+--------+
