<html><body><samp><pre>
<!@TC:1742236539>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Mar 17 18:35:23 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 130.599000 MHz ;
            2722 items scored, 481 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.715ns  (48.8% logic, 51.2% route), 10 logic levels.

 Constraint Details:

      8.715ns physical path delay SLICE_4 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.224ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     1.306      R2C23A.Q1 to      R3C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.495      R3C22A.A1 to      R3C22A.F1 SLICE_23
ROUTE         1     0.744      R3C22A.F1 to      R4C22D.C1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R4C22D.C1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.372      R4C22D.F1 to      R2C22C.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22C.A0 to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.715   (48.8% logic, 51.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.674ns  (49.0% logic, 51.0% route), 10 logic levels.

 Constraint Details:

      8.674ns physical path delay SLICE_9 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.183ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C23D.CLK to      R3C23D.Q0 SLICE_9 (from clk_c)
ROUTE         2     1.008      R3C23D.Q0 to      R3C22A.B0 delay_counter[2]
CTOF_DEL    ---     0.495      R3C22A.B0 to      R3C22A.F0 SLICE_23
ROUTE         1     1.001      R3C22A.F0 to      R4C22D.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495      R4C22D.B1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.372      R4C22D.F1 to      R2C22C.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22C.A0 to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.674   (49.0% logic, 51.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.665ns  (49.1% logic, 50.9% route), 10 logic levels.

 Constraint Details:

      8.665ns physical path delay SLICE_8 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.174ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C23C.CLK to      R3C23C.Q0 SLICE_8 (from clk_c)
ROUTE         3     1.036      R3C23C.Q0 to      R4C23D.B1 delay_counter[0]
CTOF_DEL    ---     0.495      R4C23D.B1 to      R4C23D.F1 SLICE_24
ROUTE         1     0.964      R4C23D.F1 to      R4C22D.A1 state_ns_i_a2_7[1]
CTOF_DEL    ---     0.495      R4C22D.A1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.372      R4C22D.F1 to      R2C22C.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22C.A0 to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.665   (49.1% logic, 50.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.637ns  (49.2% logic, 50.8% route), 10 logic levels.

 Constraint Details:

      8.637ns physical path delay SLICE_6 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.146ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C22C.CLK to      R2C22C.Q0 SLICE_6 (from clk_c)
ROUTE         2     0.971      R2C22C.Q0 to      R3C22A.A0 delay_counter[3]
CTOF_DEL    ---     0.495      R3C22A.A0 to      R3C22A.F0 SLICE_23
ROUTE         1     1.001      R3C22A.F0 to      R4C22D.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495      R4C22D.B1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.372      R4C22D.F1 to      R2C22C.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22C.A0 to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.637   (49.2% logic, 50.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C22C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.608ns  (51.6% logic, 48.4% route), 12 logic levels.

 Constraint Details:

      8.608ns physical path delay SLICE_4 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.117ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     1.306      R2C23A.Q1 to      R3C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.495      R3C22A.A1 to      R3C22A.F1 SLICE_23
ROUTE         1     0.744      R3C22A.F1 to      R4C22D.C1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R4C22D.C1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.075      R4C22D.F1 to      R2C22A.B1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R2C22A.B1 to     R2C22A.FCO SLICE_0
ROUTE         1     0.000     R2C22A.FCO to     R2C22B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R2C22B.FCI to     R2C22B.FCO SLICE_7
ROUTE         1     0.000     R2C22B.FCO to     R2C22C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R2C22C.FCI to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.608   (51.6% logic, 48.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.581ns  (48.0% logic, 52.0% route), 10 logic levels.

 Constraint Details:

      8.581ns physical path delay SLICE_4 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.090ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     1.306      R2C23A.Q1 to      R3C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.495      R3C22A.A1 to      R3C22A.F1 SLICE_23
ROUTE         1     0.744      R3C22A.F1 to      R4C22D.C1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R4C22D.C1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.372      R4C22D.F1 to      R2C22C.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R2C22C.A1 to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.581   (48.0% logic, 52.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.567ns  (51.8% logic, 48.2% route), 12 logic levels.

 Constraint Details:

      8.567ns physical path delay SLICE_9 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.076ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C23D.CLK to      R3C23D.Q0 SLICE_9 (from clk_c)
ROUTE         2     1.008      R3C23D.Q0 to      R3C22A.B0 delay_counter[2]
CTOF_DEL    ---     0.495      R3C22A.B0 to      R3C22A.F0 SLICE_23
ROUTE         1     1.001      R3C22A.F0 to      R4C22D.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495      R4C22D.B1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.075      R4C22D.F1 to      R2C22A.B1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R2C22A.B1 to     R2C22A.FCO SLICE_0
ROUTE         1     0.000     R2C22A.FCO to     R2C22B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R2C22B.FCI to     R2C22B.FCO SLICE_7
ROUTE         1     0.000     R2C22B.FCO to     R2C22C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R2C22C.FCI to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.567   (51.8% logic, 48.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.067ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.558ns  (51.9% logic, 48.1% route), 12 logic levels.

 Constraint Details:

      8.558ns physical path delay SLICE_8 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.067ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C23C.CLK to      R3C23C.Q0 SLICE_8 (from clk_c)
ROUTE         3     1.036      R3C23C.Q0 to      R4C23D.B1 delay_counter[0]
CTOF_DEL    ---     0.495      R4C23D.B1 to      R4C23D.F1 SLICE_24
ROUTE         1     0.964      R4C23D.F1 to      R4C22D.A1 state_ns_i_a2_7[1]
CTOF_DEL    ---     0.495      R4C22D.A1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.075      R4C22D.F1 to      R2C22A.B1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R2C22A.B1 to     R2C22A.FCO SLICE_0
ROUTE         1     0.000     R2C22A.FCO to     R2C22B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R2C22B.FCI to     R2C22B.FCO SLICE_7
ROUTE         1     0.000     R2C22B.FCO to     R2C22C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R2C22C.FCI to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.558   (51.9% logic, 48.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.547ns  (47.8% logic, 52.2% route), 9 logic levels.

 Constraint Details:

      8.547ns physical path delay SLICE_4 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.056ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     1.306      R2C23A.Q1 to      R3C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.495      R3C22A.A1 to      R3C22A.F1 SLICE_23
ROUTE         1     0.744      R3C22A.F1 to      R4C22D.C1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R4C22D.C1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.366      R4C22D.F1 to      R2C22D.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22D.A0 to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.547   (47.8% logic, 52.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.543ns  (51.7% logic, 48.3% route), 11 logic levels.

 Constraint Details:

      8.543ns physical path delay SLICE_4 to SLICE_11 exceeds
      7.657ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.491ns) by 1.052ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     1.306      R2C23A.Q1 to      R3C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.495      R3C22A.A1 to      R3C22A.F1 SLICE_23
ROUTE         1     0.744      R3C22A.F1 to      R4C22D.C1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R4C22D.C1 to      R4C22D.F1 SLICE_19
ROUTE        27     1.038      R4C22D.F1 to      R2C22B.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R2C22B.A0 to     R2C22B.FCO SLICE_7
ROUTE         1     0.000     R2C22B.FCO to     R2C22C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R2C22C.FCI to     R2C22C.FCO SLICE_6
ROUTE         1     0.000     R2C22C.FCO to     R2C22D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R2C22D.FCI to     R2C22D.FCO SLICE_5
ROUTE         1     0.000     R2C22D.FCO to     R2C23A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R2C23A.FCI to     R2C23A.FCO SLICE_4
ROUTE         1     0.000     R2C23A.FCO to     R2C23B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R2C23B.FCI to     R2C23B.FCO SLICE_3
ROUTE         1     0.000     R2C23B.FCO to     R2C23C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R2C23C.FCI to     R2C23C.FCO SLICE_2
ROUTE         1     0.000     R2C23C.FCO to     R2C23D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R2C23D.FCI to      R2C23D.F1 SLICE_1
ROUTE         1     1.042      R2C23D.F1 to      R3C23A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R3C23A.D1 to      R3C23A.F1 SLICE_11
ROUTE         1     0.000      R3C23A.F1 to     R3C23A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.543   (51.7% logic, 48.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.252       T9.PADDI to     R3C23A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 112.600MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 130.599000 MHz ;  |  130.599 MHz|  112.600 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
state_ns_i_a2[1]                        |      27|     481|    100.00%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|     378|     78.59%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|     320|     66.53%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|     273|     56.76%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|     246|     51.14%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     191|     39.71%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     191|     39.71%
                                        |        |        |
next_delay_counter[14]                  |       1|     191|     39.71%
                                        |        |        |
state_ns_i_a2_10[1]                     |       1|     155|     32.22%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     147|     30.56%
                                        |        |        |
state_ns_i_a2_9[1]                      |       1|     131|     27.23%
                                        |        |        |
state_ns_i_a2_7[1]                      |       1|     105|     21.83%
                                        |        |        |
un1_delay_counter_16_cry_9_0_S1         |       1|      91|     18.92%
                                        |        |        |
next_delay_counter[10]                  |       1|      91|     18.92%
                                        |        |        |
state_ns_i_a2_8[1]                      |       1|      90|     18.71%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S0        |       1|      82|     17.05%
                                        |        |        |
next_delay_counter[11]                  |       1|      82|     17.05%
                                        |        |        |
un1_delay_counter_16_cry_9_0_S0         |       1|      73|     15.18%
                                        |        |        |
next_delay_counter[9]                   |       1|      73|     15.18%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|      73|     15.18%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 19
   Covered under: FREQUENCY NET "clk_c" 130.599000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 481  Score: 170987
Cumulative negative slack: 170987

Constraints cover 2722 paths, 1 nets, and 277 connections (92.95% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Mar 17 18:35:23 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 130.599000 MHz ;
            2722 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[2]  (from clk_c +)
   Destination:    FF         Data in        state[2]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C24C.CLK to      R4C24C.Q1 SLICE_14 (from clk_c)
ROUTE         6     0.132      R4C24C.Q1 to      R4C24C.A1 state[2]
CTOF_DEL    ---     0.101      R4C24C.A1 to      R4C24C.F1 SLICE_14
ROUTE         1     0.000      R4C24C.F1 to     R4C24C.DI1 N_15_i (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R4C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R4C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        state[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C24B.CLK to      R2C24B.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.132      R2C24B.Q1 to      R2C24B.A1 state[4]
CTOF_DEL    ---     0.101      R2C24B.A1 to      R2C24B.F1 SLICE_15
ROUTE         1     0.000      R2C24B.F1 to     R2C24B.DI1 N_19_i (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C24B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C24B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C23C.CLK to      R2C23C.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132      R2C23C.Q1 to      R2C23C.A1 delay_counter[12]
CTOF_DEL    ---     0.101      R2C23C.A1 to      R2C23C.F1 SLICE_2
ROUTE         1     0.000      R2C23C.F1 to     R2C23C.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C23A.CLK to      R2C23A.Q1 SLICE_4 (from clk_c)
ROUTE         2     0.132      R2C23A.Q1 to      R2C23A.A1 delay_counter[8]
CTOF_DEL    ---     0.101      R2C23A.A1 to      R2C23A.F1 SLICE_4
ROUTE         1     0.000      R2C23A.F1 to     R2C23A.DI1 next_delay_counter[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C23A.CLK to      R2C23A.Q0 SLICE_4 (from clk_c)
ROUTE         2     0.132      R2C23A.Q0 to      R2C23A.A0 delay_counter[7]
CTOF_DEL    ---     0.101      R2C23A.A0 to      R2C23A.F0 SLICE_4
ROUTE         1     0.000      R2C23A.F0 to     R2C23A.DI0 next_delay_counter[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C23A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[2]  (to clk_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C24C.CLK to      R3C24C.Q0 SLICE_13 (from clk_c)
ROUTE         6     0.133      R3C24C.Q0 to      R3C24C.A0 next_state19_axb2
CTOF_DEL    ---     0.101      R3C24C.A0 to      R3C24C.F0 SLICE_13
ROUTE         1     0.000      R3C24C.F0 to     R3C24C.DI0 N_47_i_i (to clk_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[1]  (from clk_c +)
   Destination:    FF         Data in        state[1]  (to clk_c +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C24C.CLK to      R4C24C.Q0 SLICE_14 (from clk_c)
ROUTE         6     0.134      R4C24C.Q0 to      R4C24C.A0 state[1]
CTOF_DEL    ---     0.101      R4C24C.A0 to      R4C24C.F0 SLICE_14
ROUTE         1     0.000      R4C24C.F0 to     R4C24C.DI0 state_nss[1] (to clk_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R4C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R4C24C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[7]  (from clk_c +)
   Destination:    FF         Data in        state[7]  (to clk_c +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C24A.CLK to      R3C24A.Q0 SLICE_17 (from clk_c)
ROUTE         6     0.134      R3C24A.Q0 to      R3C24A.A0 state[7]
CTOF_DEL    ---     0.101      R3C24A.A0 to      R3C24A.F0 SLICE_17
ROUTE         1     0.000      R3C24A.F0 to     R3C24A.DI0 N_24_i (to clk_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C24A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C24A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.391ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[5]  (from clk_c +)
   Destination:    FF         Data in        state[4]  (to clk_c +)

   Delay:               0.378ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay SLICE_16 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.391ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C24B.CLK to      R3C24B.Q0 SLICE_16 (from clk_c)
ROUTE        10     0.144      R3C24B.Q0 to      R2C24B.C1 state[5]
CTOF_DEL    ---     0.101      R2C24B.C1 to      R2C24B.F1 SLICE_15
ROUTE         1     0.000      R2C24B.F1 to     R2C24B.DI1 N_19_i (to clk_c)
                  --------
                    0.378   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C24B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R2C24B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[1]  (to clk_c +)

   Delay:               0.379ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.392ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C25B.CLK to      R3C25B.Q1 SLICE_12 (from clk_c)
ROUTE         6     0.145      R3C25B.Q1 to      R3C25B.C1 next_state19_axb1
CTOF_DEL    ---     0.101      R3C25B.C1 to      R3C25B.F1 SLICE_12
ROUTE         1     0.000      R3C25B.F1 to     R3C25B.DI1 N_43_i_i (to clk_c)
                  --------
                    0.379   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.831       T9.PADDI to     R3C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 130.599000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 19
   Covered under: FREQUENCY NET "clk_c" 130.599000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2722 paths, 1 nets, and 277 connections (92.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 481 (setup), 0 (hold)
Score: 170987 (setup), 0 (hold)
Cumulative negative slack: 170987 (170987+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
