# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Apr 26 21:37:43 2018


##### DESIGN INFO #######################################################

Top View:                "PID_controller"
Constraint File(s):      "C:\PID Project\PID_Controller\synthesis\fpga.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                  Requested     Requested     Clock        Clock                   Clock
Clock                                  Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------
PID_controller|clk                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1176 
spi_clk_11s|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     32   
=============================================================================================================
