# Compile
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/000-globals.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-fa.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_mux21.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_mux31.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_rca.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_csa.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_register.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-ffd.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-ivx.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-nand2.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.a-pg_network.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.b-g_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.c-pg_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.d-carry_select_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.e-sum_generator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.f-sparse_tree.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.a-mask_generator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.b-coarse_shift.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.c-fine_shift.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.core/a.b.a.c.a-nand3.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.core/a.b.a.c.b-nand4.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-multiplier.core/a.b.a.f.a-shifter_mult.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-multiplier.core/a.b.a.f.b-mux58_mult.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.d-comparator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.e-zero_detector.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-booth_multiplier_v1.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-wallace_tree.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.f-data_cache.core/a.b.f.a-cache_controler.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.f-data_cache.core/a.b.f.b-cache_memory.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.g-instruction_cache.core/a.b.g.a-cache_controler.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.g-instruction_cache.core/a.b.g.b-cache_memory.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU_v1.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU_v2.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.b-register_file.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.c-sign_extend.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.d-branch_unit.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.e-forwarding_unit.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.f-data_cache.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.g-instruction_cache.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.h-branch_target_buffer.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.a-CU_HW.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a-DLX.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/b-IROM.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/c-DRAM.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/test_bench/TB_DLX.vhd}

# Start simulation
#vsim -t 10ps work.dlx_tb(testbench)

################################## ProgramCounter ##################################
#add wave -group ProgramCounter sim:/dlx_tb/uut/pc/*

################################## IRAM ##################################


################################## InstructionRegister ##################################


################################## ControlUnit ##################################


################################## DataPath ##################################


################################## DRAM ##################################


# Set unsigned as DEFAULT radix
#radix -hex
# Run simulation
#run 450 ns
# Print postscript waveform
#write wave p4adder.ps -start 0 -end 230000 -perpage 230000
