
jason_fork_lift_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  080095d8  080095d8  0000a5d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009818  08009818  0000b0a0  2**0
                  CONTENTS
  4 .ARM          00000008  08009818  08009818  0000a818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009820  08009820  0000b0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009820  08009820  0000a820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009824  08009824  0000a824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  08009828  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  200000a0  080098c8  0000b0a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  080098c8  0000b548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000144f7  00000000  00000000  0000b0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e5c  00000000  00000000  0001f5c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  00022428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dda  00000000  00000000  00023628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005579  00000000  00000000  00024402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016b4c  00000000  00000000  0002997b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc28c  00000000  00000000  000404c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c753  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056d8  00000000  00000000  0011c798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00121e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000a0 	.word	0x200000a0
 80001fc:	00000000 	.word	0x00000000
 8000200:	080095bc 	.word	0x080095bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000a4 	.word	0x200000a4
 800021c:	080095bc 	.word	0x080095bc

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b96a 	b.w	8000fc4 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9d08      	ldr	r5, [sp, #32]
 8000d0e:	460c      	mov	r4, r1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d14e      	bne.n	8000db2 <__udivmoddi4+0xaa>
 8000d14:	4694      	mov	ip, r2
 8000d16:	458c      	cmp	ip, r1
 8000d18:	4686      	mov	lr, r0
 8000d1a:	fab2 f282 	clz	r2, r2
 8000d1e:	d962      	bls.n	8000de6 <__udivmoddi4+0xde>
 8000d20:	b14a      	cbz	r2, 8000d36 <__udivmoddi4+0x2e>
 8000d22:	f1c2 0320 	rsb	r3, r2, #32
 8000d26:	4091      	lsls	r1, r2
 8000d28:	fa20 f303 	lsr.w	r3, r0, r3
 8000d2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d30:	4319      	orrs	r1, r3
 8000d32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3a:	fa1f f68c 	uxth.w	r6, ip
 8000d3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d46:	fb07 1114 	mls	r1, r7, r4, r1
 8000d4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4e:	fb04 f106 	mul.w	r1, r4, r6
 8000d52:	4299      	cmp	r1, r3
 8000d54:	d90a      	bls.n	8000d6c <__udivmoddi4+0x64>
 8000d56:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d5e:	f080 8112 	bcs.w	8000f86 <__udivmoddi4+0x27e>
 8000d62:	4299      	cmp	r1, r3
 8000d64:	f240 810f 	bls.w	8000f86 <__udivmoddi4+0x27e>
 8000d68:	3c02      	subs	r4, #2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	1a59      	subs	r1, r3, r1
 8000d6e:	fa1f f38e 	uxth.w	r3, lr
 8000d72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d76:	fb07 1110 	mls	r1, r7, r0, r1
 8000d7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7e:	fb00 f606 	mul.w	r6, r0, r6
 8000d82:	429e      	cmp	r6, r3
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x94>
 8000d86:	eb1c 0303 	adds.w	r3, ip, r3
 8000d8a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d8e:	f080 80fc 	bcs.w	8000f8a <__udivmoddi4+0x282>
 8000d92:	429e      	cmp	r6, r3
 8000d94:	f240 80f9 	bls.w	8000f8a <__udivmoddi4+0x282>
 8000d98:	4463      	add	r3, ip
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	1b9b      	subs	r3, r3, r6
 8000d9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000da2:	2100      	movs	r1, #0
 8000da4:	b11d      	cbz	r5, 8000dae <__udivmoddi4+0xa6>
 8000da6:	40d3      	lsrs	r3, r2
 8000da8:	2200      	movs	r2, #0
 8000daa:	e9c5 3200 	strd	r3, r2, [r5]
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d905      	bls.n	8000dc2 <__udivmoddi4+0xba>
 8000db6:	b10d      	cbz	r5, 8000dbc <__udivmoddi4+0xb4>
 8000db8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e7f5      	b.n	8000dae <__udivmoddi4+0xa6>
 8000dc2:	fab3 f183 	clz	r1, r3
 8000dc6:	2900      	cmp	r1, #0
 8000dc8:	d146      	bne.n	8000e58 <__udivmoddi4+0x150>
 8000dca:	42a3      	cmp	r3, r4
 8000dcc:	d302      	bcc.n	8000dd4 <__udivmoddi4+0xcc>
 8000dce:	4290      	cmp	r0, r2
 8000dd0:	f0c0 80f0 	bcc.w	8000fb4 <__udivmoddi4+0x2ac>
 8000dd4:	1a86      	subs	r6, r0, r2
 8000dd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dda:	2001      	movs	r0, #1
 8000ddc:	2d00      	cmp	r5, #0
 8000dde:	d0e6      	beq.n	8000dae <__udivmoddi4+0xa6>
 8000de0:	e9c5 6300 	strd	r6, r3, [r5]
 8000de4:	e7e3      	b.n	8000dae <__udivmoddi4+0xa6>
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	f040 8090 	bne.w	8000f0c <__udivmoddi4+0x204>
 8000dec:	eba1 040c 	sub.w	r4, r1, ip
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa1f f78c 	uxth.w	r7, ip
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e02:	fb08 4416 	mls	r4, r8, r6, r4
 8000e06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e0a:	fb07 f006 	mul.w	r0, r7, r6
 8000e0e:	4298      	cmp	r0, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x11c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x11a>
 8000e1c:	4298      	cmp	r0, r3
 8000e1e:	f200 80cd 	bhi.w	8000fbc <__udivmoddi4+0x2b4>
 8000e22:	4626      	mov	r6, r4
 8000e24:	1a1c      	subs	r4, r3, r0
 8000e26:	fa1f f38e 	uxth.w	r3, lr
 8000e2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb00 f707 	mul.w	r7, r0, r7
 8000e3a:	429f      	cmp	r7, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x148>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x146>
 8000e48:	429f      	cmp	r7, r3
 8000e4a:	f200 80b0 	bhi.w	8000fae <__udivmoddi4+0x2a6>
 8000e4e:	4620      	mov	r0, r4
 8000e50:	1bdb      	subs	r3, r3, r7
 8000e52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e56:	e7a5      	b.n	8000da4 <__udivmoddi4+0x9c>
 8000e58:	f1c1 0620 	rsb	r6, r1, #32
 8000e5c:	408b      	lsls	r3, r1
 8000e5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e62:	431f      	orrs	r7, r3
 8000e64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e68:	fa04 f301 	lsl.w	r3, r4, r1
 8000e6c:	ea43 030c 	orr.w	r3, r3, ip
 8000e70:	40f4      	lsrs	r4, r6
 8000e72:	fa00 f801 	lsl.w	r8, r0, r1
 8000e76:	0c38      	lsrs	r0, r7, #16
 8000e78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e80:	fa1f fc87 	uxth.w	ip, r7
 8000e84:	fb00 441e 	mls	r4, r0, lr, r4
 8000e88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e90:	45a1      	cmp	r9, r4
 8000e92:	fa02 f201 	lsl.w	r2, r2, r1
 8000e96:	d90a      	bls.n	8000eae <__udivmoddi4+0x1a6>
 8000e98:	193c      	adds	r4, r7, r4
 8000e9a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e9e:	f080 8084 	bcs.w	8000faa <__udivmoddi4+0x2a2>
 8000ea2:	45a1      	cmp	r9, r4
 8000ea4:	f240 8081 	bls.w	8000faa <__udivmoddi4+0x2a2>
 8000ea8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000eac:	443c      	add	r4, r7
 8000eae:	eba4 0409 	sub.w	r4, r4, r9
 8000eb2:	fa1f f983 	uxth.w	r9, r3
 8000eb6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eba:	fb00 4413 	mls	r4, r0, r3, r4
 8000ebe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ec6:	45a4      	cmp	ip, r4
 8000ec8:	d907      	bls.n	8000eda <__udivmoddi4+0x1d2>
 8000eca:	193c      	adds	r4, r7, r4
 8000ecc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ed0:	d267      	bcs.n	8000fa2 <__udivmoddi4+0x29a>
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	d965      	bls.n	8000fa2 <__udivmoddi4+0x29a>
 8000ed6:	3b02      	subs	r3, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ede:	fba0 9302 	umull	r9, r3, r0, r2
 8000ee2:	eba4 040c 	sub.w	r4, r4, ip
 8000ee6:	429c      	cmp	r4, r3
 8000ee8:	46ce      	mov	lr, r9
 8000eea:	469c      	mov	ip, r3
 8000eec:	d351      	bcc.n	8000f92 <__udivmoddi4+0x28a>
 8000eee:	d04e      	beq.n	8000f8e <__udivmoddi4+0x286>
 8000ef0:	b155      	cbz	r5, 8000f08 <__udivmoddi4+0x200>
 8000ef2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ef6:	eb64 040c 	sbc.w	r4, r4, ip
 8000efa:	fa04 f606 	lsl.w	r6, r4, r6
 8000efe:	40cb      	lsrs	r3, r1
 8000f00:	431e      	orrs	r6, r3
 8000f02:	40cc      	lsrs	r4, r1
 8000f04:	e9c5 6400 	strd	r6, r4, [r5]
 8000f08:	2100      	movs	r1, #0
 8000f0a:	e750      	b.n	8000dae <__udivmoddi4+0xa6>
 8000f0c:	f1c2 0320 	rsb	r3, r2, #32
 8000f10:	fa20 f103 	lsr.w	r1, r0, r3
 8000f14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f18:	fa24 f303 	lsr.w	r3, r4, r3
 8000f1c:	4094      	lsls	r4, r2
 8000f1e:	430c      	orrs	r4, r1
 8000f20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f28:	fa1f f78c 	uxth.w	r7, ip
 8000f2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f30:	fb08 3110 	mls	r1, r8, r0, r3
 8000f34:	0c23      	lsrs	r3, r4, #16
 8000f36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f3a:	fb00 f107 	mul.w	r1, r0, r7
 8000f3e:	4299      	cmp	r1, r3
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x24c>
 8000f42:	eb1c 0303 	adds.w	r3, ip, r3
 8000f46:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f4a:	d22c      	bcs.n	8000fa6 <__udivmoddi4+0x29e>
 8000f4c:	4299      	cmp	r1, r3
 8000f4e:	d92a      	bls.n	8000fa6 <__udivmoddi4+0x29e>
 8000f50:	3802      	subs	r0, #2
 8000f52:	4463      	add	r3, ip
 8000f54:	1a5b      	subs	r3, r3, r1
 8000f56:	b2a4      	uxth	r4, r4
 8000f58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f64:	fb01 f307 	mul.w	r3, r1, r7
 8000f68:	42a3      	cmp	r3, r4
 8000f6a:	d908      	bls.n	8000f7e <__udivmoddi4+0x276>
 8000f6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f70:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f74:	d213      	bcs.n	8000f9e <__udivmoddi4+0x296>
 8000f76:	42a3      	cmp	r3, r4
 8000f78:	d911      	bls.n	8000f9e <__udivmoddi4+0x296>
 8000f7a:	3902      	subs	r1, #2
 8000f7c:	4464      	add	r4, ip
 8000f7e:	1ae4      	subs	r4, r4, r3
 8000f80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f84:	e739      	b.n	8000dfa <__udivmoddi4+0xf2>
 8000f86:	4604      	mov	r4, r0
 8000f88:	e6f0      	b.n	8000d6c <__udivmoddi4+0x64>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e706      	b.n	8000d9c <__udivmoddi4+0x94>
 8000f8e:	45c8      	cmp	r8, r9
 8000f90:	d2ae      	bcs.n	8000ef0 <__udivmoddi4+0x1e8>
 8000f92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f9a:	3801      	subs	r0, #1
 8000f9c:	e7a8      	b.n	8000ef0 <__udivmoddi4+0x1e8>
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	e7ed      	b.n	8000f7e <__udivmoddi4+0x276>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	e799      	b.n	8000eda <__udivmoddi4+0x1d2>
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	e7d4      	b.n	8000f54 <__udivmoddi4+0x24c>
 8000faa:	46d6      	mov	lr, sl
 8000fac:	e77f      	b.n	8000eae <__udivmoddi4+0x1a6>
 8000fae:	4463      	add	r3, ip
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	e74d      	b.n	8000e50 <__udivmoddi4+0x148>
 8000fb4:	4606      	mov	r6, r0
 8000fb6:	4623      	mov	r3, r4
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e70f      	b.n	8000ddc <__udivmoddi4+0xd4>
 8000fbc:	3e02      	subs	r6, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	e730      	b.n	8000e24 <__udivmoddi4+0x11c>
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <parse_controller_data>:

char controller_buffer[41] = "";

ControllerState controller_state = {.r1 = false, .r2 = false, .r3 = false, .l1 = false, .l2 = false, .l3 = false, .cross = false, .circle = false, .triangle = false, .square = false, .up = false, .down = false, .left = false, .right = false, .l_stick_x = 0, .l_stick_y = 0, .r_stick_x = 0, .r_stick_y = 0, .l2_pressure = 0, .r2_pressure = 0, .ps_button = false, .share_button = false, .options_button = false};

uint8_t parse_controller_data(const char* input, ControllerState* data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b098      	sub	sp, #96	@ 0x60
 8000fcc:	af08      	add	r7, sp, #32
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  if (input == NULL || data == NULL) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d002      	beq.n	8000fde <parse_controller_data+0x16>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d104      	bne.n	8000fe8 <parse_controller_data+0x20>
    printf("Invalid input or data pointer\n");
 8000fde:	4887      	ldr	r0, [pc, #540]	@ (80011fc <parse_controller_data+0x234>)
 8000fe0:	f006 ffea 	bl	8007fb8 <puts>
    return 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e105      	b.n	80011f4 <parse_controller_data+0x22c>
  int buttons_value;
  char l_stick_x_str[5], l_stick_y_str[5], r_stick_x_str[5], r_stick_y_str[5];
  int l2_pressure, r2_pressure;
  int misc_buttons;

  int parse_num = sscanf(input, "c:%1x,%03x,%4s,%4s,%4s,%4s,%d,%d,%1x", &dpad_value, &buttons_value, l_stick_y_str, l_stick_x_str, r_stick_y_str, r_stick_x_str, &l2_pressure, &r2_pressure, &misc_buttons);
 8000fe8:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000fec:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	9306      	str	r3, [sp, #24]
 8000ff6:	f107 030c 	add.w	r3, r7, #12
 8000ffa:	9305      	str	r3, [sp, #20]
 8000ffc:	f107 0310 	add.w	r3, r7, #16
 8001000:	9304      	str	r3, [sp, #16]
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	9303      	str	r3, [sp, #12]
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	9302      	str	r3, [sp, #8]
 800100e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001012:	9301      	str	r3, [sp, #4]
 8001014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	460b      	mov	r3, r1
 800101c:	4978      	ldr	r1, [pc, #480]	@ (8001200 <parse_controller_data+0x238>)
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f006 fdbc 	bl	8007b9c <siscanf>
 8001024:	63f8      	str	r0, [r7, #60]	@ 0x3c

  if (parse_num != 9) {
 8001026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001028:	2b09      	cmp	r3, #9
 800102a:	d004      	beq.n	8001036 <parse_controller_data+0x6e>
    printf("Error parsing input string\n");
 800102c:	4875      	ldr	r0, [pc, #468]	@ (8001204 <parse_controller_data+0x23c>)
 800102e:	f006 ffc3 	bl	8007fb8 <puts>
    return 2;
 8001032:	2302      	movs	r3, #2
 8001034:	e0de      	b.n	80011f4 <parse_controller_data+0x22c>
  }

  data->up = dpad_value & 0x1;
 8001036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	bf14      	ite	ne
 8001040:	2301      	movne	r3, #1
 8001042:	2300      	moveq	r3, #0
 8001044:	b2da      	uxtb	r2, r3
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	729a      	strb	r2, [r3, #10]
  data->down = dpad_value & 0x2;
 800104a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	bf14      	ite	ne
 8001054:	2301      	movne	r3, #1
 8001056:	2300      	moveq	r3, #0
 8001058:	b2da      	uxtb	r2, r3
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	72da      	strb	r2, [r3, #11]
  data->right = dpad_value & 0x4;
 800105e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	2b00      	cmp	r3, #0
 8001066:	bf14      	ite	ne
 8001068:	2301      	movne	r3, #1
 800106a:	2300      	moveq	r3, #0
 800106c:	b2da      	uxtb	r2, r3
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	735a      	strb	r2, [r3, #13]
  data->left = dpad_value & 0x8;
 8001072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001074:	f003 0308 	and.w	r3, r3, #8
 8001078:	2b00      	cmp	r3, #0
 800107a:	bf14      	ite	ne
 800107c:	2301      	movne	r3, #1
 800107e:	2300      	moveq	r3, #0
 8001080:	b2da      	uxtb	r2, r3
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	731a      	strb	r2, [r3, #12]

  data->cross = buttons_value & 0x001;
 8001086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	2b00      	cmp	r3, #0
 800108e:	bf14      	ite	ne
 8001090:	2301      	movne	r3, #1
 8001092:	2300      	moveq	r3, #0
 8001094:	b2da      	uxtb	r2, r3
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	719a      	strb	r2, [r3, #6]
  data->circle = buttons_value & 0x002;
 800109a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800109c:	f003 0302 	and.w	r3, r3, #2
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	bf14      	ite	ne
 80010a4:	2301      	movne	r3, #1
 80010a6:	2300      	moveq	r3, #0
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	71da      	strb	r2, [r3, #7]
  data->square = buttons_value & 0x004;
 80010ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	bf14      	ite	ne
 80010b8:	2301      	movne	r3, #1
 80010ba:	2300      	moveq	r3, #0
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	725a      	strb	r2, [r3, #9]
  data->triangle = buttons_value & 0x008;
 80010c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c4:	f003 0308 	and.w	r3, r3, #8
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bf14      	ite	ne
 80010cc:	2301      	movne	r3, #1
 80010ce:	2300      	moveq	r3, #0
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	721a      	strb	r2, [r3, #8]
  data->l1 = buttons_value & 0x010;
 80010d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d8:	f003 0310 	and.w	r3, r3, #16
 80010dc:	2b00      	cmp	r3, #0
 80010de:	bf14      	ite	ne
 80010e0:	2301      	movne	r3, #1
 80010e2:	2300      	moveq	r3, #0
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	70da      	strb	r2, [r3, #3]
  data->r1 = buttons_value & 0x020;
 80010ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010ec:	f003 0320 	and.w	r3, r3, #32
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	bf14      	ite	ne
 80010f4:	2301      	movne	r3, #1
 80010f6:	2300      	moveq	r3, #0
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	701a      	strb	r2, [r3, #0]
  data->l2 = buttons_value & 0x040;
 80010fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001104:	2b00      	cmp	r3, #0
 8001106:	bf14      	ite	ne
 8001108:	2301      	movne	r3, #1
 800110a:	2300      	moveq	r3, #0
 800110c:	b2da      	uxtb	r2, r3
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	711a      	strb	r2, [r3, #4]
  data->r2 = buttons_value & 0x080;
 8001112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001118:	2b00      	cmp	r3, #0
 800111a:	bf14      	ite	ne
 800111c:	2301      	movne	r3, #1
 800111e:	2300      	moveq	r3, #0
 8001120:	b2da      	uxtb	r2, r3
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	705a      	strb	r2, [r3, #1]
  data->l3 = buttons_value & 0x100;
 8001126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800112c:	2b00      	cmp	r3, #0
 800112e:	bf14      	ite	ne
 8001130:	2301      	movne	r3, #1
 8001132:	2300      	moveq	r3, #0
 8001134:	b2da      	uxtb	r2, r3
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	715a      	strb	r2, [r3, #5]
  data->r3 = buttons_value & 0x200;
 800113a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800113c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001140:	2b00      	cmp	r3, #0
 8001142:	bf14      	ite	ne
 8001144:	2301      	movne	r3, #1
 8001146:	2300      	moveq	r3, #0
 8001148:	b2da      	uxtb	r2, r3
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	709a      	strb	r2, [r3, #2]

  data->l_stick_y = (int8_t)strtol(l_stick_y_str, NULL, 10);
 800114e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001152:	220a      	movs	r2, #10
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f006 feb0 	bl	8007ebc <strtol>
 800115c:	4603      	mov	r3, r0
 800115e:	b25a      	sxtb	r2, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	73da      	strb	r2, [r3, #15]
  data->l_stick_x = (int8_t)strtol(l_stick_x_str, NULL, 10);
 8001164:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001168:	220a      	movs	r2, #10
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f006 fea5 	bl	8007ebc <strtol>
 8001172:	4603      	mov	r3, r0
 8001174:	b25a      	sxtb	r2, r3
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	739a      	strb	r2, [r3, #14]
  data->r_stick_y = (int8_t)strtol(r_stick_y_str, NULL, 10);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	220a      	movs	r2, #10
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f006 fe9a 	bl	8007ebc <strtol>
 8001188:	4603      	mov	r3, r0
 800118a:	b25a      	sxtb	r2, r3
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	745a      	strb	r2, [r3, #17]
  data->r_stick_x = (int8_t)strtol(r_stick_x_str, NULL, 10);
 8001190:	f107 031c 	add.w	r3, r7, #28
 8001194:	220a      	movs	r2, #10
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f006 fe8f 	bl	8007ebc <strtol>
 800119e:	4603      	mov	r3, r0
 80011a0:	b25a      	sxtb	r2, r3
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	741a      	strb	r2, [r3, #16]

  data->l2_pressure = (uint16_t)l2_pressure;
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	825a      	strh	r2, [r3, #18]
  data->r2_pressure = (uint16_t)r2_pressure;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	829a      	strh	r2, [r3, #20]

  data->ps_button = misc_buttons & 0x1;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b00      	cmp	r3, #0
 80011be:	bf14      	ite	ne
 80011c0:	2301      	movne	r3, #1
 80011c2:	2300      	moveq	r3, #0
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	759a      	strb	r2, [r3, #22]
  data->share_button = misc_buttons & 0x2;
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	bf14      	ite	ne
 80011d4:	2301      	movne	r3, #1
 80011d6:	2300      	moveq	r3, #0
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	75da      	strb	r2, [r3, #23]
  data->options_button = misc_buttons & 0x4;
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	f003 0304 	and.w	r3, r3, #4
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	bf14      	ite	ne
 80011e8:	2301      	movne	r3, #1
 80011ea:	2300      	moveq	r3, #0
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	761a      	strb	r2, [r3, #24]

  return 0;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3740      	adds	r7, #64	@ 0x40
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	080095d8 	.word	0x080095d8
 8001200:	080095f8 	.word	0x080095f8
 8001204:	08009620 	.word	0x08009620

08001208 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800121e:	4b4a      	ldr	r3, [pc, #296]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a49      	ldr	r2, [pc, #292]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001224:	f043 0310 	orr.w	r3, r3, #16
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b47      	ldr	r3, [pc, #284]	@ (8001348 <MX_GPIO_Init+0x140>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f003 0310 	and.w	r3, r3, #16
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b44      	ldr	r3, [pc, #272]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a43      	ldr	r2, [pc, #268]	@ (8001348 <MX_GPIO_Init+0x140>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b41      	ldr	r3, [pc, #260]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124e:	4b3e      	ldr	r3, [pc, #248]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a3d      	ldr	r2, [pc, #244]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001254:	f043 0320 	orr.w	r3, r3, #32
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b3b      	ldr	r3, [pc, #236]	@ (8001348 <MX_GPIO_Init+0x140>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b38      	ldr	r3, [pc, #224]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a37      	ldr	r2, [pc, #220]	@ (8001348 <MX_GPIO_Init+0x140>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b35      	ldr	r3, [pc, #212]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800127e:	4b32      	ldr	r3, [pc, #200]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a31      	ldr	r2, [pc, #196]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001284:	f043 0308 	orr.w	r3, r3, #8
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <MX_GPIO_Init+0x140>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	2108      	movs	r1, #8
 800129a:	482c      	ldr	r0, [pc, #176]	@ (800134c <MX_GPIO_Init+0x144>)
 800129c:	f003 f984 	bl	80045a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 80012a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012aa:	f003 f97d 	bl	80045a8 <HAL_GPIO_WritePin>
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80012b4:	4826      	ldr	r0, [pc, #152]	@ (8001350 <MX_GPIO_Init+0x148>)
 80012b6:	f003 f977 	bl	80045a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_RESET);
 80012ba:	2200      	movs	r2, #0
 80012bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012c0:	4824      	ldr	r0, [pc, #144]	@ (8001354 <MX_GPIO_Init+0x14c>)
 80012c2:	f003 f971 	bl	80045a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_LEFT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_LEFT_ENABLE_Pin;
 80012c6:	2308      	movs	r3, #8
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_LEFT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	481b      	ldr	r0, [pc, #108]	@ (800134c <MX_GPIO_Init+0x144>)
 80012de:	f002 ffe1 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FL_IN2_Pin MOTOR_FL_IN1_Pin MOTOR_RL_IN1_Pin MOTOR_RL_IN2_Pin
                           MOTOR_RR_IN2_Pin MOTOR_RR_IN1_Pin MOTOR_FR_IN1_Pin MOTOR_FR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 80012e2:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 80012e6:	617b      	str	r3, [r7, #20]
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012fe:	f002 ffd1 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 8001302:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001306:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001308:	2301      	movs	r3, #1
 800130a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001310:	2303      	movs	r3, #3
 8001312:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4619      	mov	r1, r3
 800131a:	480d      	ldr	r0, [pc, #52]	@ (8001350 <MX_GPIO_Init+0x148>)
 800131c:	f002 ffc2 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_RIGHT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_RIGHT_ENABLE_Pin;
 8001320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_RIGHT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	4806      	ldr	r0, [pc, #24]	@ (8001354 <MX_GPIO_Init+0x14c>)
 800133a:	f002 ffb3 	bl	80042a4 <HAL_GPIO_Init>

}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	@ 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000
 800134c:	48000800 	.word	0x48000800
 8001350:	48001000 	.word	0x48001000
 8001354:	48000c00 	.word	0x48000c00

08001358 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	b098      	sub	sp, #96	@ 0x60
 800135c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800135e:	f002 fe2a 	bl	8003fb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001362:	f000 f9d9 	bl	8001718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001366:	f7ff ff4f 	bl	8001208 <MX_GPIO_Init>
  MX_TIM1_Init();
 800136a:	f002 f901 	bl	8003570 <MX_TIM1_Init>
  MX_TIM3_Init();
 800136e:	f002 f9cf 	bl	8003710 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001372:	f002 fa5b 	bl	800382c <MX_TIM4_Init>
  MX_TIM5_Init();
 8001376:	f002 faaf 	bl	80038d8 <MX_TIM5_Init>
  MX_TIM8_Init();
 800137a:	f002 fb03 	bl	8003984 <MX_TIM8_Init>
  MX_TIM2_Init();
 800137e:	f002 f951 	bl	8003624 <MX_TIM2_Init>
  MX_UART4_Init();
 8001382:	f002 fcbf 	bl	8003d04 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001386:	f002 fd09 	bl	8003d9c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800138a:	2100      	movs	r1, #0
 800138c:	48bd      	ldr	r0, [pc, #756]	@ (8001684 <main+0x32c>)
 800138e:	f004 fa85 	bl	800589c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001392:	2104      	movs	r1, #4
 8001394:	48bb      	ldr	r0, [pc, #748]	@ (8001684 <main+0x32c>)
 8001396:	f004 fa81 	bl	800589c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800139a:	210c      	movs	r1, #12
 800139c:	48b9      	ldr	r0, [pc, #740]	@ (8001684 <main+0x32c>)
 800139e:	f004 fa7d 	bl	800589c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80013a2:	210c      	movs	r1, #12
 80013a4:	48b8      	ldr	r0, [pc, #736]	@ (8001688 <main+0x330>)
 80013a6:	f004 fa79 	bl	800589c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80013aa:	48b8      	ldr	r0, [pc, #736]	@ (800168c <main+0x334>)
 80013ac:	f004 f99c 	bl	80056e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80013b0:	213c      	movs	r1, #60	@ 0x3c
 80013b2:	48b6      	ldr	r0, [pc, #728]	@ (800168c <main+0x334>)
 80013b4:	f004 fc2a 	bl	8005c0c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80013b8:	48b5      	ldr	r0, [pc, #724]	@ (8001690 <main+0x338>)
 80013ba:	f004 f995 	bl	80056e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80013be:	213c      	movs	r1, #60	@ 0x3c
 80013c0:	48b3      	ldr	r0, [pc, #716]	@ (8001690 <main+0x338>)
 80013c2:	f004 fc23 	bl	8005c0c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80013c6:	48b3      	ldr	r0, [pc, #716]	@ (8001694 <main+0x33c>)
 80013c8:	f004 f98e 	bl	80056e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 80013cc:	213c      	movs	r1, #60	@ 0x3c
 80013ce:	48b1      	ldr	r0, [pc, #708]	@ (8001694 <main+0x33c>)
 80013d0:	f004 fc1c 	bl	8005c0c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80013d4:	48b0      	ldr	r0, [pc, #704]	@ (8001698 <main+0x340>)
 80013d6:	f004 f987 	bl	80056e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 80013da:	213c      	movs	r1, #60	@ 0x3c
 80013dc:	48ae      	ldr	r0, [pc, #696]	@ (8001698 <main+0x340>)
 80013de:	f004 fc15 	bl	8005c0c <HAL_TIM_Encoder_Start_IT>
  // enable both sides of motor driver IC
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	2108      	movs	r1, #8
 80013e6:	48ad      	ldr	r0, [pc, #692]	@ (800169c <main+0x344>)
 80013e8:	f003 f8de 	bl	80045a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013f2:	48ab      	ldr	r0, [pc, #684]	@ (80016a0 <main+0x348>)
 80013f4:	f003 f8d8 	bl	80045a8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013fe:	48a9      	ldr	r0, [pc, #676]	@ (80016a4 <main+0x34c>)
 8001400:	f003 f8d2 	bl	80045a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800140a:	48a6      	ldr	r0, [pc, #664]	@ (80016a4 <main+0x34c>)
 800140c:	f003 f8cc 	bl	80045a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001416:	48a3      	ldr	r0, [pc, #652]	@ (80016a4 <main+0x34c>)
 8001418:	f003 f8c6 	bl	80045a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	2180      	movs	r1, #128	@ 0x80
 8001420:	48a0      	ldr	r0, [pc, #640]	@ (80016a4 <main+0x34c>)
 8001422:	f003 f8c1 	bl	80045a8 <HAL_GPIO_WritePin>

  servo_reset_all();
 8001426:	f001 ff79 	bl	800331c <servo_reset_all>
  HAL_Delay(1000);
 800142a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800142e:	f002 fe33 	bl	8004098 <HAL_Delay>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	2180      	movs	r1, #128	@ 0x80
 8001436:	489b      	ldr	r0, [pc, #620]	@ (80016a4 <main+0x34c>)
 8001438:	f003 f8b6 	bl	80045a8 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1);
 800143c:	2001      	movs	r0, #1
 800143e:	f002 fe2b 	bl	8004098 <HAL_Delay>
#if (TEST == 0)
    HAL_UART_Receive(&huart1, controller_buffer, sizeof(controller_buffer), 0xFFFF);
 8001442:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001446:	2229      	movs	r2, #41	@ 0x29
 8001448:	4997      	ldr	r1, [pc, #604]	@ (80016a8 <main+0x350>)
 800144a:	4898      	ldr	r0, [pc, #608]	@ (80016ac <main+0x354>)
 800144c:	f005 fcc0 	bl	8006dd0 <HAL_UART_Receive>
    parse_controller_data(controller_buffer, &controller_state);
 8001450:	4997      	ldr	r1, [pc, #604]	@ (80016b0 <main+0x358>)
 8001452:	4895      	ldr	r0, [pc, #596]	@ (80016a8 <main+0x350>)
 8001454:	f7ff fdb8 	bl	8000fc8 <parse_controller_data>
    if (controller_state.options_button) {  // turn on/off the robot
 8001458:	4b95      	ldr	r3, [pc, #596]	@ (80016b0 <main+0x358>)
 800145a:	7e1b      	ldrb	r3, [r3, #24]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d019      	beq.n	8001494 <main+0x13c>
      turn_on = !turn_on;
 8001460:	4b94      	ldr	r3, [pc, #592]	@ (80016b4 <main+0x35c>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	bf14      	ite	ne
 8001468:	2301      	movne	r3, #1
 800146a:	2300      	moveq	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	f083 0301 	eor.w	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b8e      	ldr	r3, [pc, #568]	@ (80016b4 <main+0x35c>)
 800147c:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, turn_on ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800147e:	4b8d      	ldr	r3, [pc, #564]	@ (80016b4 <main+0x35c>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	f083 0301 	eor.w	r3, r3, #1
 8001486:	b2db      	uxtb	r3, r3
 8001488:	461a      	mov	r2, r3
 800148a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800148e:	4885      	ldr	r0, [pc, #532]	@ (80016a4 <main+0x34c>)
 8001490:	f003 f88a 	bl	80045a8 <HAL_GPIO_WritePin>
    }

    if (turn_on) {
 8001494:	4b87      	ldr	r3, [pc, #540]	@ (80016b4 <main+0x35c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0cf      	beq.n	800143c <main+0xe4>
      float rotation_vel = (controller_state.l2_pressure / 1024.0 + controller_state.r2_pressure / -1024.0) * 100.0;
 800149c:	4b84      	ldr	r3, [pc, #528]	@ (80016b0 <main+0x358>)
 800149e:	8a5b      	ldrh	r3, [r3, #18]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff f867 	bl	8000574 <__aeabi_i2d>
 80014a6:	f04f 0200 	mov.w	r2, #0
 80014aa:	4b83      	ldr	r3, [pc, #524]	@ (80016b8 <main+0x360>)
 80014ac:	f7ff f9f6 	bl	800089c <__aeabi_ddiv>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4614      	mov	r4, r2
 80014b6:	461d      	mov	r5, r3
 80014b8:	4b7d      	ldr	r3, [pc, #500]	@ (80016b0 <main+0x358>)
 80014ba:	8a9b      	ldrh	r3, [r3, #20]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff f859 	bl	8000574 <__aeabi_i2d>
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	4b7d      	ldr	r3, [pc, #500]	@ (80016bc <main+0x364>)
 80014c8:	f7ff f9e8 	bl	800089c <__aeabi_ddiv>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4620      	mov	r0, r4
 80014d2:	4629      	mov	r1, r5
 80014d4:	f7fe ff02 	bl	80002dc <__adddf3>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b76      	ldr	r3, [pc, #472]	@ (80016c0 <main+0x368>)
 80014e6:	f7ff f8af 	bl	8000648 <__aeabi_dmul>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	f7ff fba1 	bl	8000c38 <__aeabi_d2f>
 80014f6:	4603      	mov	r3, r0
 80014f8:	65fb      	str	r3, [r7, #92]	@ 0x5c

      if (controller_state.ps_button) {  // auto, line following
 80014fa:	4b6d      	ldr	r3, [pc, #436]	@ (80016b0 <main+0x358>)
 80014fc:	7d9b      	ldrb	r3, [r3, #22]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f040 8103 	bne.w	800170a <main+0x3b2>
      //   else if (controller_state.r1)
      //     target_vel.z_vel = ROBOT_MAX_Z_VELOCITY * -0.5;
      //   movement_control(target_vel);
      // }

      if (controller_state.r1) {
 8001504:	4b6a      	ldr	r3, [pc, #424]	@ (80016b0 <main+0x358>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d016      	beq.n	800153a <main+0x1e2>
        BaseVelocity target_vel = {0, 0, ROBOT_MAX_Z_VELOCITY * 0.35};
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	653b      	str	r3, [r7, #80]	@ 0x50
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	657b      	str	r3, [r7, #84]	@ 0x54
 8001518:	4b6a      	ldr	r3, [pc, #424]	@ (80016c4 <main+0x36c>)
 800151a:	65bb      	str	r3, [r7, #88]	@ 0x58
        movement_control(target_vel);
 800151c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001520:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001524:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001528:	eeb0 0a66 	vmov.f32	s0, s13
 800152c:	eef0 0a47 	vmov.f32	s1, s14
 8001530:	eeb0 1a67 	vmov.f32	s2, s15
 8001534:	f001 fc64 	bl	8002e00 <movement_control>
 8001538:	e090      	b.n	800165c <main+0x304>
      } else if (controller_state.l1) {
 800153a:	4b5d      	ldr	r3, [pc, #372]	@ (80016b0 <main+0x358>)
 800153c:	78db      	ldrb	r3, [r3, #3]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d016      	beq.n	8001570 <main+0x218>
        BaseVelocity target_vel = {0, 0, ROBOT_MAX_Z_VELOCITY * -0.35};
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	647b      	str	r3, [r7, #68]	@ 0x44
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800154e:	4b5e      	ldr	r3, [pc, #376]	@ (80016c8 <main+0x370>)
 8001550:	64fb      	str	r3, [r7, #76]	@ 0x4c
        movement_control(target_vel);
 8001552:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001556:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800155a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800155e:	eeb0 0a66 	vmov.f32	s0, s13
 8001562:	eef0 0a47 	vmov.f32	s1, s14
 8001566:	eeb0 1a67 	vmov.f32	s2, s15
 800156a:	f001 fc49 	bl	8002e00 <movement_control>
 800156e:	e075      	b.n	800165c <main+0x304>
      } else if (controller_state.up) {
 8001570:	4b4f      	ldr	r3, [pc, #316]	@ (80016b0 <main+0x358>)
 8001572:	7a9b      	ldrb	r3, [r3, #10]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d016      	beq.n	80015a6 <main+0x24e>
        BaseVelocity target_vel = {0,
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800157e:	4b53      	ldr	r3, [pc, #332]	@ (80016cc <main+0x374>)
 8001580:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	643b      	str	r3, [r7, #64]	@ 0x40
                                   ROBOT_MAX_Y_VELOCITY * 0.5,
                                   0};
        movement_control(target_vel);
 8001588:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800158c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001590:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001594:	eeb0 0a66 	vmov.f32	s0, s13
 8001598:	eef0 0a47 	vmov.f32	s1, s14
 800159c:	eeb0 1a67 	vmov.f32	s2, s15
 80015a0:	f001 fc2e 	bl	8002e00 <movement_control>
 80015a4:	e05a      	b.n	800165c <main+0x304>
      } else if (controller_state.down) {
 80015a6:	4b42      	ldr	r3, [pc, #264]	@ (80016b0 <main+0x358>)
 80015a8:	7adb      	ldrb	r3, [r3, #11]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d016      	beq.n	80015dc <main+0x284>
        BaseVelocity target_vel = {0,
 80015ae:	f04f 0300 	mov.w	r3, #0
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b4:	4b46      	ldr	r3, [pc, #280]	@ (80016d0 <main+0x378>)
 80015b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	637b      	str	r3, [r7, #52]	@ 0x34
                                   ROBOT_MAX_Y_VELOCITY * -0.5,
                                   0};
        movement_control(target_vel);
 80015be:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80015c2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80015c6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80015ca:	eeb0 0a66 	vmov.f32	s0, s13
 80015ce:	eef0 0a47 	vmov.f32	s1, s14
 80015d2:	eeb0 1a67 	vmov.f32	s2, s15
 80015d6:	f001 fc13 	bl	8002e00 <movement_control>
 80015da:	e03f      	b.n	800165c <main+0x304>
      } else if (controller_state.left) {
 80015dc:	4b34      	ldr	r3, [pc, #208]	@ (80016b0 <main+0x358>)
 80015de:	7b1b      	ldrb	r3, [r3, #12]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d016      	beq.n	8001612 <main+0x2ba>
        BaseVelocity target_vel = {ROBOT_MAX_X_VELOCITY * -0.5,
 80015e4:	4b3a      	ldr	r3, [pc, #232]	@ (80016d0 <main+0x378>)
 80015e6:	623b      	str	r3, [r7, #32]
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	62bb      	str	r3, [r7, #40]	@ 0x28
                                   0,
                                   0};
        movement_control(target_vel);
 80015f4:	edd7 6a08 	vldr	s13, [r7, #32]
 80015f8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015fc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001600:	eeb0 0a66 	vmov.f32	s0, s13
 8001604:	eef0 0a47 	vmov.f32	s1, s14
 8001608:	eeb0 1a67 	vmov.f32	s2, s15
 800160c:	f001 fbf8 	bl	8002e00 <movement_control>
 8001610:	e024      	b.n	800165c <main+0x304>
      } else if (controller_state.right) {
 8001612:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <main+0x358>)
 8001614:	7b5b      	ldrb	r3, [r3, #13]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d016      	beq.n	8001648 <main+0x2f0>
        BaseVelocity target_vel = {ROBOT_MAX_X_VELOCITY * 0.5,
 800161a:	4b2c      	ldr	r3, [pc, #176]	@ (80016cc <main+0x374>)
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
                                   0,
                                   0};
        movement_control(target_vel);
 800162a:	edd7 6a05 	vldr	s13, [r7, #20]
 800162e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001632:	edd7 7a07 	vldr	s15, [r7, #28]
 8001636:	eeb0 0a66 	vmov.f32	s0, s13
 800163a:	eef0 0a47 	vmov.f32	s1, s14
 800163e:	eeb0 1a67 	vmov.f32	s2, s15
 8001642:	f001 fbdd 	bl	8002e00 <movement_control>
 8001646:	e009      	b.n	800165c <main+0x304>
      } else {
        WheelPWM target_pwm = {0, 0, 0, 0};
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
        wheels_control(target_pwm);
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001658:	f000 fd42 	bl	80020e0 <wheels_control>
      }

      if (controller_state.triangle) {
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <main+0x358>)
 800165e:	7a1b      	ldrb	r3, [r3, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d008      	beq.n	8001676 <main+0x31e>
        catch_move_down();
 8001664:	f000 f8a8 	bl	80017b8 <catch_move_down>
        HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001668:	2200      	movs	r2, #0
 800166a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166e:	480d      	ldr	r0, [pc, #52]	@ (80016a4 <main+0x34c>)
 8001670:	f002 ff9a 	bl	80045a8 <HAL_GPIO_WritePin>
 8001674:	e03a      	b.n	80016ec <main+0x394>
      } else if (controller_state.cross)
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <main+0x358>)
 8001678:	799b      	ldrb	r3, [r3, #6]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d02a      	beq.n	80016d4 <main+0x37c>
        catch_move_up();
 800167e:	f000 f8c3 	bl	8001808 <catch_move_up>
 8001682:	e033      	b.n	80016ec <main+0x394>
 8001684:	200001a0 	.word	0x200001a0
 8001688:	20000154 	.word	0x20000154
 800168c:	20000108 	.word	0x20000108
 8001690:	200001ec 	.word	0x200001ec
 8001694:	20000238 	.word	0x20000238
 8001698:	20000284 	.word	0x20000284
 800169c:	48000800 	.word	0x48000800
 80016a0:	48000c00 	.word	0x48000c00
 80016a4:	48001000 	.word	0x48001000
 80016a8:	200000bc 	.word	0x200000bc
 80016ac:	20000364 	.word	0x20000364
 80016b0:	200000e8 	.word	0x200000e8
 80016b4:	20000103 	.word	0x20000103
 80016b8:	40900000 	.word	0x40900000
 80016bc:	c0900000 	.word	0xc0900000
 80016c0:	40590000 	.word	0x40590000
 80016c4:	3ff5d14e 	.word	0x3ff5d14e
 80016c8:	bff5d14e 	.word	0xbff5d14e
 80016cc:	401942c4 	.word	0x401942c4
 80016d0:	c01942c4 	.word	0xc01942c4
      else if (controller_state.share_button) {
 80016d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <main+0x3b8>)
 80016d6:	7ddb      	ldrb	r3, [r3, #23]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d007      	beq.n	80016ec <main+0x394>
        catch_reset();
 80016dc:	f000 f8bc 	bl	8001858 <catch_reset>
        HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 80016e0:	2201      	movs	r2, #1
 80016e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016e6:	480b      	ldr	r0, [pc, #44]	@ (8001714 <main+0x3bc>)
 80016e8:	f002 ff5e 	bl	80045a8 <HAL_GPIO_WritePin>
      }

      if (controller_state.circle)
 80016ec:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <main+0x3b8>)
 80016ee:	79db      	ldrb	r3, [r3, #7]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <main+0x3a2>
        container_move_down();
 80016f4:	f000 f8bc 	bl	8001870 <container_move_down>
 80016f8:	e6a0      	b.n	800143c <main+0xe4>
      else if (controller_state.square)
 80016fa:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <main+0x3b8>)
 80016fc:	7a5b      	ldrb	r3, [r3, #9]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f43f ae9c 	beq.w	800143c <main+0xe4>
        container_reset();
 8001704:	f000 f8e2 	bl	80018cc <container_reset>
 8001708:	e698      	b.n	800143c <main+0xe4>
        continue;
 800170a:	bf00      	nop
    HAL_Delay(1);
 800170c:	e696      	b.n	800143c <main+0xe4>
 800170e:	bf00      	nop
 8001710:	200000e8 	.word	0x200000e8
 8001714:	48001000 	.word	0x48001000

08001718 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	@ 0x50
 800171c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0318 	add.w	r3, r7, #24
 8001722:	2238      	movs	r2, #56	@ 0x38
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f006 fc4e 	bl	8007fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800173a:	2000      	movs	r0, #0
 800173c:	f002 ff4c 	bl	80045d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001740:	2301      	movs	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001744:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001748:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800174a:	2302      	movs	r3, #2
 800174c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800174e:	2303      	movs	r3, #3
 8001750:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001752:	2302      	movs	r3, #2
 8001754:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001756:	2355      	movs	r3, #85	@ 0x55
 8001758:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800175a:	2302      	movs	r3, #2
 800175c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800175e:	2302      	movs	r3, #2
 8001760:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001762:	2302      	movs	r3, #2
 8001764:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001766:	f107 0318 	add.w	r3, r7, #24
 800176a:	4618      	mov	r0, r3
 800176c:	f002 ffe8 	bl	8004740 <HAL_RCC_OscConfig>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <SystemClock_Config+0x62>
    Error_Handler();
 8001776:	f000 f818 	bl	80017aa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800177a:	230f      	movs	r3, #15
 800177c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800177e:	2303      	movs	r3, #3
 8001780:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	2104      	movs	r1, #4
 8001792:	4618      	mov	r0, r3
 8001794:	f003 fae6 	bl	8004d64 <HAL_RCC_ClockConfig>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <SystemClock_Config+0x8a>
    Error_Handler();
 800179e:	f000 f804 	bl	80017aa <Error_Handler>
  }
}
 80017a2:	bf00      	nop
 80017a4:	3750      	adds	r7, #80	@ 0x50
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ae:	b672      	cpsid	i
}
 80017b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80017b2:	bf00      	nop
 80017b4:	e7fd      	b.n	80017b2 <Error_Handler+0x8>
	...

080017b8 <catch_move_down>:
#include "mech.h"

Direction_Encoder direction_encoder = FRONT_BACK;

void catch_move_down(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  servo_move(&(servos[4]), SERVO_ID5_MAX_POS, SHORTEST_TIME_ROTATE(5, 90));
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <catch_move_down+0x44>)
 80017be:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80017c2:	3b5a      	subs	r3, #90	@ 0x5a
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bfb8      	it	lt
 80017c8:	425b      	neglt	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7fe fed2 	bl	8000574 <__aeabi_i2d>
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <catch_move_down+0x48>)
 80017d6:	f7fe ff37 	bl	8000648 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff fa09 	bl	8000bf8 <__aeabi_d2uiz>
 80017e6:	4603      	mov	r3, r0
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	461a      	mov	r2, r3
 80017ec:	f240 317a 	movw	r1, #890	@ 0x37a
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <catch_move_down+0x4c>)
 80017f2:	f001 fbb1 	bl	8002f58 <servo_move>
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000000 	.word	0x20000000
 8001800:	40080000 	.word	0x40080000
 8001804:	20000018 	.word	0x20000018

08001808 <catch_move_up>:

void catch_move_up(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  servo_move(&(servos[4]), SERVO_ID5_MIN_POS, SHORTEST_TIME_ROTATE(5, 100));
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <catch_move_up+0x44>)
 800180e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001812:	3b64      	subs	r3, #100	@ 0x64
 8001814:	2b00      	cmp	r3, #0
 8001816:	bfb8      	it	lt
 8001818:	425b      	neglt	r3, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe feaa 	bl	8000574 <__aeabi_i2d>
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <catch_move_up+0x48>)
 8001826:	f7fe ff0f 	bl	8000648 <__aeabi_dmul>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4610      	mov	r0, r2
 8001830:	4619      	mov	r1, r3
 8001832:	f7ff f9e1 	bl	8000bf8 <__aeabi_d2uiz>
 8001836:	4603      	mov	r3, r0
 8001838:	b29b      	uxth	r3, r3
 800183a:	461a      	mov	r2, r3
 800183c:	f240 119f 	movw	r1, #415	@ 0x19f
 8001840:	4804      	ldr	r0, [pc, #16]	@ (8001854 <catch_move_up+0x4c>)
 8001842:	f001 fb89 	bl	8002f58 <servo_move>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000000 	.word	0x20000000
 8001850:	40080000 	.word	0x40080000
 8001854:	20000018 	.word	0x20000018

08001858 <catch_reset>:

void catch_reset(void) {
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  servo_move(&(servos[4]), INITIAL_POS, 180);
 800185c:	22b4      	movs	r2, #180	@ 0xb4
 800185e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001862:	4802      	ldr	r0, [pc, #8]	@ (800186c <catch_reset+0x14>)
 8001864:	f001 fb78 	bl	8002f58 <servo_move>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000018 	.word	0x20000018

08001870 <container_move_down>:

void container_move_down(void) {
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  if (servos[4].current_pos != SERVO_ID5_MIN_POS)
 8001874:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <container_move_down+0x50>)
 8001876:	8b5b      	ldrh	r3, [r3, #26]
 8001878:	f240 129f 	movw	r2, #415	@ 0x19f
 800187c:	4293      	cmp	r3, r2
 800187e:	d01c      	beq.n	80018ba <container_move_down+0x4a>
    servo_move(&(servos[5]), SERVO_ID6_MIN_POS, SHORTEST_TIME_ROTATE(6, 30));
 8001880:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <container_move_down+0x50>)
 8001882:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001886:	3b1e      	subs	r3, #30
 8001888:	2b00      	cmp	r3, #0
 800188a:	bfb8      	it	lt
 800188c:	425b      	neglt	r3, r3
 800188e:	4618      	mov	r0, r3
 8001890:	f7fe fe70 	bl	8000574 <__aeabi_i2d>
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <container_move_down+0x54>)
 800189a:	f7fe fed5 	bl	8000648 <__aeabi_dmul>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4610      	mov	r0, r2
 80018a4:	4619      	mov	r1, r3
 80018a6:	f7ff f9a7 	bl	8000bf8 <__aeabi_d2uiz>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	461a      	mov	r2, r3
 80018b0:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 80018b4:	4804      	ldr	r0, [pc, #16]	@ (80018c8 <container_move_down+0x58>)
 80018b6:	f001 fb4f 	bl	8002f58 <servo_move>
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000000 	.word	0x20000000
 80018c4:	40080000 	.word	0x40080000
 80018c8:	2000001e 	.word	0x2000001e

080018cc <container_reset>:

void container_reset(void) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  if (servos[4].current_pos != SERVO_ID5_MIN_POS)
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <container_reset+0x50>)
 80018d2:	8b5b      	ldrh	r3, [r3, #26]
 80018d4:	f240 129f 	movw	r2, #415	@ 0x19f
 80018d8:	4293      	cmp	r3, r2
 80018da:	d01c      	beq.n	8001916 <container_reset+0x4a>
    servo_move(&(servos[5]), INITIAL_POS, SHORTEST_TIME_ROTATE(6, 30));
 80018dc:	4b0f      	ldr	r3, [pc, #60]	@ (800191c <container_reset+0x50>)
 80018de:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80018e2:	3b1e      	subs	r3, #30
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	bfb8      	it	lt
 80018e8:	425b      	neglt	r3, r3
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fe42 	bl	8000574 <__aeabi_i2d>
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <container_reset+0x54>)
 80018f6:	f7fe fea7 	bl	8000648 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	f7ff f979 	bl	8000bf8 <__aeabi_d2uiz>
 8001906:	4603      	mov	r3, r0
 8001908:	b29b      	uxth	r3, r3
 800190a:	461a      	mov	r2, r3
 800190c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <container_reset+0x58>)
 8001912:	f001 fb21 	bl	8002f58 <servo_move>
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000000 	.word	0x20000000
 8001920:	40080000 	.word	0x40080000
 8001924:	2000001e 	.word	0x2000001e

08001928 <base2wheel>:
#include "movement.h"

WheelVelocity base2wheel(BaseVelocity base_vel) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b094      	sub	sp, #80	@ 0x50
 800192c:	af00      	add	r7, sp, #0
 800192e:	eef0 6a40 	vmov.f32	s13, s0
 8001932:	eeb0 7a60 	vmov.f32	s14, s1
 8001936:	eef0 7a41 	vmov.f32	s15, s2
 800193a:	edc7 6a05 	vstr	s13, [r7, #20]
 800193e:	ed87 7a06 	vstr	s14, [r7, #24]
 8001942:	edc7 7a07 	vstr	s15, [r7, #28]
  float front_left = 0, front_right = 0, rear_left = 0, rear_right = 0;
 8001946:	f04f 0300 	mov.w	r3, #0
 800194a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	647b      	str	r3, [r7, #68]	@ 0x44
 8001958:	f04f 0300 	mov.w	r3, #0
 800195c:	643b      	str	r3, [r7, #64]	@ 0x40
  if (base_vel.z_vel == 0) {
 800195e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001962:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	f040 809d 	bne.w	8001aa8 <base2wheel+0x180>
    front_left = sqrt(base_vel.x_vel * base_vel.x_vel + base_vel.y_vel * base_vel.y_vel) / RADIUS_WHEEL;
 800196e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001972:	edd7 7a05 	vldr	s15, [r7, #20]
 8001976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800197a:	edd7 6a06 	vldr	s13, [r7, #24]
 800197e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001982:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198a:	ee17 0a90 	vmov	r0, s15
 800198e:	f7fe fe03 	bl	8000598 <__aeabi_f2d>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	ec43 2b10 	vmov	d0, r2, r3
 800199a:	f007 fb67 	bl	800906c <sqrt>
 800199e:	ec51 0b10 	vmov	r0, r1, d0
 80019a2:	a38b      	add	r3, pc, #556	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe ff78 	bl	800089c <__aeabi_ddiv>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	f7ff f940 	bl	8000c38 <__aeabi_d2f>
 80019b8:	4603      	mov	r3, r0
 80019ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
    front_right = sqrt(base_vel.x_vel * base_vel.x_vel + base_vel.y_vel * base_vel.y_vel) / RADIUS_WHEEL;
 80019bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80019c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c8:	edd7 6a06 	vldr	s13, [r7, #24]
 80019cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80019d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d8:	ee17 0a90 	vmov	r0, s15
 80019dc:	f7fe fddc 	bl	8000598 <__aeabi_f2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	ec43 2b10 	vmov	d0, r2, r3
 80019e8:	f007 fb40 	bl	800906c <sqrt>
 80019ec:	ec51 0b10 	vmov	r0, r1, d0
 80019f0:	a377      	add	r3, pc, #476	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 80019f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f6:	f7fe ff51 	bl	800089c <__aeabi_ddiv>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4610      	mov	r0, r2
 8001a00:	4619      	mov	r1, r3
 8001a02:	f7ff f919 	bl	8000c38 <__aeabi_d2f>
 8001a06:	4603      	mov	r3, r0
 8001a08:	64bb      	str	r3, [r7, #72]	@ 0x48
    rear_left = sqrt(base_vel.x_vel * base_vel.x_vel + base_vel.y_vel * base_vel.y_vel) / RADIUS_WHEEL;
 8001a0a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a16:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a26:	ee17 0a90 	vmov	r0, s15
 8001a2a:	f7fe fdb5 	bl	8000598 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	ec43 2b10 	vmov	d0, r2, r3
 8001a36:	f007 fb19 	bl	800906c <sqrt>
 8001a3a:	ec51 0b10 	vmov	r0, r1, d0
 8001a3e:	a364      	add	r3, pc, #400	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe ff2a 	bl	800089c <__aeabi_ddiv>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7ff f8f2 	bl	8000c38 <__aeabi_d2f>
 8001a54:	4603      	mov	r3, r0
 8001a56:	647b      	str	r3, [r7, #68]	@ 0x44
    rear_right = sqrt(base_vel.x_vel * base_vel.x_vel + base_vel.y_vel * base_vel.y_vel) / RADIUS_WHEEL;
 8001a58:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a64:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a68:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	ee17 0a90 	vmov	r0, s15
 8001a78:	f7fe fd8e 	bl	8000598 <__aeabi_f2d>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	ec43 2b10 	vmov	d0, r2, r3
 8001a84:	f007 faf2 	bl	800906c <sqrt>
 8001a88:	ec51 0b10 	vmov	r0, r1, d0
 8001a8c:	a350      	add	r3, pc, #320	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a92:	f7fe ff03 	bl	800089c <__aeabi_ddiv>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f7ff f8cb 	bl	8000c38 <__aeabi_d2f>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8001aa6:	e04d      	b.n	8001b44 <base2wheel+0x21c>
  } else {
    front_left = base_vel.z_vel / RADIUS_WHEEL;
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fd74 	bl	8000598 <__aeabi_f2d>
 8001ab0:	a347      	add	r3, pc, #284	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab6:	f7fe fef1 	bl	800089c <__aeabi_ddiv>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f7ff f8b9 	bl	8000c38 <__aeabi_d2f>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    front_right = -base_vel.z_vel / RADIUS_WHEEL;
 8001aca:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ace:	eef1 7a67 	vneg.f32	s15, s15
 8001ad2:	ee17 3a90 	vmov	r3, s15
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd5e 	bl	8000598 <__aeabi_f2d>
 8001adc:	a33c      	add	r3, pc, #240	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae2:	f7fe fedb 	bl	800089c <__aeabi_ddiv>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	f7ff f8a3 	bl	8000c38 <__aeabi_d2f>
 8001af2:	4603      	mov	r3, r0
 8001af4:	64bb      	str	r3, [r7, #72]	@ 0x48
    rear_left = base_vel.z_vel / RADIUS_WHEEL;
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd4d 	bl	8000598 <__aeabi_f2d>
 8001afe:	a334      	add	r3, pc, #208	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b04:	f7fe feca 	bl	800089c <__aeabi_ddiv>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	4619      	mov	r1, r3
 8001b10:	f7ff f892 	bl	8000c38 <__aeabi_d2f>
 8001b14:	4603      	mov	r3, r0
 8001b16:	647b      	str	r3, [r7, #68]	@ 0x44
    rear_right = -base_vel.z_vel / RADIUS_WHEEL;
 8001b18:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b1c:	eef1 7a67 	vneg.f32	s15, s15
 8001b20:	ee17 3a90 	vmov	r3, s15
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd37 	bl	8000598 <__aeabi_f2d>
 8001b2a:	a329      	add	r3, pc, #164	@ (adr r3, 8001bd0 <base2wheel+0x2a8>)
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	f7fe feb4 	bl	800089c <__aeabi_ddiv>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f7ff f87c 	bl	8000c38 <__aeabi_d2f>
 8001b40:	4603      	mov	r3, r0
 8001b42:	643b      	str	r3, [r7, #64]	@ 0x40
  }
  if (base_vel.x_vel < 0 || base_vel.y_vel < 0) {
 8001b44:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b50:	d406      	bmi.n	8001b60 <base2wheel+0x238>
 8001b52:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5e:	d517      	bpl.n	8001b90 <base2wheel+0x268>
    front_left = -front_left;
 8001b60:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001b64:	eef1 7a67 	vneg.f32	s15, s15
 8001b68:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    front_right = -front_right;
 8001b6c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001b70:	eef1 7a67 	vneg.f32	s15, s15
 8001b74:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    rear_left = -rear_left;
 8001b78:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001b7c:	eef1 7a67 	vneg.f32	s15, s15
 8001b80:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    rear_right = -rear_right;
 8001b84:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001b88:	eef1 7a67 	vneg.f32	s15, s15
 8001b8c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
  }
  return (WheelVelocity){front_left, front_right, rear_left, rear_right};
 8001b90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ba0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ba2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001ba4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ba8:	ee06 0a10 	vmov	s12, r0
 8001bac:	ee06 1a90 	vmov	s13, r1
 8001bb0:	ee07 2a10 	vmov	s14, r2
 8001bb4:	ee07 3a90 	vmov	s15, r3
}
 8001bb8:	eeb0 0a46 	vmov.f32	s0, s12
 8001bbc:	eef0 0a66 	vmov.f32	s1, s13
 8001bc0:	eeb0 1a47 	vmov.f32	s2, s14
 8001bc4:	eef0 1a67 	vmov.f32	s3, s15
 8001bc8:	3750      	adds	r7, #80	@ 0x50
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	020c49ba 	.word	0x020c49ba
 8001bd4:	3f96872b 	.word	0x3f96872b

08001bd8 <wheel2pwm>:
  // float y_vel = (-wheel_vel.front_left + wheel_vel.front_right + wheel_vel.rear_left - wheel_vel.rear_right) * RADIUS_WHEEL / 4.0;
  // float z_vel = (-wheel_vel.front_left + wheel_vel.front_right - wheel_vel.rear_left + wheel_vel.rear_right) * RADIUS_WHEEL / (4.0 * (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y));
  // return (BaseVelocity){x_vel, y_vel, z_vel};
}

WheelPWM wheel2pwm(WheelVelocity wheel_vel) {
 8001bd8:	b5b0      	push	{r4, r5, r7, lr}
 8001bda:	b08e      	sub	sp, #56	@ 0x38
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6178      	str	r0, [r7, #20]
 8001be0:	eeb0 6a40 	vmov.f32	s12, s0
 8001be4:	eef0 6a60 	vmov.f32	s13, s1
 8001be8:	eeb0 7a41 	vmov.f32	s14, s2
 8001bec:	eef0 7a61 	vmov.f32	s15, s3
 8001bf0:	ed87 6a01 	vstr	s12, [r7, #4]
 8001bf4:	edc7 6a02 	vstr	s13, [r7, #8]
 8001bf8:	ed87 7a03 	vstr	s14, [r7, #12]
 8001bfc:	edc7 7a04 	vstr	s15, [r7, #16]
  int front_left = (int)(wheel_vel.front_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FL_MOTOR_ARR / 100.0);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fcc8 	bl	8000598 <__aeabi_f2d>
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	4b92      	ldr	r3, [pc, #584]	@ (8001e58 <wheel2pwm+0x280>)
 8001c0e:	f7fe fd1b 	bl	8000648 <__aeabi_dmul>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	a38b      	add	r3, pc, #556	@ (adr r3, 8001e48 <wheel2pwm+0x270>)
 8001c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c20:	f7fe fe3c 	bl	800089c <__aeabi_ddiv>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	a388      	add	r3, pc, #544	@ (adr r3, 8001e50 <wheel2pwm+0x278>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fe33 	bl	800089c <__aeabi_ddiv>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4b86      	ldr	r3, [pc, #536]	@ (8001e5c <wheel2pwm+0x284>)
 8001c44:	f7fe fd00 	bl	8000648 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	461d      	mov	r5, r3
 8001c50:	4b83      	ldr	r3, [pc, #524]	@ (8001e60 <wheel2pwm+0x288>)
 8001c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fc7d 	bl	8000554 <__aeabi_ui2d>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4620      	mov	r0, r4
 8001c60:	4629      	mov	r1, r5
 8001c62:	f7fe fcf1 	bl	8000648 <__aeabi_dmul>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	4b7a      	ldr	r3, [pc, #488]	@ (8001e5c <wheel2pwm+0x284>)
 8001c74:	f7fe fe12 	bl	800089c <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f7fe ff92 	bl	8000ba8 <__aeabi_d2iz>
 8001c84:	4603      	mov	r3, r0
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
  int front_right = (int)(wheel_vel.front_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FR_MOTOR_ARR / 100.0);
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc84 	bl	8000598 <__aeabi_f2d>
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	4b70      	ldr	r3, [pc, #448]	@ (8001e58 <wheel2pwm+0x280>)
 8001c96:	f7fe fcd7 	bl	8000648 <__aeabi_dmul>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	a369      	add	r3, pc, #420	@ (adr r3, 8001e48 <wheel2pwm+0x270>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fdf8 	bl	800089c <__aeabi_ddiv>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	a366      	add	r3, pc, #408	@ (adr r3, 8001e50 <wheel2pwm+0x278>)
 8001cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cba:	f7fe fdef 	bl	800089c <__aeabi_ddiv>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	4b64      	ldr	r3, [pc, #400]	@ (8001e5c <wheel2pwm+0x284>)
 8001ccc:	f7fe fcbc 	bl	8000648 <__aeabi_dmul>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4614      	mov	r4, r2
 8001cd6:	461d      	mov	r5, r3
 8001cd8:	4b61      	ldr	r3, [pc, #388]	@ (8001e60 <wheel2pwm+0x288>)
 8001cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fc39 	bl	8000554 <__aeabi_ui2d>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4620      	mov	r0, r4
 8001ce8:	4629      	mov	r1, r5
 8001cea:	f7fe fcad 	bl	8000648 <__aeabi_dmul>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	4b58      	ldr	r3, [pc, #352]	@ (8001e5c <wheel2pwm+0x284>)
 8001cfc:	f7fe fdce 	bl	800089c <__aeabi_ddiv>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4610      	mov	r0, r2
 8001d06:	4619      	mov	r1, r3
 8001d08:	f7fe ff4e 	bl	8000ba8 <__aeabi_d2iz>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  int rear_left = (int)(wheel_vel.rear_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RL_MOTOR_ARR / 100.0);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fc40 	bl	8000598 <__aeabi_f2d>
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	4b4e      	ldr	r3, [pc, #312]	@ (8001e58 <wheel2pwm+0x280>)
 8001d1e:	f7fe fc93 	bl	8000648 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	a347      	add	r3, pc, #284	@ (adr r3, 8001e48 <wheel2pwm+0x270>)
 8001d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d30:	f7fe fdb4 	bl	800089c <__aeabi_ddiv>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	a344      	add	r3, pc, #272	@ (adr r3, 8001e50 <wheel2pwm+0x278>)
 8001d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d42:	f7fe fdab 	bl	800089c <__aeabi_ddiv>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	4b42      	ldr	r3, [pc, #264]	@ (8001e5c <wheel2pwm+0x284>)
 8001d54:	f7fe fc78 	bl	8000648 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4614      	mov	r4, r2
 8001d5e:	461d      	mov	r5, r3
 8001d60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fbf4 	bl	8000554 <__aeabi_ui2d>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4620      	mov	r0, r4
 8001d72:	4629      	mov	r1, r5
 8001d74:	f7fe fc68 	bl	8000648 <__aeabi_dmul>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	4b35      	ldr	r3, [pc, #212]	@ (8001e5c <wheel2pwm+0x284>)
 8001d86:	f7fe fd89 	bl	800089c <__aeabi_ddiv>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4610      	mov	r0, r2
 8001d90:	4619      	mov	r1, r3
 8001d92:	f7fe ff09 	bl	8000ba8 <__aeabi_d2iz>
 8001d96:	4603      	mov	r3, r0
 8001d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int rear_right = (int)(wheel_vel.rear_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RR_MOTOR_ARR / 100.0);
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fbfb 	bl	8000598 <__aeabi_f2d>
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e58 <wheel2pwm+0x280>)
 8001da8:	f7fe fc4e 	bl	8000648 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	a324      	add	r3, pc, #144	@ (adr r3, 8001e48 <wheel2pwm+0x270>)
 8001db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dba:	f7fe fd6f 	bl	800089c <__aeabi_ddiv>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	a322      	add	r3, pc, #136	@ (adr r3, 8001e50 <wheel2pwm+0x278>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe fd66 	bl	800089c <__aeabi_ddiv>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e5c <wheel2pwm+0x284>)
 8001dde:	f7fe fc33 	bl	8000648 <__aeabi_dmul>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4614      	mov	r4, r2
 8001de8:	461d      	mov	r5, r3
 8001dea:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <wheel2pwm+0x288>)
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fbb0 	bl	8000554 <__aeabi_ui2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4620      	mov	r0, r4
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	f7fe fc24 	bl	8000648 <__aeabi_dmul>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	f04f 0200 	mov.w	r2, #0
 8001e0c:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <wheel2pwm+0x284>)
 8001e0e:	f7fe fd45 	bl	800089c <__aeabi_ddiv>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7fe fec5 	bl	8000ba8 <__aeabi_d2iz>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	62bb      	str	r3, [r7, #40]	@ 0x28
  return (WheelPWM){front_left, front_right, rear_left, rear_right};
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e38:	60da      	str	r2, [r3, #12]
}
 8001e3a:	6978      	ldr	r0, [r7, #20]
 8001e3c:	3738      	adds	r7, #56	@ 0x38
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bdb0      	pop	{r4, r5, r7, pc}
 8001e42:	bf00      	nop
 8001e44:	f3af 8000 	nop.w
 8001e48:	54442d18 	.word	0x54442d18
 8001e4c:	401921fb 	.word	0x401921fb
 8001e50:	980a206e 	.word	0x980a206e
 8001e54:	40a733a9 	.word	0x40a733a9
 8001e58:	404e0000 	.word	0x404e0000
 8001e5c:	40590000 	.word	0x40590000
 8001e60:	40000400 	.word	0x40000400

08001e64 <wheel_control>:

void wheel_control(Wheel wheel, int speed) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	71fb      	strb	r3, [r7, #7]
  if (speed > 16800)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 8001e76:	4293      	cmp	r3, r2
 8001e78:	dd03      	ble.n	8001e82 <wheel_control+0x1e>
    speed = 16800;
 8001e7a:	f244 13a0 	movw	r3, #16800	@ 0x41a0
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	e005      	b.n	8001e8e <wheel_control+0x2a>
  else if (speed < -16800)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	4a94      	ldr	r2, [pc, #592]	@ (80020d8 <wheel_control+0x274>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	da01      	bge.n	8001e8e <wheel_control+0x2a>
    speed = -16800;
 8001e8a:	4b93      	ldr	r3, [pc, #588]	@ (80020d8 <wheel_control+0x274>)
 8001e8c:	603b      	str	r3, [r7, #0]

  switch (wheel) {
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	2b03      	cmp	r3, #3
 8001e92:	f200 80e8 	bhi.w	8002066 <wheel_control+0x202>
 8001e96:	a201      	add	r2, pc, #4	@ (adr r2, 8001e9c <wheel_control+0x38>)
 8001e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9c:	08001ead 	.word	0x08001ead
 8001ea0:	08001f15 	.word	0x08001f15
 8001ea4:	08001f89 	.word	0x08001f89
 8001ea8:	08001ff3 	.word	0x08001ff3
    case FRONT_LEFT:
      if (speed > 0) {
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	dd0c      	ble.n	8001ecc <wheel_control+0x68>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2120      	movs	r1, #32
 8001eb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eba:	f002 fb75 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	2110      	movs	r1, #16
 8001ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ec6:	f002 fb6f 	bl	80045a8 <HAL_GPIO_WritePin>
 8001eca:	e01b      	b.n	8001f04 <wheel_control+0xa0>
      } else if (speed < 0) {
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	da0c      	bge.n	8001eec <wheel_control+0x88>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eda:	f002 fb65 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2110      	movs	r1, #16
 8001ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee6:	f002 fb5f 	bl	80045a8 <HAL_GPIO_WritePin>
 8001eea:	e00b      	b.n	8001f04 <wheel_control+0xa0>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2120      	movs	r1, #32
 8001ef0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ef4:	f002 fb58 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2110      	movs	r1, #16
 8001efc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f00:	f002 fb52 	bl	80045a8 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001f0a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001f0e:	4b73      	ldr	r3, [pc, #460]	@ (80020dc <wheel_control+0x278>)
 8001f10:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8001f12:	e0dc      	b.n	80020ce <wheel_control+0x26a>
    case FRONT_RIGHT:
      if (speed < 0) {
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	da0e      	bge.n	8001f38 <wheel_control+0xd4>
        // FR_MOTOR_B_CCR = speed;
        // FR_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f24:	f002 fb40 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_SET);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f32:	f002 fb39 	bl	80045a8 <HAL_GPIO_WritePin>
 8001f36:	e01f      	b.n	8001f78 <wheel_control+0x114>
      } else if (speed > 0) {
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	dd0e      	ble.n	8001f5c <wheel_control+0xf8>
        // FR_MOTOR_B_CCR = 0;
        // FR_MOTOR_A_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_SET);
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f48:	f002 fb2e 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f56:	f002 fb27 	bl	80045a8 <HAL_GPIO_WritePin>
 8001f5a:	e00d      	b.n	8001f78 <wheel_control+0x114>
      } else {
        // FR_MOTOR_A_CCR = 0;
        // FR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f66:	f002 fb1f 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f74:	f002 fb18 	bl	80045a8 <HAL_GPIO_WritePin>
      }
      FR_MOTOR_CCR = abs(speed);
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001f7e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001f82:	4b56      	ldr	r3, [pc, #344]	@ (80020dc <wheel_control+0x278>)
 8001f84:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8001f86:	e0a2      	b.n	80020ce <wheel_control+0x26a>
    case REAR_LEFT:
      if (speed > 0) {
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	dd0c      	ble.n	8001fa8 <wheel_control+0x144>
        // RL_MOTOR_B_CCR = 0;
        // RL_MOTOR_A_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_SET);
 8001f8e:	2201      	movs	r2, #1
 8001f90:	2140      	movs	r1, #64	@ 0x40
 8001f92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f96:	f002 fb07 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2180      	movs	r1, #128	@ 0x80
 8001f9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fa2:	f002 fb01 	bl	80045a8 <HAL_GPIO_WritePin>
 8001fa6:	e01b      	b.n	8001fe0 <wheel_control+0x17c>
      } else if (speed < 0) {
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	da0c      	bge.n	8001fc8 <wheel_control+0x164>
        // RL_MOTOR_B_CCR = -speed;
        // RL_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2140      	movs	r1, #64	@ 0x40
 8001fb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fb6:	f002 faf7 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_SET);
 8001fba:	2201      	movs	r2, #1
 8001fbc:	2180      	movs	r1, #128	@ 0x80
 8001fbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc2:	f002 faf1 	bl	80045a8 <HAL_GPIO_WritePin>
 8001fc6:	e00b      	b.n	8001fe0 <wheel_control+0x17c>
      } else {
        // RL_MOTOR_A_CCR = 0;
        // RL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2140      	movs	r1, #64	@ 0x40
 8001fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd0:	f002 faea 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2180      	movs	r1, #128	@ 0x80
 8001fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fdc:	f002 fae4 	bl	80045a8 <HAL_GPIO_WritePin>
      }
      RL_MOTOR_CCR = abs(speed);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001fe6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001fea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001fee:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8001ff0:	e06d      	b.n	80020ce <wheel_control+0x26a>
    case REAR_RIGHT:
      if (speed < 0) {
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	da0e      	bge.n	8002016 <wheel_control+0x1b2>
        // RR_MOTOR_A_CCR = speed;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_SET);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ffe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002002:	f002 fad1 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800200c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002010:	f002 faca 	bl	80045a8 <HAL_GPIO_WritePin>
 8002014:	e01f      	b.n	8002056 <wheel_control+0x1f2>
      } else if (speed > 0) {
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	dd0e      	ble.n	800203a <wheel_control+0x1d6>
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 800201c:	2200      	movs	r2, #0
 800201e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002026:	f002 fabf 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_SET);
 800202a:	2201      	movs	r2, #1
 800202c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002030:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002034:	f002 fab8 	bl	80045a8 <HAL_GPIO_WritePin>
 8002038:	e00d      	b.n	8002056 <wheel_control+0x1f2>
      } else {
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 800203a:	2200      	movs	r2, #0
 800203c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002044:	f002 fab0 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 8002048:	2200      	movs	r2, #0
 800204a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800204e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002052:	f002 faa9 	bl	80045a8 <HAL_GPIO_WritePin>
      }
      RR_MOTOR_CCR = abs(speed);
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800205c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002060:	4b1e      	ldr	r3, [pc, #120]	@ (80020dc <wheel_control+0x278>)
 8002062:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 8002064:	e033      	b.n	80020ce <wheel_control+0x26a>
    default:
      if (speed > 0) {
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	dd0c      	ble.n	8002086 <wheel_control+0x222>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	2120      	movs	r1, #32
 8002070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002074:	f002 fa98 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8002078:	2201      	movs	r2, #1
 800207a:	2110      	movs	r1, #16
 800207c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002080:	f002 fa92 	bl	80045a8 <HAL_GPIO_WritePin>
 8002084:	e01b      	b.n	80020be <wheel_control+0x25a>
      } else if (speed < 0) {
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	da0c      	bge.n	80020a6 <wheel_control+0x242>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 800208c:	2201      	movs	r2, #1
 800208e:	2120      	movs	r1, #32
 8002090:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002094:	f002 fa88 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8002098:	2200      	movs	r2, #0
 800209a:	2110      	movs	r1, #16
 800209c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a0:	f002 fa82 	bl	80045a8 <HAL_GPIO_WritePin>
 80020a4:	e00b      	b.n	80020be <wheel_control+0x25a>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2120      	movs	r1, #32
 80020aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ae:	f002 fa7b 	bl	80045a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 80020b2:	2200      	movs	r2, #0
 80020b4:	2110      	movs	r1, #16
 80020b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ba:	f002 fa75 	bl	80045a8 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80020c4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80020c8:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <wheel_control+0x278>)
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80020cc:	bf00      	nop
  }
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	ffffbe60 	.word	0xffffbe60
 80020dc:	40000400 	.word	0x40000400

080020e0 <wheels_control>:

void wheels_control(WheelPWM pwm) {
 80020e0:	b590      	push	{r4, r7, lr}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	463c      	mov	r4, r7
 80020e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  wheel_control(FRONT_LEFT, pwm.front_left);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	4619      	mov	r1, r3
 80020f0:	2000      	movs	r0, #0
 80020f2:	f7ff feb7 	bl	8001e64 <wheel_control>
  wheel_control(FRONT_RIGHT, pwm.front_right);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4619      	mov	r1, r3
 80020fa:	2001      	movs	r0, #1
 80020fc:	f7ff feb2 	bl	8001e64 <wheel_control>
  wheel_control(REAR_LEFT, pwm.rear_left);
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	4619      	mov	r1, r3
 8002104:	2002      	movs	r0, #2
 8002106:	f7ff fead 	bl	8001e64 <wheel_control>
  wheel_control(REAR_RIGHT, pwm.rear_right);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	4619      	mov	r1, r3
 800210e:	2003      	movs	r0, #3
 8002110:	f7ff fea8 	bl	8001e64 <wheel_control>
}
 8002114:	bf00      	nop
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bd90      	pop	{r4, r7, pc}
 800211c:	0000      	movs	r0, r0
	...

08002120 <rotate_motor>:

void rotate_motor(BaseVelocity base_vel) {
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	eef0 6a40 	vmov.f32	s13, s0
 800212a:	eeb0 7a60 	vmov.f32	s14, s1
 800212e:	eef0 7a41 	vmov.f32	s15, s2
 8002132:	edc7 6a01 	vstr	s13, [r7, #4]
 8002136:	ed87 7a02 	vstr	s14, [r7, #8]
 800213a:	edc7 7a03 	vstr	s15, [r7, #12]
  if (base_vel.z_vel != 0) {
 800213e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002142:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214a:	d075      	beq.n	8002238 <rotate_motor+0x118>
    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(45), SHORTEST_TIME_ROTATE(1, 45));
 800214c:	4bd6      	ldr	r3, [pc, #856]	@ (80024a8 <rotate_motor+0x388>)
 800214e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002152:	3b2d      	subs	r3, #45	@ 0x2d
 8002154:	2b00      	cmp	r3, #0
 8002156:	bfb8      	it	lt
 8002158:	425b      	neglt	r3, r3
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe fa0a 	bl	8000574 <__aeabi_i2d>
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	4bd1      	ldr	r3, [pc, #836]	@ (80024ac <rotate_motor+0x38c>)
 8002166:	f7fe fa6f 	bl	8000648 <__aeabi_dmul>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4610      	mov	r0, r2
 8002170:	4619      	mov	r1, r3
 8002172:	f7fe fd41 	bl	8000bf8 <__aeabi_d2uiz>
 8002176:	4603      	mov	r3, r0
 8002178:	b29b      	uxth	r3, r3
 800217a:	461a      	mov	r2, r3
 800217c:	f240 21a9 	movw	r1, #681	@ 0x2a9
 8002180:	48c9      	ldr	r0, [pc, #804]	@ (80024a8 <rotate_motor+0x388>)
 8002182:	f000 fee9 	bl	8002f58 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(-45), SHORTEST_TIME_ROTATE(2, -45));
 8002186:	4bc8      	ldr	r3, [pc, #800]	@ (80024a8 <rotate_motor+0x388>)
 8002188:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800218c:	332d      	adds	r3, #45	@ 0x2d
 800218e:	2b00      	cmp	r3, #0
 8002190:	bfb8      	it	lt
 8002192:	425b      	neglt	r3, r3
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe f9ed 	bl	8000574 <__aeabi_i2d>
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	4bc3      	ldr	r3, [pc, #780]	@ (80024ac <rotate_motor+0x38c>)
 80021a0:	f7fe fa52 	bl	8000648 <__aeabi_dmul>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7fe fd24 	bl	8000bf8 <__aeabi_d2uiz>
 80021b0:	4603      	mov	r3, r0
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	f240 1131 	movw	r1, #305	@ 0x131
 80021ba:	48bd      	ldr	r0, [pc, #756]	@ (80024b0 <rotate_motor+0x390>)
 80021bc:	f000 fecc 	bl	8002f58 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(45), SHORTEST_TIME_ROTATE(3, 45));
 80021c0:	4bb9      	ldr	r3, [pc, #740]	@ (80024a8 <rotate_motor+0x388>)
 80021c2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80021c6:	3b2d      	subs	r3, #45	@ 0x2d
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	bfb8      	it	lt
 80021cc:	425b      	neglt	r3, r3
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f9d0 	bl	8000574 <__aeabi_i2d>
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	4bb4      	ldr	r3, [pc, #720]	@ (80024ac <rotate_motor+0x38c>)
 80021da:	f7fe fa35 	bl	8000648 <__aeabi_dmul>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	f7fe fd07 	bl	8000bf8 <__aeabi_d2uiz>
 80021ea:	4603      	mov	r3, r0
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	461a      	mov	r2, r3
 80021f0:	f240 21b1 	movw	r1, #689	@ 0x2b1
 80021f4:	48af      	ldr	r0, [pc, #700]	@ (80024b4 <rotate_motor+0x394>)
 80021f6:	f000 feaf 	bl	8002f58 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(-45), SHORTEST_TIME_ROTATE(4, -45));
 80021fa:	4bab      	ldr	r3, [pc, #684]	@ (80024a8 <rotate_motor+0x388>)
 80021fc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002200:	332d      	adds	r3, #45	@ 0x2d
 8002202:	2b00      	cmp	r3, #0
 8002204:	bfb8      	it	lt
 8002206:	425b      	neglt	r3, r3
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe f9b3 	bl	8000574 <__aeabi_i2d>
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	4ba6      	ldr	r3, [pc, #664]	@ (80024ac <rotate_motor+0x38c>)
 8002214:	f7fe fa18 	bl	8000648 <__aeabi_dmul>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	f7fe fcea 	bl	8000bf8 <__aeabi_d2uiz>
 8002224:	4603      	mov	r3, r0
 8002226:	b29b      	uxth	r3, r3
 8002228:	461a      	mov	r2, r3
 800222a:	f240 113b 	movw	r1, #315	@ 0x13b
 800222e:	48a2      	ldr	r0, [pc, #648]	@ (80024b8 <rotate_motor+0x398>)
 8002230:	f000 fe92 	bl	8002f58 <servo_move>
    return;
 8002234:	f000 bdc6 	b.w	8002dc4 <rotate_motor+0xca4>
  }

  float angle = atan2(base_vel.y_vel, base_vel.x_vel) * 180 / M_PI;
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f9ac 	bl	8000598 <__aeabi_f2d>
 8002240:	4604      	mov	r4, r0
 8002242:	460d      	mov	r5, r1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe f9a6 	bl	8000598 <__aeabi_f2d>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	ec43 2b11 	vmov	d1, r2, r3
 8002254:	ec45 4b10 	vmov	d0, r4, r5
 8002258:	f006 fe40 	bl	8008edc <atan2>
 800225c:	ec51 0b10 	vmov	r0, r1, d0
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	4b95      	ldr	r3, [pc, #596]	@ (80024bc <rotate_motor+0x39c>)
 8002266:	f7fe f9ef 	bl	8000648 <__aeabi_dmul>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4610      	mov	r0, r2
 8002270:	4619      	mov	r1, r3
 8002272:	a38b      	add	r3, pc, #556	@ (adr r3, 80024a0 <rotate_motor+0x380>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	f7fe fb10 	bl	800089c <__aeabi_ddiv>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4610      	mov	r0, r2
 8002282:	4619      	mov	r1, r3
 8002284:	f7fe fcd8 	bl	8000c38 <__aeabi_d2f>
 8002288:	4603      	mov	r3, r0
 800228a:	617b      	str	r3, [r7, #20]

  if (base_vel.x_vel == 0 && base_vel.y_vel != 0) {  // angle = 90 or 270
 800228c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002290:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002298:	d17c      	bne.n	8002394 <rotate_motor+0x274>
 800229a:	edd7 7a02 	vldr	s15, [r7, #8]
 800229e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a6:	d075      	beq.n	8002394 <rotate_motor+0x274>
    servo_move(&(servos[0]), INITIAL_POS, SHORTEST_TIME_ROTATE(1, 90));
 80022a8:	4b7f      	ldr	r3, [pc, #508]	@ (80024a8 <rotate_motor+0x388>)
 80022aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022ae:	3b5a      	subs	r3, #90	@ 0x5a
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	bfb8      	it	lt
 80022b4:	425b      	neglt	r3, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe f95c 	bl	8000574 <__aeabi_i2d>
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	4b7a      	ldr	r3, [pc, #488]	@ (80024ac <rotate_motor+0x38c>)
 80022c2:	f7fe f9c1 	bl	8000648 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7fe fc93 	bl	8000bf8 <__aeabi_d2uiz>
 80022d2:	4603      	mov	r3, r0
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80022dc:	4872      	ldr	r0, [pc, #456]	@ (80024a8 <rotate_motor+0x388>)
 80022de:	f000 fe3b 	bl	8002f58 <servo_move>
    servo_move(&(servos[1]), INITIAL_POS, SHORTEST_TIME_ROTATE(2, 90));
 80022e2:	4b71      	ldr	r3, [pc, #452]	@ (80024a8 <rotate_motor+0x388>)
 80022e4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80022e8:	3b5a      	subs	r3, #90	@ 0x5a
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	bfb8      	it	lt
 80022ee:	425b      	neglt	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe f93f 	bl	8000574 <__aeabi_i2d>
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	4b6c      	ldr	r3, [pc, #432]	@ (80024ac <rotate_motor+0x38c>)
 80022fc:	f7fe f9a4 	bl	8000648 <__aeabi_dmul>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	f7fe fc76 	bl	8000bf8 <__aeabi_d2uiz>
 800230c:	4603      	mov	r3, r0
 800230e:	b29b      	uxth	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002316:	4866      	ldr	r0, [pc, #408]	@ (80024b0 <rotate_motor+0x390>)
 8002318:	f000 fe1e 	bl	8002f58 <servo_move>
    servo_move(&(servos[2]), INITIAL_POS, SHORTEST_TIME_ROTATE(3, 90));
 800231c:	4b62      	ldr	r3, [pc, #392]	@ (80024a8 <rotate_motor+0x388>)
 800231e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002322:	3b5a      	subs	r3, #90	@ 0x5a
 8002324:	2b00      	cmp	r3, #0
 8002326:	bfb8      	it	lt
 8002328:	425b      	neglt	r3, r3
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe f922 	bl	8000574 <__aeabi_i2d>
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	4b5d      	ldr	r3, [pc, #372]	@ (80024ac <rotate_motor+0x38c>)
 8002336:	f7fe f987 	bl	8000648 <__aeabi_dmul>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4610      	mov	r0, r2
 8002340:	4619      	mov	r1, r3
 8002342:	f7fe fc59 	bl	8000bf8 <__aeabi_d2uiz>
 8002346:	4603      	mov	r3, r0
 8002348:	b29b      	uxth	r3, r3
 800234a:	461a      	mov	r2, r3
 800234c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002350:	4859      	ldr	r0, [pc, #356]	@ (80024b8 <rotate_motor+0x398>)
 8002352:	f000 fe01 	bl	8002f58 <servo_move>
    servo_move(&(servos[3]), INITIAL_POS, SHORTEST_TIME_ROTATE(4, 90));
 8002356:	4b54      	ldr	r3, [pc, #336]	@ (80024a8 <rotate_motor+0x388>)
 8002358:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800235c:	3b5a      	subs	r3, #90	@ 0x5a
 800235e:	2b00      	cmp	r3, #0
 8002360:	bfb8      	it	lt
 8002362:	425b      	neglt	r3, r3
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe f905 	bl	8000574 <__aeabi_i2d>
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	4b4f      	ldr	r3, [pc, #316]	@ (80024ac <rotate_motor+0x38c>)
 8002370:	f7fe f96a 	bl	8000648 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	f7fe fc3c 	bl	8000bf8 <__aeabi_d2uiz>
 8002380:	4603      	mov	r3, r0
 8002382:	b29b      	uxth	r3, r3
 8002384:	461a      	mov	r2, r3
 8002386:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800238a:	484a      	ldr	r0, [pc, #296]	@ (80024b4 <rotate_motor+0x394>)
 800238c:	f000 fde4 	bl	8002f58 <servo_move>
 8002390:	f000 bd18 	b.w	8002dc4 <rotate_motor+0xca4>
  } else if (base_vel.x_vel != 0 && base_vel.y_vel == 0) {  // angle = 0 or 180
 8002394:	edd7 7a01 	vldr	s15, [r7, #4]
 8002398:	eef5 7a40 	vcmp.f32	s15, #0.0
 800239c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a0:	f000 8092 	beq.w	80024c8 <rotate_motor+0x3a8>
 80023a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80023a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b0:	f040 808a 	bne.w	80024c8 <rotate_motor+0x3a8>
    servo_move(&(servos[0]), SERVO_ID1_MIN_POS, SHORTEST_TIME_ROTATE(1, 90));
 80023b4:	4b3c      	ldr	r3, [pc, #240]	@ (80024a8 <rotate_motor+0x388>)
 80023b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80023ba:	3b5a      	subs	r3, #90	@ 0x5a
 80023bc:	2b00      	cmp	r3, #0
 80023be:	bfb8      	it	lt
 80023c0:	425b      	neglt	r3, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe f8d6 	bl	8000574 <__aeabi_i2d>
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	4b37      	ldr	r3, [pc, #220]	@ (80024ac <rotate_motor+0x38c>)
 80023ce:	f7fe f93b 	bl	8000648 <__aeabi_dmul>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4610      	mov	r0, r2
 80023d8:	4619      	mov	r1, r3
 80023da:	f7fe fc0d 	bl	8000bf8 <__aeabi_d2uiz>
 80023de:	4603      	mov	r3, r0
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	461a      	mov	r2, r3
 80023e4:	2164      	movs	r1, #100	@ 0x64
 80023e6:	4830      	ldr	r0, [pc, #192]	@ (80024a8 <rotate_motor+0x388>)
 80023e8:	f000 fdb6 	bl	8002f58 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_MAX_POS, SHORTEST_TIME_ROTATE(2, 90));
 80023ec:	4b2e      	ldr	r3, [pc, #184]	@ (80024a8 <rotate_motor+0x388>)
 80023ee:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80023f2:	3b5a      	subs	r3, #90	@ 0x5a
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	bfb8      	it	lt
 80023f8:	425b      	neglt	r3, r3
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f8ba 	bl	8000574 <__aeabi_i2d>
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	4b29      	ldr	r3, [pc, #164]	@ (80024ac <rotate_motor+0x38c>)
 8002406:	f7fe f91f 	bl	8000648 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f7fe fbf1 	bl	8000bf8 <__aeabi_d2uiz>
 8002416:	4603      	mov	r3, r0
 8002418:	b29b      	uxth	r3, r3
 800241a:	461a      	mov	r2, r3
 800241c:	f240 3166 	movw	r1, #870	@ 0x366
 8002420:	4823      	ldr	r0, [pc, #140]	@ (80024b0 <rotate_motor+0x390>)
 8002422:	f000 fd99 	bl	8002f58 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_MIN_POS, SHORTEST_TIME_ROTATE(3, 90));
 8002426:	4b20      	ldr	r3, [pc, #128]	@ (80024a8 <rotate_motor+0x388>)
 8002428:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800242c:	3b5a      	subs	r3, #90	@ 0x5a
 800242e:	2b00      	cmp	r3, #0
 8002430:	bfb8      	it	lt
 8002432:	425b      	neglt	r3, r3
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe f89d 	bl	8000574 <__aeabi_i2d>
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <rotate_motor+0x38c>)
 8002440:	f7fe f902 	bl	8000648 <__aeabi_dmul>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4610      	mov	r0, r2
 800244a:	4619      	mov	r1, r3
 800244c:	f7fe fbd4 	bl	8000bf8 <__aeabi_d2uiz>
 8002450:	4603      	mov	r3, r0
 8002452:	b29b      	uxth	r3, r3
 8002454:	461a      	mov	r2, r3
 8002456:	2182      	movs	r1, #130	@ 0x82
 8002458:	4817      	ldr	r0, [pc, #92]	@ (80024b8 <rotate_motor+0x398>)
 800245a:	f000 fd7d 	bl	8002f58 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_MAX_POS, SHORTEST_TIME_ROTATE(4, 90));
 800245e:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <rotate_motor+0x388>)
 8002460:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002464:	3b5a      	subs	r3, #90	@ 0x5a
 8002466:	2b00      	cmp	r3, #0
 8002468:	bfb8      	it	lt
 800246a:	425b      	neglt	r3, r3
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe f881 	bl	8000574 <__aeabi_i2d>
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	4b0d      	ldr	r3, [pc, #52]	@ (80024ac <rotate_motor+0x38c>)
 8002478:	f7fe f8e6 	bl	8000648 <__aeabi_dmul>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	f7fe fbb8 	bl	8000bf8 <__aeabi_d2uiz>
 8002488:	4603      	mov	r3, r0
 800248a:	b29b      	uxth	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	f240 316e 	movw	r1, #878	@ 0x36e
 8002492:	4808      	ldr	r0, [pc, #32]	@ (80024b4 <rotate_motor+0x394>)
 8002494:	f000 fd60 	bl	8002f58 <servo_move>
 8002498:	f000 bc94 	b.w	8002dc4 <rotate_motor+0xca4>
 800249c:	f3af 8000 	nop.w
 80024a0:	54442d18 	.word	0x54442d18
 80024a4:	400921fb 	.word	0x400921fb
 80024a8:	20000000 	.word	0x20000000
 80024ac:	40080000 	.word	0x40080000
 80024b0:	20000006 	.word	0x20000006
 80024b4:	20000012 	.word	0x20000012
 80024b8:	2000000c 	.word	0x2000000c
 80024bc:	40668000 	.word	0x40668000
 80024c0:	43340000 	.word	0x43340000
 80024c4:	42b40000 	.word	0x42b40000
  } else if (base_vel.x_vel < 0 && base_vel.y_vel > 0 || base_vel.x_vel > 0 && base_vel.y_vel < 0) {  // quadrant 2 or 4
 80024c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d506      	bpl.n	80024e4 <rotate_motor+0x3c4>
 80024d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80024da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e2:	dc0f      	bgt.n	8002504 <rotate_motor+0x3e4>
 80024e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80024e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f0:	f340 822d 	ble.w	800294e <rotate_motor+0x82e>
 80024f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80024f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	f140 8225 	bpl.w	800294e <rotate_motor+0x82e>
    if (angle < 0)
 8002504:	edd7 7a05 	vldr	s15, [r7, #20]
 8002508:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800250c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002510:	d507      	bpl.n	8002522 <rotate_motor+0x402>
      angle += 180;
 8002512:	edd7 7a05 	vldr	s15, [r7, #20]
 8002516:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 80024c0 <rotate_motor+0x3a0>
 800251a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800251e:	edc7 7a05 	vstr	s15, [r7, #20]
    angle -= 90;
 8002522:	edd7 7a05 	vldr	s15, [r7, #20]
 8002526:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 80024c4 <rotate_motor+0x3a4>
 800252a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800252e:	edc7 7a05 	vstr	s15, [r7, #20]
    angle *= -1;
 8002532:	edd7 7a05 	vldr	s15, [r7, #20]
 8002536:	eef1 7a67 	vneg.f32	s15, s15
 800253a:	edc7 7a05 	vstr	s15, [r7, #20]

    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(1, angle));
 800253e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002542:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254a:	dd22      	ble.n	8002592 <rotate_motor+0x472>
 800254c:	6978      	ldr	r0, [r7, #20]
 800254e:	f7fe f823 	bl	8000598 <__aeabi_f2d>
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	4bce      	ldr	r3, [pc, #824]	@ (8002890 <rotate_motor+0x770>)
 8002558:	f7fe f9a0 	bl	800089c <__aeabi_ddiv>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4610      	mov	r0, r2
 8002562:	4619      	mov	r1, r3
 8002564:	a3c0      	add	r3, pc, #768	@ (adr r3, 8002868 <rotate_motor+0x748>)
 8002566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256a:	f7fe f86d 	bl	8000648 <__aeabi_dmul>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4610      	mov	r0, r2
 8002574:	4619      	mov	r1, r3
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	4bc6      	ldr	r3, [pc, #792]	@ (8002894 <rotate_motor+0x774>)
 800257c:	f7fd feae 	bl	80002dc <__adddf3>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f7fe fb36 	bl	8000bf8 <__aeabi_d2uiz>
 800258c:	4603      	mov	r3, r0
 800258e:	b29c      	uxth	r4, r3
 8002590:	e021      	b.n	80025d6 <rotate_motor+0x4b6>
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7fe f800 	bl	8000598 <__aeabi_f2d>
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	4bbc      	ldr	r3, [pc, #752]	@ (8002890 <rotate_motor+0x770>)
 800259e:	f7fe f97d 	bl	800089c <__aeabi_ddiv>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	4bba      	ldr	r3, [pc, #744]	@ (8002898 <rotate_motor+0x778>)
 80025b0:	f7fe f84a 	bl	8000648 <__aeabi_dmul>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	4bb4      	ldr	r3, [pc, #720]	@ (8002894 <rotate_motor+0x774>)
 80025c2:	f7fd fe8b 	bl	80002dc <__adddf3>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4610      	mov	r0, r2
 80025cc:	4619      	mov	r1, r3
 80025ce:	f7fe fb13 	bl	8000bf8 <__aeabi_d2uiz>
 80025d2:	4603      	mov	r3, r0
 80025d4:	b29c      	uxth	r4, r3
 80025d6:	4bb1      	ldr	r3, [pc, #708]	@ (800289c <rotate_motor+0x77c>)
 80025d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80025dc:	335a      	adds	r3, #90	@ 0x5a
 80025de:	ee07 3a90 	vmov	s15, r3
 80025e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ea:	eddf 6aad 	vldr	s13, [pc, #692]	@ 80028a0 <rotate_motor+0x780>
 80025ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025fa:	ee17 3a90 	vmov	r3, s15
 80025fe:	2b00      	cmp	r3, #0
 8002600:	bfb8      	it	lt
 8002602:	425b      	neglt	r3, r3
 8002604:	4618      	mov	r0, r3
 8002606:	f7fd ffb5 	bl	8000574 <__aeabi_i2d>
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	4ba5      	ldr	r3, [pc, #660]	@ (80028a4 <rotate_motor+0x784>)
 8002610:	f7fe f81a 	bl	8000648 <__aeabi_dmul>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4610      	mov	r0, r2
 800261a:	4619      	mov	r1, r3
 800261c:	f7fe faec 	bl	8000bf8 <__aeabi_d2uiz>
 8002620:	4603      	mov	r3, r0
 8002622:	b29b      	uxth	r3, r3
 8002624:	461a      	mov	r2, r3
 8002626:	4621      	mov	r1, r4
 8002628:	489c      	ldr	r0, [pc, #624]	@ (800289c <rotate_motor+0x77c>)
 800262a:	f000 fc95 	bl	8002f58 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(2, angle));
 800262e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002632:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263a:	dd22      	ble.n	8002682 <rotate_motor+0x562>
 800263c:	6978      	ldr	r0, [r7, #20]
 800263e:	f7fd ffab 	bl	8000598 <__aeabi_f2d>
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	4b92      	ldr	r3, [pc, #584]	@ (8002890 <rotate_motor+0x770>)
 8002648:	f7fe f928 	bl	800089c <__aeabi_ddiv>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4610      	mov	r0, r2
 8002652:	4619      	mov	r1, r3
 8002654:	a386      	add	r3, pc, #536	@ (adr r3, 8002870 <rotate_motor+0x750>)
 8002656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265a:	f7fd fff5 	bl	8000648 <__aeabi_dmul>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	4b8a      	ldr	r3, [pc, #552]	@ (8002894 <rotate_motor+0x774>)
 800266c:	f7fd fe36 	bl	80002dc <__adddf3>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4610      	mov	r0, r2
 8002676:	4619      	mov	r1, r3
 8002678:	f7fe fabe 	bl	8000bf8 <__aeabi_d2uiz>
 800267c:	4603      	mov	r3, r0
 800267e:	b29c      	uxth	r4, r3
 8002680:	e021      	b.n	80026c6 <rotate_motor+0x5a6>
 8002682:	6978      	ldr	r0, [r7, #20]
 8002684:	f7fd ff88 	bl	8000598 <__aeabi_f2d>
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	4b80      	ldr	r3, [pc, #512]	@ (8002890 <rotate_motor+0x770>)
 800268e:	f7fe f905 	bl	800089c <__aeabi_ddiv>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4610      	mov	r0, r2
 8002698:	4619      	mov	r1, r3
 800269a:	a377      	add	r3, pc, #476	@ (adr r3, 8002878 <rotate_motor+0x758>)
 800269c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a0:	f7fd ffd2 	bl	8000648 <__aeabi_dmul>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4610      	mov	r0, r2
 80026aa:	4619      	mov	r1, r3
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	4b78      	ldr	r3, [pc, #480]	@ (8002894 <rotate_motor+0x774>)
 80026b2:	f7fd fe13 	bl	80002dc <__adddf3>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4610      	mov	r0, r2
 80026bc:	4619      	mov	r1, r3
 80026be:	f7fe fa9b 	bl	8000bf8 <__aeabi_d2uiz>
 80026c2:	4603      	mov	r3, r0
 80026c4:	b29c      	uxth	r4, r3
 80026c6:	4b75      	ldr	r3, [pc, #468]	@ (800289c <rotate_motor+0x77c>)
 80026c8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80026cc:	335a      	adds	r3, #90	@ 0x5a
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80026da:	eddf 6a71 	vldr	s13, [pc, #452]	@ 80028a0 <rotate_motor+0x780>
 80026de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ea:	ee17 3a90 	vmov	r3, s15
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	bfb8      	it	lt
 80026f2:	425b      	neglt	r3, r3
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fd ff3d 	bl	8000574 <__aeabi_i2d>
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	4b69      	ldr	r3, [pc, #420]	@ (80028a4 <rotate_motor+0x784>)
 8002700:	f7fd ffa2 	bl	8000648 <__aeabi_dmul>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4610      	mov	r0, r2
 800270a:	4619      	mov	r1, r3
 800270c:	f7fe fa74 	bl	8000bf8 <__aeabi_d2uiz>
 8002710:	4603      	mov	r3, r0
 8002712:	b29b      	uxth	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	4621      	mov	r1, r4
 8002718:	4863      	ldr	r0, [pc, #396]	@ (80028a8 <rotate_motor+0x788>)
 800271a:	f000 fc1d 	bl	8002f58 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(3, angle));
 800271e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002722:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800272a:	dd22      	ble.n	8002772 <rotate_motor+0x652>
 800272c:	6978      	ldr	r0, [r7, #20]
 800272e:	f7fd ff33 	bl	8000598 <__aeabi_f2d>
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	4b56      	ldr	r3, [pc, #344]	@ (8002890 <rotate_motor+0x770>)
 8002738:	f7fe f8b0 	bl	800089c <__aeabi_ddiv>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4610      	mov	r0, r2
 8002742:	4619      	mov	r1, r3
 8002744:	a34e      	add	r3, pc, #312	@ (adr r3, 8002880 <rotate_motor+0x760>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fd ff7d 	bl	8000648 <__aeabi_dmul>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	4b4e      	ldr	r3, [pc, #312]	@ (8002894 <rotate_motor+0x774>)
 800275c:	f7fd fdbe 	bl	80002dc <__adddf3>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4610      	mov	r0, r2
 8002766:	4619      	mov	r1, r3
 8002768:	f7fe fa46 	bl	8000bf8 <__aeabi_d2uiz>
 800276c:	4603      	mov	r3, r0
 800276e:	b29c      	uxth	r4, r3
 8002770:	e021      	b.n	80027b6 <rotate_motor+0x696>
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7fd ff10 	bl	8000598 <__aeabi_f2d>
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	4b44      	ldr	r3, [pc, #272]	@ (8002890 <rotate_motor+0x770>)
 800277e:	f7fe f88d 	bl	800089c <__aeabi_ddiv>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4610      	mov	r0, r2
 8002788:	4619      	mov	r1, r3
 800278a:	a339      	add	r3, pc, #228	@ (adr r3, 8002870 <rotate_motor+0x750>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	f7fd ff5a 	bl	8000648 <__aeabi_dmul>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	4610      	mov	r0, r2
 800279a:	4619      	mov	r1, r3
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002894 <rotate_motor+0x774>)
 80027a2:	f7fd fd9b 	bl	80002dc <__adddf3>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4610      	mov	r0, r2
 80027ac:	4619      	mov	r1, r3
 80027ae:	f7fe fa23 	bl	8000bf8 <__aeabi_d2uiz>
 80027b2:	4603      	mov	r3, r0
 80027b4:	b29c      	uxth	r4, r3
 80027b6:	4b39      	ldr	r3, [pc, #228]	@ (800289c <rotate_motor+0x77c>)
 80027b8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80027bc:	335a      	adds	r3, #90	@ 0x5a
 80027be:	ee07 3a90 	vmov	s15, r3
 80027c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80027ca:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80028a0 <rotate_motor+0x780>
 80027ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027da:	ee17 3a90 	vmov	r3, s15
 80027de:	2b00      	cmp	r3, #0
 80027e0:	bfb8      	it	lt
 80027e2:	425b      	neglt	r3, r3
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fec5 	bl	8000574 <__aeabi_i2d>
 80027ea:	f04f 0200 	mov.w	r2, #0
 80027ee:	4b2d      	ldr	r3, [pc, #180]	@ (80028a4 <rotate_motor+0x784>)
 80027f0:	f7fd ff2a 	bl	8000648 <__aeabi_dmul>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4610      	mov	r0, r2
 80027fa:	4619      	mov	r1, r3
 80027fc:	f7fe f9fc 	bl	8000bf8 <__aeabi_d2uiz>
 8002800:	4603      	mov	r3, r0
 8002802:	b29b      	uxth	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	4621      	mov	r1, r4
 8002808:	4828      	ldr	r0, [pc, #160]	@ (80028ac <rotate_motor+0x78c>)
 800280a:	f000 fba5 	bl	8002f58 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(4, angle));
 800280e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002812:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281a:	dd49      	ble.n	80028b0 <rotate_motor+0x790>
 800281c:	6978      	ldr	r0, [r7, #20]
 800281e:	f7fd febb 	bl	8000598 <__aeabi_f2d>
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <rotate_motor+0x770>)
 8002828:	f7fe f838 	bl	800089c <__aeabi_ddiv>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	4610      	mov	r0, r2
 8002832:	4619      	mov	r1, r3
 8002834:	a314      	add	r3, pc, #80	@ (adr r3, 8002888 <rotate_motor+0x768>)
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f7fd ff05 	bl	8000648 <__aeabi_dmul>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4610      	mov	r0, r2
 8002844:	4619      	mov	r1, r3
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	4b12      	ldr	r3, [pc, #72]	@ (8002894 <rotate_motor+0x774>)
 800284c:	f7fd fd46 	bl	80002dc <__adddf3>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	f7fe f9ce 	bl	8000bf8 <__aeabi_d2uiz>
 800285c:	4603      	mov	r3, r0
 800285e:	b29c      	uxth	r4, r3
 8002860:	e048      	b.n	80028f4 <rotate_motor+0x7d4>
 8002862:	bf00      	nop
 8002864:	f3af 8000 	nop.w
 8002868:	00000000 	.word	0x00000000
 800286c:	4076a000 	.word	0x4076a000
 8002870:	00000000 	.word	0x00000000
 8002874:	40772000 	.word	0x40772000
 8002878:	00000000 	.word	0x00000000
 800287c:	40786000 	.word	0x40786000
 8002880:	00000000 	.word	0x00000000
 8002884:	4076c000 	.word	0x4076c000
 8002888:	00000000 	.word	0x00000000
 800288c:	4077a000 	.word	0x4077a000
 8002890:	40568000 	.word	0x40568000
 8002894:	407f4000 	.word	0x407f4000
 8002898:	40790000 	.word	0x40790000
 800289c:	20000000 	.word	0x20000000
 80028a0:	42b40000 	.word	0x42b40000
 80028a4:	40080000 	.word	0x40080000
 80028a8:	20000006 	.word	0x20000006
 80028ac:	2000000c 	.word	0x2000000c
 80028b0:	6978      	ldr	r0, [r7, #20]
 80028b2:	f7fd fe71 	bl	8000598 <__aeabi_f2d>
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	4bd5      	ldr	r3, [pc, #852]	@ (8002c10 <rotate_motor+0xaf0>)
 80028bc:	f7fd ffee 	bl	800089c <__aeabi_ddiv>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4610      	mov	r0, r2
 80028c6:	4619      	mov	r1, r3
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	4bd1      	ldr	r3, [pc, #836]	@ (8002c14 <rotate_motor+0xaf4>)
 80028ce:	f7fd febb 	bl	8000648 <__aeabi_dmul>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4610      	mov	r0, r2
 80028d8:	4619      	mov	r1, r3
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	4bce      	ldr	r3, [pc, #824]	@ (8002c18 <rotate_motor+0xaf8>)
 80028e0:	f7fd fcfc 	bl	80002dc <__adddf3>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f7fe f984 	bl	8000bf8 <__aeabi_d2uiz>
 80028f0:	4603      	mov	r3, r0
 80028f2:	b29c      	uxth	r4, r3
 80028f4:	4bc9      	ldr	r3, [pc, #804]	@ (8002c1c <rotate_motor+0xafc>)
 80028f6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80028fa:	335a      	adds	r3, #90	@ 0x5a
 80028fc:	ee07 3a90 	vmov	s15, r3
 8002900:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002904:	edd7 7a05 	vldr	s15, [r7, #20]
 8002908:	eddf 6ac5 	vldr	s13, [pc, #788]	@ 8002c20 <rotate_motor+0xb00>
 800290c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002914:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002918:	ee17 3a90 	vmov	r3, s15
 800291c:	2b00      	cmp	r3, #0
 800291e:	bfb8      	it	lt
 8002920:	425b      	neglt	r3, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f7fd fe26 	bl	8000574 <__aeabi_i2d>
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	4bbd      	ldr	r3, [pc, #756]	@ (8002c24 <rotate_motor+0xb04>)
 800292e:	f7fd fe8b 	bl	8000648 <__aeabi_dmul>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	4610      	mov	r0, r2
 8002938:	4619      	mov	r1, r3
 800293a:	f7fe f95d 	bl	8000bf8 <__aeabi_d2uiz>
 800293e:	4603      	mov	r3, r0
 8002940:	b29b      	uxth	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	4621      	mov	r1, r4
 8002946:	48b8      	ldr	r0, [pc, #736]	@ (8002c28 <rotate_motor+0xb08>)
 8002948:	f000 fb06 	bl	8002f58 <servo_move>
 800294c:	e23a      	b.n	8002dc4 <rotate_motor+0xca4>
  } else if (base_vel.x_vel < 0 && base_vel.y_vel < 0 || base_vel.x_vel > 0 && base_vel.y_vel > 0) {  // quadrant 1 or 3
 800294e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002952:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295a:	d506      	bpl.n	800296a <rotate_motor+0x84a>
 800295c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002960:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002968:	d40f      	bmi.n	800298a <rotate_motor+0x86a>
 800296a:	edd7 7a01 	vldr	s15, [r7, #4]
 800296e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002976:	f340 8225 	ble.w	8002dc4 <rotate_motor+0xca4>
 800297a:	edd7 7a02 	vldr	s15, [r7, #8]
 800297e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	f340 821d 	ble.w	8002dc4 <rotate_motor+0xca4>
    if (angle < 0)
 800298a:	edd7 7a05 	vldr	s15, [r7, #20]
 800298e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002996:	d507      	bpl.n	80029a8 <rotate_motor+0x888>
      angle += 180;
 8002998:	edd7 7a05 	vldr	s15, [r7, #20]
 800299c:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8002c2c <rotate_motor+0xb0c>
 80029a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029a4:	edc7 7a05 	vstr	s15, [r7, #20]
    angle = 90 - angle;
 80029a8:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8002c20 <rotate_motor+0xb00>
 80029ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80029b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029b4:	edc7 7a05 	vstr	s15, [r7, #20]

    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(1, angle));
 80029b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80029bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c4:	dd22      	ble.n	8002a0c <rotate_motor+0x8ec>
 80029c6:	6978      	ldr	r0, [r7, #20]
 80029c8:	f7fd fde6 	bl	8000598 <__aeabi_f2d>
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	4b8f      	ldr	r3, [pc, #572]	@ (8002c10 <rotate_motor+0xaf0>)
 80029d2:	f7fd ff63 	bl	800089c <__aeabi_ddiv>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4610      	mov	r0, r2
 80029dc:	4619      	mov	r1, r3
 80029de:	a384      	add	r3, pc, #528	@ (adr r3, 8002bf0 <rotate_motor+0xad0>)
 80029e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e4:	f7fd fe30 	bl	8000648 <__aeabi_dmul>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4610      	mov	r0, r2
 80029ee:	4619      	mov	r1, r3
 80029f0:	f04f 0200 	mov.w	r2, #0
 80029f4:	4b88      	ldr	r3, [pc, #544]	@ (8002c18 <rotate_motor+0xaf8>)
 80029f6:	f7fd fc71 	bl	80002dc <__adddf3>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4610      	mov	r0, r2
 8002a00:	4619      	mov	r1, r3
 8002a02:	f7fe f8f9 	bl	8000bf8 <__aeabi_d2uiz>
 8002a06:	4603      	mov	r3, r0
 8002a08:	b29c      	uxth	r4, r3
 8002a0a:	e021      	b.n	8002a50 <rotate_motor+0x930>
 8002a0c:	6978      	ldr	r0, [r7, #20]
 8002a0e:	f7fd fdc3 	bl	8000598 <__aeabi_f2d>
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	4b7e      	ldr	r3, [pc, #504]	@ (8002c10 <rotate_motor+0xaf0>)
 8002a18:	f7fd ff40 	bl	800089c <__aeabi_ddiv>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	4b81      	ldr	r3, [pc, #516]	@ (8002c30 <rotate_motor+0xb10>)
 8002a2a:	f7fd fe0d 	bl	8000648 <__aeabi_dmul>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	f04f 0200 	mov.w	r2, #0
 8002a3a:	4b77      	ldr	r3, [pc, #476]	@ (8002c18 <rotate_motor+0xaf8>)
 8002a3c:	f7fd fc4e 	bl	80002dc <__adddf3>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	f7fe f8d6 	bl	8000bf8 <__aeabi_d2uiz>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	b29c      	uxth	r4, r3
 8002a50:	4b72      	ldr	r3, [pc, #456]	@ (8002c1c <rotate_motor+0xafc>)
 8002a52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a56:	335a      	adds	r3, #90	@ 0x5a
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a60:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a64:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8002c20 <rotate_motor+0xb00>
 8002a68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a74:	ee17 3a90 	vmov	r3, s15
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	bfb8      	it	lt
 8002a7c:	425b      	neglt	r3, r3
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fd fd78 	bl	8000574 <__aeabi_i2d>
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	4b66      	ldr	r3, [pc, #408]	@ (8002c24 <rotate_motor+0xb04>)
 8002a8a:	f7fd fddd 	bl	8000648 <__aeabi_dmul>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4610      	mov	r0, r2
 8002a94:	4619      	mov	r1, r3
 8002a96:	f7fe f8af 	bl	8000bf8 <__aeabi_d2uiz>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	4621      	mov	r1, r4
 8002aa2:	485e      	ldr	r0, [pc, #376]	@ (8002c1c <rotate_motor+0xafc>)
 8002aa4:	f000 fa58 	bl	8002f58 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(2, angle));
 8002aa8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab4:	dd22      	ble.n	8002afc <rotate_motor+0x9dc>
 8002ab6:	6978      	ldr	r0, [r7, #20]
 8002ab8:	f7fd fd6e 	bl	8000598 <__aeabi_f2d>
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	4b53      	ldr	r3, [pc, #332]	@ (8002c10 <rotate_motor+0xaf0>)
 8002ac2:	f7fd feeb 	bl	800089c <__aeabi_ddiv>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	a34a      	add	r3, pc, #296	@ (adr r3, 8002bf8 <rotate_motor+0xad8>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd fdb8 	bl	8000648 <__aeabi_dmul>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4610      	mov	r0, r2
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8002c18 <rotate_motor+0xaf8>)
 8002ae6:	f7fd fbf9 	bl	80002dc <__adddf3>
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4610      	mov	r0, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	f7fe f881 	bl	8000bf8 <__aeabi_d2uiz>
 8002af6:	4603      	mov	r3, r0
 8002af8:	b29c      	uxth	r4, r3
 8002afa:	e021      	b.n	8002b40 <rotate_motor+0xa20>
 8002afc:	6978      	ldr	r0, [r7, #20]
 8002afe:	f7fd fd4b 	bl	8000598 <__aeabi_f2d>
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	4b42      	ldr	r3, [pc, #264]	@ (8002c10 <rotate_motor+0xaf0>)
 8002b08:	f7fd fec8 	bl	800089c <__aeabi_ddiv>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4610      	mov	r0, r2
 8002b12:	4619      	mov	r1, r3
 8002b14:	a33a      	add	r3, pc, #232	@ (adr r3, 8002c00 <rotate_motor+0xae0>)
 8002b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1a:	f7fd fd95 	bl	8000648 <__aeabi_dmul>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	4610      	mov	r0, r2
 8002b24:	4619      	mov	r1, r3
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c18 <rotate_motor+0xaf8>)
 8002b2c:	f7fd fbd6 	bl	80002dc <__adddf3>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4610      	mov	r0, r2
 8002b36:	4619      	mov	r1, r3
 8002b38:	f7fe f85e 	bl	8000bf8 <__aeabi_d2uiz>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	b29c      	uxth	r4, r3
 8002b40:	4b36      	ldr	r3, [pc, #216]	@ (8002c1c <rotate_motor+0xafc>)
 8002b42:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002b46:	335a      	adds	r3, #90	@ 0x5a
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b50:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b54:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8002c20 <rotate_motor+0xb00>
 8002b58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b64:	ee17 3a90 	vmov	r3, s15
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bfb8      	it	lt
 8002b6c:	425b      	neglt	r3, r3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fd00 	bl	8000574 <__aeabi_i2d>
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	4b2a      	ldr	r3, [pc, #168]	@ (8002c24 <rotate_motor+0xb04>)
 8002b7a:	f7fd fd65 	bl	8000648 <__aeabi_dmul>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4610      	mov	r0, r2
 8002b84:	4619      	mov	r1, r3
 8002b86:	f7fe f837 	bl	8000bf8 <__aeabi_d2uiz>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4621      	mov	r1, r4
 8002b92:	4828      	ldr	r0, [pc, #160]	@ (8002c34 <rotate_motor+0xb14>)
 8002b94:	f000 f9e0 	bl	8002f58 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(3, angle));
 8002b98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba4:	dd48      	ble.n	8002c38 <rotate_motor+0xb18>
 8002ba6:	6978      	ldr	r0, [r7, #20]
 8002ba8:	f7fd fcf6 	bl	8000598 <__aeabi_f2d>
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	4b17      	ldr	r3, [pc, #92]	@ (8002c10 <rotate_motor+0xaf0>)
 8002bb2:	f7fd fe73 	bl	800089c <__aeabi_ddiv>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4610      	mov	r0, r2
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	a312      	add	r3, pc, #72	@ (adr r3, 8002c08 <rotate_motor+0xae8>)
 8002bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc4:	f7fd fd40 	bl	8000648 <__aeabi_dmul>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	460b      	mov	r3, r1
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4619      	mov	r1, r3
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	4b10      	ldr	r3, [pc, #64]	@ (8002c18 <rotate_motor+0xaf8>)
 8002bd6:	f7fd fb81 	bl	80002dc <__adddf3>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f7fe f809 	bl	8000bf8 <__aeabi_d2uiz>
 8002be6:	4603      	mov	r3, r0
 8002be8:	b29c      	uxth	r4, r3
 8002bea:	e047      	b.n	8002c7c <rotate_motor+0xb5c>
 8002bec:	f3af 8000 	nop.w
 8002bf0:	00000000 	.word	0x00000000
 8002bf4:	4076a000 	.word	0x4076a000
 8002bf8:	00000000 	.word	0x00000000
 8002bfc:	40772000 	.word	0x40772000
 8002c00:	00000000 	.word	0x00000000
 8002c04:	40786000 	.word	0x40786000
 8002c08:	00000000 	.word	0x00000000
 8002c0c:	4076c000 	.word	0x4076c000
 8002c10:	40568000 	.word	0x40568000
 8002c14:	40768000 	.word	0x40768000
 8002c18:	407f4000 	.word	0x407f4000
 8002c1c:	20000000 	.word	0x20000000
 8002c20:	42b40000 	.word	0x42b40000
 8002c24:	40080000 	.word	0x40080000
 8002c28:	20000012 	.word	0x20000012
 8002c2c:	43340000 	.word	0x43340000
 8002c30:	40790000 	.word	0x40790000
 8002c34:	20000006 	.word	0x20000006
 8002c38:	6978      	ldr	r0, [r7, #20]
 8002c3a:	f7fd fcad 	bl	8000598 <__aeabi_f2d>
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	4b67      	ldr	r3, [pc, #412]	@ (8002de0 <rotate_motor+0xcc0>)
 8002c44:	f7fd fe2a 	bl	800089c <__aeabi_ddiv>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	4619      	mov	r1, r3
 8002c50:	a35f      	add	r3, pc, #380	@ (adr r3, 8002dd0 <rotate_motor+0xcb0>)
 8002c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c56:	f7fd fcf7 	bl	8000648 <__aeabi_dmul>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	4610      	mov	r0, r2
 8002c60:	4619      	mov	r1, r3
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	4b5f      	ldr	r3, [pc, #380]	@ (8002de4 <rotate_motor+0xcc4>)
 8002c68:	f7fd fb38 	bl	80002dc <__adddf3>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4610      	mov	r0, r2
 8002c72:	4619      	mov	r1, r3
 8002c74:	f7fd ffc0 	bl	8000bf8 <__aeabi_d2uiz>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	b29c      	uxth	r4, r3
 8002c7c:	4b5a      	ldr	r3, [pc, #360]	@ (8002de8 <rotate_motor+0xcc8>)
 8002c7e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002c82:	335a      	adds	r3, #90	@ 0x5a
 8002c84:	ee07 3a90 	vmov	s15, r3
 8002c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c90:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8002dec <rotate_motor+0xccc>
 8002c94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ca0:	ee17 3a90 	vmov	r3, s15
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	bfb8      	it	lt
 8002ca8:	425b      	neglt	r3, r3
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fd fc62 	bl	8000574 <__aeabi_i2d>
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	4b4e      	ldr	r3, [pc, #312]	@ (8002df0 <rotate_motor+0xcd0>)
 8002cb6:	f7fd fcc7 	bl	8000648 <__aeabi_dmul>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f7fd ff99 	bl	8000bf8 <__aeabi_d2uiz>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4621      	mov	r1, r4
 8002cce:	4849      	ldr	r0, [pc, #292]	@ (8002df4 <rotate_motor+0xcd4>)
 8002cd0:	f000 f942 	bl	8002f58 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(4, angle));
 8002cd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce0:	dd22      	ble.n	8002d28 <rotate_motor+0xc08>
 8002ce2:	6978      	ldr	r0, [r7, #20]
 8002ce4:	f7fd fc58 	bl	8000598 <__aeabi_f2d>
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	4b3c      	ldr	r3, [pc, #240]	@ (8002de0 <rotate_motor+0xcc0>)
 8002cee:	f7fd fdd5 	bl	800089c <__aeabi_ddiv>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	a337      	add	r3, pc, #220	@ (adr r3, 8002dd8 <rotate_motor+0xcb8>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fca2 	bl	8000648 <__aeabi_dmul>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4610      	mov	r0, r2
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	4b34      	ldr	r3, [pc, #208]	@ (8002de4 <rotate_motor+0xcc4>)
 8002d12:	f7fd fae3 	bl	80002dc <__adddf3>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f7fd ff6b 	bl	8000bf8 <__aeabi_d2uiz>
 8002d22:	4603      	mov	r3, r0
 8002d24:	b29c      	uxth	r4, r3
 8002d26:	e021      	b.n	8002d6c <rotate_motor+0xc4c>
 8002d28:	6978      	ldr	r0, [r7, #20]
 8002d2a:	f7fd fc35 	bl	8000598 <__aeabi_f2d>
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	4b2b      	ldr	r3, [pc, #172]	@ (8002de0 <rotate_motor+0xcc0>)
 8002d34:	f7fd fdb2 	bl	800089c <__aeabi_ddiv>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	4619      	mov	r1, r3
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	4b2c      	ldr	r3, [pc, #176]	@ (8002df8 <rotate_motor+0xcd8>)
 8002d46:	f7fd fc7f 	bl	8000648 <__aeabi_dmul>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	4b23      	ldr	r3, [pc, #140]	@ (8002de4 <rotate_motor+0xcc4>)
 8002d58:	f7fd fac0 	bl	80002dc <__adddf3>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4610      	mov	r0, r2
 8002d62:	4619      	mov	r1, r3
 8002d64:	f7fd ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	b29c      	uxth	r4, r3
 8002d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002de8 <rotate_motor+0xcc8>)
 8002d6e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002d72:	335a      	adds	r3, #90	@ 0x5a
 8002d74:	ee07 3a90 	vmov	s15, r3
 8002d78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d80:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002dec <rotate_motor+0xccc>
 8002d84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d90:	ee17 3a90 	vmov	r3, s15
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bfb8      	it	lt
 8002d98:	425b      	neglt	r3, r3
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fd fbea 	bl	8000574 <__aeabi_i2d>
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <rotate_motor+0xcd0>)
 8002da6:	f7fd fc4f 	bl	8000648 <__aeabi_dmul>
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	4610      	mov	r0, r2
 8002db0:	4619      	mov	r1, r3
 8002db2:	f7fd ff21 	bl	8000bf8 <__aeabi_d2uiz>
 8002db6:	4603      	mov	r3, r0
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4621      	mov	r1, r4
 8002dbe:	480f      	ldr	r0, [pc, #60]	@ (8002dfc <rotate_motor+0xcdc>)
 8002dc0:	f000 f8ca 	bl	8002f58 <servo_move>
  }
}
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	f3af 8000 	nop.w
 8002dd0:	00000000 	.word	0x00000000
 8002dd4:	40772000 	.word	0x40772000
 8002dd8:	00000000 	.word	0x00000000
 8002ddc:	4077a000 	.word	0x4077a000
 8002de0:	40568000 	.word	0x40568000
 8002de4:	407f4000 	.word	0x407f4000
 8002de8:	20000000 	.word	0x20000000
 8002dec:	42b40000 	.word	0x42b40000
 8002df0:	40080000 	.word	0x40080000
 8002df4:	2000000c 	.word	0x2000000c
 8002df8:	40768000 	.word	0x40768000
 8002dfc:	20000012 	.word	0x20000012

08002e00 <movement_control>:

void movement_control(BaseVelocity base_vel) {
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08c      	sub	sp, #48	@ 0x30
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	eef0 6a40 	vmov.f32	s13, s0
 8002e0a:	eeb0 7a60 	vmov.f32	s14, s1
 8002e0e:	eef0 7a41 	vmov.f32	s15, s2
 8002e12:	edc7 6a01 	vstr	s13, [r7, #4]
 8002e16:	ed87 7a02 	vstr	s14, [r7, #8]
 8002e1a:	edc7 7a03 	vstr	s15, [r7, #12]
  if (base_vel.x_vel != 0 && direction_encoder != LEFT_RIGHT || base_vel.y_vel != 0 && direction_encoder != FRONT_BACK) {
 8002e1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e22:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2a:	d003      	beq.n	8002e34 <movement_control+0x34>
 8002e2c:	4b49      	ldr	r3, [pc, #292]	@ (8002f54 <movement_control+0x154>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d10a      	bne.n	8002e4a <movement_control+0x4a>
 8002e34:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e38:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e40:	d01f      	beq.n	8002e82 <movement_control+0x82>
 8002e42:	4b44      	ldr	r3, [pc, #272]	@ (8002f54 <movement_control+0x154>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d01b      	beq.n	8002e82 <movement_control+0x82>
    rotate_motor(base_vel);
 8002e4a:	edd7 6a01 	vldr	s13, [r7, #4]
 8002e4e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e52:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e56:	eeb0 0a66 	vmov.f32	s0, s13
 8002e5a:	eef0 0a47 	vmov.f32	s1, s14
 8002e5e:	eeb0 1a67 	vmov.f32	s2, s15
 8002e62:	f7ff f95d 	bl	8002120 <rotate_motor>
    direction_encoder = base_vel.x_vel != 0 ? LEFT_RIGHT : FRONT_BACK;
 8002e66:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e6a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e72:	bf14      	ite	ne
 8002e74:	2301      	movne	r3, #1
 8002e76:	2300      	moveq	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	4b35      	ldr	r3, [pc, #212]	@ (8002f54 <movement_control+0x154>)
 8002e7e:	701a      	strb	r2, [r3, #0]
 8002e80:	e01b      	b.n	8002eba <movement_control+0xba>
  } else if (base_vel.z_vel != 0 && direction_encoder != ROTATE) {
 8002e82:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e86:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	d014      	beq.n	8002eba <movement_control+0xba>
 8002e90:	4b30      	ldr	r3, [pc, #192]	@ (8002f54 <movement_control+0x154>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d010      	beq.n	8002eba <movement_control+0xba>
    rotate_motor(base_vel);
 8002e98:	edd7 6a01 	vldr	s13, [r7, #4]
 8002e9c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ea0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ea4:	eeb0 0a66 	vmov.f32	s0, s13
 8002ea8:	eef0 0a47 	vmov.f32	s1, s14
 8002eac:	eeb0 1a67 	vmov.f32	s2, s15
 8002eb0:	f7ff f936 	bl	8002120 <rotate_motor>
    direction_encoder = ROTATE;
 8002eb4:	4b27      	ldr	r3, [pc, #156]	@ (8002f54 <movement_control+0x154>)
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	701a      	strb	r2, [r3, #0]
  }

  WheelVelocity target_vel = base2wheel(base_vel);
 8002eba:	edd7 6a01 	vldr	s13, [r7, #4]
 8002ebe:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ec2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ec6:	eeb0 0a66 	vmov.f32	s0, s13
 8002eca:	eef0 0a47 	vmov.f32	s1, s14
 8002ece:	eeb0 1a67 	vmov.f32	s2, s15
 8002ed2:	f7fe fd29 	bl	8001928 <base2wheel>
 8002ed6:	eeb0 6a40 	vmov.f32	s12, s0
 8002eda:	eef0 6a60 	vmov.f32	s13, s1
 8002ede:	eeb0 7a41 	vmov.f32	s14, s2
 8002ee2:	eef0 7a61 	vmov.f32	s15, s3
 8002ee6:	ed87 6a08 	vstr	s12, [r7, #32]
 8002eea:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8002eee:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8002ef2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
if (direction_encoder == LEFT_RIGHT) {
 8002ef6:	4b17      	ldr	r3, [pc, #92]	@ (8002f54 <movement_control+0x154>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d10b      	bne.n	8002f16 <movement_control+0x116>
  target_vel.front_left *= -1;
 8002efe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f02:	eef1 7a67 	vneg.f32	s15, s15
 8002f06:	edc7 7a08 	vstr	s15, [r7, #32]
  target_vel.rear_left *= -1;
 8002f0a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f0e:	eef1 7a67 	vneg.f32	s15, s15
 8002f12:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
}


  WheelPWM target_pwm = wheel2pwm(target_vel);
 8002f16:	f107 0310 	add.w	r3, r7, #16
 8002f1a:	ed97 6a08 	vldr	s12, [r7, #32]
 8002f1e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8002f22:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f26:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f2a:	eeb0 0a46 	vmov.f32	s0, s12
 8002f2e:	eef0 0a66 	vmov.f32	s1, s13
 8002f32:	eeb0 1a47 	vmov.f32	s2, s14
 8002f36:	eef0 1a67 	vmov.f32	s3, s15
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe fe4c 	bl	8001bd8 <wheel2pwm>
  wheels_control(target_pwm);
 8002f40:	f107 0310 	add.w	r3, r7, #16
 8002f44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f46:	f7ff f8cb 	bl	80020e0 <wheels_control>
}
 8002f4a:	bf00      	nop
 8002f4c:	3730      	adds	r7, #48	@ 0x30
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20000102 	.word	0x20000102

08002f58 <servo_move>:
  HAL_UART_Transmit(&huart4, send_buffer, sizeof(send_buffer), 0xFFFF);
  HAL_UART_Receive(&huart4, receive_buffer, sizeof(receive_buffer), 0xFFFF);
  target_servo->current_pos = (receive_buffer[8] << 8) + receive_buffer[7];
}

void servo_move(HTD45H_Servo* target_servo, uint16_t target_pos, uint16_t time) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
 8002f64:	4613      	mov	r3, r2
 8002f66:	803b      	strh	r3, [r7, #0]
  uint8_t send_buffer[10];
  send_buffer[0] = send_buffer[1] = FRAME_HEADER;
 8002f68:	2355      	movs	r3, #85	@ 0x55
 8002f6a:	737b      	strb	r3, [r7, #13]
 8002f6c:	7b7b      	ldrb	r3, [r7, #13]
 8002f6e:	733b      	strb	r3, [r7, #12]
  send_buffer[2] = 0x01 * 3 + 5;
 8002f70:	2308      	movs	r3, #8
 8002f72:	73bb      	strb	r3, [r7, #14]
  send_buffer[3] = CMD_SERVO_MOVE;
 8002f74:	2303      	movs	r3, #3
 8002f76:	73fb      	strb	r3, [r7, #15]
  send_buffer[4] = 0x01;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	743b      	strb	r3, [r7, #16]
  send_buffer[5] = GET_LOW_BYTE(time);
 8002f7c:	883b      	ldrh	r3, [r7, #0]
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	747b      	strb	r3, [r7, #17]
  send_buffer[6] = GET_HIGH_BYTE(time);
 8002f82:	883b      	ldrh	r3, [r7, #0]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	74bb      	strb	r3, [r7, #18]
  send_buffer[7] = target_servo->servo_id;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	74fb      	strb	r3, [r7, #19]
  send_buffer[8] = GET_LOW_BYTE(target_pos);
 8002f92:	887b      	ldrh	r3, [r7, #2]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	753b      	strb	r3, [r7, #20]
  send_buffer[9] = GET_HIGH_BYTE(target_pos);
 8002f98:	887b      	ldrh	r3, [r7, #2]
 8002f9a:	0a1b      	lsrs	r3, r3, #8
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	757b      	strb	r3, [r7, #21]
  HAL_UART_Transmit(&huart4, send_buffer, sizeof(send_buffer), 0xFFFF);
 8002fa2:	f107 010c 	add.w	r1, r7, #12
 8002fa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002faa:	220a      	movs	r2, #10
 8002fac:	48ce      	ldr	r0, [pc, #824]	@ (80032e8 <servo_move+0x390>)
 8002fae:	f003 fe81 	bl	8006cb4 <HAL_UART_Transmit>
  target_servo->current_pos = target_pos;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	887a      	ldrh	r2, [r7, #2]
 8002fb6:	805a      	strh	r2, [r3, #2]

  switch (target_servo->servo_id) {
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	f200 81a6 	bhi.w	8003310 <servo_move+0x3b8>
 8002fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <servo_move+0x74>)
 8002fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fca:	bf00      	nop
 8002fcc:	08002fe5 	.word	0x08002fe5
 8002fd0:	08003065 	.word	0x08003065
 8002fd4:	080030e5 	.word	0x080030e5
 8002fd8:	08003165 	.word	0x08003165
 8002fdc:	080031e5 	.word	0x080031e5
 8002fe0:	08003265 	.word	0x08003265
    case 1:
      target_servo->current_degree = SERVO_ID1_POS_TO_ANGLE(target_pos);
 8002fe4:	887b      	ldrh	r3, [r7, #2]
 8002fe6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002fea:	d91c      	bls.n	8003026 <servo_move+0xce>
 8002fec:	887b      	ldrh	r3, [r7, #2]
 8002fee:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd fabe 	bl	8000574 <__aeabi_i2d>
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	4bbb      	ldr	r3, [pc, #748]	@ (80032ec <servo_move+0x394>)
 8002ffe:	f7fd fb23 	bl	8000648 <__aeabi_dmul>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4610      	mov	r0, r2
 8003008:	4619      	mov	r1, r3
 800300a:	a3a7      	add	r3, pc, #668	@ (adr r3, 80032a8 <servo_move+0x350>)
 800300c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003010:	f7fd fc44 	bl	800089c <__aeabi_ddiv>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4610      	mov	r0, r2
 800301a:	4619      	mov	r1, r3
 800301c:	f7fd fdc4 	bl	8000ba8 <__aeabi_d2iz>
 8003020:	4603      	mov	r3, r0
 8003022:	b21b      	sxth	r3, r3
 8003024:	e01b      	b.n	800305e <servo_move+0x106>
 8003026:	887b      	ldrh	r3, [r7, #2]
 8003028:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800302c:	4618      	mov	r0, r3
 800302e:	f7fd faa1 	bl	8000574 <__aeabi_i2d>
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	4bae      	ldr	r3, [pc, #696]	@ (80032f0 <servo_move+0x398>)
 8003038:	f7fd fb06 	bl	8000648 <__aeabi_dmul>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	4baa      	ldr	r3, [pc, #680]	@ (80032f4 <servo_move+0x39c>)
 800304a:	f7fd fc27 	bl	800089c <__aeabi_ddiv>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	f7fd fda7 	bl	8000ba8 <__aeabi_d2iz>
 800305a:	4603      	mov	r3, r0
 800305c:	b21b      	sxth	r3, r3
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	8093      	strh	r3, [r2, #4]
      break;
 8003062:	e156      	b.n	8003312 <servo_move+0x3ba>
    case 2:
      target_servo->current_degree = SERVO_ID2_POS_TO_ANGLE(target_pos);
 8003064:	887b      	ldrh	r3, [r7, #2]
 8003066:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800306a:	d91c      	bls.n	80030a6 <servo_move+0x14e>
 800306c:	887b      	ldrh	r3, [r7, #2]
 800306e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003072:	4618      	mov	r0, r3
 8003074:	f7fd fa7e 	bl	8000574 <__aeabi_i2d>
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	4b9b      	ldr	r3, [pc, #620]	@ (80032ec <servo_move+0x394>)
 800307e:	f7fd fae3 	bl	8000648 <__aeabi_dmul>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4610      	mov	r0, r2
 8003088:	4619      	mov	r1, r3
 800308a:	a389      	add	r3, pc, #548	@ (adr r3, 80032b0 <servo_move+0x358>)
 800308c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003090:	f7fd fc04 	bl	800089c <__aeabi_ddiv>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4610      	mov	r0, r2
 800309a:	4619      	mov	r1, r3
 800309c:	f7fd fd84 	bl	8000ba8 <__aeabi_d2iz>
 80030a0:	4603      	mov	r3, r0
 80030a2:	b21b      	sxth	r3, r3
 80030a4:	e01b      	b.n	80030de <servo_move+0x186>
 80030a6:	887b      	ldrh	r3, [r7, #2]
 80030a8:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd fa61 	bl	8000574 <__aeabi_i2d>
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	4b8e      	ldr	r3, [pc, #568]	@ (80032f0 <servo_move+0x398>)
 80030b8:	f7fd fac6 	bl	8000648 <__aeabi_dmul>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4610      	mov	r0, r2
 80030c2:	4619      	mov	r1, r3
 80030c4:	a37c      	add	r3, pc, #496	@ (adr r3, 80032b8 <servo_move+0x360>)
 80030c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ca:	f7fd fbe7 	bl	800089c <__aeabi_ddiv>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4610      	mov	r0, r2
 80030d4:	4619      	mov	r1, r3
 80030d6:	f7fd fd67 	bl	8000ba8 <__aeabi_d2iz>
 80030da:	4603      	mov	r3, r0
 80030dc:	b21b      	sxth	r3, r3
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	8093      	strh	r3, [r2, #4]
      break;
 80030e2:	e116      	b.n	8003312 <servo_move+0x3ba>
    case 3:
      target_servo->current_degree = SERVO_ID3_POS_TO_ANGLE(target_pos);
 80030e4:	887b      	ldrh	r3, [r7, #2]
 80030e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80030ea:	d91c      	bls.n	8003126 <servo_move+0x1ce>
 80030ec:	887b      	ldrh	r3, [r7, #2]
 80030ee:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd fa3e 	bl	8000574 <__aeabi_i2d>
 80030f8:	f04f 0200 	mov.w	r2, #0
 80030fc:	4b7b      	ldr	r3, [pc, #492]	@ (80032ec <servo_move+0x394>)
 80030fe:	f7fd faa3 	bl	8000648 <__aeabi_dmul>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4610      	mov	r0, r2
 8003108:	4619      	mov	r1, r3
 800310a:	a36d      	add	r3, pc, #436	@ (adr r3, 80032c0 <servo_move+0x368>)
 800310c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003110:	f7fd fbc4 	bl	800089c <__aeabi_ddiv>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	4610      	mov	r0, r2
 800311a:	4619      	mov	r1, r3
 800311c:	f7fd fd44 	bl	8000ba8 <__aeabi_d2iz>
 8003120:	4603      	mov	r3, r0
 8003122:	b21b      	sxth	r3, r3
 8003124:	e01b      	b.n	800315e <servo_move+0x206>
 8003126:	887b      	ldrh	r3, [r7, #2]
 8003128:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800312c:	4618      	mov	r0, r3
 800312e:	f7fd fa21 	bl	8000574 <__aeabi_i2d>
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	4b6e      	ldr	r3, [pc, #440]	@ (80032f0 <servo_move+0x398>)
 8003138:	f7fd fa86 	bl	8000648 <__aeabi_dmul>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	a360      	add	r3, pc, #384	@ (adr r3, 80032c8 <servo_move+0x370>)
 8003146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314a:	f7fd fba7 	bl	800089c <__aeabi_ddiv>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4610      	mov	r0, r2
 8003154:	4619      	mov	r1, r3
 8003156:	f7fd fd27 	bl	8000ba8 <__aeabi_d2iz>
 800315a:	4603      	mov	r3, r0
 800315c:	b21b      	sxth	r3, r3
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	8093      	strh	r3, [r2, #4]
      break;
 8003162:	e0d6      	b.n	8003312 <servo_move+0x3ba>
    case 4:
      target_servo->current_degree = SERVO_ID4_POS_TO_ANGLE(target_pos);
 8003164:	887b      	ldrh	r3, [r7, #2]
 8003166:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800316a:	d91c      	bls.n	80031a6 <servo_move+0x24e>
 800316c:	887b      	ldrh	r3, [r7, #2]
 800316e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003172:	4618      	mov	r0, r3
 8003174:	f7fd f9fe 	bl	8000574 <__aeabi_i2d>
 8003178:	f04f 0200 	mov.w	r2, #0
 800317c:	4b5b      	ldr	r3, [pc, #364]	@ (80032ec <servo_move+0x394>)
 800317e:	f7fd fa63 	bl	8000648 <__aeabi_dmul>
 8003182:	4602      	mov	r2, r0
 8003184:	460b      	mov	r3, r1
 8003186:	4610      	mov	r0, r2
 8003188:	4619      	mov	r1, r3
 800318a:	a351      	add	r3, pc, #324	@ (adr r3, 80032d0 <servo_move+0x378>)
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	f7fd fb84 	bl	800089c <__aeabi_ddiv>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4610      	mov	r0, r2
 800319a:	4619      	mov	r1, r3
 800319c:	f7fd fd04 	bl	8000ba8 <__aeabi_d2iz>
 80031a0:	4603      	mov	r3, r0
 80031a2:	b21b      	sxth	r3, r3
 80031a4:	e01b      	b.n	80031de <servo_move+0x286>
 80031a6:	887b      	ldrh	r3, [r7, #2]
 80031a8:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fd f9e1 	bl	8000574 <__aeabi_i2d>
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	4b4e      	ldr	r3, [pc, #312]	@ (80032f0 <servo_move+0x398>)
 80031b8:	f7fd fa46 	bl	8000648 <__aeabi_dmul>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	4610      	mov	r0, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	4b4b      	ldr	r3, [pc, #300]	@ (80032f8 <servo_move+0x3a0>)
 80031ca:	f7fd fb67 	bl	800089c <__aeabi_ddiv>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4610      	mov	r0, r2
 80031d4:	4619      	mov	r1, r3
 80031d6:	f7fd fce7 	bl	8000ba8 <__aeabi_d2iz>
 80031da:	4603      	mov	r3, r0
 80031dc:	b21b      	sxth	r3, r3
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	8093      	strh	r3, [r2, #4]
      break;
 80031e2:	e096      	b.n	8003312 <servo_move+0x3ba>
    case 5:
      target_servo->current_degree = SERVO_ID5_POS_TO_ANGLE(target_pos);
 80031e4:	887b      	ldrh	r3, [r7, #2]
 80031e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80031ea:	d91c      	bls.n	8003226 <servo_move+0x2ce>
 80031ec:	887b      	ldrh	r3, [r7, #2]
 80031ee:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fd f9be 	bl	8000574 <__aeabi_i2d>
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	4b3b      	ldr	r3, [pc, #236]	@ (80032ec <servo_move+0x394>)
 80031fe:	f7fd fa23 	bl	8000648 <__aeabi_dmul>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	4610      	mov	r0, r2
 8003208:	4619      	mov	r1, r3
 800320a:	a333      	add	r3, pc, #204	@ (adr r3, 80032d8 <servo_move+0x380>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	f7fd fb44 	bl	800089c <__aeabi_ddiv>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7fd fcc4 	bl	8000ba8 <__aeabi_d2iz>
 8003220:	4603      	mov	r3, r0
 8003222:	b21b      	sxth	r3, r3
 8003224:	e01b      	b.n	800325e <servo_move+0x306>
 8003226:	887b      	ldrh	r3, [r7, #2]
 8003228:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800322c:	4618      	mov	r0, r3
 800322e:	f7fd f9a1 	bl	8000574 <__aeabi_i2d>
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	4b31      	ldr	r3, [pc, #196]	@ (80032fc <servo_move+0x3a4>)
 8003238:	f7fd fa06 	bl	8000648 <__aeabi_dmul>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	4610      	mov	r0, r2
 8003242:	4619      	mov	r1, r3
 8003244:	a326      	add	r3, pc, #152	@ (adr r3, 80032e0 <servo_move+0x388>)
 8003246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324a:	f7fd fb27 	bl	800089c <__aeabi_ddiv>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4610      	mov	r0, r2
 8003254:	4619      	mov	r1, r3
 8003256:	f7fd fca7 	bl	8000ba8 <__aeabi_d2iz>
 800325a:	4603      	mov	r3, r0
 800325c:	b21b      	sxth	r3, r3
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	8093      	strh	r3, [r2, #4]
      break;
 8003262:	e056      	b.n	8003312 <servo_move+0x3ba>
    case 6:
      target_servo->current_degree = SERVO_ID6_POS_TO_ANGLE(target_pos);
 8003264:	887b      	ldrh	r3, [r7, #2]
 8003266:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800326a:	d84d      	bhi.n	8003308 <servo_move+0x3b0>
 800326c:	887b      	ldrh	r3, [r7, #2]
 800326e:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8003272:	4618      	mov	r0, r3
 8003274:	f7fd f97e 	bl	8000574 <__aeabi_i2d>
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	4b20      	ldr	r3, [pc, #128]	@ (8003300 <servo_move+0x3a8>)
 800327e:	f7fd f9e3 	bl	8000648 <__aeabi_dmul>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	4610      	mov	r0, r2
 8003288:	4619      	mov	r1, r3
 800328a:	f04f 0200 	mov.w	r2, #0
 800328e:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <servo_move+0x3ac>)
 8003290:	f7fd fb04 	bl	800089c <__aeabi_ddiv>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	f7fd fc84 	bl	8000ba8 <__aeabi_d2iz>
 80032a0:	4603      	mov	r3, r0
 80032a2:	b21a      	sxth	r2, r3
 80032a4:	e031      	b.n	800330a <servo_move+0x3b2>
 80032a6:	bf00      	nop
 80032a8:	00000000 	.word	0x00000000
 80032ac:	4076a000 	.word	0x4076a000
 80032b0:	00000000 	.word	0x00000000
 80032b4:	40772000 	.word	0x40772000
 80032b8:	00000000 	.word	0x00000000
 80032bc:	c0786000 	.word	0xc0786000
 80032c0:	00000000 	.word	0x00000000
 80032c4:	4076c000 	.word	0x4076c000
 80032c8:	00000000 	.word	0x00000000
 80032cc:	c0772000 	.word	0xc0772000
 80032d0:	00000000 	.word	0x00000000
 80032d4:	4077a000 	.word	0x4077a000
 80032d8:	00000000 	.word	0x00000000
 80032dc:	40786000 	.word	0x40786000
 80032e0:	00000000 	.word	0x00000000
 80032e4:	c0554000 	.word	0xc0554000
 80032e8:	200002d0 	.word	0x200002d0
 80032ec:	40568000 	.word	0x40568000
 80032f0:	c0568000 	.word	0xc0568000
 80032f4:	c0790000 	.word	0xc0790000
 80032f8:	c0768000 	.word	0xc0768000
 80032fc:	c0240000 	.word	0xc0240000
 8003300:	c03e0000 	.word	0xc03e0000
 8003304:	c05e0000 	.word	0xc05e0000
 8003308:	2200      	movs	r2, #0
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	809a      	strh	r2, [r3, #4]
      break;
 800330e:	e000      	b.n	8003312 <servo_move+0x3ba>
    default:
      break;
 8003310:	bf00      	nop
  }
}
 8003312:	bf00      	nop
 8003314:	3718      	adds	r7, #24
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop

0800331c <servo_reset_all>:
uint16_t servo_get_current_pos(HTD45H_Servo* target_servo) {
  servo_update_current_pos(target_servo);
  return target_servo->current_pos;
}

void servo_reset_all(void) {
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
  for (int i = 0; i < 6; i++)
 8003322:	2300      	movs	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	e010      	b.n	800334a <servo_reset_all+0x2e>
    servo_move(&(servos[i]), INITIAL_POS, 500);
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	4413      	add	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4a0a      	ldr	r2, [pc, #40]	@ (800335c <servo_reset_all+0x40>)
 8003334:	4413      	add	r3, r2
 8003336:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800333a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff fe0a 	bl	8002f58 <servo_move>
  for (int i = 0; i < 6; i++)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3301      	adds	r3, #1
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b05      	cmp	r3, #5
 800334e:	ddeb      	ble.n	8003328 <servo_reset_all+0xc>
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000000 	.word	0x20000000

08003360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003366:	4b0f      	ldr	r3, [pc, #60]	@ (80033a4 <HAL_MspInit+0x44>)
 8003368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336a:	4a0e      	ldr	r2, [pc, #56]	@ (80033a4 <HAL_MspInit+0x44>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	6613      	str	r3, [r2, #96]	@ 0x60
 8003372:	4b0c      	ldr	r3, [pc, #48]	@ (80033a4 <HAL_MspInit+0x44>)
 8003374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	607b      	str	r3, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800337e:	4b09      	ldr	r3, [pc, #36]	@ (80033a4 <HAL_MspInit+0x44>)
 8003380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003382:	4a08      	ldr	r2, [pc, #32]	@ (80033a4 <HAL_MspInit+0x44>)
 8003384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003388:	6593      	str	r3, [r2, #88]	@ 0x58
 800338a:	4b06      	ldr	r3, [pc, #24]	@ (80033a4 <HAL_MspInit+0x44>)
 800338c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003396:	f001 f9c3 	bl	8004720 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40021000 	.word	0x40021000

080033a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <NMI_Handler+0x4>

080033b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <HardFault_Handler+0x4>

080033b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033bc:	bf00      	nop
 80033be:	e7fd      	b.n	80033bc <MemManage_Handler+0x4>

080033c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033c4:	bf00      	nop
 80033c6:	e7fd      	b.n	80033c4 <BusFault_Handler+0x4>

080033c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033cc:	bf00      	nop
 80033ce:	e7fd      	b.n	80033cc <UsageFault_Handler+0x4>

080033d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033d4:	bf00      	nop
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033de:	b480      	push	{r7}
 80033e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033fe:	f000 fe2d 	bl	800405c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003402:	bf00      	nop
 8003404:	bd80      	pop	{r7, pc}

08003406 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	e00a      	b.n	800342e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003418:	f3af 8000 	nop.w
 800341c:	4601      	mov	r1, r0
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	60ba      	str	r2, [r7, #8]
 8003424:	b2ca      	uxtb	r2, r1
 8003426:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3301      	adds	r3, #1
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	dbf0      	blt.n	8003418 <_read+0x12>
  }

  return len;
 8003436:	687b      	ldr	r3, [r7, #4]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e009      	b.n	8003466 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	60ba      	str	r2, [r7, #8]
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3301      	adds	r3, #1
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	429a      	cmp	r2, r3
 800346c:	dbf1      	blt.n	8003452 <_write+0x12>
  }
  return len;
 800346e:	687b      	ldr	r3, [r7, #4]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <_close>:

int _close(int file)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003480:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003484:	4618      	mov	r0, r3
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034a0:	605a      	str	r2, [r3, #4]
  return 0;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <_isatty>:

int _isatty(int file)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034b8:	2301      	movs	r3, #1
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b085      	sub	sp, #20
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	60f8      	str	r0, [r7, #12]
 80034ce:	60b9      	str	r1, [r7, #8]
 80034d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034e8:	4a14      	ldr	r2, [pc, #80]	@ (800353c <_sbrk+0x5c>)
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <_sbrk+0x60>)
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d102      	bne.n	8003502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034fc:	4b11      	ldr	r3, [pc, #68]	@ (8003544 <_sbrk+0x64>)
 80034fe:	4a12      	ldr	r2, [pc, #72]	@ (8003548 <_sbrk+0x68>)
 8003500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <_sbrk+0x64>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4413      	add	r3, r2
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	429a      	cmp	r2, r3
 800350e:	d207      	bcs.n	8003520 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003510:	f004 fda8 	bl	8008064 <__errno>
 8003514:	4603      	mov	r3, r0
 8003516:	220c      	movs	r2, #12
 8003518:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800351a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800351e:	e009      	b.n	8003534 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003520:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <_sbrk+0x64>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003526:	4b07      	ldr	r3, [pc, #28]	@ (8003544 <_sbrk+0x64>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4413      	add	r3, r2
 800352e:	4a05      	ldr	r2, [pc, #20]	@ (8003544 <_sbrk+0x64>)
 8003530:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003532:	68fb      	ldr	r3, [r7, #12]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3718      	adds	r7, #24
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20020000 	.word	0x20020000
 8003540:	00000400 	.word	0x00000400
 8003544:	20000104 	.word	0x20000104
 8003548:	20000548 	.word	0x20000548

0800354c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <SystemInit+0x20>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003556:	4a05      	ldr	r2, [pc, #20]	@ (800356c <SystemInit+0x20>)
 8003558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800355c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08c      	sub	sp, #48	@ 0x30
 8003574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003576:	f107 030c 	add.w	r3, r7, #12
 800357a:	2224      	movs	r2, #36	@ 0x24
 800357c:	2100      	movs	r1, #0
 800357e:	4618      	mov	r0, r3
 8003580:	f004 fd22 	bl	8007fc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003584:	463b      	mov	r3, r7
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	605a      	str	r2, [r3, #4]
 800358c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800358e:	4b23      	ldr	r3, [pc, #140]	@ (800361c <MX_TIM1_Init+0xac>)
 8003590:	4a23      	ldr	r2, [pc, #140]	@ (8003620 <MX_TIM1_Init+0xb0>)
 8003592:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003594:	4b21      	ldr	r3, [pc, #132]	@ (800361c <MX_TIM1_Init+0xac>)
 8003596:	2200      	movs	r2, #0
 8003598:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800359a:	4b20      	ldr	r3, [pc, #128]	@ (800361c <MX_TIM1_Init+0xac>)
 800359c:	2200      	movs	r2, #0
 800359e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80035a0:	4b1e      	ldr	r3, [pc, #120]	@ (800361c <MX_TIM1_Init+0xac>)
 80035a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a8:	4b1c      	ldr	r3, [pc, #112]	@ (800361c <MX_TIM1_Init+0xac>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035ae:	4b1b      	ldr	r3, [pc, #108]	@ (800361c <MX_TIM1_Init+0xac>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <MX_TIM1_Init+0xac>)
 80035b6:	2280      	movs	r2, #128	@ 0x80
 80035b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80035ba:	2303      	movs	r3, #3
 80035bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80035c2:	2301      	movs	r3, #1
 80035c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80035ca:	230a      	movs	r3, #10
 80035cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80035ce:	2300      	movs	r3, #0
 80035d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80035d2:	2301      	movs	r3, #1
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80035d6:	2300      	movs	r3, #0
 80035d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80035da:	230a      	movs	r3, #10
 80035dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80035de:	f107 030c 	add.w	r3, r7, #12
 80035e2:	4619      	mov	r1, r3
 80035e4:	480d      	ldr	r0, [pc, #52]	@ (800361c <MX_TIM1_Init+0xac>)
 80035e6:	f002 fa6b 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80035f0:	f7fe f8db 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035f4:	2300      	movs	r3, #0
 80035f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035f8:	2300      	movs	r3, #0
 80035fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003600:	463b      	mov	r3, r7
 8003602:	4619      	mov	r1, r3
 8003604:	4805      	ldr	r0, [pc, #20]	@ (800361c <MX_TIM1_Init+0xac>)
 8003606:	f003 fa6f 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003610:	f7fe f8cb 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003614:	bf00      	nop
 8003616:	3730      	adds	r7, #48	@ 0x30
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20000108 	.word	0x20000108
 8003620:	40012c00 	.word	0x40012c00

08003624 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b08e      	sub	sp, #56	@ 0x38
 8003628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800362a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	605a      	str	r2, [r3, #4]
 8003634:	609a      	str	r2, [r3, #8]
 8003636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003638:	f107 031c 	add.w	r3, r7, #28
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003644:	463b      	mov	r3, r7
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	605a      	str	r2, [r3, #4]
 800364c:	609a      	str	r2, [r3, #8]
 800364e:	60da      	str	r2, [r3, #12]
 8003650:	611a      	str	r2, [r3, #16]
 8003652:	615a      	str	r2, [r3, #20]
 8003654:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003656:	4b2d      	ldr	r3, [pc, #180]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003658:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800365c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800365e:	4b2b      	ldr	r3, [pc, #172]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003660:	2200      	movs	r2, #0
 8003662:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003664:	4b29      	ldr	r3, [pc, #164]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16800;
 800366a:	4b28      	ldr	r3, [pc, #160]	@ (800370c <MX_TIM2_Init+0xe8>)
 800366c:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 8003670:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003672:	4b26      	ldr	r3, [pc, #152]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003674:	2200      	movs	r2, #0
 8003676:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003678:	4b24      	ldr	r3, [pc, #144]	@ (800370c <MX_TIM2_Init+0xe8>)
 800367a:	2280      	movs	r2, #128	@ 0x80
 800367c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800367e:	4823      	ldr	r0, [pc, #140]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003680:	f001 ffda 	bl	8005638 <HAL_TIM_Base_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800368a:	f7fe f88e 	bl	80017aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800368e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003692:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003694:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003698:	4619      	mov	r1, r3
 800369a:	481c      	ldr	r0, [pc, #112]	@ (800370c <MX_TIM2_Init+0xe8>)
 800369c:	f002 fc78 	bl	8005f90 <HAL_TIM_ConfigClockSource>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80036a6:	f7fe f880 	bl	80017aa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80036aa:	4818      	ldr	r0, [pc, #96]	@ (800370c <MX_TIM2_Init+0xe8>)
 80036ac:	f002 f894 	bl	80057d8 <HAL_TIM_PWM_Init>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80036b6:	f7fe f878 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036be:	2300      	movs	r3, #0
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036c2:	f107 031c 	add.w	r3, r7, #28
 80036c6:	4619      	mov	r1, r3
 80036c8:	4810      	ldr	r0, [pc, #64]	@ (800370c <MX_TIM2_Init+0xe8>)
 80036ca:	f003 fa0d 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80036d4:	f7fe f869 	bl	80017aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036d8:	2360      	movs	r3, #96	@ 0x60
 80036da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80036dc:	2300      	movs	r3, #0
 80036de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036e0:	2300      	movs	r3, #0
 80036e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036e4:	2300      	movs	r3, #0
 80036e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036e8:	463b      	mov	r3, r7
 80036ea:	220c      	movs	r2, #12
 80036ec:	4619      	mov	r1, r3
 80036ee:	4807      	ldr	r0, [pc, #28]	@ (800370c <MX_TIM2_Init+0xe8>)
 80036f0:	f002 fb3a 	bl	8005d68 <HAL_TIM_PWM_ConfigChannel>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80036fa:	f7fe f856 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80036fe:	4803      	ldr	r0, [pc, #12]	@ (800370c <MX_TIM2_Init+0xe8>)
 8003700:	f000 faa4 	bl	8003c4c <HAL_TIM_MspPostInit>

}
 8003704:	bf00      	nop
 8003706:	3738      	adds	r7, #56	@ 0x38
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	20000154 	.word	0x20000154

08003710 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08e      	sub	sp, #56	@ 0x38
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003716:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003724:	f107 031c 	add.w	r3, r7, #28
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003730:	463b      	mov	r3, r7
 8003732:	2200      	movs	r2, #0
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	605a      	str	r2, [r3, #4]
 8003738:	609a      	str	r2, [r3, #8]
 800373a:	60da      	str	r2, [r3, #12]
 800373c:	611a      	str	r2, [r3, #16]
 800373e:	615a      	str	r2, [r3, #20]
 8003740:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003742:	4b38      	ldr	r3, [pc, #224]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003744:	4a38      	ldr	r2, [pc, #224]	@ (8003828 <MX_TIM3_Init+0x118>)
 8003746:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8003748:	4b36      	ldr	r3, [pc, #216]	@ (8003824 <MX_TIM3_Init+0x114>)
 800374a:	2200      	movs	r2, #0
 800374c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800374e:	4b35      	ldr	r3, [pc, #212]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003750:	2200      	movs	r2, #0
 8003752:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16799;
 8003754:	4b33      	ldr	r3, [pc, #204]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003756:	f244 129f 	movw	r2, #16799	@ 0x419f
 800375a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <MX_TIM3_Init+0x114>)
 800375e:	2200      	movs	r2, #0
 8003760:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003762:	4b30      	ldr	r3, [pc, #192]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003764:	2280      	movs	r2, #128	@ 0x80
 8003766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003768:	482e      	ldr	r0, [pc, #184]	@ (8003824 <MX_TIM3_Init+0x114>)
 800376a:	f001 ff65 	bl	8005638 <HAL_TIM_Base_Init>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003774:	f7fe f819 	bl	80017aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800377c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800377e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003782:	4619      	mov	r1, r3
 8003784:	4827      	ldr	r0, [pc, #156]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003786:	f002 fc03 	bl	8005f90 <HAL_TIM_ConfigClockSource>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003790:	f7fe f80b 	bl	80017aa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003794:	4823      	ldr	r0, [pc, #140]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003796:	f002 f81f 	bl	80057d8 <HAL_TIM_PWM_Init>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80037a0:	f7fe f803 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037a4:	2300      	movs	r3, #0
 80037a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037a8:	2300      	movs	r3, #0
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037ac:	f107 031c 	add.w	r3, r7, #28
 80037b0:	4619      	mov	r1, r3
 80037b2:	481c      	ldr	r0, [pc, #112]	@ (8003824 <MX_TIM3_Init+0x114>)
 80037b4:	f003 f998 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80037be:	f7fd fff4 	bl	80017aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037c2:	2360      	movs	r3, #96	@ 0x60
 80037c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80037c6:	2300      	movs	r3, #0
 80037c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037d2:	463b      	mov	r3, r7
 80037d4:	2200      	movs	r2, #0
 80037d6:	4619      	mov	r1, r3
 80037d8:	4812      	ldr	r0, [pc, #72]	@ (8003824 <MX_TIM3_Init+0x114>)
 80037da:	f002 fac5 	bl	8005d68 <HAL_TIM_PWM_ConfigChannel>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80037e4:	f7fd ffe1 	bl	80017aa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037e8:	463b      	mov	r3, r7
 80037ea:	2204      	movs	r2, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	480d      	ldr	r0, [pc, #52]	@ (8003824 <MX_TIM3_Init+0x114>)
 80037f0:	f002 faba 	bl	8005d68 <HAL_TIM_PWM_ConfigChannel>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80037fa:	f7fd ffd6 	bl	80017aa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037fe:	463b      	mov	r3, r7
 8003800:	220c      	movs	r2, #12
 8003802:	4619      	mov	r1, r3
 8003804:	4807      	ldr	r0, [pc, #28]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003806:	f002 faaf 	bl	8005d68 <HAL_TIM_PWM_ConfigChannel>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003810:	f7fd ffcb 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003814:	4803      	ldr	r0, [pc, #12]	@ (8003824 <MX_TIM3_Init+0x114>)
 8003816:	f000 fa19 	bl	8003c4c <HAL_TIM_MspPostInit>

}
 800381a:	bf00      	nop
 800381c:	3738      	adds	r7, #56	@ 0x38
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	200001a0 	.word	0x200001a0
 8003828:	40000400 	.word	0x40000400

0800382c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08c      	sub	sp, #48	@ 0x30
 8003830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003832:	f107 030c 	add.w	r3, r7, #12
 8003836:	2224      	movs	r2, #36	@ 0x24
 8003838:	2100      	movs	r1, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f004 fbc4 	bl	8007fc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003840:	463b      	mov	r3, r7
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800384a:	4b21      	ldr	r3, [pc, #132]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 800384c:	4a21      	ldr	r2, [pc, #132]	@ (80038d4 <MX_TIM4_Init+0xa8>)
 800384e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003850:	4b1f      	ldr	r3, [pc, #124]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 8003852:	2200      	movs	r2, #0
 8003854:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003856:	4b1e      	ldr	r3, [pc, #120]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 8003858:	2200      	movs	r2, #0
 800385a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800385c:	4b1c      	ldr	r3, [pc, #112]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 800385e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003862:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003864:	4b1a      	ldr	r3, [pc, #104]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 8003866:	2200      	movs	r2, #0
 8003868:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800386a:	4b19      	ldr	r3, [pc, #100]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 800386c:	2280      	movs	r2, #128	@ 0x80
 800386e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003870:	2303      	movs	r3, #3
 8003872:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003874:	2300      	movs	r3, #0
 8003876:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003878:	2301      	movs	r3, #1
 800387a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800387c:	2300      	movs	r3, #0
 800387e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8003880:	230a      	movs	r3, #10
 8003882:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003884:	2300      	movs	r3, #0
 8003886:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003888:	2301      	movs	r3, #1
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800388c:	2300      	movs	r3, #0
 800388e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8003890:	230a      	movs	r3, #10
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003894:	f107 030c 	add.w	r3, r7, #12
 8003898:	4619      	mov	r1, r3
 800389a:	480d      	ldr	r0, [pc, #52]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 800389c:	f002 f910 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80038a6:	f7fd ff80 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038aa:	2300      	movs	r3, #0
 80038ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038b2:	463b      	mov	r3, r7
 80038b4:	4619      	mov	r1, r3
 80038b6:	4806      	ldr	r0, [pc, #24]	@ (80038d0 <MX_TIM4_Init+0xa4>)
 80038b8:	f003 f916 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80038c2:	f7fd ff72 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80038c6:	bf00      	nop
 80038c8:	3730      	adds	r7, #48	@ 0x30
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	200001ec 	.word	0x200001ec
 80038d4:	40000800 	.word	0x40000800

080038d8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08c      	sub	sp, #48	@ 0x30
 80038dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	2224      	movs	r2, #36	@ 0x24
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f004 fb6e 	bl	8007fc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ec:	463b      	mov	r3, r7
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	605a      	str	r2, [r3, #4]
 80038f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80038f6:	4b21      	ldr	r3, [pc, #132]	@ (800397c <MX_TIM5_Init+0xa4>)
 80038f8:	4a21      	ldr	r2, [pc, #132]	@ (8003980 <MX_TIM5_Init+0xa8>)
 80038fa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80038fc:	4b1f      	ldr	r3, [pc, #124]	@ (800397c <MX_TIM5_Init+0xa4>)
 80038fe:	2200      	movs	r2, #0
 8003900:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003902:	4b1e      	ldr	r3, [pc, #120]	@ (800397c <MX_TIM5_Init+0xa4>)
 8003904:	2200      	movs	r2, #0
 8003906:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8003908:	4b1c      	ldr	r3, [pc, #112]	@ (800397c <MX_TIM5_Init+0xa4>)
 800390a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800390e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003910:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <MX_TIM5_Init+0xa4>)
 8003912:	2200      	movs	r2, #0
 8003914:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003916:	4b19      	ldr	r3, [pc, #100]	@ (800397c <MX_TIM5_Init+0xa4>)
 8003918:	2280      	movs	r2, #128	@ 0x80
 800391a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800391c:	2303      	movs	r3, #3
 800391e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003920:	2300      	movs	r3, #0
 8003922:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003924:	2301      	movs	r3, #1
 8003926:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003928:	2300      	movs	r3, #0
 800392a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800392c:	230a      	movs	r3, #10
 800392e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003930:	2300      	movs	r3, #0
 8003932:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003934:	2301      	movs	r3, #1
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003938:	2300      	movs	r3, #0
 800393a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800393c:	230a      	movs	r3, #10
 800393e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003940:	f107 030c 	add.w	r3, r7, #12
 8003944:	4619      	mov	r1, r3
 8003946:	480d      	ldr	r0, [pc, #52]	@ (800397c <MX_TIM5_Init+0xa4>)
 8003948:	f002 f8ba 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8003952:	f7fd ff2a 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003956:	2300      	movs	r3, #0
 8003958:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800395e:	463b      	mov	r3, r7
 8003960:	4619      	mov	r1, r3
 8003962:	4806      	ldr	r0, [pc, #24]	@ (800397c <MX_TIM5_Init+0xa4>)
 8003964:	f003 f8c0 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 800396e:	f7fd ff1c 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003972:	bf00      	nop
 8003974:	3730      	adds	r7, #48	@ 0x30
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000238 	.word	0x20000238
 8003980:	40000c00 	.word	0x40000c00

08003984 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b08c      	sub	sp, #48	@ 0x30
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800398a:	f107 030c 	add.w	r3, r7, #12
 800398e:	2224      	movs	r2, #36	@ 0x24
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f004 fb18 	bl	8007fc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003998:	463b      	mov	r3, r7
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	605a      	str	r2, [r3, #4]
 80039a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80039a2:	4b23      	ldr	r3, [pc, #140]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039a4:	4a23      	ldr	r2, [pc, #140]	@ (8003a34 <MX_TIM8_Init+0xb0>)
 80039a6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80039a8:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ae:	4b20      	ldr	r3, [pc, #128]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80039b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039ba:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039be:	2200      	movs	r2, #0
 80039c0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80039c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039c8:	4b19      	ldr	r3, [pc, #100]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039ca:	2280      	movs	r2, #128	@ 0x80
 80039cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80039ce:	2303      	movs	r3, #3
 80039d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80039d6:	2301      	movs	r3, #1
 80039d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80039de:	230a      	movs	r3, #10
 80039e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80039e2:	2300      	movs	r3, #0
 80039e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80039e6:	2301      	movs	r3, #1
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80039ea:	2300      	movs	r3, #0
 80039ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80039ee:	230a      	movs	r3, #10
 80039f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80039f2:	f107 030c 	add.w	r3, r7, #12
 80039f6:	4619      	mov	r1, r3
 80039f8:	480d      	ldr	r0, [pc, #52]	@ (8003a30 <MX_TIM8_Init+0xac>)
 80039fa:	f002 f861 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003a04:	f7fd fed1 	bl	80017aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a14:	463b      	mov	r3, r7
 8003a16:	4619      	mov	r1, r3
 8003a18:	4805      	ldr	r0, [pc, #20]	@ (8003a30 <MX_TIM8_Init+0xac>)
 8003a1a:	f003 f865 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003a24:	f7fd fec1 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003a28:	bf00      	nop
 8003a2a:	3730      	adds	r7, #48	@ 0x30
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	20000284 	.word	0x20000284
 8003a34:	40013400 	.word	0x40013400

08003a38 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b090      	sub	sp, #64	@ 0x40
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	605a      	str	r2, [r3, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
 8003a4c:	60da      	str	r2, [r3, #12]
 8003a4e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a5d      	ldr	r2, [pc, #372]	@ (8003bcc <HAL_TIM_Encoder_MspInit+0x194>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d128      	bne.n	8003aac <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a64:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a66:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a72:	4b57      	ldr	r3, [pc, #348]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a76:	4a56      	ldr	r2, [pc, #344]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a78:	f043 0304 	orr.w	r3, r3, #4
 8003a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a7e:	4b54      	ldr	r3, [pc, #336]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a82:	f003 0304 	and.w	r3, r3, #4
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8e:	2302      	movs	r3, #2
 8003a90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a96:	2300      	movs	r3, #0
 8003a98:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	484b      	ldr	r0, [pc, #300]	@ (8003bd4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8003aa6:	f000 fbfd 	bl	80042a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003aaa:	e08a      	b.n	8003bc2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a49      	ldr	r2, [pc, #292]	@ (8003bd8 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d129      	bne.n	8003b0a <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ab6:	4b46      	ldr	r3, [pc, #280]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aba:	4a45      	ldr	r2, [pc, #276]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003abc:	f043 0304 	orr.w	r3, r3, #4
 8003ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ac2:	4b43      	ldr	r3, [pc, #268]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	623b      	str	r3, [r7, #32]
 8003acc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ace:	4b40      	ldr	r3, [pc, #256]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003ad4:	f043 0308 	orr.w	r3, r3, #8
 8003ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ada:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	61fb      	str	r3, [r7, #28]
 8003ae4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003ae6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aec:	2302      	movs	r3, #2
 8003aee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af4:	2300      	movs	r3, #0
 8003af6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003af8:	2302      	movs	r3, #2
 8003afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003afc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b00:	4619      	mov	r1, r3
 8003b02:	4836      	ldr	r0, [pc, #216]	@ (8003bdc <HAL_TIM_Encoder_MspInit+0x1a4>)
 8003b04:	f000 fbce 	bl	80042a4 <HAL_GPIO_Init>
}
 8003b08:	e05b      	b.n	8003bc2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a34      	ldr	r2, [pc, #208]	@ (8003be0 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d129      	bne.n	8003b68 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b14:	4b2e      	ldr	r3, [pc, #184]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	4a2d      	ldr	r2, [pc, #180]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b1a:	f043 0308 	orr.w	r3, r3, #8
 8003b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b20:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2c:	4b28      	ldr	r3, [pc, #160]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b30:	4a27      	ldr	r2, [pc, #156]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b38:	4b25      	ldr	r3, [pc, #148]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b44:	2303      	movs	r3, #3
 8003b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b50:	2300      	movs	r3, #0
 8003b52:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003b54:	2302      	movs	r3, #2
 8003b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b62:	f000 fb9f 	bl	80042a4 <HAL_GPIO_Init>
}
 8003b66:	e02c      	b.n	8003bc2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003be4 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d127      	bne.n	8003bc2 <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003b72:	4b17      	ldr	r3, [pc, #92]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b76:	4a16      	ldr	r2, [pc, #88]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b78:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b7e:	4b14      	ldr	r3, [pc, #80]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b86:	613b      	str	r3, [r7, #16]
 8003b88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b8a:	4b11      	ldr	r3, [pc, #68]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8e:	4a10      	ldr	r2, [pc, #64]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b90:	f043 0304 	orr.w	r3, r3, #4
 8003b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b96:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd0 <HAL_TIM_Encoder_MspInit+0x198>)
 8003b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ba2:	23c0      	movs	r3, #192	@ 0xc0
 8003ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bb6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003bba:	4619      	mov	r1, r3
 8003bbc:	4805      	ldr	r0, [pc, #20]	@ (8003bd4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8003bbe:	f000 fb71 	bl	80042a4 <HAL_GPIO_Init>
}
 8003bc2:	bf00      	nop
 8003bc4:	3740      	adds	r7, #64	@ 0x40
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40012c00 	.word	0x40012c00
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	48000800 	.word	0x48000800
 8003bd8:	40000800 	.word	0x40000800
 8003bdc:	48000c00 	.word	0x48000c00
 8003be0:	40000c00 	.word	0x40000c00
 8003be4:	40013400 	.word	0x40013400

08003be8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bf8:	d10c      	bne.n	8003c14 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bfa:	4b12      	ldr	r3, [pc, #72]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfe:	4a11      	ldr	r2, [pc, #68]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003c00:	f043 0301 	orr.w	r3, r3, #1
 8003c04:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c06:	4b0f      	ldr	r3, [pc, #60]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	60fb      	str	r3, [r7, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003c12:	e010      	b.n	8003c36 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a0b      	ldr	r2, [pc, #44]	@ (8003c48 <HAL_TIM_Base_MspInit+0x60>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d10b      	bne.n	8003c36 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c1e:	4b09      	ldr	r3, [pc, #36]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c22:	4a08      	ldr	r2, [pc, #32]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003c24:	f043 0302 	orr.w	r3, r3, #2
 8003c28:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c2a:	4b06      	ldr	r3, [pc, #24]	@ (8003c44 <HAL_TIM_Base_MspInit+0x5c>)
 8003c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	60bb      	str	r3, [r7, #8]
 8003c34:	68bb      	ldr	r3, [r7, #8]
}
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40021000 	.word	0x40021000
 8003c48:	40000400 	.word	0x40000400

08003c4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08a      	sub	sp, #40	@ 0x28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c54:	f107 0314 	add.w	r3, r7, #20
 8003c58:	2200      	movs	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	605a      	str	r2, [r3, #4]
 8003c5e:	609a      	str	r2, [r3, #8]
 8003c60:	60da      	str	r2, [r3, #12]
 8003c62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c6c:	d11c      	bne.n	8003ca8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c6e:	4b21      	ldr	r3, [pc, #132]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c72:	4a20      	ldr	r2, [pc, #128]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003c74:	f043 0308 	orr.w	r3, r3, #8
 8003c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7e:	f003 0308 	and.w	r3, r3, #8
 8003c82:	613b      	str	r3, [r7, #16]
 8003c84:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PD6     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003c86:	2340      	movs	r3, #64	@ 0x40
 8003c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c92:	2300      	movs	r3, #0
 8003c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003c96:	2302      	movs	r3, #2
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c9a:	f107 0314 	add.w	r3, r7, #20
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	4815      	ldr	r0, [pc, #84]	@ (8003cf8 <HAL_TIM_MspPostInit+0xac>)
 8003ca2:	f000 faff 	bl	80042a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003ca6:	e020      	b.n	8003cea <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a13      	ldr	r2, [pc, #76]	@ (8003cfc <HAL_TIM_MspPostInit+0xb0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d11b      	bne.n	8003cea <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003cb2:	4b10      	ldr	r3, [pc, #64]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb6:	4a0f      	ldr	r2, [pc, #60]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003cb8:	f043 0310 	orr.w	r3, r3, #16
 8003cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003cf4 <HAL_TIM_MspPostInit+0xa8>)
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8003cca:	232c      	movs	r3, #44	@ 0x2c
 8003ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cce:	2302      	movs	r3, #2
 8003cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cde:	f107 0314 	add.w	r3, r7, #20
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4806      	ldr	r0, [pc, #24]	@ (8003d00 <HAL_TIM_MspPostInit+0xb4>)
 8003ce6:	f000 fadd 	bl	80042a4 <HAL_GPIO_Init>
}
 8003cea:	bf00      	nop
 8003cec:	3728      	adds	r7, #40	@ 0x28
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	48000c00 	.word	0x48000c00
 8003cfc:	40000400 	.word	0x40000400
 8003d00:	48001000 	.word	0x48001000

08003d04 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003d08:	4b22      	ldr	r3, [pc, #136]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d0a:	4a23      	ldr	r2, [pc, #140]	@ (8003d98 <MX_UART4_Init+0x94>)
 8003d0c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8003d0e:	4b21      	ldr	r3, [pc, #132]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d10:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003d14:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003d16:	4b1f      	ldr	r3, [pc, #124]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003d22:	4b1c      	ldr	r3, [pc, #112]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003d28:	4b1a      	ldr	r3, [pc, #104]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d2a:	220c      	movs	r2, #12
 8003d2c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d2e:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d34:	4b17      	ldr	r3, [pc, #92]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d3a:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d40:	4b14      	ldr	r3, [pc, #80]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d46:	4b13      	ldr	r3, [pc, #76]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003d4c:	4811      	ldr	r0, [pc, #68]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d4e:	f002 ff61 	bl	8006c14 <HAL_UART_Init>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8003d58:	f7fd fd27 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	480d      	ldr	r0, [pc, #52]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d60:	f003 fe52 	bl	8007a08 <HAL_UARTEx_SetTxFifoThreshold>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8003d6a:	f7fd fd1e 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d6e:	2100      	movs	r1, #0
 8003d70:	4808      	ldr	r0, [pc, #32]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d72:	f003 fe87 	bl	8007a84 <HAL_UARTEx_SetRxFifoThreshold>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8003d7c:	f7fd fd15 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8003d80:	4804      	ldr	r0, [pc, #16]	@ (8003d94 <MX_UART4_Init+0x90>)
 8003d82:	f003 fe08 	bl	8007996 <HAL_UARTEx_DisableFifoMode>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8003d8c:	f7fd fd0d 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003d90:	bf00      	nop
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	200002d0 	.word	0x200002d0
 8003d98:	40004c00 	.word	0x40004c00

08003d9c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003da0:	4b22      	ldr	r3, [pc, #136]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003da2:	4a23      	ldr	r2, [pc, #140]	@ (8003e30 <MX_USART1_UART_Init+0x94>)
 8003da4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003da6:	4b21      	ldr	r3, [pc, #132]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003da8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003dac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003dae:	4b1f      	ldr	r3, [pc, #124]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003db4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003dba:	4b1c      	ldr	r3, [pc, #112]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dc2:	220c      	movs	r2, #12
 8003dc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dc6:	4b19      	ldr	r3, [pc, #100]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dcc:	4b17      	ldr	r3, [pc, #92]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dd2:	4b16      	ldr	r3, [pc, #88]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003dd8:	4b14      	ldr	r3, [pc, #80]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003dde:	4b13      	ldr	r3, [pc, #76]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003de4:	4811      	ldr	r0, [pc, #68]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003de6:	f002 ff15 	bl	8006c14 <HAL_UART_Init>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003df0:	f7fd fcdb 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003df4:	2100      	movs	r1, #0
 8003df6:	480d      	ldr	r0, [pc, #52]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003df8:	f003 fe06 	bl	8007a08 <HAL_UARTEx_SetTxFifoThreshold>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003e02:	f7fd fcd2 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e06:	2100      	movs	r1, #0
 8003e08:	4808      	ldr	r0, [pc, #32]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003e0a:	f003 fe3b 	bl	8007a84 <HAL_UARTEx_SetRxFifoThreshold>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003e14:	f7fd fcc9 	bl	80017aa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003e18:	4804      	ldr	r0, [pc, #16]	@ (8003e2c <MX_USART1_UART_Init+0x90>)
 8003e1a:	f003 fdbc 	bl	8007996 <HAL_UARTEx_DisableFifoMode>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003e24:	f7fd fcc1 	bl	80017aa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e28:	bf00      	nop
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	20000364 	.word	0x20000364
 8003e30:	40013800 	.word	0x40013800

08003e34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b0a0      	sub	sp, #128	@ 0x80
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e3c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	605a      	str	r2, [r3, #4]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	60da      	str	r2, [r3, #12]
 8003e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e4c:	f107 0318 	add.w	r3, r7, #24
 8003e50:	2254      	movs	r2, #84	@ 0x54
 8003e52:	2100      	movs	r1, #0
 8003e54:	4618      	mov	r0, r3
 8003e56:	f004 f8b7 	bl	8007fc8 <memset>
  if(uartHandle->Instance==UART4)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f54 <HAL_UART_MspInit+0x120>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d137      	bne.n	8003ed4 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003e64:	2308      	movs	r3, #8
 8003e66:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e6c:	f107 0318 	add.w	r3, r7, #24
 8003e70:	4618      	mov	r0, r3
 8003e72:	f001 f993 	bl	800519c <HAL_RCCEx_PeriphCLKConfig>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e7c:	f7fd fc95 	bl	80017aa <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003e80:	4b35      	ldr	r3, [pc, #212]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e84:	4a34      	ldr	r2, [pc, #208]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003e86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003e8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e8c:	4b32      	ldr	r3, [pc, #200]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e98:	4b2f      	ldr	r3, [pc, #188]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003e9e:	f043 0304 	orr.w	r3, r3, #4
 8003ea2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003eb0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ec6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4823      	ldr	r0, [pc, #140]	@ (8003f5c <HAL_UART_MspInit+0x128>)
 8003ece:	f000 f9e9 	bl	80042a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003ed2:	e03a      	b.n	8003f4a <HAL_UART_MspInit+0x116>
  else if(uartHandle->Instance==USART1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a21      	ldr	r2, [pc, #132]	@ (8003f60 <HAL_UART_MspInit+0x12c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d135      	bne.n	8003f4a <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ee6:	f107 0318 	add.w	r3, r7, #24
 8003eea:	4618      	mov	r0, r3
 8003eec:	f001 f956 	bl	800519c <HAL_RCCEx_PeriphCLKConfig>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8003ef6:	f7fd fc58 	bl	80017aa <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003efa:	4b17      	ldr	r3, [pc, #92]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003efe:	4a16      	ldr	r2, [pc, #88]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003f00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f04:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f06:	4b14      	ldr	r3, [pc, #80]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f12:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f16:	4a10      	ldr	r2, [pc, #64]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003f18:	f043 0304 	orr.w	r3, r3, #4
 8003f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f58 <HAL_UART_MspInit+0x124>)
 8003f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f22:	f003 0304 	and.w	r3, r3, #4
 8003f26:	60bb      	str	r3, [r7, #8]
 8003f28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003f2a:	2330      	movs	r3, #48	@ 0x30
 8003f2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f32:	2300      	movs	r3, #0
 8003f34:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f36:	2300      	movs	r3, #0
 8003f38:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f3a:	2307      	movs	r3, #7
 8003f3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f3e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003f42:	4619      	mov	r1, r3
 8003f44:	4805      	ldr	r0, [pc, #20]	@ (8003f5c <HAL_UART_MspInit+0x128>)
 8003f46:	f000 f9ad 	bl	80042a4 <HAL_GPIO_Init>
}
 8003f4a:	bf00      	nop
 8003f4c:	3780      	adds	r7, #128	@ 0x80
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40004c00 	.word	0x40004c00
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	48000800 	.word	0x48000800
 8003f60:	40013800 	.word	0x40013800

08003f64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f64:	480d      	ldr	r0, [pc, #52]	@ (8003f9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f66:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003f68:	f7ff faf0 	bl	800354c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f6c:	480c      	ldr	r0, [pc, #48]	@ (8003fa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f6e:	490d      	ldr	r1, [pc, #52]	@ (8003fa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f70:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa8 <LoopForever+0xe>)
  movs r3, #0
 8003f72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003f74:	e002      	b.n	8003f7c <LoopCopyDataInit>

08003f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f7a:	3304      	adds	r3, #4

08003f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f80:	d3f9      	bcc.n	8003f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f82:	4a0a      	ldr	r2, [pc, #40]	@ (8003fac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f84:	4c0a      	ldr	r4, [pc, #40]	@ (8003fb0 <LoopForever+0x16>)
  movs r3, #0
 8003f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f88:	e001      	b.n	8003f8e <LoopFillZerobss>

08003f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f8c:	3204      	adds	r2, #4

08003f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f90:	d3fb      	bcc.n	8003f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f92:	f004 f86d 	bl	8008070 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f96:	f7fd f9df 	bl	8001358 <main>

08003f9a <LoopForever>:

LoopForever:
    b LoopForever
 8003f9a:	e7fe      	b.n	8003f9a <LoopForever>
  ldr   r0, =_estack
 8003f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fa4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8003fa8:	08009828 	.word	0x08009828
  ldr r2, =_sbss
 8003fac:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8003fb0:	20000548 	.word	0x20000548

08003fb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003fb4:	e7fe      	b.n	8003fb4 <ADC1_2_IRQHandler>

08003fb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f000 f93d 	bl	8004240 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fc6:	200f      	movs	r0, #15
 8003fc8:	f000 f80e 	bl	8003fe8 <HAL_InitTick>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	71fb      	strb	r3, [r7, #7]
 8003fd6:	e001      	b.n	8003fdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fd8:	f7ff f9c2 	bl	8003360 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fdc:	79fb      	ldrb	r3, [r7, #7]

}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
	...

08003fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003ff4:	4b16      	ldr	r3, [pc, #88]	@ (8004050 <HAL_InitTick+0x68>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d022      	beq.n	8004042 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003ffc:	4b15      	ldr	r3, [pc, #84]	@ (8004054 <HAL_InitTick+0x6c>)
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	4b13      	ldr	r3, [pc, #76]	@ (8004050 <HAL_InitTick+0x68>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004008:	fbb1 f3f3 	udiv	r3, r1, r3
 800400c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004010:	4618      	mov	r0, r3
 8004012:	f000 f93a 	bl	800428a <HAL_SYSTICK_Config>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10f      	bne.n	800403c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b0f      	cmp	r3, #15
 8004020:	d809      	bhi.n	8004036 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004022:	2200      	movs	r2, #0
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800402a:	f000 f914 	bl	8004256 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800402e:	4a0a      	ldr	r2, [pc, #40]	@ (8004058 <HAL_InitTick+0x70>)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	e007      	b.n	8004046 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	73fb      	strb	r3, [r7, #15]
 800403a:	e004      	b.n	8004046 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]
 8004040:	e001      	b.n	8004046 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004046:	7bfb      	ldrb	r3, [r7, #15]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	2000002c 	.word	0x2000002c
 8004054:	20000024 	.word	0x20000024
 8004058:	20000028 	.word	0x20000028

0800405c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004060:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_IncTick+0x1c>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	4b05      	ldr	r3, [pc, #20]	@ (800407c <HAL_IncTick+0x20>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4413      	add	r3, r2
 800406a:	4a03      	ldr	r2, [pc, #12]	@ (8004078 <HAL_IncTick+0x1c>)
 800406c:	6013      	str	r3, [r2, #0]
}
 800406e:	bf00      	nop
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	200003f8 	.word	0x200003f8
 800407c:	2000002c 	.word	0x2000002c

08004080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  return uwTick;
 8004084:	4b03      	ldr	r3, [pc, #12]	@ (8004094 <HAL_GetTick+0x14>)
 8004086:	681b      	ldr	r3, [r3, #0]
}
 8004088:	4618      	mov	r0, r3
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	200003f8 	.word	0x200003f8

08004098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040a0:	f7ff ffee 	bl	8004080 <HAL_GetTick>
 80040a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040b0:	d004      	beq.n	80040bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80040b2:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <HAL_Delay+0x40>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4413      	add	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040bc:	bf00      	nop
 80040be:	f7ff ffdf 	bl	8004080 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d8f7      	bhi.n	80040be <HAL_Delay+0x26>
  {
  }
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	2000002c 	.word	0x2000002c

080040dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040f8:	4013      	ands	r3, r2
 80040fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004104:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004108:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800410e:	4a04      	ldr	r2, [pc, #16]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	60d3      	str	r3, [r2, #12]
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <__NVIC_GetPriorityGrouping+0x18>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	0a1b      	lsrs	r3, r3, #8
 800412e:	f003 0307 	and.w	r3, r3, #7
}
 8004132:	4618      	mov	r0, r3
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	e000ed00 	.word	0xe000ed00

08004140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	6039      	str	r1, [r7, #0]
 800414a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800414c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004150:	2b00      	cmp	r3, #0
 8004152:	db0a      	blt.n	800416a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	b2da      	uxtb	r2, r3
 8004158:	490c      	ldr	r1, [pc, #48]	@ (800418c <__NVIC_SetPriority+0x4c>)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	0112      	lsls	r2, r2, #4
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	440b      	add	r3, r1
 8004164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004168:	e00a      	b.n	8004180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	b2da      	uxtb	r2, r3
 800416e:	4908      	ldr	r1, [pc, #32]	@ (8004190 <__NVIC_SetPriority+0x50>)
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	3b04      	subs	r3, #4
 8004178:	0112      	lsls	r2, r2, #4
 800417a:	b2d2      	uxtb	r2, r2
 800417c:	440b      	add	r3, r1
 800417e:	761a      	strb	r2, [r3, #24]
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	e000e100 	.word	0xe000e100
 8004190:	e000ed00 	.word	0xe000ed00

08004194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004194:	b480      	push	{r7}
 8004196:	b089      	sub	sp, #36	@ 0x24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f1c3 0307 	rsb	r3, r3, #7
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	bf28      	it	cs
 80041b2:	2304      	movcs	r3, #4
 80041b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3304      	adds	r3, #4
 80041ba:	2b06      	cmp	r3, #6
 80041bc:	d902      	bls.n	80041c4 <NVIC_EncodePriority+0x30>
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	3b03      	subs	r3, #3
 80041c2:	e000      	b.n	80041c6 <NVIC_EncodePriority+0x32>
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	43da      	mvns	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	401a      	ands	r2, r3
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	fa01 f303 	lsl.w	r3, r1, r3
 80041e6:	43d9      	mvns	r1, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ec:	4313      	orrs	r3, r2
         );
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3724      	adds	r7, #36	@ 0x24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3b01      	subs	r3, #1
 8004208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800420c:	d301      	bcc.n	8004212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800420e:	2301      	movs	r3, #1
 8004210:	e00f      	b.n	8004232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004212:	4a0a      	ldr	r2, [pc, #40]	@ (800423c <SysTick_Config+0x40>)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3b01      	subs	r3, #1
 8004218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800421a:	210f      	movs	r1, #15
 800421c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004220:	f7ff ff8e 	bl	8004140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004224:	4b05      	ldr	r3, [pc, #20]	@ (800423c <SysTick_Config+0x40>)
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800422a:	4b04      	ldr	r3, [pc, #16]	@ (800423c <SysTick_Config+0x40>)
 800422c:	2207      	movs	r2, #7
 800422e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	e000e010 	.word	0xe000e010

08004240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff ff47 	bl	80040dc <__NVIC_SetPriorityGrouping>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b086      	sub	sp, #24
 800425a:	af00      	add	r7, sp, #0
 800425c:	4603      	mov	r3, r0
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
 8004262:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004264:	f7ff ff5e 	bl	8004124 <__NVIC_GetPriorityGrouping>
 8004268:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	6978      	ldr	r0, [r7, #20]
 8004270:	f7ff ff90 	bl	8004194 <NVIC_EncodePriority>
 8004274:	4602      	mov	r2, r0
 8004276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427a:	4611      	mov	r1, r2
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff ff5f 	bl	8004140 <__NVIC_SetPriority>
}
 8004282:	bf00      	nop
 8004284:	3718      	adds	r7, #24
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b082      	sub	sp, #8
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7ff ffb2 	bl	80041fc <SysTick_Config>
 8004298:	4603      	mov	r3, r0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
	...

080042a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042b2:	e15a      	b.n	800456a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	2101      	movs	r1, #1
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	fa01 f303 	lsl.w	r3, r1, r3
 80042c0:	4013      	ands	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 814c 	beq.w	8004564 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 0303 	and.w	r3, r3, #3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d005      	beq.n	80042e4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d130      	bne.n	8004346 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	2203      	movs	r2, #3
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	43db      	mvns	r3, r3
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	4013      	ands	r3, r2
 80042fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800431a:	2201      	movs	r2, #1
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	091b      	lsrs	r3, r3, #4
 8004330:	f003 0201 	and.w	r2, r3, #1
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	2b03      	cmp	r3, #3
 8004350:	d017      	beq.n	8004382 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	2203      	movs	r2, #3
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43db      	mvns	r3, r3
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4013      	ands	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	4313      	orrs	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	2b02      	cmp	r3, #2
 800438c:	d123      	bne.n	80043d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	08da      	lsrs	r2, r3, #3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	3208      	adds	r2, #8
 8004396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800439a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	220f      	movs	r2, #15
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	4013      	ands	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	08da      	lsrs	r2, r3, #3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3208      	adds	r2, #8
 80043d0:	6939      	ldr	r1, [r7, #16]
 80043d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	2203      	movs	r2, #3
 80043e2:	fa02 f303 	lsl.w	r3, r2, r3
 80043e6:	43db      	mvns	r3, r3
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4013      	ands	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0203 	and.w	r2, r3, #3
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a6 	beq.w	8004564 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004418:	4b5b      	ldr	r3, [pc, #364]	@ (8004588 <HAL_GPIO_Init+0x2e4>)
 800441a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441c:	4a5a      	ldr	r2, [pc, #360]	@ (8004588 <HAL_GPIO_Init+0x2e4>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6613      	str	r3, [r2, #96]	@ 0x60
 8004424:	4b58      	ldr	r3, [pc, #352]	@ (8004588 <HAL_GPIO_Init+0x2e4>)
 8004426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004430:	4a56      	ldr	r2, [pc, #344]	@ (800458c <HAL_GPIO_Init+0x2e8>)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	3302      	adds	r3, #2
 8004438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f003 0303 	and.w	r3, r3, #3
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	220f      	movs	r2, #15
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800445a:	d01f      	beq.n	800449c <HAL_GPIO_Init+0x1f8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a4c      	ldr	r2, [pc, #304]	@ (8004590 <HAL_GPIO_Init+0x2ec>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d019      	beq.n	8004498 <HAL_GPIO_Init+0x1f4>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a4b      	ldr	r2, [pc, #300]	@ (8004594 <HAL_GPIO_Init+0x2f0>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d013      	beq.n	8004494 <HAL_GPIO_Init+0x1f0>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a4a      	ldr	r2, [pc, #296]	@ (8004598 <HAL_GPIO_Init+0x2f4>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00d      	beq.n	8004490 <HAL_GPIO_Init+0x1ec>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a49      	ldr	r2, [pc, #292]	@ (800459c <HAL_GPIO_Init+0x2f8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d007      	beq.n	800448c <HAL_GPIO_Init+0x1e8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a48      	ldr	r2, [pc, #288]	@ (80045a0 <HAL_GPIO_Init+0x2fc>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d101      	bne.n	8004488 <HAL_GPIO_Init+0x1e4>
 8004484:	2305      	movs	r3, #5
 8004486:	e00a      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 8004488:	2306      	movs	r3, #6
 800448a:	e008      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 800448c:	2304      	movs	r3, #4
 800448e:	e006      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 8004490:	2303      	movs	r3, #3
 8004492:	e004      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 8004494:	2302      	movs	r3, #2
 8004496:	e002      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 8004498:	2301      	movs	r3, #1
 800449a:	e000      	b.n	800449e <HAL_GPIO_Init+0x1fa>
 800449c:	2300      	movs	r3, #0
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	f002 0203 	and.w	r2, r2, #3
 80044a4:	0092      	lsls	r2, r2, #2
 80044a6:	4093      	lsls	r3, r2
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044ae:	4937      	ldr	r1, [pc, #220]	@ (800458c <HAL_GPIO_Init+0x2e8>)
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	089b      	lsrs	r3, r3, #2
 80044b4:	3302      	adds	r3, #2
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044bc:	4b39      	ldr	r3, [pc, #228]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	4013      	ands	r3, r2
 80044ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044e0:	4a30      	ldr	r2, [pc, #192]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80044e6:	4b2f      	ldr	r3, [pc, #188]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	43db      	mvns	r3, r3
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	4013      	ands	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4313      	orrs	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800450a:	4a26      	ldr	r2, [pc, #152]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004510:	4b24      	ldr	r3, [pc, #144]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	43db      	mvns	r3, r3
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4013      	ands	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004534:	4a1b      	ldr	r2, [pc, #108]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800453a:	4b1a      	ldr	r3, [pc, #104]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	43db      	mvns	r3, r3
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	4013      	ands	r3, r2
 8004548:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800455e:	4a11      	ldr	r2, [pc, #68]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	3301      	adds	r3, #1
 8004568:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	fa22 f303 	lsr.w	r3, r2, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	f47f ae9d 	bne.w	80042b4 <HAL_GPIO_Init+0x10>
  }
}
 800457a:	bf00      	nop
 800457c:	bf00      	nop
 800457e:	371c      	adds	r7, #28
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr
 8004588:	40021000 	.word	0x40021000
 800458c:	40010000 	.word	0x40010000
 8004590:	48000400 	.word	0x48000400
 8004594:	48000800 	.word	0x48000800
 8004598:	48000c00 	.word	0x48000c00
 800459c:	48001000 	.word	0x48001000
 80045a0:	48001400 	.word	0x48001400
 80045a4:	40010400 	.word	0x40010400

080045a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	807b      	strh	r3, [r7, #2]
 80045b4:	4613      	mov	r3, r2
 80045b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045b8:	787b      	ldrb	r3, [r7, #1]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045be:	887a      	ldrh	r2, [r7, #2]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045c4:	e002      	b.n	80045cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045c6:	887a      	ldrh	r2, [r7, #2]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d141      	bne.n	800466a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045e6:	4b4b      	ldr	r3, [pc, #300]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045f2:	d131      	bne.n	8004658 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045f4:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045fa:	4a46      	ldr	r2, [pc, #280]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004600:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004604:	4b43      	ldr	r3, [pc, #268]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800460c:	4a41      	ldr	r2, [pc, #260]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004612:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004614:	4b40      	ldr	r3, [pc, #256]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2232      	movs	r2, #50	@ 0x32
 800461a:	fb02 f303 	mul.w	r3, r2, r3
 800461e:	4a3f      	ldr	r2, [pc, #252]	@ (800471c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004620:	fba2 2303 	umull	r2, r3, r2, r3
 8004624:	0c9b      	lsrs	r3, r3, #18
 8004626:	3301      	adds	r3, #1
 8004628:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800462a:	e002      	b.n	8004632 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3b01      	subs	r3, #1
 8004630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004632:	4b38      	ldr	r3, [pc, #224]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463e:	d102      	bne.n	8004646 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f2      	bne.n	800462c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004646:	4b33      	ldr	r3, [pc, #204]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004652:	d158      	bne.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e057      	b.n	8004708 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004658:	4b2e      	ldr	r3, [pc, #184]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800465a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800465e:	4a2d      	ldr	r2, [pc, #180]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004664:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004668:	e04d      	b.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004670:	d141      	bne.n	80046f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004672:	4b28      	ldr	r3, [pc, #160]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800467a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467e:	d131      	bne.n	80046e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004680:	4b24      	ldr	r3, [pc, #144]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004686:	4a23      	ldr	r2, [pc, #140]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800468c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004690:	4b20      	ldr	r3, [pc, #128]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004698:	4a1e      	ldr	r2, [pc, #120]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800469a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800469e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2232      	movs	r2, #50	@ 0x32
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	4a1c      	ldr	r2, [pc, #112]	@ (800471c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046ac:	fba2 2303 	umull	r2, r3, r2, r3
 80046b0:	0c9b      	lsrs	r3, r3, #18
 80046b2:	3301      	adds	r3, #1
 80046b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046b6:	e002      	b.n	80046be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046be:	4b15      	ldr	r3, [pc, #84]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ca:	d102      	bne.n	80046d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f2      	bne.n	80046b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046d2:	4b10      	ldr	r3, [pc, #64]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046de:	d112      	bne.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e011      	b.n	8004708 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046f4:	e007      	b.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046f6:	4b07      	ldr	r3, [pc, #28]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046fe:	4a05      	ldr	r2, [pc, #20]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004700:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004704:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	40007000 	.word	0x40007000
 8004718:	20000024 	.word	0x20000024
 800471c:	431bde83 	.word	0x431bde83

08004720 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004724:	4b05      	ldr	r3, [pc, #20]	@ (800473c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	4a04      	ldr	r2, [pc, #16]	@ (800473c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800472a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800472e:	6093      	str	r3, [r2, #8]
}
 8004730:	bf00      	nop
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40007000 	.word	0x40007000

08004740 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b088      	sub	sp, #32
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e2fe      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d075      	beq.n	800484a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800475e:	4b97      	ldr	r3, [pc, #604]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 030c 	and.w	r3, r3, #12
 8004766:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004768:	4b94      	ldr	r3, [pc, #592]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0303 	and.w	r3, r3, #3
 8004770:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	2b0c      	cmp	r3, #12
 8004776:	d102      	bne.n	800477e <HAL_RCC_OscConfig+0x3e>
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	2b03      	cmp	r3, #3
 800477c:	d002      	beq.n	8004784 <HAL_RCC_OscConfig+0x44>
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	2b08      	cmp	r3, #8
 8004782:	d10b      	bne.n	800479c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004784:	4b8d      	ldr	r3, [pc, #564]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d05b      	beq.n	8004848 <HAL_RCC_OscConfig+0x108>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d157      	bne.n	8004848 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e2d9      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047a4:	d106      	bne.n	80047b4 <HAL_RCC_OscConfig+0x74>
 80047a6:	4b85      	ldr	r3, [pc, #532]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a84      	ldr	r2, [pc, #528]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047b0:	6013      	str	r3, [r2, #0]
 80047b2:	e01d      	b.n	80047f0 <HAL_RCC_OscConfig+0xb0>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047bc:	d10c      	bne.n	80047d8 <HAL_RCC_OscConfig+0x98>
 80047be:	4b7f      	ldr	r3, [pc, #508]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a7e      	ldr	r2, [pc, #504]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047c8:	6013      	str	r3, [r2, #0]
 80047ca:	4b7c      	ldr	r3, [pc, #496]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a7b      	ldr	r2, [pc, #492]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e00b      	b.n	80047f0 <HAL_RCC_OscConfig+0xb0>
 80047d8:	4b78      	ldr	r3, [pc, #480]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a77      	ldr	r2, [pc, #476]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	4b75      	ldr	r3, [pc, #468]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a74      	ldr	r2, [pc, #464]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80047ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d013      	beq.n	8004820 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7ff fc42 	bl	8004080 <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004800:	f7ff fc3e 	bl	8004080 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	@ 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e29e      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004812:	4b6a      	ldr	r3, [pc, #424]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f0      	beq.n	8004800 <HAL_RCC_OscConfig+0xc0>
 800481e:	e014      	b.n	800484a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004820:	f7ff fc2e 	bl	8004080 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004828:	f7ff fc2a 	bl	8004080 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b64      	cmp	r3, #100	@ 0x64
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e28a      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800483a:	4b60      	ldr	r3, [pc, #384]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0xe8>
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004848:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d075      	beq.n	8004942 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004856:	4b59      	ldr	r3, [pc, #356]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004860:	4b56      	ldr	r3, [pc, #344]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f003 0303 	and.w	r3, r3, #3
 8004868:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	2b0c      	cmp	r3, #12
 800486e:	d102      	bne.n	8004876 <HAL_RCC_OscConfig+0x136>
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d002      	beq.n	800487c <HAL_RCC_OscConfig+0x13c>
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	2b04      	cmp	r3, #4
 800487a:	d11f      	bne.n	80048bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800487c:	4b4f      	ldr	r3, [pc, #316]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004884:	2b00      	cmp	r3, #0
 8004886:	d005      	beq.n	8004894 <HAL_RCC_OscConfig+0x154>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e25d      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004894:	4b49      	ldr	r3, [pc, #292]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	061b      	lsls	r3, r3, #24
 80048a2:	4946      	ldr	r1, [pc, #280]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048a8:	4b45      	ldr	r3, [pc, #276]	@ (80049c0 <HAL_RCC_OscConfig+0x280>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff fb9b 	bl	8003fe8 <HAL_InitTick>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d043      	beq.n	8004940 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e249      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d023      	beq.n	800490c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048c4:	4b3d      	ldr	r3, [pc, #244]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a3c      	ldr	r2, [pc, #240]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80048ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d0:	f7ff fbd6 	bl	8004080 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048d8:	f7ff fbd2 	bl	8004080 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e232      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ea:	4b34      	ldr	r3, [pc, #208]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f0      	beq.n	80048d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f6:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	061b      	lsls	r3, r3, #24
 8004904:	492d      	ldr	r1, [pc, #180]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]
 800490a:	e01a      	b.n	8004942 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800490c:	4b2b      	ldr	r3, [pc, #172]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a2a      	ldr	r2, [pc, #168]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004912:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004918:	f7ff fbb2 	bl	8004080 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004920:	f7ff fbae 	bl	8004080 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e20e      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004932:	4b22      	ldr	r3, [pc, #136]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0x1e0>
 800493e:	e000      	b.n	8004942 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004940:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d041      	beq.n	80049d2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01c      	beq.n	8004990 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004956:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800495c:	4a17      	ldr	r2, [pc, #92]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 800495e:	f043 0301 	orr.w	r3, r3, #1
 8004962:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004966:	f7ff fb8b 	bl	8004080 <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800496c:	e008      	b.n	8004980 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800496e:	f7ff fb87 	bl	8004080 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e1e7      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004980:	4b0e      	ldr	r3, [pc, #56]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d0ef      	beq.n	800496e <HAL_RCC_OscConfig+0x22e>
 800498e:	e020      	b.n	80049d2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004990:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004996:	4a09      	ldr	r2, [pc, #36]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004998:	f023 0301 	bic.w	r3, r3, #1
 800499c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a0:	f7ff fb6e 	bl	8004080 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049a6:	e00d      	b.n	80049c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a8:	f7ff fb6a 	bl	8004080 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d906      	bls.n	80049c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e1ca      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
 80049ba:	bf00      	nop
 80049bc:	40021000 	.word	0x40021000
 80049c0:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049c4:	4b8c      	ldr	r3, [pc, #560]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 80049c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1ea      	bne.n	80049a8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80a6 	beq.w	8004b2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e0:	2300      	movs	r3, #0
 80049e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049e4:	4b84      	ldr	r3, [pc, #528]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 80049e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_OscConfig+0x2b4>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <HAL_RCC_OscConfig+0x2b6>
 80049f4:	2300      	movs	r3, #0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00d      	beq.n	8004a16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fa:	4b7f      	ldr	r3, [pc, #508]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fe:	4a7e      	ldr	r2, [pc, #504]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a04:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a06:	4b7c      	ldr	r3, [pc, #496]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a0e:	60fb      	str	r3, [r7, #12]
 8004a10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a12:	2301      	movs	r3, #1
 8004a14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a16:	4b79      	ldr	r3, [pc, #484]	@ (8004bfc <HAL_RCC_OscConfig+0x4bc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d118      	bne.n	8004a54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a22:	4b76      	ldr	r3, [pc, #472]	@ (8004bfc <HAL_RCC_OscConfig+0x4bc>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a75      	ldr	r2, [pc, #468]	@ (8004bfc <HAL_RCC_OscConfig+0x4bc>)
 8004a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7ff fb27 	bl	8004080 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a36:	f7ff fb23 	bl	8004080 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e183      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a48:	4b6c      	ldr	r3, [pc, #432]	@ (8004bfc <HAL_RCC_OscConfig+0x4bc>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d0f0      	beq.n	8004a36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d108      	bne.n	8004a6e <HAL_RCC_OscConfig+0x32e>
 8004a5c:	4b66      	ldr	r3, [pc, #408]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a62:	4a65      	ldr	r2, [pc, #404]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a6c:	e024      	b.n	8004ab8 <HAL_RCC_OscConfig+0x378>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b05      	cmp	r3, #5
 8004a74:	d110      	bne.n	8004a98 <HAL_RCC_OscConfig+0x358>
 8004a76:	4b60      	ldr	r3, [pc, #384]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a7c:	4a5e      	ldr	r2, [pc, #376]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a7e:	f043 0304 	orr.w	r3, r3, #4
 8004a82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a86:	4b5c      	ldr	r3, [pc, #368]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8c:	4a5a      	ldr	r2, [pc, #360]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a8e:	f043 0301 	orr.w	r3, r3, #1
 8004a92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a96:	e00f      	b.n	8004ab8 <HAL_RCC_OscConfig+0x378>
 8004a98:	4b57      	ldr	r3, [pc, #348]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a9e:	4a56      	ldr	r2, [pc, #344]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004aa0:	f023 0301 	bic.w	r3, r3, #1
 8004aa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004aa8:	4b53      	ldr	r3, [pc, #332]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	4a52      	ldr	r2, [pc, #328]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004ab0:	f023 0304 	bic.w	r3, r3, #4
 8004ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d016      	beq.n	8004aee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac0:	f7ff fade 	bl	8004080 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac6:	e00a      	b.n	8004ade <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac8:	f7ff fada 	bl	8004080 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e138      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ade:	4b46      	ldr	r3, [pc, #280]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0ed      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x388>
 8004aec:	e015      	b.n	8004b1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aee:	f7ff fac7 	bl	8004080 <HAL_GetTick>
 8004af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004af4:	e00a      	b.n	8004b0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004af6:	f7ff fac3 	bl	8004080 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e121      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1ed      	bne.n	8004af6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b1a:	7ffb      	ldrb	r3, [r7, #31]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d105      	bne.n	8004b2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b20:	4b35      	ldr	r3, [pc, #212]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	4a34      	ldr	r2, [pc, #208]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0320 	and.w	r3, r3, #32
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d03c      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d01c      	beq.n	8004b7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b40:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b46:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b50:	f7ff fa96 	bl	8004080 <HAL_GetTick>
 8004b54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b58:	f7ff fa92 	bl	8004080 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e0f2      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b6a:	4b23      	ldr	r3, [pc, #140]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0ef      	beq.n	8004b58 <HAL_RCC_OscConfig+0x418>
 8004b78:	e01b      	b.n	8004bb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b80:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b8a:	f7ff fa79 	bl	8004080 <HAL_GetTick>
 8004b8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b90:	e008      	b.n	8004ba4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b92:	f7ff fa75 	bl	8004080 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e0d5      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ba4:	4b14      	ldr	r3, [pc, #80]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004ba6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1ef      	bne.n	8004b92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 80c9 	beq.w	8004d4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 030c 	and.w	r3, r3, #12
 8004bc4:	2b0c      	cmp	r3, #12
 8004bc6:	f000 8083 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d15e      	bne.n	8004c90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd2:	4b09      	ldr	r3, [pc, #36]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a08      	ldr	r2, [pc, #32]	@ (8004bf8 <HAL_RCC_OscConfig+0x4b8>)
 8004bd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bde:	f7ff fa4f 	bl	8004080 <HAL_GetTick>
 8004be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004be4:	e00c      	b.n	8004c00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be6:	f7ff fa4b 	bl	8004080 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d905      	bls.n	8004c00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e0ab      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c00:	4b55      	ldr	r3, [pc, #340]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1ec      	bne.n	8004be6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c0c:	4b52      	ldr	r3, [pc, #328]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c0e:	68da      	ldr	r2, [r3, #12]
 8004c10:	4b52      	ldr	r3, [pc, #328]	@ (8004d5c <HAL_RCC_OscConfig+0x61c>)
 8004c12:	4013      	ands	r3, r2
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6a11      	ldr	r1, [r2, #32]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c1c:	3a01      	subs	r2, #1
 8004c1e:	0112      	lsls	r2, r2, #4
 8004c20:	4311      	orrs	r1, r2
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c26:	0212      	lsls	r2, r2, #8
 8004c28:	4311      	orrs	r1, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c2e:	0852      	lsrs	r2, r2, #1
 8004c30:	3a01      	subs	r2, #1
 8004c32:	0552      	lsls	r2, r2, #21
 8004c34:	4311      	orrs	r1, r2
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c3a:	0852      	lsrs	r2, r2, #1
 8004c3c:	3a01      	subs	r2, #1
 8004c3e:	0652      	lsls	r2, r2, #25
 8004c40:	4311      	orrs	r1, r2
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c46:	06d2      	lsls	r2, r2, #27
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	4943      	ldr	r1, [pc, #268]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c50:	4b41      	ldr	r3, [pc, #260]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a40      	ldr	r2, [pc, #256]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c5c:	4b3e      	ldr	r3, [pc, #248]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a3d      	ldr	r2, [pc, #244]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c68:	f7ff fa0a 	bl	8004080 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c70:	f7ff fa06 	bl	8004080 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e066      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c82:	4b35      	ldr	r3, [pc, #212]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d0f0      	beq.n	8004c70 <HAL_RCC_OscConfig+0x530>
 8004c8e:	e05e      	b.n	8004d4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c90:	4b31      	ldr	r3, [pc, #196]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a30      	ldr	r2, [pc, #192]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9c:	f7ff f9f0 	bl	8004080 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca4:	f7ff f9ec 	bl	8004080 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e04c      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cb6:	4b28      	ldr	r3, [pc, #160]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f0      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004cc2:	4b25      	ldr	r3, [pc, #148]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	4924      	ldr	r1, [pc, #144]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004cc8:	4b25      	ldr	r3, [pc, #148]	@ (8004d60 <HAL_RCC_OscConfig+0x620>)
 8004cca:	4013      	ands	r3, r2
 8004ccc:	60cb      	str	r3, [r1, #12]
 8004cce:	e03e      	b.n	8004d4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d101      	bne.n	8004cdc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e039      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8004d58 <HAL_RCC_OscConfig+0x618>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f003 0203 	and.w	r2, r3, #3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d12c      	bne.n	8004d4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d123      	bne.n	8004d4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d11b      	bne.n	8004d4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d113      	bne.n	8004d4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2c:	085b      	lsrs	r3, r3, #1
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d109      	bne.n	8004d4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d40:	085b      	lsrs	r3, r3, #1
 8004d42:	3b01      	subs	r3, #1
 8004d44:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d001      	beq.n	8004d4e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3720      	adds	r7, #32
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	019f800c 	.word	0x019f800c
 8004d60:	feeefffc 	.word	0xfeeefffc

08004d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e11e      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d7c:	4b91      	ldr	r3, [pc, #580]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 030f 	and.w	r3, r3, #15
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d910      	bls.n	8004dac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8a:	4b8e      	ldr	r3, [pc, #568]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f023 020f 	bic.w	r2, r3, #15
 8004d92:	498c      	ldr	r1, [pc, #560]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d9a:	4b8a      	ldr	r3, [pc, #552]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 030f 	and.w	r3, r3, #15
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d001      	beq.n	8004dac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e106      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d073      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d129      	bne.n	8004e14 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dc0:	4b81      	ldr	r3, [pc, #516]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e0f4      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004dd0:	f000 f99e 	bl	8005110 <RCC_GetSysClockFreqFromPLLSource>
 8004dd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4a7c      	ldr	r2, [pc, #496]	@ (8004fcc <HAL_RCC_ClockConfig+0x268>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d93f      	bls.n	8004e5e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dde:	4b7a      	ldr	r3, [pc, #488]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d009      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d033      	beq.n	8004e5e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d12f      	bne.n	8004e5e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dfe:	4b72      	ldr	r3, [pc, #456]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e06:	4a70      	ldr	r2, [pc, #448]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e0e:	2380      	movs	r3, #128	@ 0x80
 8004e10:	617b      	str	r3, [r7, #20]
 8004e12:	e024      	b.n	8004e5e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d107      	bne.n	8004e2c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e1c:	4b6a      	ldr	r3, [pc, #424]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d109      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e0c6      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e2c:	4b66      	ldr	r3, [pc, #408]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e0be      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e3c:	f000 f8ce 	bl	8004fdc <HAL_RCC_GetSysClockFreq>
 8004e40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	4a61      	ldr	r2, [pc, #388]	@ (8004fcc <HAL_RCC_ClockConfig+0x268>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d909      	bls.n	8004e5e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e4a:	4b5f      	ldr	r3, [pc, #380]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e52:	4a5d      	ldr	r2, [pc, #372]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e58:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e5e:	4b5a      	ldr	r3, [pc, #360]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f023 0203 	bic.w	r2, r3, #3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	4957      	ldr	r1, [pc, #348]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e70:	f7ff f906 	bl	8004080 <HAL_GetTick>
 8004e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e76:	e00a      	b.n	8004e8e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e78:	f7ff f902 	bl	8004080 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e095      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e8e:	4b4e      	ldr	r3, [pc, #312]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f003 020c 	and.w	r2, r3, #12
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d1eb      	bne.n	8004e78 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d023      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eb8:	4b43      	ldr	r3, [pc, #268]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	4a42      	ldr	r2, [pc, #264]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004ebe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ec2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d007      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ed0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ed8:	4a3b      	ldr	r2, [pc, #236]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004eda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ede:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ee0:	4b39      	ldr	r3, [pc, #228]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4936      	ldr	r1, [pc, #216]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	608b      	str	r3, [r1, #8]
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	2b80      	cmp	r3, #128	@ 0x80
 8004ef8:	d105      	bne.n	8004f06 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004efa:	4b33      	ldr	r3, [pc, #204]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	4a32      	ldr	r2, [pc, #200]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f04:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f06:	4b2f      	ldr	r3, [pc, #188]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d21d      	bcs.n	8004f50 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f14:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f023 020f 	bic.w	r2, r3, #15
 8004f1c:	4929      	ldr	r1, [pc, #164]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f24:	f7ff f8ac 	bl	8004080 <HAL_GetTick>
 8004f28:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	e00a      	b.n	8004f42 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2c:	f7ff f8a8 	bl	8004080 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e03b      	b.n	8004fba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b20      	ldr	r3, [pc, #128]	@ (8004fc4 <HAL_RCC_ClockConfig+0x260>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d1ed      	bne.n	8004f2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d008      	beq.n	8004f6e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	4917      	ldr	r1, [pc, #92]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d009      	beq.n	8004f8e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f7a:	4b13      	ldr	r3, [pc, #76]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	490f      	ldr	r1, [pc, #60]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f8e:	f000 f825 	bl	8004fdc <HAL_RCC_GetSysClockFreq>
 8004f92:	4602      	mov	r2, r0
 8004f94:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc8 <HAL_RCC_ClockConfig+0x264>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	091b      	lsrs	r3, r3, #4
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	490c      	ldr	r1, [pc, #48]	@ (8004fd0 <HAL_RCC_ClockConfig+0x26c>)
 8004fa0:	5ccb      	ldrb	r3, [r1, r3]
 8004fa2:	f003 031f 	and.w	r3, r3, #31
 8004fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8004faa:	4a0a      	ldr	r2, [pc, #40]	@ (8004fd4 <HAL_RCC_ClockConfig+0x270>)
 8004fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004fae:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <HAL_RCC_ClockConfig+0x274>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff f818 	bl	8003fe8 <HAL_InitTick>
 8004fb8:	4603      	mov	r3, r0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3718      	adds	r7, #24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40022000 	.word	0x40022000
 8004fc8:	40021000 	.word	0x40021000
 8004fcc:	04c4b400 	.word	0x04c4b400
 8004fd0:	08009648 	.word	0x08009648
 8004fd4:	20000024 	.word	0x20000024
 8004fd8:	20000028 	.word	0x20000028

08004fdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fe2:	4b2c      	ldr	r3, [pc, #176]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f003 030c 	and.w	r3, r3, #12
 8004fea:	2b04      	cmp	r3, #4
 8004fec:	d102      	bne.n	8004ff4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fee:	4b2a      	ldr	r3, [pc, #168]	@ (8005098 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ff0:	613b      	str	r3, [r7, #16]
 8004ff2:	e047      	b.n	8005084 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ff4:	4b27      	ldr	r3, [pc, #156]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f003 030c 	and.w	r3, r3, #12
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d102      	bne.n	8005006 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005000:	4b26      	ldr	r3, [pc, #152]	@ (800509c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	e03e      	b.n	8005084 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005006:	4b23      	ldr	r3, [pc, #140]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f003 030c 	and.w	r3, r3, #12
 800500e:	2b0c      	cmp	r3, #12
 8005010:	d136      	bne.n	8005080 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005012:	4b20      	ldr	r3, [pc, #128]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800501c:	4b1d      	ldr	r3, [pc, #116]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	091b      	lsrs	r3, r3, #4
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	3301      	adds	r3, #1
 8005028:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b03      	cmp	r3, #3
 800502e:	d10c      	bne.n	800504a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005030:	4a1a      	ldr	r2, [pc, #104]	@ (800509c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	fbb2 f3f3 	udiv	r3, r2, r3
 8005038:	4a16      	ldr	r2, [pc, #88]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 800503a:	68d2      	ldr	r2, [r2, #12]
 800503c:	0a12      	lsrs	r2, r2, #8
 800503e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005042:	fb02 f303 	mul.w	r3, r2, r3
 8005046:	617b      	str	r3, [r7, #20]
      break;
 8005048:	e00c      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800504a:	4a13      	ldr	r2, [pc, #76]	@ (8005098 <HAL_RCC_GetSysClockFreq+0xbc>)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	4a10      	ldr	r2, [pc, #64]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005054:	68d2      	ldr	r2, [r2, #12]
 8005056:	0a12      	lsrs	r2, r2, #8
 8005058:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800505c:	fb02 f303 	mul.w	r3, r2, r3
 8005060:	617b      	str	r3, [r7, #20]
      break;
 8005062:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005064:	4b0b      	ldr	r3, [pc, #44]	@ (8005094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	0e5b      	lsrs	r3, r3, #25
 800506a:	f003 0303 	and.w	r3, r3, #3
 800506e:	3301      	adds	r3, #1
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	fbb2 f3f3 	udiv	r3, r2, r3
 800507c:	613b      	str	r3, [r7, #16]
 800507e:	e001      	b.n	8005084 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005084:	693b      	ldr	r3, [r7, #16]
}
 8005086:	4618      	mov	r0, r3
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40021000 	.word	0x40021000
 8005098:	00f42400 	.word	0x00f42400
 800509c:	007a1200 	.word	0x007a1200

080050a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050a4:	4b03      	ldr	r3, [pc, #12]	@ (80050b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050a6:	681b      	ldr	r3, [r3, #0]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	20000024 	.word	0x20000024

080050b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050bc:	f7ff fff0 	bl	80050a0 <HAL_RCC_GetHCLKFreq>
 80050c0:	4602      	mov	r2, r0
 80050c2:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	0a1b      	lsrs	r3, r3, #8
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	4904      	ldr	r1, [pc, #16]	@ (80050e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050ce:	5ccb      	ldrb	r3, [r1, r3]
 80050d0:	f003 031f 	and.w	r3, r3, #31
 80050d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d8:	4618      	mov	r0, r3
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	40021000 	.word	0x40021000
 80050e0:	08009658 	.word	0x08009658

080050e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050e8:	f7ff ffda 	bl	80050a0 <HAL_RCC_GetHCLKFreq>
 80050ec:	4602      	mov	r2, r0
 80050ee:	4b06      	ldr	r3, [pc, #24]	@ (8005108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	0adb      	lsrs	r3, r3, #11
 80050f4:	f003 0307 	and.w	r3, r3, #7
 80050f8:	4904      	ldr	r1, [pc, #16]	@ (800510c <HAL_RCC_GetPCLK2Freq+0x28>)
 80050fa:	5ccb      	ldrb	r3, [r1, r3]
 80050fc:	f003 031f 	and.w	r3, r3, #31
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40021000 	.word	0x40021000
 800510c:	08009658 	.word	0x08009658

08005110 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005116:	4b1e      	ldr	r3, [pc, #120]	@ (8005190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f003 0303 	and.w	r3, r3, #3
 800511e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005120:	4b1b      	ldr	r3, [pc, #108]	@ (8005190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	3301      	adds	r3, #1
 800512c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	2b03      	cmp	r3, #3
 8005132:	d10c      	bne.n	800514e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005134:	4a17      	ldr	r2, [pc, #92]	@ (8005194 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	fbb2 f3f3 	udiv	r3, r2, r3
 800513c:	4a14      	ldr	r2, [pc, #80]	@ (8005190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800513e:	68d2      	ldr	r2, [r2, #12]
 8005140:	0a12      	lsrs	r2, r2, #8
 8005142:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	617b      	str	r3, [r7, #20]
    break;
 800514c:	e00c      	b.n	8005168 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800514e:	4a12      	ldr	r2, [pc, #72]	@ (8005198 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	fbb2 f3f3 	udiv	r3, r2, r3
 8005156:	4a0e      	ldr	r2, [pc, #56]	@ (8005190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005158:	68d2      	ldr	r2, [r2, #12]
 800515a:	0a12      	lsrs	r2, r2, #8
 800515c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005160:	fb02 f303 	mul.w	r3, r2, r3
 8005164:	617b      	str	r3, [r7, #20]
    break;
 8005166:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005168:	4b09      	ldr	r3, [pc, #36]	@ (8005190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	0e5b      	lsrs	r3, r3, #25
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	3301      	adds	r3, #1
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005180:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005182:	687b      	ldr	r3, [r7, #4]
}
 8005184:	4618      	mov	r0, r3
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	40021000 	.word	0x40021000
 8005194:	007a1200 	.word	0x007a1200
 8005198:	00f42400 	.word	0x00f42400

0800519c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051a4:	2300      	movs	r3, #0
 80051a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051a8:	2300      	movs	r3, #0
 80051aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 8098 	beq.w	80052ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ba:	2300      	movs	r3, #0
 80051bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051be:	4b43      	ldr	r3, [pc, #268]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10d      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ca:	4b40      	ldr	r3, [pc, #256]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ce:	4a3f      	ldr	r2, [pc, #252]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80051d6:	4b3d      	ldr	r3, [pc, #244]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051de:	60bb      	str	r3, [r7, #8]
 80051e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051e2:	2301      	movs	r3, #1
 80051e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051e6:	4b3a      	ldr	r3, [pc, #232]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a39      	ldr	r2, [pc, #228]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051f2:	f7fe ff45 	bl	8004080 <HAL_GetTick>
 80051f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051f8:	e009      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051fa:	f7fe ff41 	bl	8004080 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d902      	bls.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	74fb      	strb	r3, [r7, #19]
        break;
 800520c:	e005      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800520e:	4b30      	ldr	r3, [pc, #192]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0ef      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800521a:	7cfb      	ldrb	r3, [r7, #19]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d159      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005220:	4b2a      	ldr	r3, [pc, #168]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800522a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d01e      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	429a      	cmp	r2, r3
 800523a:	d019      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800523c:	4b23      	ldr	r3, [pc, #140]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005246:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005248:	4b20      	ldr	r3, [pc, #128]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524e:	4a1f      	ldr	r2, [pc, #124]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005258:	4b1c      	ldr	r3, [pc, #112]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525e:	4a1b      	ldr	r2, [pc, #108]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005264:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005268:	4a18      	ldr	r2, [pc, #96]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b00      	cmp	r3, #0
 8005278:	d016      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527a:	f7fe ff01 	bl	8004080 <HAL_GetTick>
 800527e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005280:	e00b      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005282:	f7fe fefd 	bl	8004080 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005290:	4293      	cmp	r3, r2
 8005292:	d902      	bls.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	74fb      	strb	r3, [r7, #19]
            break;
 8005298:	e006      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800529a:	4b0c      	ldr	r3, [pc, #48]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800529c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0ec      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80052a8:	7cfb      	ldrb	r3, [r7, #19]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052ae:	4b07      	ldr	r3, [pc, #28]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052bc:	4903      	ldr	r1, [pc, #12]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052c4:	e008      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052c6:	7cfb      	ldrb	r3, [r7, #19]
 80052c8:	74bb      	strb	r3, [r7, #18]
 80052ca:	e005      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80052cc:	40021000 	.word	0x40021000
 80052d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052d8:	7c7b      	ldrb	r3, [r7, #17]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d105      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052de:	4ba7      	ldr	r3, [pc, #668]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e2:	4aa6      	ldr	r2, [pc, #664]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052f6:	4ba1      	ldr	r3, [pc, #644]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052fc:	f023 0203 	bic.w	r2, r3, #3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	499d      	ldr	r1, [pc, #628]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00a      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005318:	4b98      	ldr	r3, [pc, #608]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531e:	f023 020c 	bic.w	r2, r3, #12
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	4995      	ldr	r1, [pc, #596]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005328:	4313      	orrs	r3, r2
 800532a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800533a:	4b90      	ldr	r3, [pc, #576]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005340:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	498c      	ldr	r1, [pc, #560]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800534a:	4313      	orrs	r3, r2
 800534c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0308 	and.w	r3, r3, #8
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800535c:	4b87      	ldr	r3, [pc, #540]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005362:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	4984      	ldr	r1, [pc, #528]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800537e:	4b7f      	ldr	r3, [pc, #508]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005384:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	497b      	ldr	r1, [pc, #492]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800538e:	4313      	orrs	r3, r2
 8005390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053a0:	4b76      	ldr	r3, [pc, #472]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	4973      	ldr	r1, [pc, #460]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00a      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053c2:	4b6e      	ldr	r3, [pc, #440]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	496a      	ldr	r1, [pc, #424]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053e4:	4b65      	ldr	r3, [pc, #404]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	4962      	ldr	r1, [pc, #392]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005406:	4b5d      	ldr	r3, [pc, #372]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	4959      	ldr	r1, [pc, #356]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005416:	4313      	orrs	r3, r2
 8005418:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005428:	4b54      	ldr	r3, [pc, #336]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800542a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800542e:	f023 0203 	bic.w	r2, r3, #3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005436:	4951      	ldr	r1, [pc, #324]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005438:	4313      	orrs	r3, r2
 800543a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800544a:	4b4c      	ldr	r3, [pc, #304]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005450:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005458:	4948      	ldr	r1, [pc, #288]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545a:	4313      	orrs	r3, r2
 800545c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005468:	2b00      	cmp	r3, #0
 800546a:	d015      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800546c:	4b43      	ldr	r3, [pc, #268]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005472:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547a:	4940      	ldr	r1, [pc, #256]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547c:	4313      	orrs	r3, r2
 800547e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800548a:	d105      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800548c:	4b3b      	ldr	r3, [pc, #236]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	4a3a      	ldr	r2, [pc, #232]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005496:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d015      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054a4:	4b35      	ldr	r3, [pc, #212]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b2:	4932      	ldr	r1, [pc, #200]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054c2:	d105      	bne.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054c4:	4b2d      	ldr	r3, [pc, #180]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	4a2c      	ldr	r2, [pc, #176]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054ce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d015      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054dc:	4b27      	ldr	r3, [pc, #156]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	4924      	ldr	r1, [pc, #144]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054fa:	d105      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054fc:	4b1f      	ldr	r3, [pc, #124]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	4a1e      	ldr	r2, [pc, #120]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005502:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005506:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d015      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005514:	4b19      	ldr	r3, [pc, #100]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005522:	4916      	ldr	r1, [pc, #88]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005524:	4313      	orrs	r3, r2
 8005526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800552e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005532:	d105      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005534:	4b11      	ldr	r3, [pc, #68]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	4a10      	ldr	r2, [pc, #64]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800553a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800553e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d019      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800554c:	4b0b      	ldr	r3, [pc, #44]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	4908      	ldr	r1, [pc, #32]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555c:	4313      	orrs	r3, r2
 800555e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800556a:	d109      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800556c:	4b03      	ldr	r3, [pc, #12]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	4a02      	ldr	r2, [pc, #8]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005576:	60d3      	str	r3, [r2, #12]
 8005578:	e002      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800557a:	bf00      	nop
 800557c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d015      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800558c:	4b29      	ldr	r3, [pc, #164]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005592:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800559a:	4926      	ldr	r1, [pc, #152]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055aa:	d105      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055ac:	4b21      	ldr	r3, [pc, #132]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	4a20      	ldr	r2, [pc, #128]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d015      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80055c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055d2:	4918      	ldr	r1, [pc, #96]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e2:	d105      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055e4:	4b13      	ldr	r3, [pc, #76]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	4a12      	ldr	r2, [pc, #72]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d015      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055fc:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005602:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560a:	490a      	ldr	r1, [pc, #40]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800560c:	4313      	orrs	r3, r2
 800560e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005616:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800561a:	d105      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800561c:	4b05      	ldr	r3, [pc, #20]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	4a04      	ldr	r2, [pc, #16]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005626:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005628:	7cbb      	ldrb	r3, [r7, #18]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3718      	adds	r7, #24
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	40021000 	.word	0x40021000

08005638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e049      	b.n	80056de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d106      	bne.n	8005664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7fe fac2 	bl	8003be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3304      	adds	r3, #4
 8005674:	4619      	mov	r1, r3
 8005676:	4610      	mov	r0, r2
 8005678:	f000 fd96 	bl	80061a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
	...

080056e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d001      	beq.n	8005700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e054      	b.n	80057aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a26      	ldr	r2, [pc, #152]	@ (80057b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d022      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800572a:	d01d      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a22      	ldr	r2, [pc, #136]	@ (80057bc <HAL_TIM_Base_Start_IT+0xd4>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d018      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a21      	ldr	r2, [pc, #132]	@ (80057c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d013      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a1f      	ldr	r2, [pc, #124]	@ (80057c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d00e      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a1e      	ldr	r2, [pc, #120]	@ (80057c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d009      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a1c      	ldr	r2, [pc, #112]	@ (80057cc <HAL_TIM_Base_Start_IT+0xe4>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d004      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a1b      	ldr	r2, [pc, #108]	@ (80057d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d115      	bne.n	8005794 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689a      	ldr	r2, [r3, #8]
 800576e:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <HAL_TIM_Base_Start_IT+0xec>)
 8005770:	4013      	ands	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b06      	cmp	r3, #6
 8005778:	d015      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0xbe>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005780:	d011      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005792:	e008      	b.n	80057a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f042 0201 	orr.w	r2, r2, #1
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	e000      	b.n	80057a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	40012c00 	.word	0x40012c00
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40000800 	.word	0x40000800
 80057c4:	40000c00 	.word	0x40000c00
 80057c8:	40013400 	.word	0x40013400
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40015000 	.word	0x40015000
 80057d4:	00010007 	.word	0x00010007

080057d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e049      	b.n	800587e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d106      	bne.n	8005804 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f841 	bl	8005886 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3304      	adds	r3, #4
 8005814:	4619      	mov	r1, r3
 8005816:	4610      	mov	r0, r2
 8005818:	f000 fcc6 	bl	80061a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005886:	b480      	push	{r7}
 8005888:	b083      	sub	sp, #12
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800588e:	bf00      	nop
 8005890:	370c      	adds	r7, #12
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
	...

0800589c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d109      	bne.n	80058c0 <HAL_TIM_PWM_Start+0x24>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	bf14      	ite	ne
 80058b8:	2301      	movne	r3, #1
 80058ba:	2300      	moveq	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	e03c      	b.n	800593a <HAL_TIM_PWM_Start+0x9e>
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d109      	bne.n	80058da <HAL_TIM_PWM_Start+0x3e>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	bf14      	ite	ne
 80058d2:	2301      	movne	r3, #1
 80058d4:	2300      	moveq	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	e02f      	b.n	800593a <HAL_TIM_PWM_Start+0x9e>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b08      	cmp	r3, #8
 80058de:	d109      	bne.n	80058f4 <HAL_TIM_PWM_Start+0x58>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	bf14      	ite	ne
 80058ec:	2301      	movne	r3, #1
 80058ee:	2300      	moveq	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	e022      	b.n	800593a <HAL_TIM_PWM_Start+0x9e>
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	2b0c      	cmp	r3, #12
 80058f8:	d109      	bne.n	800590e <HAL_TIM_PWM_Start+0x72>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b01      	cmp	r3, #1
 8005904:	bf14      	ite	ne
 8005906:	2301      	movne	r3, #1
 8005908:	2300      	moveq	r3, #0
 800590a:	b2db      	uxtb	r3, r3
 800590c:	e015      	b.n	800593a <HAL_TIM_PWM_Start+0x9e>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b10      	cmp	r3, #16
 8005912:	d109      	bne.n	8005928 <HAL_TIM_PWM_Start+0x8c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	bf14      	ite	ne
 8005920:	2301      	movne	r3, #1
 8005922:	2300      	moveq	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e008      	b.n	800593a <HAL_TIM_PWM_Start+0x9e>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b01      	cmp	r3, #1
 8005932:	bf14      	ite	ne
 8005934:	2301      	movne	r3, #1
 8005936:	2300      	moveq	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e0a6      	b.n	8005a90 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <HAL_TIM_PWM_Start+0xb6>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005950:	e023      	b.n	800599a <HAL_TIM_PWM_Start+0xfe>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b04      	cmp	r3, #4
 8005956:	d104      	bne.n	8005962 <HAL_TIM_PWM_Start+0xc6>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005960:	e01b      	b.n	800599a <HAL_TIM_PWM_Start+0xfe>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b08      	cmp	r3, #8
 8005966:	d104      	bne.n	8005972 <HAL_TIM_PWM_Start+0xd6>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005970:	e013      	b.n	800599a <HAL_TIM_PWM_Start+0xfe>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b0c      	cmp	r3, #12
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Start+0xe6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005980:	e00b      	b.n	800599a <HAL_TIM_PWM_Start+0xfe>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b10      	cmp	r3, #16
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Start+0xf6>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005990:	e003      	b.n	800599a <HAL_TIM_PWM_Start+0xfe>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2202      	movs	r2, #2
 8005996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2201      	movs	r2, #1
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f001 f87a 	bl	8006a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a3a      	ldr	r2, [pc, #232]	@ (8005a98 <HAL_TIM_PWM_Start+0x1fc>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d018      	beq.n	80059e4 <HAL_TIM_PWM_Start+0x148>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a39      	ldr	r2, [pc, #228]	@ (8005a9c <HAL_TIM_PWM_Start+0x200>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d013      	beq.n	80059e4 <HAL_TIM_PWM_Start+0x148>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a37      	ldr	r2, [pc, #220]	@ (8005aa0 <HAL_TIM_PWM_Start+0x204>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00e      	beq.n	80059e4 <HAL_TIM_PWM_Start+0x148>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a36      	ldr	r2, [pc, #216]	@ (8005aa4 <HAL_TIM_PWM_Start+0x208>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d009      	beq.n	80059e4 <HAL_TIM_PWM_Start+0x148>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a34      	ldr	r2, [pc, #208]	@ (8005aa8 <HAL_TIM_PWM_Start+0x20c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_TIM_PWM_Start+0x148>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a33      	ldr	r2, [pc, #204]	@ (8005aac <HAL_TIM_PWM_Start+0x210>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d101      	bne.n	80059e8 <HAL_TIM_PWM_Start+0x14c>
 80059e4:	2301      	movs	r3, #1
 80059e6:	e000      	b.n	80059ea <HAL_TIM_PWM_Start+0x14e>
 80059e8:	2300      	movs	r3, #0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059fc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a25      	ldr	r2, [pc, #148]	@ (8005a98 <HAL_TIM_PWM_Start+0x1fc>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d022      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a10:	d01d      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a26      	ldr	r2, [pc, #152]	@ (8005ab0 <HAL_TIM_PWM_Start+0x214>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d018      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a24      	ldr	r2, [pc, #144]	@ (8005ab4 <HAL_TIM_PWM_Start+0x218>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d013      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a23      	ldr	r2, [pc, #140]	@ (8005ab8 <HAL_TIM_PWM_Start+0x21c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00e      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a19      	ldr	r2, [pc, #100]	@ (8005a9c <HAL_TIM_PWM_Start+0x200>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d009      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a18      	ldr	r2, [pc, #96]	@ (8005aa0 <HAL_TIM_PWM_Start+0x204>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d004      	beq.n	8005a4e <HAL_TIM_PWM_Start+0x1b2>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a18      	ldr	r2, [pc, #96]	@ (8005aac <HAL_TIM_PWM_Start+0x210>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d115      	bne.n	8005a7a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	4b19      	ldr	r3, [pc, #100]	@ (8005abc <HAL_TIM_PWM_Start+0x220>)
 8005a56:	4013      	ands	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b06      	cmp	r3, #6
 8005a5e:	d015      	beq.n	8005a8c <HAL_TIM_PWM_Start+0x1f0>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a66:	d011      	beq.n	8005a8c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a78:	e008      	b.n	8005a8c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0201 	orr.w	r2, r2, #1
 8005a88:	601a      	str	r2, [r3, #0]
 8005a8a:	e000      	b.n	8005a8e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40012c00 	.word	0x40012c00
 8005a9c:	40013400 	.word	0x40013400
 8005aa0:	40014000 	.word	0x40014000
 8005aa4:	40014400 	.word	0x40014400
 8005aa8:	40014800 	.word	0x40014800
 8005aac:	40015000 	.word	0x40015000
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800
 8005ab8:	40000c00 	.word	0x40000c00
 8005abc:	00010007 	.word	0x00010007

08005ac0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e097      	b.n	8005c04 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d106      	bne.n	8005aee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7fd ffa5 	bl	8003a38 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2202      	movs	r2, #2
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6812      	ldr	r2, [r2, #0]
 8005b00:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005b04:	f023 0307 	bic.w	r3, r3, #7
 8005b08:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3304      	adds	r3, #4
 8005b12:	4619      	mov	r1, r3
 8005b14:	4610      	mov	r0, r2
 8005b16:	f000 fb47 	bl	80061a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b42:	f023 0303 	bic.w	r3, r3, #3
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	4313      	orrs	r3, r2
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b60:	f023 030c 	bic.w	r3, r3, #12
 8005b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	021b      	lsls	r3, r3, #8
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	011a      	lsls	r2, r3, #4
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	031b      	lsls	r3, r3, #12
 8005b90:	4313      	orrs	r3, r2
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005ba6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c34:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d110      	bne.n	8005c5e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d102      	bne.n	8005c48 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c42:	7b7b      	ldrb	r3, [r7, #13]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d001      	beq.n	8005c4c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e089      	b.n	8005d60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c5c:	e031      	b.n	8005cc2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d110      	bne.n	8005c86 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c64:	7bbb      	ldrb	r3, [r7, #14]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d102      	bne.n	8005c70 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c6a:	7b3b      	ldrb	r3, [r7, #12]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d001      	beq.n	8005c74 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e075      	b.n	8005d60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c84:	e01d      	b.n	8005cc2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d108      	bne.n	8005c9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8c:	7bbb      	ldrb	r3, [r7, #14]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d105      	bne.n	8005c9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c92:	7b7b      	ldrb	r3, [r7, #13]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d102      	bne.n	8005c9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c98:	7b3b      	ldrb	r3, [r7, #12]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d001      	beq.n	8005ca2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e05e      	b.n	8005d60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d010      	beq.n	8005cf0 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005cce:	e01f      	b.n	8005d10 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	2100      	movs	r1, #0
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fedf 	bl	8006a9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f042 0202 	orr.w	r2, r2, #2
 8005cec:	60da      	str	r2, [r3, #12]
      break;
 8005cee:	e02e      	b.n	8005d4e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	2104      	movs	r1, #4
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 fecf 	bl	8006a9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f042 0204 	orr.w	r2, r2, #4
 8005d0c:	60da      	str	r2, [r3, #12]
      break;
 8005d0e:	e01e      	b.n	8005d4e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2201      	movs	r2, #1
 8005d16:	2100      	movs	r1, #0
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 febf 	bl	8006a9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2201      	movs	r2, #1
 8005d24:	2104      	movs	r1, #4
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 feb8 	bl	8006a9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0202 	orr.w	r2, r2, #2
 8005d3a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0204 	orr.w	r2, r2, #4
 8005d4a:	60da      	str	r2, [r3, #12]
      break;
 8005d4c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d74:	2300      	movs	r3, #0
 8005d76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d101      	bne.n	8005d86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d82:	2302      	movs	r3, #2
 8005d84:	e0ff      	b.n	8005f86 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b14      	cmp	r3, #20
 8005d92:	f200 80f0 	bhi.w	8005f76 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d96:	a201      	add	r2, pc, #4	@ (adr r2, 8005d9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9c:	08005df1 	.word	0x08005df1
 8005da0:	08005f77 	.word	0x08005f77
 8005da4:	08005f77 	.word	0x08005f77
 8005da8:	08005f77 	.word	0x08005f77
 8005dac:	08005e31 	.word	0x08005e31
 8005db0:	08005f77 	.word	0x08005f77
 8005db4:	08005f77 	.word	0x08005f77
 8005db8:	08005f77 	.word	0x08005f77
 8005dbc:	08005e73 	.word	0x08005e73
 8005dc0:	08005f77 	.word	0x08005f77
 8005dc4:	08005f77 	.word	0x08005f77
 8005dc8:	08005f77 	.word	0x08005f77
 8005dcc:	08005eb3 	.word	0x08005eb3
 8005dd0:	08005f77 	.word	0x08005f77
 8005dd4:	08005f77 	.word	0x08005f77
 8005dd8:	08005f77 	.word	0x08005f77
 8005ddc:	08005ef5 	.word	0x08005ef5
 8005de0:	08005f77 	.word	0x08005f77
 8005de4:	08005f77 	.word	0x08005f77
 8005de8:	08005f77 	.word	0x08005f77
 8005dec:	08005f35 	.word	0x08005f35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68b9      	ldr	r1, [r7, #8]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 fa8a 	bl	8006310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699a      	ldr	r2, [r3, #24]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0208 	orr.w	r2, r2, #8
 8005e0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	699a      	ldr	r2, [r3, #24]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f022 0204 	bic.w	r2, r2, #4
 8005e1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6999      	ldr	r1, [r3, #24]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	691a      	ldr	r2, [r3, #16]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	619a      	str	r2, [r3, #24]
      break;
 8005e2e:	e0a5      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68b9      	ldr	r1, [r7, #8]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 fb04 	bl	8006444 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699a      	ldr	r2, [r3, #24]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699a      	ldr	r2, [r3, #24]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6999      	ldr	r1, [r3, #24]
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	021a      	lsls	r2, r3, #8
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	619a      	str	r2, [r3, #24]
      break;
 8005e70:	e084      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 fb77 	bl	800656c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	69da      	ldr	r2, [r3, #28]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0208 	orr.w	r2, r2, #8
 8005e8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0204 	bic.w	r2, r2, #4
 8005e9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	69d9      	ldr	r1, [r3, #28]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	691a      	ldr	r2, [r3, #16]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	61da      	str	r2, [r3, #28]
      break;
 8005eb0:	e064      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68b9      	ldr	r1, [r7, #8]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f000 fbe9 	bl	8006690 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	69da      	ldr	r2, [r3, #28]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ecc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	69da      	ldr	r2, [r3, #28]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005edc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69d9      	ldr	r1, [r3, #28]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	021a      	lsls	r2, r3, #8
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	61da      	str	r2, [r3, #28]
      break;
 8005ef2:	e043      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68b9      	ldr	r1, [r7, #8]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 fc5c 	bl	80067b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f042 0208 	orr.w	r2, r2, #8
 8005f0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0204 	bic.w	r2, r2, #4
 8005f1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	691a      	ldr	r2, [r3, #16]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f32:	e023      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68b9      	ldr	r1, [r7, #8]
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 fca6 	bl	800688c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	021a      	lsls	r2, r3, #8
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	430a      	orrs	r2, r1
 8005f72:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f74:	e002      	b.n	8005f7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	75fb      	strb	r3, [r7, #23]
      break;
 8005f7a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3718      	adds	r7, #24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop

08005f90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_TIM_ConfigClockSource+0x1c>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e0ee      	b.n	800618a <HAL_TIM_ConfigClockSource+0x1fa>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005fca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a6b      	ldr	r2, [pc, #428]	@ (8006194 <HAL_TIM_ConfigClockSource+0x204>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	f000 80b9 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 8005fec:	4a69      	ldr	r2, [pc, #420]	@ (8006194 <HAL_TIM_ConfigClockSource+0x204>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	f200 80be 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8005ff4:	4a68      	ldr	r2, [pc, #416]	@ (8006198 <HAL_TIM_ConfigClockSource+0x208>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	f000 80b1 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 8005ffc:	4a66      	ldr	r2, [pc, #408]	@ (8006198 <HAL_TIM_ConfigClockSource+0x208>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	f200 80b6 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006004:	4a65      	ldr	r2, [pc, #404]	@ (800619c <HAL_TIM_ConfigClockSource+0x20c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	f000 80a9 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800600c:	4a63      	ldr	r2, [pc, #396]	@ (800619c <HAL_TIM_ConfigClockSource+0x20c>)
 800600e:	4293      	cmp	r3, r2
 8006010:	f200 80ae 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006014:	4a62      	ldr	r2, [pc, #392]	@ (80061a0 <HAL_TIM_ConfigClockSource+0x210>)
 8006016:	4293      	cmp	r3, r2
 8006018:	f000 80a1 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800601c:	4a60      	ldr	r2, [pc, #384]	@ (80061a0 <HAL_TIM_ConfigClockSource+0x210>)
 800601e:	4293      	cmp	r3, r2
 8006020:	f200 80a6 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006024:	4a5f      	ldr	r2, [pc, #380]	@ (80061a4 <HAL_TIM_ConfigClockSource+0x214>)
 8006026:	4293      	cmp	r3, r2
 8006028:	f000 8099 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800602c:	4a5d      	ldr	r2, [pc, #372]	@ (80061a4 <HAL_TIM_ConfigClockSource+0x214>)
 800602e:	4293      	cmp	r3, r2
 8006030:	f200 809e 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006034:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006038:	f000 8091 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800603c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006040:	f200 8096 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006044:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006048:	f000 8089 	beq.w	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800604c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006050:	f200 808e 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006058:	d03e      	beq.n	80060d8 <HAL_TIM_ConfigClockSource+0x148>
 800605a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605e:	f200 8087 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006066:	f000 8086 	beq.w	8006176 <HAL_TIM_ConfigClockSource+0x1e6>
 800606a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606e:	d87f      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006070:	2b70      	cmp	r3, #112	@ 0x70
 8006072:	d01a      	beq.n	80060aa <HAL_TIM_ConfigClockSource+0x11a>
 8006074:	2b70      	cmp	r3, #112	@ 0x70
 8006076:	d87b      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006078:	2b60      	cmp	r3, #96	@ 0x60
 800607a:	d050      	beq.n	800611e <HAL_TIM_ConfigClockSource+0x18e>
 800607c:	2b60      	cmp	r3, #96	@ 0x60
 800607e:	d877      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006080:	2b50      	cmp	r3, #80	@ 0x50
 8006082:	d03c      	beq.n	80060fe <HAL_TIM_ConfigClockSource+0x16e>
 8006084:	2b50      	cmp	r3, #80	@ 0x50
 8006086:	d873      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006088:	2b40      	cmp	r3, #64	@ 0x40
 800608a:	d058      	beq.n	800613e <HAL_TIM_ConfigClockSource+0x1ae>
 800608c:	2b40      	cmp	r3, #64	@ 0x40
 800608e:	d86f      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006090:	2b30      	cmp	r3, #48	@ 0x30
 8006092:	d064      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 8006094:	2b30      	cmp	r3, #48	@ 0x30
 8006096:	d86b      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d060      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 800609c:	2b20      	cmp	r3, #32
 800609e:	d867      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d05c      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 80060a4:	2b10      	cmp	r3, #16
 80060a6:	d05a      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x1ce>
 80060a8:	e062      	b.n	8006170 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ba:	f000 fccf 	bl	8006a5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	609a      	str	r2, [r3, #8]
      break;
 80060d6:	e04f      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060e8:	f000 fcb8 	bl	8006a5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689a      	ldr	r2, [r3, #8]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060fa:	609a      	str	r2, [r3, #8]
      break;
 80060fc:	e03c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800610a:	461a      	mov	r2, r3
 800610c:	f000 fc2a 	bl	8006964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2150      	movs	r1, #80	@ 0x50
 8006116:	4618      	mov	r0, r3
 8006118:	f000 fc83 	bl	8006a22 <TIM_ITRx_SetConfig>
      break;
 800611c:	e02c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800612a:	461a      	mov	r2, r3
 800612c:	f000 fc49 	bl	80069c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2160      	movs	r1, #96	@ 0x60
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fc73 	bl	8006a22 <TIM_ITRx_SetConfig>
      break;
 800613c:	e01c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800614a:	461a      	mov	r2, r3
 800614c:	f000 fc0a 	bl	8006964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2140      	movs	r1, #64	@ 0x40
 8006156:	4618      	mov	r0, r3
 8006158:	f000 fc63 	bl	8006a22 <TIM_ITRx_SetConfig>
      break;
 800615c:	e00c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f000 fc5a 	bl	8006a22 <TIM_ITRx_SetConfig>
      break;
 800616e:	e003      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	73fb      	strb	r3, [r7, #15]
      break;
 8006174:	e000      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 8006176:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006188:	7bfb      	ldrb	r3, [r7, #15]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	00100070 	.word	0x00100070
 8006198:	00100050 	.word	0x00100050
 800619c:	00100040 	.word	0x00100040
 80061a0:	00100030 	.word	0x00100030
 80061a4:	00100020 	.word	0x00100020

080061a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a4c      	ldr	r2, [pc, #304]	@ (80062ec <TIM_Base_SetConfig+0x144>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d017      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c6:	d013      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a49      	ldr	r2, [pc, #292]	@ (80062f0 <TIM_Base_SetConfig+0x148>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00f      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a48      	ldr	r2, [pc, #288]	@ (80062f4 <TIM_Base_SetConfig+0x14c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00b      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a47      	ldr	r2, [pc, #284]	@ (80062f8 <TIM_Base_SetConfig+0x150>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a46      	ldr	r2, [pc, #280]	@ (80062fc <TIM_Base_SetConfig+0x154>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d003      	beq.n	80061f0 <TIM_Base_SetConfig+0x48>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a45      	ldr	r2, [pc, #276]	@ (8006300 <TIM_Base_SetConfig+0x158>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d108      	bne.n	8006202 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a39      	ldr	r2, [pc, #228]	@ (80062ec <TIM_Base_SetConfig+0x144>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d023      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006210:	d01f      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a36      	ldr	r2, [pc, #216]	@ (80062f0 <TIM_Base_SetConfig+0x148>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d01b      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a35      	ldr	r2, [pc, #212]	@ (80062f4 <TIM_Base_SetConfig+0x14c>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d017      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a34      	ldr	r2, [pc, #208]	@ (80062f8 <TIM_Base_SetConfig+0x150>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d013      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a33      	ldr	r2, [pc, #204]	@ (80062fc <TIM_Base_SetConfig+0x154>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d00f      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a33      	ldr	r2, [pc, #204]	@ (8006304 <TIM_Base_SetConfig+0x15c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d00b      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a32      	ldr	r2, [pc, #200]	@ (8006308 <TIM_Base_SetConfig+0x160>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d007      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a31      	ldr	r2, [pc, #196]	@ (800630c <TIM_Base_SetConfig+0x164>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d003      	beq.n	8006252 <TIM_Base_SetConfig+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a2c      	ldr	r2, [pc, #176]	@ (8006300 <TIM_Base_SetConfig+0x158>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d108      	bne.n	8006264 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006258:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	4313      	orrs	r3, r2
 8006262:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a18      	ldr	r2, [pc, #96]	@ (80062ec <TIM_Base_SetConfig+0x144>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d013      	beq.n	80062b8 <TIM_Base_SetConfig+0x110>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a1a      	ldr	r2, [pc, #104]	@ (80062fc <TIM_Base_SetConfig+0x154>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00f      	beq.n	80062b8 <TIM_Base_SetConfig+0x110>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a1a      	ldr	r2, [pc, #104]	@ (8006304 <TIM_Base_SetConfig+0x15c>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00b      	beq.n	80062b8 <TIM_Base_SetConfig+0x110>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a19      	ldr	r2, [pc, #100]	@ (8006308 <TIM_Base_SetConfig+0x160>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d007      	beq.n	80062b8 <TIM_Base_SetConfig+0x110>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a18      	ldr	r2, [pc, #96]	@ (800630c <TIM_Base_SetConfig+0x164>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d003      	beq.n	80062b8 <TIM_Base_SetConfig+0x110>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a13      	ldr	r2, [pc, #76]	@ (8006300 <TIM_Base_SetConfig+0x158>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d103      	bne.n	80062c0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d105      	bne.n	80062de <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f023 0201 	bic.w	r2, r3, #1
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	611a      	str	r2, [r3, #16]
  }
}
 80062de:	bf00      	nop
 80062e0:	3714      	adds	r7, #20
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40000400 	.word	0x40000400
 80062f4:	40000800 	.word	0x40000800
 80062f8:	40000c00 	.word	0x40000c00
 80062fc:	40013400 	.word	0x40013400
 8006300:	40015000 	.word	0x40015000
 8006304:	40014000 	.word	0x40014000
 8006308:	40014400 	.word	0x40014400
 800630c:	40014800 	.word	0x40014800

08006310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f023 0201 	bic.w	r2, r3, #1
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800633e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0303 	bic.w	r3, r3, #3
 800634a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f023 0302 	bic.w	r3, r3, #2
 800635c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	4313      	orrs	r3, r2
 8006366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a30      	ldr	r2, [pc, #192]	@ (800642c <TIM_OC1_SetConfig+0x11c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d013      	beq.n	8006398 <TIM_OC1_SetConfig+0x88>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a2f      	ldr	r2, [pc, #188]	@ (8006430 <TIM_OC1_SetConfig+0x120>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00f      	beq.n	8006398 <TIM_OC1_SetConfig+0x88>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a2e      	ldr	r2, [pc, #184]	@ (8006434 <TIM_OC1_SetConfig+0x124>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00b      	beq.n	8006398 <TIM_OC1_SetConfig+0x88>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a2d      	ldr	r2, [pc, #180]	@ (8006438 <TIM_OC1_SetConfig+0x128>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d007      	beq.n	8006398 <TIM_OC1_SetConfig+0x88>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2c      	ldr	r2, [pc, #176]	@ (800643c <TIM_OC1_SetConfig+0x12c>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d003      	beq.n	8006398 <TIM_OC1_SetConfig+0x88>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a2b      	ldr	r2, [pc, #172]	@ (8006440 <TIM_OC1_SetConfig+0x130>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d10c      	bne.n	80063b2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	f023 0308 	bic.w	r3, r3, #8
 800639e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f023 0304 	bic.w	r3, r3, #4
 80063b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a1d      	ldr	r2, [pc, #116]	@ (800642c <TIM_OC1_SetConfig+0x11c>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d013      	beq.n	80063e2 <TIM_OC1_SetConfig+0xd2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a1c      	ldr	r2, [pc, #112]	@ (8006430 <TIM_OC1_SetConfig+0x120>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d00f      	beq.n	80063e2 <TIM_OC1_SetConfig+0xd2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006434 <TIM_OC1_SetConfig+0x124>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d00b      	beq.n	80063e2 <TIM_OC1_SetConfig+0xd2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a1a      	ldr	r2, [pc, #104]	@ (8006438 <TIM_OC1_SetConfig+0x128>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d007      	beq.n	80063e2 <TIM_OC1_SetConfig+0xd2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a19      	ldr	r2, [pc, #100]	@ (800643c <TIM_OC1_SetConfig+0x12c>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d003      	beq.n	80063e2 <TIM_OC1_SetConfig+0xd2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a18      	ldr	r2, [pc, #96]	@ (8006440 <TIM_OC1_SetConfig+0x130>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d111      	bne.n	8006406 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	4313      	orrs	r3, r2
 8006404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	685a      	ldr	r2, [r3, #4]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	621a      	str	r2, [r3, #32]
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	40012c00 	.word	0x40012c00
 8006430:	40013400 	.word	0x40013400
 8006434:	40014000 	.word	0x40014000
 8006438:	40014400 	.word	0x40014400
 800643c:	40014800 	.word	0x40014800
 8006440:	40015000 	.word	0x40015000

08006444 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	f023 0210 	bic.w	r2, r3, #16
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006472:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800647e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	4313      	orrs	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	f023 0320 	bic.w	r3, r3, #32
 8006492:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	011b      	lsls	r3, r3, #4
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	4313      	orrs	r3, r2
 800649e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006554 <TIM_OC2_SetConfig+0x110>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d007      	beq.n	80064b8 <TIM_OC2_SetConfig+0x74>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a2b      	ldr	r2, [pc, #172]	@ (8006558 <TIM_OC2_SetConfig+0x114>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d003      	beq.n	80064b8 <TIM_OC2_SetConfig+0x74>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a2a      	ldr	r2, [pc, #168]	@ (800655c <TIM_OC2_SetConfig+0x118>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d10d      	bne.n	80064d4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	011b      	lsls	r3, r3, #4
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a1f      	ldr	r2, [pc, #124]	@ (8006554 <TIM_OC2_SetConfig+0x110>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d013      	beq.n	8006504 <TIM_OC2_SetConfig+0xc0>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a1e      	ldr	r2, [pc, #120]	@ (8006558 <TIM_OC2_SetConfig+0x114>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d00f      	beq.n	8006504 <TIM_OC2_SetConfig+0xc0>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006560 <TIM_OC2_SetConfig+0x11c>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00b      	beq.n	8006504 <TIM_OC2_SetConfig+0xc0>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006564 <TIM_OC2_SetConfig+0x120>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d007      	beq.n	8006504 <TIM_OC2_SetConfig+0xc0>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006568 <TIM_OC2_SetConfig+0x124>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d003      	beq.n	8006504 <TIM_OC2_SetConfig+0xc0>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a17      	ldr	r2, [pc, #92]	@ (800655c <TIM_OC2_SetConfig+0x118>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d113      	bne.n	800652c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800650a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006512:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	695b      	ldr	r3, [r3, #20]
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	693a      	ldr	r2, [r7, #16]
 800651c:	4313      	orrs	r3, r2
 800651e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	4313      	orrs	r3, r2
 800652a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685a      	ldr	r2, [r3, #4]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	621a      	str	r2, [r3, #32]
}
 8006546:	bf00      	nop
 8006548:	371c      	adds	r7, #28
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40012c00 	.word	0x40012c00
 8006558:	40013400 	.word	0x40013400
 800655c:	40015000 	.word	0x40015000
 8006560:	40014000 	.word	0x40014000
 8006564:	40014400 	.word	0x40014400
 8006568:	40014800 	.word	0x40014800

0800656c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800659a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800659e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0303 	bic.w	r3, r3, #3
 80065a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	021b      	lsls	r3, r3, #8
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a2b      	ldr	r2, [pc, #172]	@ (8006678 <TIM_OC3_SetConfig+0x10c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d007      	beq.n	80065de <TIM_OC3_SetConfig+0x72>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2a      	ldr	r2, [pc, #168]	@ (800667c <TIM_OC3_SetConfig+0x110>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d003      	beq.n	80065de <TIM_OC3_SetConfig+0x72>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a29      	ldr	r2, [pc, #164]	@ (8006680 <TIM_OC3_SetConfig+0x114>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d10d      	bne.n	80065fa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006678 <TIM_OC3_SetConfig+0x10c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d013      	beq.n	800662a <TIM_OC3_SetConfig+0xbe>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a1d      	ldr	r2, [pc, #116]	@ (800667c <TIM_OC3_SetConfig+0x110>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00f      	beq.n	800662a <TIM_OC3_SetConfig+0xbe>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a1d      	ldr	r2, [pc, #116]	@ (8006684 <TIM_OC3_SetConfig+0x118>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00b      	beq.n	800662a <TIM_OC3_SetConfig+0xbe>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1c      	ldr	r2, [pc, #112]	@ (8006688 <TIM_OC3_SetConfig+0x11c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d007      	beq.n	800662a <TIM_OC3_SetConfig+0xbe>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1b      	ldr	r2, [pc, #108]	@ (800668c <TIM_OC3_SetConfig+0x120>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d003      	beq.n	800662a <TIM_OC3_SetConfig+0xbe>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a16      	ldr	r2, [pc, #88]	@ (8006680 <TIM_OC3_SetConfig+0x114>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d113      	bne.n	8006652 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	011b      	lsls	r3, r3, #4
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	011b      	lsls	r3, r3, #4
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	4313      	orrs	r3, r2
 8006650:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	621a      	str	r2, [r3, #32]
}
 800666c:	bf00      	nop
 800666e:	371c      	adds	r7, #28
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr
 8006678:	40012c00 	.word	0x40012c00
 800667c:	40013400 	.word	0x40013400
 8006680:	40015000 	.word	0x40015000
 8006684:	40014000 	.word	0x40014000
 8006688:	40014400 	.word	0x40014400
 800668c:	40014800 	.word	0x40014800

08006690 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006690:	b480      	push	{r7}
 8006692:	b087      	sub	sp, #28
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	021b      	lsls	r3, r3, #8
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	031b      	lsls	r3, r3, #12
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a2c      	ldr	r2, [pc, #176]	@ (80067a0 <TIM_OC4_SetConfig+0x110>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d007      	beq.n	8006704 <TIM_OC4_SetConfig+0x74>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a2b      	ldr	r2, [pc, #172]	@ (80067a4 <TIM_OC4_SetConfig+0x114>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d003      	beq.n	8006704 <TIM_OC4_SetConfig+0x74>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a2a      	ldr	r2, [pc, #168]	@ (80067a8 <TIM_OC4_SetConfig+0x118>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d10d      	bne.n	8006720 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800670a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	031b      	lsls	r3, r3, #12
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	4313      	orrs	r3, r2
 8006716:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800671e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a1f      	ldr	r2, [pc, #124]	@ (80067a0 <TIM_OC4_SetConfig+0x110>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d013      	beq.n	8006750 <TIM_OC4_SetConfig+0xc0>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a1e      	ldr	r2, [pc, #120]	@ (80067a4 <TIM_OC4_SetConfig+0x114>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d00f      	beq.n	8006750 <TIM_OC4_SetConfig+0xc0>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a1e      	ldr	r2, [pc, #120]	@ (80067ac <TIM_OC4_SetConfig+0x11c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d00b      	beq.n	8006750 <TIM_OC4_SetConfig+0xc0>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a1d      	ldr	r2, [pc, #116]	@ (80067b0 <TIM_OC4_SetConfig+0x120>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d007      	beq.n	8006750 <TIM_OC4_SetConfig+0xc0>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a1c      	ldr	r2, [pc, #112]	@ (80067b4 <TIM_OC4_SetConfig+0x124>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d003      	beq.n	8006750 <TIM_OC4_SetConfig+0xc0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a17      	ldr	r2, [pc, #92]	@ (80067a8 <TIM_OC4_SetConfig+0x118>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d113      	bne.n	8006778 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006756:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800675e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	019b      	lsls	r3, r3, #6
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	019b      	lsls	r3, r3, #6
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	4313      	orrs	r3, r2
 8006776:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	621a      	str	r2, [r3, #32]
}
 8006792:	bf00      	nop
 8006794:	371c      	adds	r7, #28
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	40012c00 	.word	0x40012c00
 80067a4:	40013400 	.word	0x40013400
 80067a8:	40015000 	.word	0x40015000
 80067ac:	40014000 	.word	0x40014000
 80067b0:	40014400 	.word	0x40014400
 80067b4:	40014800 	.word	0x40014800

080067b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80067fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	041b      	lsls	r3, r3, #16
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a19      	ldr	r2, [pc, #100]	@ (8006874 <TIM_OC5_SetConfig+0xbc>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d013      	beq.n	800683a <TIM_OC5_SetConfig+0x82>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a18      	ldr	r2, [pc, #96]	@ (8006878 <TIM_OC5_SetConfig+0xc0>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d00f      	beq.n	800683a <TIM_OC5_SetConfig+0x82>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a17      	ldr	r2, [pc, #92]	@ (800687c <TIM_OC5_SetConfig+0xc4>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d00b      	beq.n	800683a <TIM_OC5_SetConfig+0x82>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a16      	ldr	r2, [pc, #88]	@ (8006880 <TIM_OC5_SetConfig+0xc8>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d007      	beq.n	800683a <TIM_OC5_SetConfig+0x82>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a15      	ldr	r2, [pc, #84]	@ (8006884 <TIM_OC5_SetConfig+0xcc>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d003      	beq.n	800683a <TIM_OC5_SetConfig+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a14      	ldr	r2, [pc, #80]	@ (8006888 <TIM_OC5_SetConfig+0xd0>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d109      	bne.n	800684e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006840:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	621a      	str	r2, [r3, #32]
}
 8006868:	bf00      	nop
 800686a:	371c      	adds	r7, #28
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	40012c00 	.word	0x40012c00
 8006878:	40013400 	.word	0x40013400
 800687c:	40014000 	.word	0x40014000
 8006880:	40014400 	.word	0x40014400
 8006884:	40014800 	.word	0x40014800
 8006888:	40015000 	.word	0x40015000

0800688c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	021b      	lsls	r3, r3, #8
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	051b      	lsls	r3, r3, #20
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	4313      	orrs	r3, r2
 80068de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a1a      	ldr	r2, [pc, #104]	@ (800694c <TIM_OC6_SetConfig+0xc0>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d013      	beq.n	8006910 <TIM_OC6_SetConfig+0x84>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a19      	ldr	r2, [pc, #100]	@ (8006950 <TIM_OC6_SetConfig+0xc4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00f      	beq.n	8006910 <TIM_OC6_SetConfig+0x84>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a18      	ldr	r2, [pc, #96]	@ (8006954 <TIM_OC6_SetConfig+0xc8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00b      	beq.n	8006910 <TIM_OC6_SetConfig+0x84>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a17      	ldr	r2, [pc, #92]	@ (8006958 <TIM_OC6_SetConfig+0xcc>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d007      	beq.n	8006910 <TIM_OC6_SetConfig+0x84>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a16      	ldr	r2, [pc, #88]	@ (800695c <TIM_OC6_SetConfig+0xd0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d003      	beq.n	8006910 <TIM_OC6_SetConfig+0x84>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a15      	ldr	r2, [pc, #84]	@ (8006960 <TIM_OC6_SetConfig+0xd4>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d109      	bne.n	8006924 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006916:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	029b      	lsls	r3, r3, #10
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	4313      	orrs	r3, r2
 8006922:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	621a      	str	r2, [r3, #32]
}
 800693e:	bf00      	nop
 8006940:	371c      	adds	r7, #28
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	40012c00 	.word	0x40012c00
 8006950:	40013400 	.word	0x40013400
 8006954:	40014000 	.word	0x40014000
 8006958:	40014400 	.word	0x40014400
 800695c:	40014800 	.word	0x40014800
 8006960:	40015000 	.word	0x40015000

08006964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f023 0201 	bic.w	r2, r3, #1
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800698e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	011b      	lsls	r3, r3, #4
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4313      	orrs	r3, r2
 8006998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f023 030a 	bic.w	r3, r3, #10
 80069a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	621a      	str	r2, [r3, #32]
}
 80069b6:	bf00      	nop
 80069b8:	371c      	adds	r7, #28
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b087      	sub	sp, #28
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	60f8      	str	r0, [r7, #12]
 80069ca:	60b9      	str	r1, [r7, #8]
 80069cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	f023 0210 	bic.w	r2, r3, #16
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	031b      	lsls	r3, r3, #12
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	011b      	lsls	r3, r3, #4
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	621a      	str	r2, [r3, #32]
}
 8006a16:	bf00      	nop
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b085      	sub	sp, #20
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f043 0307 	orr.w	r3, r3, #7
 8006a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	609a      	str	r2, [r3, #8]
}
 8006a50:	bf00      	nop
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b087      	sub	sp, #28
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	021a      	lsls	r2, r3, #8
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	609a      	str	r2, [r3, #8]
}
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f003 031f 	and.w	r3, r3, #31
 8006aae:	2201      	movs	r2, #1
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	43db      	mvns	r3, r3
 8006abe:	401a      	ands	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a1a      	ldr	r2, [r3, #32]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f003 031f 	and.w	r3, r3, #31
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	621a      	str	r2, [r3, #32]
}
 8006ada:	bf00      	nop
 8006adc:	371c      	adds	r7, #28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
	...

08006ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d101      	bne.n	8006b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006afc:	2302      	movs	r3, #2
 8006afe:	e074      	b.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a34      	ldr	r2, [pc, #208]	@ (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d009      	beq.n	8006b3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a33      	ldr	r2, [pc, #204]	@ (8006bfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d004      	beq.n	8006b3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a31      	ldr	r2, [pc, #196]	@ (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d108      	bne.n	8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b44:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a21      	ldr	r2, [pc, #132]	@ (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d022      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b80:	d01d      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a1f      	ldr	r2, [pc, #124]	@ (8006c04 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d018      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a1d      	ldr	r2, [pc, #116]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d013      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d00e      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a15      	ldr	r2, [pc, #84]	@ (8006bfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d009      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a18      	ldr	r2, [pc, #96]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d004      	beq.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a11      	ldr	r2, [pc, #68]	@ (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d10c      	bne.n	8006bd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	68ba      	ldr	r2, [r7, #8]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40012c00 	.word	0x40012c00
 8006bfc:	40013400 	.word	0x40013400
 8006c00:	40015000 	.word	0x40015000
 8006c04:	40000400 	.word	0x40000400
 8006c08:	40000800 	.word	0x40000800
 8006c0c:	40000c00 	.word	0x40000c00
 8006c10:	40014000 	.word	0x40014000

08006c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e042      	b.n	8006cac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d106      	bne.n	8006c3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7fd f8fb 	bl	8003e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2224      	movs	r2, #36	@ 0x24
 8006c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0201 	bic.w	r2, r2, #1
 8006c54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d002      	beq.n	8006c64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 fc7a 	bl	8007558 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f97b 	bl	8006f60 <UART_SetConfig>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d101      	bne.n	8006c74 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e01b      	b.n	8006cac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689a      	ldr	r2, [r3, #8]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0201 	orr.w	r2, r2, #1
 8006ca2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fcf9 	bl	800769c <UART_CheckIdleState>
 8006caa:	4603      	mov	r3, r0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b08a      	sub	sp, #40	@ 0x28
 8006cb8:	af02      	add	r7, sp, #8
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	603b      	str	r3, [r7, #0]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cca:	2b20      	cmp	r3, #32
 8006ccc:	d17b      	bne.n	8006dc6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d002      	beq.n	8006cda <HAL_UART_Transmit+0x26>
 8006cd4:	88fb      	ldrh	r3, [r7, #6]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e074      	b.n	8006dc8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2221      	movs	r2, #33	@ 0x21
 8006cea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cee:	f7fd f9c7 	bl	8004080 <HAL_GetTick>
 8006cf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	88fa      	ldrh	r2, [r7, #6]
 8006cf8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	88fa      	ldrh	r2, [r7, #6]
 8006d00:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d0c:	d108      	bne.n	8006d20 <HAL_UART_Transmit+0x6c>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d104      	bne.n	8006d20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	61bb      	str	r3, [r7, #24]
 8006d1e:	e003      	b.n	8006d28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d28:	e030      	b.n	8006d8c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	2200      	movs	r2, #0
 8006d32:	2180      	movs	r1, #128	@ 0x80
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 fd5b 	bl	80077f0 <UART_WaitOnFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2220      	movs	r2, #32
 8006d44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e03d      	b.n	8006dc8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10b      	bne.n	8006d6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	881b      	ldrh	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d60:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	3302      	adds	r3, #2
 8006d66:	61bb      	str	r3, [r7, #24]
 8006d68:	e007      	b.n	8006d7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	781a      	ldrb	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	3301      	adds	r3, #1
 8006d78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	3b01      	subs	r3, #1
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1c8      	bne.n	8006d2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2140      	movs	r1, #64	@ 0x40
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f000 fd24 	bl	80077f0 <UART_WaitOnFlagUntilTimeout>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d005      	beq.n	8006dba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e006      	b.n	8006dc8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2220      	movs	r2, #32
 8006dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	e000      	b.n	8006dc8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006dc6:	2302      	movs	r3, #2
  }
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3720      	adds	r7, #32
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	@ 0x28
 8006dd4:	af02      	add	r7, sp, #8
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	4613      	mov	r3, r2
 8006dde:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006de6:	2b20      	cmp	r3, #32
 8006de8:	f040 80b5 	bne.w	8006f56 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <HAL_UART_Receive+0x28>
 8006df2:	88fb      	ldrh	r3, [r7, #6]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d101      	bne.n	8006dfc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e0ad      	b.n	8006f58 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2222      	movs	r2, #34	@ 0x22
 8006e08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e12:	f7fd f935 	bl	8004080 <HAL_GetTick>
 8006e16:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	88fa      	ldrh	r2, [r7, #6]
 8006e1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	88fa      	ldrh	r2, [r7, #6]
 8006e24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e30:	d10e      	bne.n	8006e50 <HAL_UART_Receive+0x80>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d105      	bne.n	8006e46 <HAL_UART_Receive+0x76>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e44:	e02d      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	22ff      	movs	r2, #255	@ 0xff
 8006e4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e4e:	e028      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d10d      	bne.n	8006e74 <HAL_UART_Receive+0xa4>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d104      	bne.n	8006e6a <HAL_UART_Receive+0x9a>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	22ff      	movs	r2, #255	@ 0xff
 8006e64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e68:	e01b      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	227f      	movs	r2, #127	@ 0x7f
 8006e6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e72:	e016      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e7c:	d10d      	bne.n	8006e9a <HAL_UART_Receive+0xca>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d104      	bne.n	8006e90 <HAL_UART_Receive+0xc0>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	227f      	movs	r2, #127	@ 0x7f
 8006e8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e8e:	e008      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	223f      	movs	r2, #63	@ 0x3f
 8006e94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e98:	e003      	b.n	8006ea2 <HAL_UART_Receive+0xd2>
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006ea8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb2:	d108      	bne.n	8006ec6 <HAL_UART_Receive+0xf6>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d104      	bne.n	8006ec6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	61bb      	str	r3, [r7, #24]
 8006ec4:	e003      	b.n	8006ece <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006ece:	e036      	b.n	8006f3e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	2120      	movs	r1, #32
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 fc88 	bl	80077f0 <UART_WaitOnFlagUntilTimeout>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d005      	beq.n	8006ef2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e032      	b.n	8006f58 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10c      	bne.n	8006f12 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	8a7b      	ldrh	r3, [r7, #18]
 8006f02:	4013      	ands	r3, r2
 8006f04:	b29a      	uxth	r2, r3
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	3302      	adds	r3, #2
 8006f0e:	61bb      	str	r3, [r7, #24]
 8006f10:	e00c      	b.n	8006f2c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	8a7b      	ldrh	r3, [r7, #18]
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	4013      	ands	r3, r2
 8006f20:	b2da      	uxtb	r2, r3
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006f26:	69fb      	ldr	r3, [r7, #28]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d1c2      	bne.n	8006ed0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	e000      	b.n	8006f58 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006f56:	2302      	movs	r3, #2
  }
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3720      	adds	r7, #32
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f64:	b08c      	sub	sp, #48	@ 0x30
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	689a      	ldr	r2, [r3, #8]
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	431a      	orrs	r2, r3
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	69db      	ldr	r3, [r3, #28]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	4baa      	ldr	r3, [pc, #680]	@ (8007238 <UART_SetConfig+0x2d8>)
 8006f90:	4013      	ands	r3, r2
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	6812      	ldr	r2, [r2, #0]
 8006f96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f98:	430b      	orrs	r3, r1
 8006f9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a9f      	ldr	r2, [pc, #636]	@ (800723c <UART_SetConfig+0x2dc>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d004      	beq.n	8006fcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006fd6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006fda:	697a      	ldr	r2, [r7, #20]
 8006fdc:	6812      	ldr	r2, [r2, #0]
 8006fde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fe0:	430b      	orrs	r3, r1
 8006fe2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fea:	f023 010f 	bic.w	r1, r3, #15
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	430a      	orrs	r2, r1
 8006ff8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a90      	ldr	r2, [pc, #576]	@ (8007240 <UART_SetConfig+0x2e0>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d125      	bne.n	8007050 <UART_SetConfig+0xf0>
 8007004:	4b8f      	ldr	r3, [pc, #572]	@ (8007244 <UART_SetConfig+0x2e4>)
 8007006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	2b03      	cmp	r3, #3
 8007010:	d81a      	bhi.n	8007048 <UART_SetConfig+0xe8>
 8007012:	a201      	add	r2, pc, #4	@ (adr r2, 8007018 <UART_SetConfig+0xb8>)
 8007014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007018:	08007029 	.word	0x08007029
 800701c:	08007039 	.word	0x08007039
 8007020:	08007031 	.word	0x08007031
 8007024:	08007041 	.word	0x08007041
 8007028:	2301      	movs	r3, #1
 800702a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800702e:	e116      	b.n	800725e <UART_SetConfig+0x2fe>
 8007030:	2302      	movs	r3, #2
 8007032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007036:	e112      	b.n	800725e <UART_SetConfig+0x2fe>
 8007038:	2304      	movs	r3, #4
 800703a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800703e:	e10e      	b.n	800725e <UART_SetConfig+0x2fe>
 8007040:	2308      	movs	r3, #8
 8007042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007046:	e10a      	b.n	800725e <UART_SetConfig+0x2fe>
 8007048:	2310      	movs	r3, #16
 800704a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800704e:	e106      	b.n	800725e <UART_SetConfig+0x2fe>
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a7c      	ldr	r2, [pc, #496]	@ (8007248 <UART_SetConfig+0x2e8>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d138      	bne.n	80070cc <UART_SetConfig+0x16c>
 800705a:	4b7a      	ldr	r3, [pc, #488]	@ (8007244 <UART_SetConfig+0x2e4>)
 800705c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007060:	f003 030c 	and.w	r3, r3, #12
 8007064:	2b0c      	cmp	r3, #12
 8007066:	d82d      	bhi.n	80070c4 <UART_SetConfig+0x164>
 8007068:	a201      	add	r2, pc, #4	@ (adr r2, 8007070 <UART_SetConfig+0x110>)
 800706a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706e:	bf00      	nop
 8007070:	080070a5 	.word	0x080070a5
 8007074:	080070c5 	.word	0x080070c5
 8007078:	080070c5 	.word	0x080070c5
 800707c:	080070c5 	.word	0x080070c5
 8007080:	080070b5 	.word	0x080070b5
 8007084:	080070c5 	.word	0x080070c5
 8007088:	080070c5 	.word	0x080070c5
 800708c:	080070c5 	.word	0x080070c5
 8007090:	080070ad 	.word	0x080070ad
 8007094:	080070c5 	.word	0x080070c5
 8007098:	080070c5 	.word	0x080070c5
 800709c:	080070c5 	.word	0x080070c5
 80070a0:	080070bd 	.word	0x080070bd
 80070a4:	2300      	movs	r3, #0
 80070a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070aa:	e0d8      	b.n	800725e <UART_SetConfig+0x2fe>
 80070ac:	2302      	movs	r3, #2
 80070ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070b2:	e0d4      	b.n	800725e <UART_SetConfig+0x2fe>
 80070b4:	2304      	movs	r3, #4
 80070b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ba:	e0d0      	b.n	800725e <UART_SetConfig+0x2fe>
 80070bc:	2308      	movs	r3, #8
 80070be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c2:	e0cc      	b.n	800725e <UART_SetConfig+0x2fe>
 80070c4:	2310      	movs	r3, #16
 80070c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ca:	e0c8      	b.n	800725e <UART_SetConfig+0x2fe>
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a5e      	ldr	r2, [pc, #376]	@ (800724c <UART_SetConfig+0x2ec>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d125      	bne.n	8007122 <UART_SetConfig+0x1c2>
 80070d6:	4b5b      	ldr	r3, [pc, #364]	@ (8007244 <UART_SetConfig+0x2e4>)
 80070d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80070e0:	2b30      	cmp	r3, #48	@ 0x30
 80070e2:	d016      	beq.n	8007112 <UART_SetConfig+0x1b2>
 80070e4:	2b30      	cmp	r3, #48	@ 0x30
 80070e6:	d818      	bhi.n	800711a <UART_SetConfig+0x1ba>
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d00a      	beq.n	8007102 <UART_SetConfig+0x1a2>
 80070ec:	2b20      	cmp	r3, #32
 80070ee:	d814      	bhi.n	800711a <UART_SetConfig+0x1ba>
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d002      	beq.n	80070fa <UART_SetConfig+0x19a>
 80070f4:	2b10      	cmp	r3, #16
 80070f6:	d008      	beq.n	800710a <UART_SetConfig+0x1aa>
 80070f8:	e00f      	b.n	800711a <UART_SetConfig+0x1ba>
 80070fa:	2300      	movs	r3, #0
 80070fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007100:	e0ad      	b.n	800725e <UART_SetConfig+0x2fe>
 8007102:	2302      	movs	r3, #2
 8007104:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007108:	e0a9      	b.n	800725e <UART_SetConfig+0x2fe>
 800710a:	2304      	movs	r3, #4
 800710c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007110:	e0a5      	b.n	800725e <UART_SetConfig+0x2fe>
 8007112:	2308      	movs	r3, #8
 8007114:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007118:	e0a1      	b.n	800725e <UART_SetConfig+0x2fe>
 800711a:	2310      	movs	r3, #16
 800711c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007120:	e09d      	b.n	800725e <UART_SetConfig+0x2fe>
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a4a      	ldr	r2, [pc, #296]	@ (8007250 <UART_SetConfig+0x2f0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d125      	bne.n	8007178 <UART_SetConfig+0x218>
 800712c:	4b45      	ldr	r3, [pc, #276]	@ (8007244 <UART_SetConfig+0x2e4>)
 800712e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007132:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007136:	2bc0      	cmp	r3, #192	@ 0xc0
 8007138:	d016      	beq.n	8007168 <UART_SetConfig+0x208>
 800713a:	2bc0      	cmp	r3, #192	@ 0xc0
 800713c:	d818      	bhi.n	8007170 <UART_SetConfig+0x210>
 800713e:	2b80      	cmp	r3, #128	@ 0x80
 8007140:	d00a      	beq.n	8007158 <UART_SetConfig+0x1f8>
 8007142:	2b80      	cmp	r3, #128	@ 0x80
 8007144:	d814      	bhi.n	8007170 <UART_SetConfig+0x210>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <UART_SetConfig+0x1f0>
 800714a:	2b40      	cmp	r3, #64	@ 0x40
 800714c:	d008      	beq.n	8007160 <UART_SetConfig+0x200>
 800714e:	e00f      	b.n	8007170 <UART_SetConfig+0x210>
 8007150:	2300      	movs	r3, #0
 8007152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007156:	e082      	b.n	800725e <UART_SetConfig+0x2fe>
 8007158:	2302      	movs	r3, #2
 800715a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800715e:	e07e      	b.n	800725e <UART_SetConfig+0x2fe>
 8007160:	2304      	movs	r3, #4
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007166:	e07a      	b.n	800725e <UART_SetConfig+0x2fe>
 8007168:	2308      	movs	r3, #8
 800716a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800716e:	e076      	b.n	800725e <UART_SetConfig+0x2fe>
 8007170:	2310      	movs	r3, #16
 8007172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007176:	e072      	b.n	800725e <UART_SetConfig+0x2fe>
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a35      	ldr	r2, [pc, #212]	@ (8007254 <UART_SetConfig+0x2f4>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d12a      	bne.n	80071d8 <UART_SetConfig+0x278>
 8007182:	4b30      	ldr	r3, [pc, #192]	@ (8007244 <UART_SetConfig+0x2e4>)
 8007184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007188:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800718c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007190:	d01a      	beq.n	80071c8 <UART_SetConfig+0x268>
 8007192:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007196:	d81b      	bhi.n	80071d0 <UART_SetConfig+0x270>
 8007198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800719c:	d00c      	beq.n	80071b8 <UART_SetConfig+0x258>
 800719e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071a2:	d815      	bhi.n	80071d0 <UART_SetConfig+0x270>
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d003      	beq.n	80071b0 <UART_SetConfig+0x250>
 80071a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071ac:	d008      	beq.n	80071c0 <UART_SetConfig+0x260>
 80071ae:	e00f      	b.n	80071d0 <UART_SetConfig+0x270>
 80071b0:	2300      	movs	r3, #0
 80071b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071b6:	e052      	b.n	800725e <UART_SetConfig+0x2fe>
 80071b8:	2302      	movs	r3, #2
 80071ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071be:	e04e      	b.n	800725e <UART_SetConfig+0x2fe>
 80071c0:	2304      	movs	r3, #4
 80071c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071c6:	e04a      	b.n	800725e <UART_SetConfig+0x2fe>
 80071c8:	2308      	movs	r3, #8
 80071ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ce:	e046      	b.n	800725e <UART_SetConfig+0x2fe>
 80071d0:	2310      	movs	r3, #16
 80071d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071d6:	e042      	b.n	800725e <UART_SetConfig+0x2fe>
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a17      	ldr	r2, [pc, #92]	@ (800723c <UART_SetConfig+0x2dc>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d13a      	bne.n	8007258 <UART_SetConfig+0x2f8>
 80071e2:	4b18      	ldr	r3, [pc, #96]	@ (8007244 <UART_SetConfig+0x2e4>)
 80071e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f0:	d01a      	beq.n	8007228 <UART_SetConfig+0x2c8>
 80071f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f6:	d81b      	bhi.n	8007230 <UART_SetConfig+0x2d0>
 80071f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071fc:	d00c      	beq.n	8007218 <UART_SetConfig+0x2b8>
 80071fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007202:	d815      	bhi.n	8007230 <UART_SetConfig+0x2d0>
 8007204:	2b00      	cmp	r3, #0
 8007206:	d003      	beq.n	8007210 <UART_SetConfig+0x2b0>
 8007208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800720c:	d008      	beq.n	8007220 <UART_SetConfig+0x2c0>
 800720e:	e00f      	b.n	8007230 <UART_SetConfig+0x2d0>
 8007210:	2300      	movs	r3, #0
 8007212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007216:	e022      	b.n	800725e <UART_SetConfig+0x2fe>
 8007218:	2302      	movs	r3, #2
 800721a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800721e:	e01e      	b.n	800725e <UART_SetConfig+0x2fe>
 8007220:	2304      	movs	r3, #4
 8007222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007226:	e01a      	b.n	800725e <UART_SetConfig+0x2fe>
 8007228:	2308      	movs	r3, #8
 800722a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800722e:	e016      	b.n	800725e <UART_SetConfig+0x2fe>
 8007230:	2310      	movs	r3, #16
 8007232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007236:	e012      	b.n	800725e <UART_SetConfig+0x2fe>
 8007238:	cfff69f3 	.word	0xcfff69f3
 800723c:	40008000 	.word	0x40008000
 8007240:	40013800 	.word	0x40013800
 8007244:	40021000 	.word	0x40021000
 8007248:	40004400 	.word	0x40004400
 800724c:	40004800 	.word	0x40004800
 8007250:	40004c00 	.word	0x40004c00
 8007254:	40005000 	.word	0x40005000
 8007258:	2310      	movs	r3, #16
 800725a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4aae      	ldr	r2, [pc, #696]	@ (800751c <UART_SetConfig+0x5bc>)
 8007264:	4293      	cmp	r3, r2
 8007266:	f040 8097 	bne.w	8007398 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800726a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800726e:	2b08      	cmp	r3, #8
 8007270:	d823      	bhi.n	80072ba <UART_SetConfig+0x35a>
 8007272:	a201      	add	r2, pc, #4	@ (adr r2, 8007278 <UART_SetConfig+0x318>)
 8007274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007278:	0800729d 	.word	0x0800729d
 800727c:	080072bb 	.word	0x080072bb
 8007280:	080072a5 	.word	0x080072a5
 8007284:	080072bb 	.word	0x080072bb
 8007288:	080072ab 	.word	0x080072ab
 800728c:	080072bb 	.word	0x080072bb
 8007290:	080072bb 	.word	0x080072bb
 8007294:	080072bb 	.word	0x080072bb
 8007298:	080072b3 	.word	0x080072b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800729c:	f7fd ff0c 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 80072a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072a2:	e010      	b.n	80072c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072a4:	4b9e      	ldr	r3, [pc, #632]	@ (8007520 <UART_SetConfig+0x5c0>)
 80072a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072a8:	e00d      	b.n	80072c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072aa:	f7fd fe97 	bl	8004fdc <HAL_RCC_GetSysClockFreq>
 80072ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072b0:	e009      	b.n	80072c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072b8:	e005      	b.n	80072c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80072ba:	2300      	movs	r3, #0
 80072bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80072c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 8130 	beq.w	800752e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d2:	4a94      	ldr	r2, [pc, #592]	@ (8007524 <UART_SetConfig+0x5c4>)
 80072d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072d8:	461a      	mov	r2, r3
 80072da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80072e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	685a      	ldr	r2, [r3, #4]
 80072e6:	4613      	mov	r3, r2
 80072e8:	005b      	lsls	r3, r3, #1
 80072ea:	4413      	add	r3, r2
 80072ec:	69ba      	ldr	r2, [r7, #24]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d305      	bcc.n	80072fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072f8:	69ba      	ldr	r2, [r7, #24]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d903      	bls.n	8007306 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007304:	e113      	b.n	800752e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	2200      	movs	r2, #0
 800730a:	60bb      	str	r3, [r7, #8]
 800730c:	60fa      	str	r2, [r7, #12]
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007312:	4a84      	ldr	r2, [pc, #528]	@ (8007524 <UART_SetConfig+0x5c4>)
 8007314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007318:	b29b      	uxth	r3, r3
 800731a:	2200      	movs	r2, #0
 800731c:	603b      	str	r3, [r7, #0]
 800731e:	607a      	str	r2, [r7, #4]
 8007320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007324:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007328:	f7f9 fcd6 	bl	8000cd8 <__aeabi_uldivmod>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	4610      	mov	r0, r2
 8007332:	4619      	mov	r1, r3
 8007334:	f04f 0200 	mov.w	r2, #0
 8007338:	f04f 0300 	mov.w	r3, #0
 800733c:	020b      	lsls	r3, r1, #8
 800733e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007342:	0202      	lsls	r2, r0, #8
 8007344:	6979      	ldr	r1, [r7, #20]
 8007346:	6849      	ldr	r1, [r1, #4]
 8007348:	0849      	lsrs	r1, r1, #1
 800734a:	2000      	movs	r0, #0
 800734c:	460c      	mov	r4, r1
 800734e:	4605      	mov	r5, r0
 8007350:	eb12 0804 	adds.w	r8, r2, r4
 8007354:	eb43 0905 	adc.w	r9, r3, r5
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	469a      	mov	sl, r3
 8007360:	4693      	mov	fp, r2
 8007362:	4652      	mov	r2, sl
 8007364:	465b      	mov	r3, fp
 8007366:	4640      	mov	r0, r8
 8007368:	4649      	mov	r1, r9
 800736a:	f7f9 fcb5 	bl	8000cd8 <__aeabi_uldivmod>
 800736e:	4602      	mov	r2, r0
 8007370:	460b      	mov	r3, r1
 8007372:	4613      	mov	r3, r2
 8007374:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007376:	6a3b      	ldr	r3, [r7, #32]
 8007378:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800737c:	d308      	bcc.n	8007390 <UART_SetConfig+0x430>
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007384:	d204      	bcs.n	8007390 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	6a3a      	ldr	r2, [r7, #32]
 800738c:	60da      	str	r2, [r3, #12]
 800738e:	e0ce      	b.n	800752e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007396:	e0ca      	b.n	800752e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	69db      	ldr	r3, [r3, #28]
 800739c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073a0:	d166      	bne.n	8007470 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80073a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073a6:	2b08      	cmp	r3, #8
 80073a8:	d827      	bhi.n	80073fa <UART_SetConfig+0x49a>
 80073aa:	a201      	add	r2, pc, #4	@ (adr r2, 80073b0 <UART_SetConfig+0x450>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080073d5 	.word	0x080073d5
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073e5 	.word	0x080073e5
 80073bc:	080073fb 	.word	0x080073fb
 80073c0:	080073eb 	.word	0x080073eb
 80073c4:	080073fb 	.word	0x080073fb
 80073c8:	080073fb 	.word	0x080073fb
 80073cc:	080073fb 	.word	0x080073fb
 80073d0:	080073f3 	.word	0x080073f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d4:	f7fd fe70 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 80073d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073da:	e014      	b.n	8007406 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073dc:	f7fd fe82 	bl	80050e4 <HAL_RCC_GetPCLK2Freq>
 80073e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073e2:	e010      	b.n	8007406 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e4:	4b4e      	ldr	r3, [pc, #312]	@ (8007520 <UART_SetConfig+0x5c0>)
 80073e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073e8:	e00d      	b.n	8007406 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ea:	f7fd fdf7 	bl	8004fdc <HAL_RCC_GetSysClockFreq>
 80073ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073f0:	e009      	b.n	8007406 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073f8:	e005      	b.n	8007406 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007404:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 8090 	beq.w	800752e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007412:	4a44      	ldr	r2, [pc, #272]	@ (8007524 <UART_SetConfig+0x5c4>)
 8007414:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007418:	461a      	mov	r2, r3
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007420:	005a      	lsls	r2, r3, #1
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	085b      	lsrs	r3, r3, #1
 8007428:	441a      	add	r2, r3
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007432:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007434:	6a3b      	ldr	r3, [r7, #32]
 8007436:	2b0f      	cmp	r3, #15
 8007438:	d916      	bls.n	8007468 <UART_SetConfig+0x508>
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007440:	d212      	bcs.n	8007468 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007442:	6a3b      	ldr	r3, [r7, #32]
 8007444:	b29b      	uxth	r3, r3
 8007446:	f023 030f 	bic.w	r3, r3, #15
 800744a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	085b      	lsrs	r3, r3, #1
 8007450:	b29b      	uxth	r3, r3
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	b29a      	uxth	r2, r3
 8007458:	8bfb      	ldrh	r3, [r7, #30]
 800745a:	4313      	orrs	r3, r2
 800745c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	8bfa      	ldrh	r2, [r7, #30]
 8007464:	60da      	str	r2, [r3, #12]
 8007466:	e062      	b.n	800752e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800746e:	e05e      	b.n	800752e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007470:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007474:	2b08      	cmp	r3, #8
 8007476:	d828      	bhi.n	80074ca <UART_SetConfig+0x56a>
 8007478:	a201      	add	r2, pc, #4	@ (adr r2, 8007480 <UART_SetConfig+0x520>)
 800747a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747e:	bf00      	nop
 8007480:	080074a5 	.word	0x080074a5
 8007484:	080074ad 	.word	0x080074ad
 8007488:	080074b5 	.word	0x080074b5
 800748c:	080074cb 	.word	0x080074cb
 8007490:	080074bb 	.word	0x080074bb
 8007494:	080074cb 	.word	0x080074cb
 8007498:	080074cb 	.word	0x080074cb
 800749c:	080074cb 	.word	0x080074cb
 80074a0:	080074c3 	.word	0x080074c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074a4:	f7fd fe08 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 80074a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074aa:	e014      	b.n	80074d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074ac:	f7fd fe1a 	bl	80050e4 <HAL_RCC_GetPCLK2Freq>
 80074b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074b2:	e010      	b.n	80074d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007520 <UART_SetConfig+0x5c0>)
 80074b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074b8:	e00d      	b.n	80074d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ba:	f7fd fd8f 	bl	8004fdc <HAL_RCC_GetSysClockFreq>
 80074be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074c0:	e009      	b.n	80074d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074c8:	e005      	b.n	80074d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074d4:	bf00      	nop
    }

    if (pclk != 0U)
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d028      	beq.n	800752e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e0:	4a10      	ldr	r2, [pc, #64]	@ (8007524 <UART_SetConfig+0x5c4>)
 80074e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074e6:	461a      	mov	r2, r3
 80074e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	085b      	lsrs	r3, r3, #1
 80074f4:	441a      	add	r2, r3
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80074fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007500:	6a3b      	ldr	r3, [r7, #32]
 8007502:	2b0f      	cmp	r3, #15
 8007504:	d910      	bls.n	8007528 <UART_SetConfig+0x5c8>
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800750c:	d20c      	bcs.n	8007528 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800750e:	6a3b      	ldr	r3, [r7, #32]
 8007510:	b29a      	uxth	r2, r3
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	60da      	str	r2, [r3, #12]
 8007518:	e009      	b.n	800752e <UART_SetConfig+0x5ce>
 800751a:	bf00      	nop
 800751c:	40008000 	.word	0x40008000
 8007520:	00f42400 	.word	0x00f42400
 8007524:	08009660 	.word	0x08009660
      }
      else
      {
        ret = HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2201      	movs	r2, #1
 8007532:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	2201      	movs	r2, #1
 800753a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	2200      	movs	r2, #0
 8007542:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	2200      	movs	r2, #0
 8007548:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800754a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800754e:	4618      	mov	r0, r3
 8007550:	3730      	adds	r7, #48	@ 0x30
 8007552:	46bd      	mov	sp, r7
 8007554:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007558 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007564:	f003 0308 	and.w	r3, r3, #8
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00a      	beq.n	8007582 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	430a      	orrs	r2, r1
 8007580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00a      	beq.n	80075a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	430a      	orrs	r2, r1
 80075a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00a      	beq.n	80075c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ca:	f003 0304 	and.w	r3, r3, #4
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00a      	beq.n	80075e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ec:	f003 0310 	and.w	r3, r3, #16
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00a      	beq.n	800760a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b00      	cmp	r3, #0
 8007614:	d00a      	beq.n	800762c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	430a      	orrs	r2, r1
 800762a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	2b00      	cmp	r3, #0
 8007636:	d01a      	beq.n	800766e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007652:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007656:	d10a      	bne.n	800766e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	430a      	orrs	r2, r1
 800766c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00a      	beq.n	8007690 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	430a      	orrs	r2, r1
 800768e:	605a      	str	r2, [r3, #4]
  }
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b098      	sub	sp, #96	@ 0x60
 80076a0:	af02      	add	r7, sp, #8
 80076a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80076ac:	f7fc fce8 	bl	8004080 <HAL_GetTick>
 80076b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0308 	and.w	r3, r3, #8
 80076bc:	2b08      	cmp	r3, #8
 80076be:	d12f      	bne.n	8007720 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c8:	2200      	movs	r2, #0
 80076ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f88e 	bl	80077f0 <UART_WaitOnFlagUntilTimeout>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d022      	beq.n	8007720 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	e853 3f00 	ldrex	r3, [r3]
 80076e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	461a      	mov	r2, r3
 80076f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80076fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007700:	e841 2300 	strex	r3, r2, [r1]
 8007704:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1e6      	bne.n	80076da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2220      	movs	r2, #32
 8007710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e063      	b.n	80077e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0304 	and.w	r3, r3, #4
 800772a:	2b04      	cmp	r3, #4
 800772c:	d149      	bne.n	80077c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800772e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007736:	2200      	movs	r2, #0
 8007738:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 f857 	bl	80077f0 <UART_WaitOnFlagUntilTimeout>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d03c      	beq.n	80077c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007750:	e853 3f00 	ldrex	r3, [r3]
 8007754:	623b      	str	r3, [r7, #32]
   return(result);
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800775c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
 8007764:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007766:	633b      	str	r3, [r7, #48]	@ 0x30
 8007768:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800776c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e6      	bne.n	8007748 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	3308      	adds	r3, #8
 8007780:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	e853 3f00 	ldrex	r3, [r3]
 8007788:	60fb      	str	r3, [r7, #12]
   return(result);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 0301 	bic.w	r3, r3, #1
 8007790:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3308      	adds	r3, #8
 8007798:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800779a:	61fa      	str	r2, [r7, #28]
 800779c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779e:	69b9      	ldr	r1, [r7, #24]
 80077a0:	69fa      	ldr	r2, [r7, #28]
 80077a2:	e841 2300 	strex	r3, r2, [r1]
 80077a6:	617b      	str	r3, [r7, #20]
   return(result);
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d1e5      	bne.n	800777a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2220      	movs	r2, #32
 80077b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e012      	b.n	80077e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2220      	movs	r2, #32
 80077c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3758      	adds	r7, #88	@ 0x58
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	603b      	str	r3, [r7, #0]
 80077fc:	4613      	mov	r3, r2
 80077fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007800:	e04f      	b.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007808:	d04b      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800780a:	f7fc fc39 	bl	8004080 <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	69ba      	ldr	r2, [r7, #24]
 8007816:	429a      	cmp	r2, r3
 8007818:	d302      	bcc.n	8007820 <UART_WaitOnFlagUntilTimeout+0x30>
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007820:	2303      	movs	r3, #3
 8007822:	e04e      	b.n	80078c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0304 	and.w	r3, r3, #4
 800782e:	2b00      	cmp	r3, #0
 8007830:	d037      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	2b80      	cmp	r3, #128	@ 0x80
 8007836:	d034      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2b40      	cmp	r3, #64	@ 0x40
 800783c:	d031      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69db      	ldr	r3, [r3, #28]
 8007844:	f003 0308 	and.w	r3, r3, #8
 8007848:	2b08      	cmp	r3, #8
 800784a:	d110      	bne.n	800786e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2208      	movs	r2, #8
 8007852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f000 f838 	bl	80078ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2208      	movs	r2, #8
 800785e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e029      	b.n	80078c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	69db      	ldr	r3, [r3, #28]
 8007874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007878:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800787c:	d111      	bne.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007886:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 f81e 	bl	80078ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2220      	movs	r2, #32
 8007892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e00f      	b.n	80078c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69da      	ldr	r2, [r3, #28]
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	4013      	ands	r3, r2
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	bf0c      	ite	eq
 80078b2:	2301      	moveq	r3, #1
 80078b4:	2300      	movne	r3, #0
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	461a      	mov	r2, r3
 80078ba:	79fb      	ldrb	r3, [r7, #7]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d0a0      	beq.n	8007802 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3710      	adds	r7, #16
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b095      	sub	sp, #84	@ 0x54
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078da:	e853 3f00 	ldrex	r3, [r3]
 80078de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	461a      	mov	r2, r3
 80078ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80078f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078f8:	e841 2300 	strex	r3, r2, [r1]
 80078fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e6      	bne.n	80078d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790c:	6a3b      	ldr	r3, [r7, #32]
 800790e:	e853 3f00 	ldrex	r3, [r3]
 8007912:	61fb      	str	r3, [r7, #28]
   return(result);
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800791a:	f023 0301 	bic.w	r3, r3, #1
 800791e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	3308      	adds	r3, #8
 8007926:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007928:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800792a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800792e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007930:	e841 2300 	strex	r3, r2, [r1]
 8007934:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e3      	bne.n	8007904 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007940:	2b01      	cmp	r3, #1
 8007942:	d118      	bne.n	8007976 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	e853 3f00 	ldrex	r3, [r3]
 8007950:	60bb      	str	r3, [r7, #8]
   return(result);
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	f023 0310 	bic.w	r3, r3, #16
 8007958:	647b      	str	r3, [r7, #68]	@ 0x44
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	461a      	mov	r2, r3
 8007960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007962:	61bb      	str	r3, [r7, #24]
 8007964:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007966:	6979      	ldr	r1, [r7, #20]
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	e841 2300 	strex	r3, r2, [r1]
 800796e:	613b      	str	r3, [r7, #16]
   return(result);
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1e6      	bne.n	8007944 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2220      	movs	r2, #32
 800797a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800798a:	bf00      	nop
 800798c:	3754      	adds	r7, #84	@ 0x54
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007996:	b480      	push	{r7}
 8007998:	b085      	sub	sp, #20
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <HAL_UARTEx_DisableFifoMode+0x16>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e027      	b.n	80079fc <HAL_UARTEx_DisableFifoMode+0x66>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2224      	movs	r2, #36	@ 0x24
 80079b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f022 0201 	bic.w	r2, r2, #1
 80079d2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079da:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2220      	movs	r2, #32
 80079ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d101      	bne.n	8007a20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	e02d      	b.n	8007a7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2224      	movs	r2, #36	@ 0x24
 8007a2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f022 0201 	bic.w	r2, r2, #1
 8007a46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 f84f 	bl	8007b00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2220      	movs	r2, #32
 8007a6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a98:	2302      	movs	r3, #2
 8007a9a:	e02d      	b.n	8007af8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2224      	movs	r2, #36	@ 0x24
 8007aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f022 0201 	bic.w	r2, r2, #1
 8007ac2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	430a      	orrs	r2, r1
 8007ad6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 f811 	bl	8007b00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2220      	movs	r2, #32
 8007aea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d108      	bne.n	8007b22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b20:	e031      	b.n	8007b86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b22:	2308      	movs	r3, #8
 8007b24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b26:	2308      	movs	r3, #8
 8007b28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	0e5b      	lsrs	r3, r3, #25
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	f003 0307 	and.w	r3, r3, #7
 8007b38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	0f5b      	lsrs	r3, r3, #29
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b4a:	7bbb      	ldrb	r3, [r7, #14]
 8007b4c:	7b3a      	ldrb	r2, [r7, #12]
 8007b4e:	4911      	ldr	r1, [pc, #68]	@ (8007b94 <UARTEx_SetNbDataToProcess+0x94>)
 8007b50:	5c8a      	ldrb	r2, [r1, r2]
 8007b52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b56:	7b3a      	ldrb	r2, [r7, #12]
 8007b58:	490f      	ldr	r1, [pc, #60]	@ (8007b98 <UARTEx_SetNbDataToProcess+0x98>)
 8007b5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b60:	b29a      	uxth	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b68:	7bfb      	ldrb	r3, [r7, #15]
 8007b6a:	7b7a      	ldrb	r2, [r7, #13]
 8007b6c:	4909      	ldr	r1, [pc, #36]	@ (8007b94 <UARTEx_SetNbDataToProcess+0x94>)
 8007b6e:	5c8a      	ldrb	r2, [r1, r2]
 8007b70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b74:	7b7a      	ldrb	r2, [r7, #13]
 8007b76:	4908      	ldr	r1, [pc, #32]	@ (8007b98 <UARTEx_SetNbDataToProcess+0x98>)
 8007b78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b86:	bf00      	nop
 8007b88:	3714      	adds	r7, #20
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	08009678 	.word	0x08009678
 8007b98:	08009680 	.word	0x08009680

08007b9c <siscanf>:
 8007b9c:	b40e      	push	{r1, r2, r3}
 8007b9e:	b530      	push	{r4, r5, lr}
 8007ba0:	b09c      	sub	sp, #112	@ 0x70
 8007ba2:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007ba4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007ba8:	f854 5b04 	ldr.w	r5, [r4], #4
 8007bac:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007bb0:	9002      	str	r0, [sp, #8]
 8007bb2:	9006      	str	r0, [sp, #24]
 8007bb4:	f7f8 fb34 	bl	8000220 <strlen>
 8007bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8007be8 <siscanf+0x4c>)
 8007bba:	9003      	str	r0, [sp, #12]
 8007bbc:	9007      	str	r0, [sp, #28]
 8007bbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bc0:	480a      	ldr	r0, [pc, #40]	@ (8007bec <siscanf+0x50>)
 8007bc2:	9401      	str	r4, [sp, #4]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007bc8:	9314      	str	r3, [sp, #80]	@ 0x50
 8007bca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007bce:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007bd2:	462a      	mov	r2, r5
 8007bd4:	4623      	mov	r3, r4
 8007bd6:	a902      	add	r1, sp, #8
 8007bd8:	6800      	ldr	r0, [r0, #0]
 8007bda:	f000 fb13 	bl	8008204 <__ssvfiscanf_r>
 8007bde:	b01c      	add	sp, #112	@ 0x70
 8007be0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007be4:	b003      	add	sp, #12
 8007be6:	4770      	bx	lr
 8007be8:	08007c13 	.word	0x08007c13
 8007bec:	2000003c 	.word	0x2000003c

08007bf0 <__sread>:
 8007bf0:	b510      	push	{r4, lr}
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf8:	f000 fa10 	bl	800801c <_read_r>
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	bfab      	itete	ge
 8007c00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c02:	89a3      	ldrhlt	r3, [r4, #12]
 8007c04:	181b      	addge	r3, r3, r0
 8007c06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c0a:	bfac      	ite	ge
 8007c0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c0e:	81a3      	strhlt	r3, [r4, #12]
 8007c10:	bd10      	pop	{r4, pc}

08007c12 <__seofread>:
 8007c12:	2000      	movs	r0, #0
 8007c14:	4770      	bx	lr

08007c16 <__swrite>:
 8007c16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1a:	461f      	mov	r7, r3
 8007c1c:	898b      	ldrh	r3, [r1, #12]
 8007c1e:	05db      	lsls	r3, r3, #23
 8007c20:	4605      	mov	r5, r0
 8007c22:	460c      	mov	r4, r1
 8007c24:	4616      	mov	r6, r2
 8007c26:	d505      	bpl.n	8007c34 <__swrite+0x1e>
 8007c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f000 f9e2 	bl	8007ff8 <_lseek_r>
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	4632      	mov	r2, r6
 8007c42:	463b      	mov	r3, r7
 8007c44:	4628      	mov	r0, r5
 8007c46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4a:	f000 b9f9 	b.w	8008040 <_write_r>

08007c4e <__sseek>:
 8007c4e:	b510      	push	{r4, lr}
 8007c50:	460c      	mov	r4, r1
 8007c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c56:	f000 f9cf 	bl	8007ff8 <_lseek_r>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	bf15      	itete	ne
 8007c60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c6a:	81a3      	strheq	r3, [r4, #12]
 8007c6c:	bf18      	it	ne
 8007c6e:	81a3      	strhne	r3, [r4, #12]
 8007c70:	bd10      	pop	{r4, pc}

08007c72 <__sclose>:
 8007c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c76:	f000 b9af 	b.w	8007fd8 <_close_r>
	...

08007c7c <std>:
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	b510      	push	{r4, lr}
 8007c80:	4604      	mov	r4, r0
 8007c82:	e9c0 3300 	strd	r3, r3, [r0]
 8007c86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c8a:	6083      	str	r3, [r0, #8]
 8007c8c:	8181      	strh	r1, [r0, #12]
 8007c8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c90:	81c2      	strh	r2, [r0, #14]
 8007c92:	6183      	str	r3, [r0, #24]
 8007c94:	4619      	mov	r1, r3
 8007c96:	2208      	movs	r2, #8
 8007c98:	305c      	adds	r0, #92	@ 0x5c
 8007c9a:	f000 f995 	bl	8007fc8 <memset>
 8007c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd4 <std+0x58>)
 8007ca0:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <std+0x5c>)
 8007ca4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cdc <std+0x60>)
 8007ca8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007caa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce0 <std+0x64>)
 8007cac:	6323      	str	r3, [r4, #48]	@ 0x30
 8007cae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce4 <std+0x68>)
 8007cb0:	6224      	str	r4, [r4, #32]
 8007cb2:	429c      	cmp	r4, r3
 8007cb4:	d006      	beq.n	8007cc4 <std+0x48>
 8007cb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cba:	4294      	cmp	r4, r2
 8007cbc:	d002      	beq.n	8007cc4 <std+0x48>
 8007cbe:	33d0      	adds	r3, #208	@ 0xd0
 8007cc0:	429c      	cmp	r4, r3
 8007cc2:	d105      	bne.n	8007cd0 <std+0x54>
 8007cc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ccc:	f000 b9f4 	b.w	80080b8 <__retarget_lock_init_recursive>
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	bf00      	nop
 8007cd4:	08007bf1 	.word	0x08007bf1
 8007cd8:	08007c17 	.word	0x08007c17
 8007cdc:	08007c4f 	.word	0x08007c4f
 8007ce0:	08007c73 	.word	0x08007c73
 8007ce4:	200003fc 	.word	0x200003fc

08007ce8 <stdio_exit_handler>:
 8007ce8:	4a02      	ldr	r2, [pc, #8]	@ (8007cf4 <stdio_exit_handler+0xc>)
 8007cea:	4903      	ldr	r1, [pc, #12]	@ (8007cf8 <stdio_exit_handler+0x10>)
 8007cec:	4803      	ldr	r0, [pc, #12]	@ (8007cfc <stdio_exit_handler+0x14>)
 8007cee:	f000 b8ef 	b.w	8007ed0 <_fwalk_sglue>
 8007cf2:	bf00      	nop
 8007cf4:	20000030 	.word	0x20000030
 8007cf8:	08008a49 	.word	0x08008a49
 8007cfc:	20000040 	.word	0x20000040

08007d00 <cleanup_stdio>:
 8007d00:	6841      	ldr	r1, [r0, #4]
 8007d02:	4b0c      	ldr	r3, [pc, #48]	@ (8007d34 <cleanup_stdio+0x34>)
 8007d04:	4299      	cmp	r1, r3
 8007d06:	b510      	push	{r4, lr}
 8007d08:	4604      	mov	r4, r0
 8007d0a:	d001      	beq.n	8007d10 <cleanup_stdio+0x10>
 8007d0c:	f000 fe9c 	bl	8008a48 <_fflush_r>
 8007d10:	68a1      	ldr	r1, [r4, #8]
 8007d12:	4b09      	ldr	r3, [pc, #36]	@ (8007d38 <cleanup_stdio+0x38>)
 8007d14:	4299      	cmp	r1, r3
 8007d16:	d002      	beq.n	8007d1e <cleanup_stdio+0x1e>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 fe95 	bl	8008a48 <_fflush_r>
 8007d1e:	68e1      	ldr	r1, [r4, #12]
 8007d20:	4b06      	ldr	r3, [pc, #24]	@ (8007d3c <cleanup_stdio+0x3c>)
 8007d22:	4299      	cmp	r1, r3
 8007d24:	d004      	beq.n	8007d30 <cleanup_stdio+0x30>
 8007d26:	4620      	mov	r0, r4
 8007d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d2c:	f000 be8c 	b.w	8008a48 <_fflush_r>
 8007d30:	bd10      	pop	{r4, pc}
 8007d32:	bf00      	nop
 8007d34:	200003fc 	.word	0x200003fc
 8007d38:	20000464 	.word	0x20000464
 8007d3c:	200004cc 	.word	0x200004cc

08007d40 <global_stdio_init.part.0>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	4b0b      	ldr	r3, [pc, #44]	@ (8007d70 <global_stdio_init.part.0+0x30>)
 8007d44:	4c0b      	ldr	r4, [pc, #44]	@ (8007d74 <global_stdio_init.part.0+0x34>)
 8007d46:	4a0c      	ldr	r2, [pc, #48]	@ (8007d78 <global_stdio_init.part.0+0x38>)
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	2104      	movs	r1, #4
 8007d50:	f7ff ff94 	bl	8007c7c <std>
 8007d54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d58:	2201      	movs	r2, #1
 8007d5a:	2109      	movs	r1, #9
 8007d5c:	f7ff ff8e 	bl	8007c7c <std>
 8007d60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d64:	2202      	movs	r2, #2
 8007d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d6a:	2112      	movs	r1, #18
 8007d6c:	f7ff bf86 	b.w	8007c7c <std>
 8007d70:	20000534 	.word	0x20000534
 8007d74:	200003fc 	.word	0x200003fc
 8007d78:	08007ce9 	.word	0x08007ce9

08007d7c <__sfp_lock_acquire>:
 8007d7c:	4801      	ldr	r0, [pc, #4]	@ (8007d84 <__sfp_lock_acquire+0x8>)
 8007d7e:	f000 b99c 	b.w	80080ba <__retarget_lock_acquire_recursive>
 8007d82:	bf00      	nop
 8007d84:	2000053d 	.word	0x2000053d

08007d88 <__sfp_lock_release>:
 8007d88:	4801      	ldr	r0, [pc, #4]	@ (8007d90 <__sfp_lock_release+0x8>)
 8007d8a:	f000 b997 	b.w	80080bc <__retarget_lock_release_recursive>
 8007d8e:	bf00      	nop
 8007d90:	2000053d 	.word	0x2000053d

08007d94 <__sinit>:
 8007d94:	b510      	push	{r4, lr}
 8007d96:	4604      	mov	r4, r0
 8007d98:	f7ff fff0 	bl	8007d7c <__sfp_lock_acquire>
 8007d9c:	6a23      	ldr	r3, [r4, #32]
 8007d9e:	b11b      	cbz	r3, 8007da8 <__sinit+0x14>
 8007da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007da4:	f7ff bff0 	b.w	8007d88 <__sfp_lock_release>
 8007da8:	4b04      	ldr	r3, [pc, #16]	@ (8007dbc <__sinit+0x28>)
 8007daa:	6223      	str	r3, [r4, #32]
 8007dac:	4b04      	ldr	r3, [pc, #16]	@ (8007dc0 <__sinit+0x2c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1f5      	bne.n	8007da0 <__sinit+0xc>
 8007db4:	f7ff ffc4 	bl	8007d40 <global_stdio_init.part.0>
 8007db8:	e7f2      	b.n	8007da0 <__sinit+0xc>
 8007dba:	bf00      	nop
 8007dbc:	08007d01 	.word	0x08007d01
 8007dc0:	20000534 	.word	0x20000534

08007dc4 <_strtol_l.constprop.0>:
 8007dc4:	2b24      	cmp	r3, #36	@ 0x24
 8007dc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dca:	4686      	mov	lr, r0
 8007dcc:	4690      	mov	r8, r2
 8007dce:	d801      	bhi.n	8007dd4 <_strtol_l.constprop.0+0x10>
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d106      	bne.n	8007de2 <_strtol_l.constprop.0+0x1e>
 8007dd4:	f000 f946 	bl	8008064 <__errno>
 8007dd8:	2316      	movs	r3, #22
 8007dda:	6003      	str	r3, [r0, #0]
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de2:	4834      	ldr	r0, [pc, #208]	@ (8007eb4 <_strtol_l.constprop.0+0xf0>)
 8007de4:	460d      	mov	r5, r1
 8007de6:	462a      	mov	r2, r5
 8007de8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007dec:	5d06      	ldrb	r6, [r0, r4]
 8007dee:	f016 0608 	ands.w	r6, r6, #8
 8007df2:	d1f8      	bne.n	8007de6 <_strtol_l.constprop.0+0x22>
 8007df4:	2c2d      	cmp	r4, #45	@ 0x2d
 8007df6:	d12d      	bne.n	8007e54 <_strtol_l.constprop.0+0x90>
 8007df8:	782c      	ldrb	r4, [r5, #0]
 8007dfa:	2601      	movs	r6, #1
 8007dfc:	1c95      	adds	r5, r2, #2
 8007dfe:	f033 0210 	bics.w	r2, r3, #16
 8007e02:	d109      	bne.n	8007e18 <_strtol_l.constprop.0+0x54>
 8007e04:	2c30      	cmp	r4, #48	@ 0x30
 8007e06:	d12a      	bne.n	8007e5e <_strtol_l.constprop.0+0x9a>
 8007e08:	782a      	ldrb	r2, [r5, #0]
 8007e0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e0e:	2a58      	cmp	r2, #88	@ 0x58
 8007e10:	d125      	bne.n	8007e5e <_strtol_l.constprop.0+0x9a>
 8007e12:	786c      	ldrb	r4, [r5, #1]
 8007e14:	2310      	movs	r3, #16
 8007e16:	3502      	adds	r5, #2
 8007e18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e1c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8007e20:	2200      	movs	r2, #0
 8007e22:	fbbc f9f3 	udiv	r9, ip, r3
 8007e26:	4610      	mov	r0, r2
 8007e28:	fb03 ca19 	mls	sl, r3, r9, ip
 8007e2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007e30:	2f09      	cmp	r7, #9
 8007e32:	d81b      	bhi.n	8007e6c <_strtol_l.constprop.0+0xa8>
 8007e34:	463c      	mov	r4, r7
 8007e36:	42a3      	cmp	r3, r4
 8007e38:	dd27      	ble.n	8007e8a <_strtol_l.constprop.0+0xc6>
 8007e3a:	1c57      	adds	r7, r2, #1
 8007e3c:	d007      	beq.n	8007e4e <_strtol_l.constprop.0+0x8a>
 8007e3e:	4581      	cmp	r9, r0
 8007e40:	d320      	bcc.n	8007e84 <_strtol_l.constprop.0+0xc0>
 8007e42:	d101      	bne.n	8007e48 <_strtol_l.constprop.0+0x84>
 8007e44:	45a2      	cmp	sl, r4
 8007e46:	db1d      	blt.n	8007e84 <_strtol_l.constprop.0+0xc0>
 8007e48:	fb00 4003 	mla	r0, r0, r3, r4
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e52:	e7eb      	b.n	8007e2c <_strtol_l.constprop.0+0x68>
 8007e54:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e56:	bf04      	itt	eq
 8007e58:	782c      	ldrbeq	r4, [r5, #0]
 8007e5a:	1c95      	addeq	r5, r2, #2
 8007e5c:	e7cf      	b.n	8007dfe <_strtol_l.constprop.0+0x3a>
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1da      	bne.n	8007e18 <_strtol_l.constprop.0+0x54>
 8007e62:	2c30      	cmp	r4, #48	@ 0x30
 8007e64:	bf0c      	ite	eq
 8007e66:	2308      	moveq	r3, #8
 8007e68:	230a      	movne	r3, #10
 8007e6a:	e7d5      	b.n	8007e18 <_strtol_l.constprop.0+0x54>
 8007e6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007e70:	2f19      	cmp	r7, #25
 8007e72:	d801      	bhi.n	8007e78 <_strtol_l.constprop.0+0xb4>
 8007e74:	3c37      	subs	r4, #55	@ 0x37
 8007e76:	e7de      	b.n	8007e36 <_strtol_l.constprop.0+0x72>
 8007e78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007e7c:	2f19      	cmp	r7, #25
 8007e7e:	d804      	bhi.n	8007e8a <_strtol_l.constprop.0+0xc6>
 8007e80:	3c57      	subs	r4, #87	@ 0x57
 8007e82:	e7d8      	b.n	8007e36 <_strtol_l.constprop.0+0x72>
 8007e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e88:	e7e1      	b.n	8007e4e <_strtol_l.constprop.0+0x8a>
 8007e8a:	1c53      	adds	r3, r2, #1
 8007e8c:	d108      	bne.n	8007ea0 <_strtol_l.constprop.0+0xdc>
 8007e8e:	2322      	movs	r3, #34	@ 0x22
 8007e90:	f8ce 3000 	str.w	r3, [lr]
 8007e94:	4660      	mov	r0, ip
 8007e96:	f1b8 0f00 	cmp.w	r8, #0
 8007e9a:	d0a0      	beq.n	8007dde <_strtol_l.constprop.0+0x1a>
 8007e9c:	1e69      	subs	r1, r5, #1
 8007e9e:	e006      	b.n	8007eae <_strtol_l.constprop.0+0xea>
 8007ea0:	b106      	cbz	r6, 8007ea4 <_strtol_l.constprop.0+0xe0>
 8007ea2:	4240      	negs	r0, r0
 8007ea4:	f1b8 0f00 	cmp.w	r8, #0
 8007ea8:	d099      	beq.n	8007dde <_strtol_l.constprop.0+0x1a>
 8007eaa:	2a00      	cmp	r2, #0
 8007eac:	d1f6      	bne.n	8007e9c <_strtol_l.constprop.0+0xd8>
 8007eae:	f8c8 1000 	str.w	r1, [r8]
 8007eb2:	e794      	b.n	8007dde <_strtol_l.constprop.0+0x1a>
 8007eb4:	08009689 	.word	0x08009689

08007eb8 <_strtol_r>:
 8007eb8:	f7ff bf84 	b.w	8007dc4 <_strtol_l.constprop.0>

08007ebc <strtol>:
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	460a      	mov	r2, r1
 8007ec0:	4601      	mov	r1, r0
 8007ec2:	4802      	ldr	r0, [pc, #8]	@ (8007ecc <strtol+0x10>)
 8007ec4:	6800      	ldr	r0, [r0, #0]
 8007ec6:	f7ff bf7d 	b.w	8007dc4 <_strtol_l.constprop.0>
 8007eca:	bf00      	nop
 8007ecc:	2000003c 	.word	0x2000003c

08007ed0 <_fwalk_sglue>:
 8007ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ed4:	4607      	mov	r7, r0
 8007ed6:	4688      	mov	r8, r1
 8007ed8:	4614      	mov	r4, r2
 8007eda:	2600      	movs	r6, #0
 8007edc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ee0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ee4:	d505      	bpl.n	8007ef2 <_fwalk_sglue+0x22>
 8007ee6:	6824      	ldr	r4, [r4, #0]
 8007ee8:	2c00      	cmp	r4, #0
 8007eea:	d1f7      	bne.n	8007edc <_fwalk_sglue+0xc>
 8007eec:	4630      	mov	r0, r6
 8007eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef2:	89ab      	ldrh	r3, [r5, #12]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d907      	bls.n	8007f08 <_fwalk_sglue+0x38>
 8007ef8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007efc:	3301      	adds	r3, #1
 8007efe:	d003      	beq.n	8007f08 <_fwalk_sglue+0x38>
 8007f00:	4629      	mov	r1, r5
 8007f02:	4638      	mov	r0, r7
 8007f04:	47c0      	blx	r8
 8007f06:	4306      	orrs	r6, r0
 8007f08:	3568      	adds	r5, #104	@ 0x68
 8007f0a:	e7e9      	b.n	8007ee0 <_fwalk_sglue+0x10>

08007f0c <_puts_r>:
 8007f0c:	6a03      	ldr	r3, [r0, #32]
 8007f0e:	b570      	push	{r4, r5, r6, lr}
 8007f10:	6884      	ldr	r4, [r0, #8]
 8007f12:	4605      	mov	r5, r0
 8007f14:	460e      	mov	r6, r1
 8007f16:	b90b      	cbnz	r3, 8007f1c <_puts_r+0x10>
 8007f18:	f7ff ff3c 	bl	8007d94 <__sinit>
 8007f1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f1e:	07db      	lsls	r3, r3, #31
 8007f20:	d405      	bmi.n	8007f2e <_puts_r+0x22>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	0598      	lsls	r0, r3, #22
 8007f26:	d402      	bmi.n	8007f2e <_puts_r+0x22>
 8007f28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f2a:	f000 f8c6 	bl	80080ba <__retarget_lock_acquire_recursive>
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	0719      	lsls	r1, r3, #28
 8007f32:	d502      	bpl.n	8007f3a <_puts_r+0x2e>
 8007f34:	6923      	ldr	r3, [r4, #16]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d135      	bne.n	8007fa6 <_puts_r+0x9a>
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	f000 fecd 	bl	8008cdc <__swsetup_r>
 8007f42:	b380      	cbz	r0, 8007fa6 <_puts_r+0x9a>
 8007f44:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007f48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f4a:	07da      	lsls	r2, r3, #31
 8007f4c:	d405      	bmi.n	8007f5a <_puts_r+0x4e>
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	059b      	lsls	r3, r3, #22
 8007f52:	d402      	bmi.n	8007f5a <_puts_r+0x4e>
 8007f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f56:	f000 f8b1 	bl	80080bc <__retarget_lock_release_recursive>
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	bd70      	pop	{r4, r5, r6, pc}
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	da04      	bge.n	8007f6c <_puts_r+0x60>
 8007f62:	69a2      	ldr	r2, [r4, #24]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	dc17      	bgt.n	8007f98 <_puts_r+0x8c>
 8007f68:	290a      	cmp	r1, #10
 8007f6a:	d015      	beq.n	8007f98 <_puts_r+0x8c>
 8007f6c:	6823      	ldr	r3, [r4, #0]
 8007f6e:	1c5a      	adds	r2, r3, #1
 8007f70:	6022      	str	r2, [r4, #0]
 8007f72:	7019      	strb	r1, [r3, #0]
 8007f74:	68a3      	ldr	r3, [r4, #8]
 8007f76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	60a3      	str	r3, [r4, #8]
 8007f7e:	2900      	cmp	r1, #0
 8007f80:	d1ed      	bne.n	8007f5e <_puts_r+0x52>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	da11      	bge.n	8007faa <_puts_r+0x9e>
 8007f86:	4622      	mov	r2, r4
 8007f88:	210a      	movs	r1, #10
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	f000 fe68 	bl	8008c60 <__swbuf_r>
 8007f90:	3001      	adds	r0, #1
 8007f92:	d0d7      	beq.n	8007f44 <_puts_r+0x38>
 8007f94:	250a      	movs	r5, #10
 8007f96:	e7d7      	b.n	8007f48 <_puts_r+0x3c>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f000 fe60 	bl	8008c60 <__swbuf_r>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d1e7      	bne.n	8007f74 <_puts_r+0x68>
 8007fa4:	e7ce      	b.n	8007f44 <_puts_r+0x38>
 8007fa6:	3e01      	subs	r6, #1
 8007fa8:	e7e4      	b.n	8007f74 <_puts_r+0x68>
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	1c5a      	adds	r2, r3, #1
 8007fae:	6022      	str	r2, [r4, #0]
 8007fb0:	220a      	movs	r2, #10
 8007fb2:	701a      	strb	r2, [r3, #0]
 8007fb4:	e7ee      	b.n	8007f94 <_puts_r+0x88>
	...

08007fb8 <puts>:
 8007fb8:	4b02      	ldr	r3, [pc, #8]	@ (8007fc4 <puts+0xc>)
 8007fba:	4601      	mov	r1, r0
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	f7ff bfa5 	b.w	8007f0c <_puts_r>
 8007fc2:	bf00      	nop
 8007fc4:	2000003c 	.word	0x2000003c

08007fc8 <memset>:
 8007fc8:	4402      	add	r2, r0
 8007fca:	4603      	mov	r3, r0
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d100      	bne.n	8007fd2 <memset+0xa>
 8007fd0:	4770      	bx	lr
 8007fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8007fd6:	e7f9      	b.n	8007fcc <memset+0x4>

08007fd8 <_close_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d06      	ldr	r5, [pc, #24]	@ (8007ff4 <_close_r+0x1c>)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4604      	mov	r4, r0
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	602b      	str	r3, [r5, #0]
 8007fe4:	f7fb fa48 	bl	8003478 <_close>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_close_r+0x1a>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_close_r+0x1a>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	20000538 	.word	0x20000538

08007ff8 <_lseek_r>:
 8007ff8:	b538      	push	{r3, r4, r5, lr}
 8007ffa:	4d07      	ldr	r5, [pc, #28]	@ (8008018 <_lseek_r+0x20>)
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	4608      	mov	r0, r1
 8008000:	4611      	mov	r1, r2
 8008002:	2200      	movs	r2, #0
 8008004:	602a      	str	r2, [r5, #0]
 8008006:	461a      	mov	r2, r3
 8008008:	f7fb fa5d 	bl	80034c6 <_lseek>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_lseek_r+0x1e>
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	b103      	cbz	r3, 8008016 <_lseek_r+0x1e>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	20000538 	.word	0x20000538

0800801c <_read_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d07      	ldr	r5, [pc, #28]	@ (800803c <_read_r+0x20>)
 8008020:	4604      	mov	r4, r0
 8008022:	4608      	mov	r0, r1
 8008024:	4611      	mov	r1, r2
 8008026:	2200      	movs	r2, #0
 8008028:	602a      	str	r2, [r5, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	f7fb f9eb 	bl	8003406 <_read>
 8008030:	1c43      	adds	r3, r0, #1
 8008032:	d102      	bne.n	800803a <_read_r+0x1e>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	b103      	cbz	r3, 800803a <_read_r+0x1e>
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	bd38      	pop	{r3, r4, r5, pc}
 800803c:	20000538 	.word	0x20000538

08008040 <_write_r>:
 8008040:	b538      	push	{r3, r4, r5, lr}
 8008042:	4d07      	ldr	r5, [pc, #28]	@ (8008060 <_write_r+0x20>)
 8008044:	4604      	mov	r4, r0
 8008046:	4608      	mov	r0, r1
 8008048:	4611      	mov	r1, r2
 800804a:	2200      	movs	r2, #0
 800804c:	602a      	str	r2, [r5, #0]
 800804e:	461a      	mov	r2, r3
 8008050:	f7fb f9f6 	bl	8003440 <_write>
 8008054:	1c43      	adds	r3, r0, #1
 8008056:	d102      	bne.n	800805e <_write_r+0x1e>
 8008058:	682b      	ldr	r3, [r5, #0]
 800805a:	b103      	cbz	r3, 800805e <_write_r+0x1e>
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	bd38      	pop	{r3, r4, r5, pc}
 8008060:	20000538 	.word	0x20000538

08008064 <__errno>:
 8008064:	4b01      	ldr	r3, [pc, #4]	@ (800806c <__errno+0x8>)
 8008066:	6818      	ldr	r0, [r3, #0]
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	2000003c 	.word	0x2000003c

08008070 <__libc_init_array>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	4d0d      	ldr	r5, [pc, #52]	@ (80080a8 <__libc_init_array+0x38>)
 8008074:	4c0d      	ldr	r4, [pc, #52]	@ (80080ac <__libc_init_array+0x3c>)
 8008076:	1b64      	subs	r4, r4, r5
 8008078:	10a4      	asrs	r4, r4, #2
 800807a:	2600      	movs	r6, #0
 800807c:	42a6      	cmp	r6, r4
 800807e:	d109      	bne.n	8008094 <__libc_init_array+0x24>
 8008080:	4d0b      	ldr	r5, [pc, #44]	@ (80080b0 <__libc_init_array+0x40>)
 8008082:	4c0c      	ldr	r4, [pc, #48]	@ (80080b4 <__libc_init_array+0x44>)
 8008084:	f001 fa9a 	bl	80095bc <_init>
 8008088:	1b64      	subs	r4, r4, r5
 800808a:	10a4      	asrs	r4, r4, #2
 800808c:	2600      	movs	r6, #0
 800808e:	42a6      	cmp	r6, r4
 8008090:	d105      	bne.n	800809e <__libc_init_array+0x2e>
 8008092:	bd70      	pop	{r4, r5, r6, pc}
 8008094:	f855 3b04 	ldr.w	r3, [r5], #4
 8008098:	4798      	blx	r3
 800809a:	3601      	adds	r6, #1
 800809c:	e7ee      	b.n	800807c <__libc_init_array+0xc>
 800809e:	f855 3b04 	ldr.w	r3, [r5], #4
 80080a2:	4798      	blx	r3
 80080a4:	3601      	adds	r6, #1
 80080a6:	e7f2      	b.n	800808e <__libc_init_array+0x1e>
 80080a8:	08009820 	.word	0x08009820
 80080ac:	08009820 	.word	0x08009820
 80080b0:	08009820 	.word	0x08009820
 80080b4:	08009824 	.word	0x08009824

080080b8 <__retarget_lock_init_recursive>:
 80080b8:	4770      	bx	lr

080080ba <__retarget_lock_acquire_recursive>:
 80080ba:	4770      	bx	lr

080080bc <__retarget_lock_release_recursive>:
 80080bc:	4770      	bx	lr
	...

080080c0 <_free_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4605      	mov	r5, r0
 80080c4:	2900      	cmp	r1, #0
 80080c6:	d041      	beq.n	800814c <_free_r+0x8c>
 80080c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080cc:	1f0c      	subs	r4, r1, #4
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	bfb8      	it	lt
 80080d2:	18e4      	addlt	r4, r4, r3
 80080d4:	f000 fce0 	bl	8008a98 <__malloc_lock>
 80080d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008150 <_free_r+0x90>)
 80080da:	6813      	ldr	r3, [r2, #0]
 80080dc:	b933      	cbnz	r3, 80080ec <_free_r+0x2c>
 80080de:	6063      	str	r3, [r4, #4]
 80080e0:	6014      	str	r4, [r2, #0]
 80080e2:	4628      	mov	r0, r5
 80080e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080e8:	f000 bcdc 	b.w	8008aa4 <__malloc_unlock>
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	d908      	bls.n	8008102 <_free_r+0x42>
 80080f0:	6820      	ldr	r0, [r4, #0]
 80080f2:	1821      	adds	r1, r4, r0
 80080f4:	428b      	cmp	r3, r1
 80080f6:	bf01      	itttt	eq
 80080f8:	6819      	ldreq	r1, [r3, #0]
 80080fa:	685b      	ldreq	r3, [r3, #4]
 80080fc:	1809      	addeq	r1, r1, r0
 80080fe:	6021      	streq	r1, [r4, #0]
 8008100:	e7ed      	b.n	80080de <_free_r+0x1e>
 8008102:	461a      	mov	r2, r3
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	b10b      	cbz	r3, 800810c <_free_r+0x4c>
 8008108:	42a3      	cmp	r3, r4
 800810a:	d9fa      	bls.n	8008102 <_free_r+0x42>
 800810c:	6811      	ldr	r1, [r2, #0]
 800810e:	1850      	adds	r0, r2, r1
 8008110:	42a0      	cmp	r0, r4
 8008112:	d10b      	bne.n	800812c <_free_r+0x6c>
 8008114:	6820      	ldr	r0, [r4, #0]
 8008116:	4401      	add	r1, r0
 8008118:	1850      	adds	r0, r2, r1
 800811a:	4283      	cmp	r3, r0
 800811c:	6011      	str	r1, [r2, #0]
 800811e:	d1e0      	bne.n	80080e2 <_free_r+0x22>
 8008120:	6818      	ldr	r0, [r3, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	6053      	str	r3, [r2, #4]
 8008126:	4408      	add	r0, r1
 8008128:	6010      	str	r0, [r2, #0]
 800812a:	e7da      	b.n	80080e2 <_free_r+0x22>
 800812c:	d902      	bls.n	8008134 <_free_r+0x74>
 800812e:	230c      	movs	r3, #12
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	e7d6      	b.n	80080e2 <_free_r+0x22>
 8008134:	6820      	ldr	r0, [r4, #0]
 8008136:	1821      	adds	r1, r4, r0
 8008138:	428b      	cmp	r3, r1
 800813a:	bf04      	itt	eq
 800813c:	6819      	ldreq	r1, [r3, #0]
 800813e:	685b      	ldreq	r3, [r3, #4]
 8008140:	6063      	str	r3, [r4, #4]
 8008142:	bf04      	itt	eq
 8008144:	1809      	addeq	r1, r1, r0
 8008146:	6021      	streq	r1, [r4, #0]
 8008148:	6054      	str	r4, [r2, #4]
 800814a:	e7ca      	b.n	80080e2 <_free_r+0x22>
 800814c:	bd38      	pop	{r3, r4, r5, pc}
 800814e:	bf00      	nop
 8008150:	20000544 	.word	0x20000544

08008154 <_sungetc_r>:
 8008154:	b538      	push	{r3, r4, r5, lr}
 8008156:	1c4b      	adds	r3, r1, #1
 8008158:	4614      	mov	r4, r2
 800815a:	d103      	bne.n	8008164 <_sungetc_r+0x10>
 800815c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008160:	4628      	mov	r0, r5
 8008162:	bd38      	pop	{r3, r4, r5, pc}
 8008164:	8993      	ldrh	r3, [r2, #12]
 8008166:	f023 0320 	bic.w	r3, r3, #32
 800816a:	8193      	strh	r3, [r2, #12]
 800816c:	6853      	ldr	r3, [r2, #4]
 800816e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008170:	b2cd      	uxtb	r5, r1
 8008172:	b18a      	cbz	r2, 8008198 <_sungetc_r+0x44>
 8008174:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008176:	429a      	cmp	r2, r3
 8008178:	dd08      	ble.n	800818c <_sungetc_r+0x38>
 800817a:	6823      	ldr	r3, [r4, #0]
 800817c:	1e5a      	subs	r2, r3, #1
 800817e:	6022      	str	r2, [r4, #0]
 8008180:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008184:	6863      	ldr	r3, [r4, #4]
 8008186:	3301      	adds	r3, #1
 8008188:	6063      	str	r3, [r4, #4]
 800818a:	e7e9      	b.n	8008160 <_sungetc_r+0xc>
 800818c:	4621      	mov	r1, r4
 800818e:	f000 fc8f 	bl	8008ab0 <__submore>
 8008192:	2800      	cmp	r0, #0
 8008194:	d0f1      	beq.n	800817a <_sungetc_r+0x26>
 8008196:	e7e1      	b.n	800815c <_sungetc_r+0x8>
 8008198:	6921      	ldr	r1, [r4, #16]
 800819a:	6822      	ldr	r2, [r4, #0]
 800819c:	b141      	cbz	r1, 80081b0 <_sungetc_r+0x5c>
 800819e:	4291      	cmp	r1, r2
 80081a0:	d206      	bcs.n	80081b0 <_sungetc_r+0x5c>
 80081a2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80081a6:	42a9      	cmp	r1, r5
 80081a8:	d102      	bne.n	80081b0 <_sungetc_r+0x5c>
 80081aa:	3a01      	subs	r2, #1
 80081ac:	6022      	str	r2, [r4, #0]
 80081ae:	e7ea      	b.n	8008186 <_sungetc_r+0x32>
 80081b0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80081b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80081ba:	2303      	movs	r3, #3
 80081bc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80081be:	4623      	mov	r3, r4
 80081c0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80081c4:	6023      	str	r3, [r4, #0]
 80081c6:	2301      	movs	r3, #1
 80081c8:	e7de      	b.n	8008188 <_sungetc_r+0x34>

080081ca <__ssrefill_r>:
 80081ca:	b510      	push	{r4, lr}
 80081cc:	460c      	mov	r4, r1
 80081ce:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80081d0:	b169      	cbz	r1, 80081ee <__ssrefill_r+0x24>
 80081d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081d6:	4299      	cmp	r1, r3
 80081d8:	d001      	beq.n	80081de <__ssrefill_r+0x14>
 80081da:	f7ff ff71 	bl	80080c0 <_free_r>
 80081de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081e0:	6063      	str	r3, [r4, #4]
 80081e2:	2000      	movs	r0, #0
 80081e4:	6360      	str	r0, [r4, #52]	@ 0x34
 80081e6:	b113      	cbz	r3, 80081ee <__ssrefill_r+0x24>
 80081e8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80081ea:	6023      	str	r3, [r4, #0]
 80081ec:	bd10      	pop	{r4, pc}
 80081ee:	6923      	ldr	r3, [r4, #16]
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	2300      	movs	r3, #0
 80081f4:	6063      	str	r3, [r4, #4]
 80081f6:	89a3      	ldrh	r3, [r4, #12]
 80081f8:	f043 0320 	orr.w	r3, r3, #32
 80081fc:	81a3      	strh	r3, [r4, #12]
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008202:	e7f3      	b.n	80081ec <__ssrefill_r+0x22>

08008204 <__ssvfiscanf_r>:
 8008204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008208:	460c      	mov	r4, r1
 800820a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800820e:	2100      	movs	r1, #0
 8008210:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008214:	49a5      	ldr	r1, [pc, #660]	@ (80084ac <__ssvfiscanf_r+0x2a8>)
 8008216:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008218:	f10d 0804 	add.w	r8, sp, #4
 800821c:	49a4      	ldr	r1, [pc, #656]	@ (80084b0 <__ssvfiscanf_r+0x2ac>)
 800821e:	4fa5      	ldr	r7, [pc, #660]	@ (80084b4 <__ssvfiscanf_r+0x2b0>)
 8008220:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008224:	4606      	mov	r6, r0
 8008226:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	7813      	ldrb	r3, [r2, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f000 8158 	beq.w	80084e2 <__ssvfiscanf_r+0x2de>
 8008232:	5cf9      	ldrb	r1, [r7, r3]
 8008234:	f011 0108 	ands.w	r1, r1, #8
 8008238:	f102 0501 	add.w	r5, r2, #1
 800823c:	d019      	beq.n	8008272 <__ssvfiscanf_r+0x6e>
 800823e:	6863      	ldr	r3, [r4, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	dd0f      	ble.n	8008264 <__ssvfiscanf_r+0x60>
 8008244:	6823      	ldr	r3, [r4, #0]
 8008246:	781a      	ldrb	r2, [r3, #0]
 8008248:	5cba      	ldrb	r2, [r7, r2]
 800824a:	0712      	lsls	r2, r2, #28
 800824c:	d401      	bmi.n	8008252 <__ssvfiscanf_r+0x4e>
 800824e:	462a      	mov	r2, r5
 8008250:	e7eb      	b.n	800822a <__ssvfiscanf_r+0x26>
 8008252:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008254:	3201      	adds	r2, #1
 8008256:	9245      	str	r2, [sp, #276]	@ 0x114
 8008258:	6862      	ldr	r2, [r4, #4]
 800825a:	3301      	adds	r3, #1
 800825c:	3a01      	subs	r2, #1
 800825e:	6062      	str	r2, [r4, #4]
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	e7ec      	b.n	800823e <__ssvfiscanf_r+0x3a>
 8008264:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008266:	4621      	mov	r1, r4
 8008268:	4630      	mov	r0, r6
 800826a:	4798      	blx	r3
 800826c:	2800      	cmp	r0, #0
 800826e:	d0e9      	beq.n	8008244 <__ssvfiscanf_r+0x40>
 8008270:	e7ed      	b.n	800824e <__ssvfiscanf_r+0x4a>
 8008272:	2b25      	cmp	r3, #37	@ 0x25
 8008274:	d012      	beq.n	800829c <__ssvfiscanf_r+0x98>
 8008276:	4699      	mov	r9, r3
 8008278:	6863      	ldr	r3, [r4, #4]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f340 8093 	ble.w	80083a6 <__ssvfiscanf_r+0x1a2>
 8008280:	6822      	ldr	r2, [r4, #0]
 8008282:	7813      	ldrb	r3, [r2, #0]
 8008284:	454b      	cmp	r3, r9
 8008286:	f040 812c 	bne.w	80084e2 <__ssvfiscanf_r+0x2de>
 800828a:	6863      	ldr	r3, [r4, #4]
 800828c:	3b01      	subs	r3, #1
 800828e:	6063      	str	r3, [r4, #4]
 8008290:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008292:	3201      	adds	r2, #1
 8008294:	3301      	adds	r3, #1
 8008296:	6022      	str	r2, [r4, #0]
 8008298:	9345      	str	r3, [sp, #276]	@ 0x114
 800829a:	e7d8      	b.n	800824e <__ssvfiscanf_r+0x4a>
 800829c:	9141      	str	r1, [sp, #260]	@ 0x104
 800829e:	9143      	str	r1, [sp, #268]	@ 0x10c
 80082a0:	7853      	ldrb	r3, [r2, #1]
 80082a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80082a4:	bf02      	ittt	eq
 80082a6:	2310      	moveq	r3, #16
 80082a8:	1c95      	addeq	r5, r2, #2
 80082aa:	9341      	streq	r3, [sp, #260]	@ 0x104
 80082ac:	220a      	movs	r2, #10
 80082ae:	46a9      	mov	r9, r5
 80082b0:	f819 1b01 	ldrb.w	r1, [r9], #1
 80082b4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80082b8:	2b09      	cmp	r3, #9
 80082ba:	d91e      	bls.n	80082fa <__ssvfiscanf_r+0xf6>
 80082bc:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 80084b8 <__ssvfiscanf_r+0x2b4>
 80082c0:	2203      	movs	r2, #3
 80082c2:	4650      	mov	r0, sl
 80082c4:	f7f7 ffb4 	bl	8000230 <memchr>
 80082c8:	b138      	cbz	r0, 80082da <__ssvfiscanf_r+0xd6>
 80082ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80082cc:	eba0 000a 	sub.w	r0, r0, sl
 80082d0:	2301      	movs	r3, #1
 80082d2:	4083      	lsls	r3, r0
 80082d4:	4313      	orrs	r3, r2
 80082d6:	9341      	str	r3, [sp, #260]	@ 0x104
 80082d8:	464d      	mov	r5, r9
 80082da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80082de:	2b78      	cmp	r3, #120	@ 0x78
 80082e0:	d806      	bhi.n	80082f0 <__ssvfiscanf_r+0xec>
 80082e2:	2b57      	cmp	r3, #87	@ 0x57
 80082e4:	d810      	bhi.n	8008308 <__ssvfiscanf_r+0x104>
 80082e6:	2b25      	cmp	r3, #37	@ 0x25
 80082e8:	d0c5      	beq.n	8008276 <__ssvfiscanf_r+0x72>
 80082ea:	d857      	bhi.n	800839c <__ssvfiscanf_r+0x198>
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d065      	beq.n	80083bc <__ssvfiscanf_r+0x1b8>
 80082f0:	2303      	movs	r3, #3
 80082f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80082f4:	230a      	movs	r3, #10
 80082f6:	9342      	str	r3, [sp, #264]	@ 0x108
 80082f8:	e078      	b.n	80083ec <__ssvfiscanf_r+0x1e8>
 80082fa:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80082fc:	fb02 1103 	mla	r1, r2, r3, r1
 8008300:	3930      	subs	r1, #48	@ 0x30
 8008302:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008304:	464d      	mov	r5, r9
 8008306:	e7d2      	b.n	80082ae <__ssvfiscanf_r+0xaa>
 8008308:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800830c:	2a20      	cmp	r2, #32
 800830e:	d8ef      	bhi.n	80082f0 <__ssvfiscanf_r+0xec>
 8008310:	a101      	add	r1, pc, #4	@ (adr r1, 8008318 <__ssvfiscanf_r+0x114>)
 8008312:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008316:	bf00      	nop
 8008318:	080083cb 	.word	0x080083cb
 800831c:	080082f1 	.word	0x080082f1
 8008320:	080082f1 	.word	0x080082f1
 8008324:	08008425 	.word	0x08008425
 8008328:	080082f1 	.word	0x080082f1
 800832c:	080082f1 	.word	0x080082f1
 8008330:	080082f1 	.word	0x080082f1
 8008334:	080082f1 	.word	0x080082f1
 8008338:	080082f1 	.word	0x080082f1
 800833c:	080082f1 	.word	0x080082f1
 8008340:	080082f1 	.word	0x080082f1
 8008344:	0800843b 	.word	0x0800843b
 8008348:	08008421 	.word	0x08008421
 800834c:	080083a3 	.word	0x080083a3
 8008350:	080083a3 	.word	0x080083a3
 8008354:	080083a3 	.word	0x080083a3
 8008358:	080082f1 	.word	0x080082f1
 800835c:	080083dd 	.word	0x080083dd
 8008360:	080082f1 	.word	0x080082f1
 8008364:	080082f1 	.word	0x080082f1
 8008368:	080082f1 	.word	0x080082f1
 800836c:	080082f1 	.word	0x080082f1
 8008370:	0800844b 	.word	0x0800844b
 8008374:	080083e5 	.word	0x080083e5
 8008378:	080083c3 	.word	0x080083c3
 800837c:	080082f1 	.word	0x080082f1
 8008380:	080082f1 	.word	0x080082f1
 8008384:	08008447 	.word	0x08008447
 8008388:	080082f1 	.word	0x080082f1
 800838c:	08008421 	.word	0x08008421
 8008390:	080082f1 	.word	0x080082f1
 8008394:	080082f1 	.word	0x080082f1
 8008398:	080083cb 	.word	0x080083cb
 800839c:	3b45      	subs	r3, #69	@ 0x45
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d8a6      	bhi.n	80082f0 <__ssvfiscanf_r+0xec>
 80083a2:	2305      	movs	r3, #5
 80083a4:	e021      	b.n	80083ea <__ssvfiscanf_r+0x1e6>
 80083a6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80083a8:	4621      	mov	r1, r4
 80083aa:	4630      	mov	r0, r6
 80083ac:	4798      	blx	r3
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f43f af66 	beq.w	8008280 <__ssvfiscanf_r+0x7c>
 80083b4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80083b6:	2800      	cmp	r0, #0
 80083b8:	f040 808b 	bne.w	80084d2 <__ssvfiscanf_r+0x2ce>
 80083bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083c0:	e08b      	b.n	80084da <__ssvfiscanf_r+0x2d6>
 80083c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80083c4:	f042 0220 	orr.w	r2, r2, #32
 80083c8:	9241      	str	r2, [sp, #260]	@ 0x104
 80083ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80083cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80083d2:	2210      	movs	r2, #16
 80083d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80083d6:	9242      	str	r2, [sp, #264]	@ 0x108
 80083d8:	d902      	bls.n	80083e0 <__ssvfiscanf_r+0x1dc>
 80083da:	e005      	b.n	80083e8 <__ssvfiscanf_r+0x1e4>
 80083dc:	2300      	movs	r3, #0
 80083de:	9342      	str	r3, [sp, #264]	@ 0x108
 80083e0:	2303      	movs	r3, #3
 80083e2:	e002      	b.n	80083ea <__ssvfiscanf_r+0x1e6>
 80083e4:	2308      	movs	r3, #8
 80083e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80083e8:	2304      	movs	r3, #4
 80083ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80083ec:	6863      	ldr	r3, [r4, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	dd39      	ble.n	8008466 <__ssvfiscanf_r+0x262>
 80083f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80083f4:	0659      	lsls	r1, r3, #25
 80083f6:	d404      	bmi.n	8008402 <__ssvfiscanf_r+0x1fe>
 80083f8:	6823      	ldr	r3, [r4, #0]
 80083fa:	781a      	ldrb	r2, [r3, #0]
 80083fc:	5cba      	ldrb	r2, [r7, r2]
 80083fe:	0712      	lsls	r2, r2, #28
 8008400:	d438      	bmi.n	8008474 <__ssvfiscanf_r+0x270>
 8008402:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008404:	2b02      	cmp	r3, #2
 8008406:	dc47      	bgt.n	8008498 <__ssvfiscanf_r+0x294>
 8008408:	466b      	mov	r3, sp
 800840a:	4622      	mov	r2, r4
 800840c:	a941      	add	r1, sp, #260	@ 0x104
 800840e:	4630      	mov	r0, r6
 8008410:	f000 f90e 	bl	8008630 <_scanf_chars>
 8008414:	2801      	cmp	r0, #1
 8008416:	d064      	beq.n	80084e2 <__ssvfiscanf_r+0x2de>
 8008418:	2802      	cmp	r0, #2
 800841a:	f47f af18 	bne.w	800824e <__ssvfiscanf_r+0x4a>
 800841e:	e7c9      	b.n	80083b4 <__ssvfiscanf_r+0x1b0>
 8008420:	220a      	movs	r2, #10
 8008422:	e7d7      	b.n	80083d4 <__ssvfiscanf_r+0x1d0>
 8008424:	4629      	mov	r1, r5
 8008426:	4640      	mov	r0, r8
 8008428:	f000 fa50 	bl	80088cc <__sccl>
 800842c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800842e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008432:	9341      	str	r3, [sp, #260]	@ 0x104
 8008434:	4605      	mov	r5, r0
 8008436:	2301      	movs	r3, #1
 8008438:	e7d7      	b.n	80083ea <__ssvfiscanf_r+0x1e6>
 800843a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800843c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008440:	9341      	str	r3, [sp, #260]	@ 0x104
 8008442:	2300      	movs	r3, #0
 8008444:	e7d1      	b.n	80083ea <__ssvfiscanf_r+0x1e6>
 8008446:	2302      	movs	r3, #2
 8008448:	e7cf      	b.n	80083ea <__ssvfiscanf_r+0x1e6>
 800844a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800844c:	06c3      	lsls	r3, r0, #27
 800844e:	f53f aefe 	bmi.w	800824e <__ssvfiscanf_r+0x4a>
 8008452:	9b00      	ldr	r3, [sp, #0]
 8008454:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008456:	1d19      	adds	r1, r3, #4
 8008458:	9100      	str	r1, [sp, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	07c0      	lsls	r0, r0, #31
 800845e:	bf4c      	ite	mi
 8008460:	801a      	strhmi	r2, [r3, #0]
 8008462:	601a      	strpl	r2, [r3, #0]
 8008464:	e6f3      	b.n	800824e <__ssvfiscanf_r+0x4a>
 8008466:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008468:	4621      	mov	r1, r4
 800846a:	4630      	mov	r0, r6
 800846c:	4798      	blx	r3
 800846e:	2800      	cmp	r0, #0
 8008470:	d0bf      	beq.n	80083f2 <__ssvfiscanf_r+0x1ee>
 8008472:	e79f      	b.n	80083b4 <__ssvfiscanf_r+0x1b0>
 8008474:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008476:	3201      	adds	r2, #1
 8008478:	9245      	str	r2, [sp, #276]	@ 0x114
 800847a:	6862      	ldr	r2, [r4, #4]
 800847c:	3a01      	subs	r2, #1
 800847e:	2a00      	cmp	r2, #0
 8008480:	6062      	str	r2, [r4, #4]
 8008482:	dd02      	ble.n	800848a <__ssvfiscanf_r+0x286>
 8008484:	3301      	adds	r3, #1
 8008486:	6023      	str	r3, [r4, #0]
 8008488:	e7b6      	b.n	80083f8 <__ssvfiscanf_r+0x1f4>
 800848a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800848c:	4621      	mov	r1, r4
 800848e:	4630      	mov	r0, r6
 8008490:	4798      	blx	r3
 8008492:	2800      	cmp	r0, #0
 8008494:	d0b0      	beq.n	80083f8 <__ssvfiscanf_r+0x1f4>
 8008496:	e78d      	b.n	80083b4 <__ssvfiscanf_r+0x1b0>
 8008498:	2b04      	cmp	r3, #4
 800849a:	dc0f      	bgt.n	80084bc <__ssvfiscanf_r+0x2b8>
 800849c:	466b      	mov	r3, sp
 800849e:	4622      	mov	r2, r4
 80084a0:	a941      	add	r1, sp, #260	@ 0x104
 80084a2:	4630      	mov	r0, r6
 80084a4:	f000 f91e 	bl	80086e4 <_scanf_i>
 80084a8:	e7b4      	b.n	8008414 <__ssvfiscanf_r+0x210>
 80084aa:	bf00      	nop
 80084ac:	08008155 	.word	0x08008155
 80084b0:	080081cb 	.word	0x080081cb
 80084b4:	08009689 	.word	0x08009689
 80084b8:	08009789 	.word	0x08009789
 80084bc:	4b0a      	ldr	r3, [pc, #40]	@ (80084e8 <__ssvfiscanf_r+0x2e4>)
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f43f aec5 	beq.w	800824e <__ssvfiscanf_r+0x4a>
 80084c4:	466b      	mov	r3, sp
 80084c6:	4622      	mov	r2, r4
 80084c8:	a941      	add	r1, sp, #260	@ 0x104
 80084ca:	4630      	mov	r0, r6
 80084cc:	f3af 8000 	nop.w
 80084d0:	e7a0      	b.n	8008414 <__ssvfiscanf_r+0x210>
 80084d2:	89a3      	ldrh	r3, [r4, #12]
 80084d4:	065b      	lsls	r3, r3, #25
 80084d6:	f53f af71 	bmi.w	80083bc <__ssvfiscanf_r+0x1b8>
 80084da:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80084de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80084e4:	e7f9      	b.n	80084da <__ssvfiscanf_r+0x2d6>
 80084e6:	bf00      	nop
 80084e8:	00000000 	.word	0x00000000

080084ec <sbrk_aligned>:
 80084ec:	b570      	push	{r4, r5, r6, lr}
 80084ee:	4e0f      	ldr	r6, [pc, #60]	@ (800852c <sbrk_aligned+0x40>)
 80084f0:	460c      	mov	r4, r1
 80084f2:	6831      	ldr	r1, [r6, #0]
 80084f4:	4605      	mov	r5, r0
 80084f6:	b911      	cbnz	r1, 80084fe <sbrk_aligned+0x12>
 80084f8:	f000 fcca 	bl	8008e90 <_sbrk_r>
 80084fc:	6030      	str	r0, [r6, #0]
 80084fe:	4621      	mov	r1, r4
 8008500:	4628      	mov	r0, r5
 8008502:	f000 fcc5 	bl	8008e90 <_sbrk_r>
 8008506:	1c43      	adds	r3, r0, #1
 8008508:	d103      	bne.n	8008512 <sbrk_aligned+0x26>
 800850a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800850e:	4620      	mov	r0, r4
 8008510:	bd70      	pop	{r4, r5, r6, pc}
 8008512:	1cc4      	adds	r4, r0, #3
 8008514:	f024 0403 	bic.w	r4, r4, #3
 8008518:	42a0      	cmp	r0, r4
 800851a:	d0f8      	beq.n	800850e <sbrk_aligned+0x22>
 800851c:	1a21      	subs	r1, r4, r0
 800851e:	4628      	mov	r0, r5
 8008520:	f000 fcb6 	bl	8008e90 <_sbrk_r>
 8008524:	3001      	adds	r0, #1
 8008526:	d1f2      	bne.n	800850e <sbrk_aligned+0x22>
 8008528:	e7ef      	b.n	800850a <sbrk_aligned+0x1e>
 800852a:	bf00      	nop
 800852c:	20000540 	.word	0x20000540

08008530 <_malloc_r>:
 8008530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008534:	1ccd      	adds	r5, r1, #3
 8008536:	f025 0503 	bic.w	r5, r5, #3
 800853a:	3508      	adds	r5, #8
 800853c:	2d0c      	cmp	r5, #12
 800853e:	bf38      	it	cc
 8008540:	250c      	movcc	r5, #12
 8008542:	2d00      	cmp	r5, #0
 8008544:	4606      	mov	r6, r0
 8008546:	db01      	blt.n	800854c <_malloc_r+0x1c>
 8008548:	42a9      	cmp	r1, r5
 800854a:	d904      	bls.n	8008556 <_malloc_r+0x26>
 800854c:	230c      	movs	r3, #12
 800854e:	6033      	str	r3, [r6, #0]
 8008550:	2000      	movs	r0, #0
 8008552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008556:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800862c <_malloc_r+0xfc>
 800855a:	f000 fa9d 	bl	8008a98 <__malloc_lock>
 800855e:	f8d8 3000 	ldr.w	r3, [r8]
 8008562:	461c      	mov	r4, r3
 8008564:	bb44      	cbnz	r4, 80085b8 <_malloc_r+0x88>
 8008566:	4629      	mov	r1, r5
 8008568:	4630      	mov	r0, r6
 800856a:	f7ff ffbf 	bl	80084ec <sbrk_aligned>
 800856e:	1c43      	adds	r3, r0, #1
 8008570:	4604      	mov	r4, r0
 8008572:	d158      	bne.n	8008626 <_malloc_r+0xf6>
 8008574:	f8d8 4000 	ldr.w	r4, [r8]
 8008578:	4627      	mov	r7, r4
 800857a:	2f00      	cmp	r7, #0
 800857c:	d143      	bne.n	8008606 <_malloc_r+0xd6>
 800857e:	2c00      	cmp	r4, #0
 8008580:	d04b      	beq.n	800861a <_malloc_r+0xea>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	4639      	mov	r1, r7
 8008586:	4630      	mov	r0, r6
 8008588:	eb04 0903 	add.w	r9, r4, r3
 800858c:	f000 fc80 	bl	8008e90 <_sbrk_r>
 8008590:	4581      	cmp	r9, r0
 8008592:	d142      	bne.n	800861a <_malloc_r+0xea>
 8008594:	6821      	ldr	r1, [r4, #0]
 8008596:	1a6d      	subs	r5, r5, r1
 8008598:	4629      	mov	r1, r5
 800859a:	4630      	mov	r0, r6
 800859c:	f7ff ffa6 	bl	80084ec <sbrk_aligned>
 80085a0:	3001      	adds	r0, #1
 80085a2:	d03a      	beq.n	800861a <_malloc_r+0xea>
 80085a4:	6823      	ldr	r3, [r4, #0]
 80085a6:	442b      	add	r3, r5
 80085a8:	6023      	str	r3, [r4, #0]
 80085aa:	f8d8 3000 	ldr.w	r3, [r8]
 80085ae:	685a      	ldr	r2, [r3, #4]
 80085b0:	bb62      	cbnz	r2, 800860c <_malloc_r+0xdc>
 80085b2:	f8c8 7000 	str.w	r7, [r8]
 80085b6:	e00f      	b.n	80085d8 <_malloc_r+0xa8>
 80085b8:	6822      	ldr	r2, [r4, #0]
 80085ba:	1b52      	subs	r2, r2, r5
 80085bc:	d420      	bmi.n	8008600 <_malloc_r+0xd0>
 80085be:	2a0b      	cmp	r2, #11
 80085c0:	d917      	bls.n	80085f2 <_malloc_r+0xc2>
 80085c2:	1961      	adds	r1, r4, r5
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	6025      	str	r5, [r4, #0]
 80085c8:	bf18      	it	ne
 80085ca:	6059      	strne	r1, [r3, #4]
 80085cc:	6863      	ldr	r3, [r4, #4]
 80085ce:	bf08      	it	eq
 80085d0:	f8c8 1000 	streq.w	r1, [r8]
 80085d4:	5162      	str	r2, [r4, r5]
 80085d6:	604b      	str	r3, [r1, #4]
 80085d8:	4630      	mov	r0, r6
 80085da:	f000 fa63 	bl	8008aa4 <__malloc_unlock>
 80085de:	f104 000b 	add.w	r0, r4, #11
 80085e2:	1d23      	adds	r3, r4, #4
 80085e4:	f020 0007 	bic.w	r0, r0, #7
 80085e8:	1ac2      	subs	r2, r0, r3
 80085ea:	bf1c      	itt	ne
 80085ec:	1a1b      	subne	r3, r3, r0
 80085ee:	50a3      	strne	r3, [r4, r2]
 80085f0:	e7af      	b.n	8008552 <_malloc_r+0x22>
 80085f2:	6862      	ldr	r2, [r4, #4]
 80085f4:	42a3      	cmp	r3, r4
 80085f6:	bf0c      	ite	eq
 80085f8:	f8c8 2000 	streq.w	r2, [r8]
 80085fc:	605a      	strne	r2, [r3, #4]
 80085fe:	e7eb      	b.n	80085d8 <_malloc_r+0xa8>
 8008600:	4623      	mov	r3, r4
 8008602:	6864      	ldr	r4, [r4, #4]
 8008604:	e7ae      	b.n	8008564 <_malloc_r+0x34>
 8008606:	463c      	mov	r4, r7
 8008608:	687f      	ldr	r7, [r7, #4]
 800860a:	e7b6      	b.n	800857a <_malloc_r+0x4a>
 800860c:	461a      	mov	r2, r3
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	42a3      	cmp	r3, r4
 8008612:	d1fb      	bne.n	800860c <_malloc_r+0xdc>
 8008614:	2300      	movs	r3, #0
 8008616:	6053      	str	r3, [r2, #4]
 8008618:	e7de      	b.n	80085d8 <_malloc_r+0xa8>
 800861a:	230c      	movs	r3, #12
 800861c:	6033      	str	r3, [r6, #0]
 800861e:	4630      	mov	r0, r6
 8008620:	f000 fa40 	bl	8008aa4 <__malloc_unlock>
 8008624:	e794      	b.n	8008550 <_malloc_r+0x20>
 8008626:	6005      	str	r5, [r0, #0]
 8008628:	e7d6      	b.n	80085d8 <_malloc_r+0xa8>
 800862a:	bf00      	nop
 800862c:	20000544 	.word	0x20000544

08008630 <_scanf_chars>:
 8008630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008634:	4615      	mov	r5, r2
 8008636:	688a      	ldr	r2, [r1, #8]
 8008638:	4680      	mov	r8, r0
 800863a:	460c      	mov	r4, r1
 800863c:	b932      	cbnz	r2, 800864c <_scanf_chars+0x1c>
 800863e:	698a      	ldr	r2, [r1, #24]
 8008640:	2a00      	cmp	r2, #0
 8008642:	bf14      	ite	ne
 8008644:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8008648:	2201      	moveq	r2, #1
 800864a:	608a      	str	r2, [r1, #8]
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80086e0 <_scanf_chars+0xb0>
 8008652:	06d1      	lsls	r1, r2, #27
 8008654:	bf5f      	itttt	pl
 8008656:	681a      	ldrpl	r2, [r3, #0]
 8008658:	1d11      	addpl	r1, r2, #4
 800865a:	6019      	strpl	r1, [r3, #0]
 800865c:	6816      	ldrpl	r6, [r2, #0]
 800865e:	2700      	movs	r7, #0
 8008660:	69a0      	ldr	r0, [r4, #24]
 8008662:	b188      	cbz	r0, 8008688 <_scanf_chars+0x58>
 8008664:	2801      	cmp	r0, #1
 8008666:	d107      	bne.n	8008678 <_scanf_chars+0x48>
 8008668:	682b      	ldr	r3, [r5, #0]
 800866a:	781a      	ldrb	r2, [r3, #0]
 800866c:	6963      	ldr	r3, [r4, #20]
 800866e:	5c9b      	ldrb	r3, [r3, r2]
 8008670:	b953      	cbnz	r3, 8008688 <_scanf_chars+0x58>
 8008672:	2f00      	cmp	r7, #0
 8008674:	d031      	beq.n	80086da <_scanf_chars+0xaa>
 8008676:	e022      	b.n	80086be <_scanf_chars+0x8e>
 8008678:	2802      	cmp	r0, #2
 800867a:	d120      	bne.n	80086be <_scanf_chars+0x8e>
 800867c:	682b      	ldr	r3, [r5, #0]
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008684:	071b      	lsls	r3, r3, #28
 8008686:	d41a      	bmi.n	80086be <_scanf_chars+0x8e>
 8008688:	6823      	ldr	r3, [r4, #0]
 800868a:	06da      	lsls	r2, r3, #27
 800868c:	bf5e      	ittt	pl
 800868e:	682b      	ldrpl	r3, [r5, #0]
 8008690:	781b      	ldrbpl	r3, [r3, #0]
 8008692:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008696:	682a      	ldr	r2, [r5, #0]
 8008698:	686b      	ldr	r3, [r5, #4]
 800869a:	3201      	adds	r2, #1
 800869c:	602a      	str	r2, [r5, #0]
 800869e:	68a2      	ldr	r2, [r4, #8]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	3a01      	subs	r2, #1
 80086a4:	606b      	str	r3, [r5, #4]
 80086a6:	3701      	adds	r7, #1
 80086a8:	60a2      	str	r2, [r4, #8]
 80086aa:	b142      	cbz	r2, 80086be <_scanf_chars+0x8e>
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	dcd7      	bgt.n	8008660 <_scanf_chars+0x30>
 80086b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80086b4:	4629      	mov	r1, r5
 80086b6:	4640      	mov	r0, r8
 80086b8:	4798      	blx	r3
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d0d0      	beq.n	8008660 <_scanf_chars+0x30>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	f013 0310 	ands.w	r3, r3, #16
 80086c4:	d105      	bne.n	80086d2 <_scanf_chars+0xa2>
 80086c6:	68e2      	ldr	r2, [r4, #12]
 80086c8:	3201      	adds	r2, #1
 80086ca:	60e2      	str	r2, [r4, #12]
 80086cc:	69a2      	ldr	r2, [r4, #24]
 80086ce:	b102      	cbz	r2, 80086d2 <_scanf_chars+0xa2>
 80086d0:	7033      	strb	r3, [r6, #0]
 80086d2:	6923      	ldr	r3, [r4, #16]
 80086d4:	443b      	add	r3, r7
 80086d6:	6123      	str	r3, [r4, #16]
 80086d8:	2000      	movs	r0, #0
 80086da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086de:	bf00      	nop
 80086e0:	08009689 	.word	0x08009689

080086e4 <_scanf_i>:
 80086e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e8:	4698      	mov	r8, r3
 80086ea:	4b74      	ldr	r3, [pc, #464]	@ (80088bc <_scanf_i+0x1d8>)
 80086ec:	460c      	mov	r4, r1
 80086ee:	4682      	mov	sl, r0
 80086f0:	4616      	mov	r6, r2
 80086f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80086f6:	b087      	sub	sp, #28
 80086f8:	ab03      	add	r3, sp, #12
 80086fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80086fe:	4b70      	ldr	r3, [pc, #448]	@ (80088c0 <_scanf_i+0x1dc>)
 8008700:	69a1      	ldr	r1, [r4, #24]
 8008702:	4a70      	ldr	r2, [pc, #448]	@ (80088c4 <_scanf_i+0x1e0>)
 8008704:	2903      	cmp	r1, #3
 8008706:	bf08      	it	eq
 8008708:	461a      	moveq	r2, r3
 800870a:	68a3      	ldr	r3, [r4, #8]
 800870c:	9201      	str	r2, [sp, #4]
 800870e:	1e5a      	subs	r2, r3, #1
 8008710:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008714:	bf88      	it	hi
 8008716:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800871a:	4627      	mov	r7, r4
 800871c:	bf82      	ittt	hi
 800871e:	eb03 0905 	addhi.w	r9, r3, r5
 8008722:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008726:	60a3      	strhi	r3, [r4, #8]
 8008728:	f857 3b1c 	ldr.w	r3, [r7], #28
 800872c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008730:	bf98      	it	ls
 8008732:	f04f 0900 	movls.w	r9, #0
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	463d      	mov	r5, r7
 800873a:	f04f 0b00 	mov.w	fp, #0
 800873e:	6831      	ldr	r1, [r6, #0]
 8008740:	ab03      	add	r3, sp, #12
 8008742:	7809      	ldrb	r1, [r1, #0]
 8008744:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008748:	2202      	movs	r2, #2
 800874a:	f7f7 fd71 	bl	8000230 <memchr>
 800874e:	b328      	cbz	r0, 800879c <_scanf_i+0xb8>
 8008750:	f1bb 0f01 	cmp.w	fp, #1
 8008754:	d159      	bne.n	800880a <_scanf_i+0x126>
 8008756:	6862      	ldr	r2, [r4, #4]
 8008758:	b92a      	cbnz	r2, 8008766 <_scanf_i+0x82>
 800875a:	6822      	ldr	r2, [r4, #0]
 800875c:	2108      	movs	r1, #8
 800875e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008762:	6061      	str	r1, [r4, #4]
 8008764:	6022      	str	r2, [r4, #0]
 8008766:	6822      	ldr	r2, [r4, #0]
 8008768:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800876c:	6022      	str	r2, [r4, #0]
 800876e:	68a2      	ldr	r2, [r4, #8]
 8008770:	1e51      	subs	r1, r2, #1
 8008772:	60a1      	str	r1, [r4, #8]
 8008774:	b192      	cbz	r2, 800879c <_scanf_i+0xb8>
 8008776:	6832      	ldr	r2, [r6, #0]
 8008778:	1c51      	adds	r1, r2, #1
 800877a:	6031      	str	r1, [r6, #0]
 800877c:	7812      	ldrb	r2, [r2, #0]
 800877e:	f805 2b01 	strb.w	r2, [r5], #1
 8008782:	6872      	ldr	r2, [r6, #4]
 8008784:	3a01      	subs	r2, #1
 8008786:	2a00      	cmp	r2, #0
 8008788:	6072      	str	r2, [r6, #4]
 800878a:	dc07      	bgt.n	800879c <_scanf_i+0xb8>
 800878c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008790:	4631      	mov	r1, r6
 8008792:	4650      	mov	r0, sl
 8008794:	4790      	blx	r2
 8008796:	2800      	cmp	r0, #0
 8008798:	f040 8085 	bne.w	80088a6 <_scanf_i+0x1c2>
 800879c:	f10b 0b01 	add.w	fp, fp, #1
 80087a0:	f1bb 0f03 	cmp.w	fp, #3
 80087a4:	d1cb      	bne.n	800873e <_scanf_i+0x5a>
 80087a6:	6863      	ldr	r3, [r4, #4]
 80087a8:	b90b      	cbnz	r3, 80087ae <_scanf_i+0xca>
 80087aa:	230a      	movs	r3, #10
 80087ac:	6063      	str	r3, [r4, #4]
 80087ae:	6863      	ldr	r3, [r4, #4]
 80087b0:	4945      	ldr	r1, [pc, #276]	@ (80088c8 <_scanf_i+0x1e4>)
 80087b2:	6960      	ldr	r0, [r4, #20]
 80087b4:	1ac9      	subs	r1, r1, r3
 80087b6:	f000 f889 	bl	80088cc <__sccl>
 80087ba:	f04f 0b00 	mov.w	fp, #0
 80087be:	68a3      	ldr	r3, [r4, #8]
 80087c0:	6822      	ldr	r2, [r4, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d03d      	beq.n	8008842 <_scanf_i+0x15e>
 80087c6:	6831      	ldr	r1, [r6, #0]
 80087c8:	6960      	ldr	r0, [r4, #20]
 80087ca:	f891 c000 	ldrb.w	ip, [r1]
 80087ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d035      	beq.n	8008842 <_scanf_i+0x15e>
 80087d6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80087da:	d124      	bne.n	8008826 <_scanf_i+0x142>
 80087dc:	0510      	lsls	r0, r2, #20
 80087de:	d522      	bpl.n	8008826 <_scanf_i+0x142>
 80087e0:	f10b 0b01 	add.w	fp, fp, #1
 80087e4:	f1b9 0f00 	cmp.w	r9, #0
 80087e8:	d003      	beq.n	80087f2 <_scanf_i+0x10e>
 80087ea:	3301      	adds	r3, #1
 80087ec:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80087f0:	60a3      	str	r3, [r4, #8]
 80087f2:	6873      	ldr	r3, [r6, #4]
 80087f4:	3b01      	subs	r3, #1
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	6073      	str	r3, [r6, #4]
 80087fa:	dd1b      	ble.n	8008834 <_scanf_i+0x150>
 80087fc:	6833      	ldr	r3, [r6, #0]
 80087fe:	3301      	adds	r3, #1
 8008800:	6033      	str	r3, [r6, #0]
 8008802:	68a3      	ldr	r3, [r4, #8]
 8008804:	3b01      	subs	r3, #1
 8008806:	60a3      	str	r3, [r4, #8]
 8008808:	e7d9      	b.n	80087be <_scanf_i+0xda>
 800880a:	f1bb 0f02 	cmp.w	fp, #2
 800880e:	d1ae      	bne.n	800876e <_scanf_i+0x8a>
 8008810:	6822      	ldr	r2, [r4, #0]
 8008812:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008816:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800881a:	d1bf      	bne.n	800879c <_scanf_i+0xb8>
 800881c:	2110      	movs	r1, #16
 800881e:	6061      	str	r1, [r4, #4]
 8008820:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008824:	e7a2      	b.n	800876c <_scanf_i+0x88>
 8008826:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800882a:	6022      	str	r2, [r4, #0]
 800882c:	780b      	ldrb	r3, [r1, #0]
 800882e:	f805 3b01 	strb.w	r3, [r5], #1
 8008832:	e7de      	b.n	80087f2 <_scanf_i+0x10e>
 8008834:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008838:	4631      	mov	r1, r6
 800883a:	4650      	mov	r0, sl
 800883c:	4798      	blx	r3
 800883e:	2800      	cmp	r0, #0
 8008840:	d0df      	beq.n	8008802 <_scanf_i+0x11e>
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	05d9      	lsls	r1, r3, #23
 8008846:	d50d      	bpl.n	8008864 <_scanf_i+0x180>
 8008848:	42bd      	cmp	r5, r7
 800884a:	d909      	bls.n	8008860 <_scanf_i+0x17c>
 800884c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008850:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008854:	4632      	mov	r2, r6
 8008856:	4650      	mov	r0, sl
 8008858:	4798      	blx	r3
 800885a:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800885e:	464d      	mov	r5, r9
 8008860:	42bd      	cmp	r5, r7
 8008862:	d028      	beq.n	80088b6 <_scanf_i+0x1d2>
 8008864:	6822      	ldr	r2, [r4, #0]
 8008866:	f012 0210 	ands.w	r2, r2, #16
 800886a:	d113      	bne.n	8008894 <_scanf_i+0x1b0>
 800886c:	702a      	strb	r2, [r5, #0]
 800886e:	6863      	ldr	r3, [r4, #4]
 8008870:	9e01      	ldr	r6, [sp, #4]
 8008872:	4639      	mov	r1, r7
 8008874:	4650      	mov	r0, sl
 8008876:	47b0      	blx	r6
 8008878:	f8d8 3000 	ldr.w	r3, [r8]
 800887c:	6821      	ldr	r1, [r4, #0]
 800887e:	1d1a      	adds	r2, r3, #4
 8008880:	f8c8 2000 	str.w	r2, [r8]
 8008884:	f011 0f20 	tst.w	r1, #32
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	d00f      	beq.n	80088ac <_scanf_i+0x1c8>
 800888c:	6018      	str	r0, [r3, #0]
 800888e:	68e3      	ldr	r3, [r4, #12]
 8008890:	3301      	adds	r3, #1
 8008892:	60e3      	str	r3, [r4, #12]
 8008894:	6923      	ldr	r3, [r4, #16]
 8008896:	1bed      	subs	r5, r5, r7
 8008898:	445d      	add	r5, fp
 800889a:	442b      	add	r3, r5
 800889c:	6123      	str	r3, [r4, #16]
 800889e:	2000      	movs	r0, #0
 80088a0:	b007      	add	sp, #28
 80088a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a6:	f04f 0b00 	mov.w	fp, #0
 80088aa:	e7ca      	b.n	8008842 <_scanf_i+0x15e>
 80088ac:	07ca      	lsls	r2, r1, #31
 80088ae:	bf4c      	ite	mi
 80088b0:	8018      	strhmi	r0, [r3, #0]
 80088b2:	6018      	strpl	r0, [r3, #0]
 80088b4:	e7eb      	b.n	800888e <_scanf_i+0x1aa>
 80088b6:	2001      	movs	r0, #1
 80088b8:	e7f2      	b.n	80088a0 <_scanf_i+0x1bc>
 80088ba:	bf00      	nop
 80088bc:	0800963c 	.word	0x0800963c
 80088c0:	08007eb9 	.word	0x08007eb9
 80088c4:	08008c5d 	.word	0x08008c5d
 80088c8:	0800979d 	.word	0x0800979d

080088cc <__sccl>:
 80088cc:	b570      	push	{r4, r5, r6, lr}
 80088ce:	780b      	ldrb	r3, [r1, #0]
 80088d0:	4604      	mov	r4, r0
 80088d2:	2b5e      	cmp	r3, #94	@ 0x5e
 80088d4:	bf0b      	itete	eq
 80088d6:	784b      	ldrbeq	r3, [r1, #1]
 80088d8:	1c4a      	addne	r2, r1, #1
 80088da:	1c8a      	addeq	r2, r1, #2
 80088dc:	2100      	movne	r1, #0
 80088de:	bf08      	it	eq
 80088e0:	2101      	moveq	r1, #1
 80088e2:	3801      	subs	r0, #1
 80088e4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80088e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80088ec:	42a8      	cmp	r0, r5
 80088ee:	d1fb      	bne.n	80088e8 <__sccl+0x1c>
 80088f0:	b90b      	cbnz	r3, 80088f6 <__sccl+0x2a>
 80088f2:	1e50      	subs	r0, r2, #1
 80088f4:	bd70      	pop	{r4, r5, r6, pc}
 80088f6:	f081 0101 	eor.w	r1, r1, #1
 80088fa:	54e1      	strb	r1, [r4, r3]
 80088fc:	4610      	mov	r0, r2
 80088fe:	4602      	mov	r2, r0
 8008900:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008904:	2d2d      	cmp	r5, #45	@ 0x2d
 8008906:	d005      	beq.n	8008914 <__sccl+0x48>
 8008908:	2d5d      	cmp	r5, #93	@ 0x5d
 800890a:	d016      	beq.n	800893a <__sccl+0x6e>
 800890c:	2d00      	cmp	r5, #0
 800890e:	d0f1      	beq.n	80088f4 <__sccl+0x28>
 8008910:	462b      	mov	r3, r5
 8008912:	e7f2      	b.n	80088fa <__sccl+0x2e>
 8008914:	7846      	ldrb	r6, [r0, #1]
 8008916:	2e5d      	cmp	r6, #93	@ 0x5d
 8008918:	d0fa      	beq.n	8008910 <__sccl+0x44>
 800891a:	42b3      	cmp	r3, r6
 800891c:	dcf8      	bgt.n	8008910 <__sccl+0x44>
 800891e:	3002      	adds	r0, #2
 8008920:	461a      	mov	r2, r3
 8008922:	3201      	adds	r2, #1
 8008924:	4296      	cmp	r6, r2
 8008926:	54a1      	strb	r1, [r4, r2]
 8008928:	dcfb      	bgt.n	8008922 <__sccl+0x56>
 800892a:	1af2      	subs	r2, r6, r3
 800892c:	3a01      	subs	r2, #1
 800892e:	1c5d      	adds	r5, r3, #1
 8008930:	42b3      	cmp	r3, r6
 8008932:	bfa8      	it	ge
 8008934:	2200      	movge	r2, #0
 8008936:	18ab      	adds	r3, r5, r2
 8008938:	e7e1      	b.n	80088fe <__sccl+0x32>
 800893a:	4610      	mov	r0, r2
 800893c:	e7da      	b.n	80088f4 <__sccl+0x28>
	...

08008940 <__sflush_r>:
 8008940:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008948:	0716      	lsls	r6, r2, #28
 800894a:	4605      	mov	r5, r0
 800894c:	460c      	mov	r4, r1
 800894e:	d454      	bmi.n	80089fa <__sflush_r+0xba>
 8008950:	684b      	ldr	r3, [r1, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	dc02      	bgt.n	800895c <__sflush_r+0x1c>
 8008956:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008958:	2b00      	cmp	r3, #0
 800895a:	dd48      	ble.n	80089ee <__sflush_r+0xae>
 800895c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800895e:	2e00      	cmp	r6, #0
 8008960:	d045      	beq.n	80089ee <__sflush_r+0xae>
 8008962:	2300      	movs	r3, #0
 8008964:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008968:	682f      	ldr	r7, [r5, #0]
 800896a:	6a21      	ldr	r1, [r4, #32]
 800896c:	602b      	str	r3, [r5, #0]
 800896e:	d030      	beq.n	80089d2 <__sflush_r+0x92>
 8008970:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008972:	89a3      	ldrh	r3, [r4, #12]
 8008974:	0759      	lsls	r1, r3, #29
 8008976:	d505      	bpl.n	8008984 <__sflush_r+0x44>
 8008978:	6863      	ldr	r3, [r4, #4]
 800897a:	1ad2      	subs	r2, r2, r3
 800897c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800897e:	b10b      	cbz	r3, 8008984 <__sflush_r+0x44>
 8008980:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008982:	1ad2      	subs	r2, r2, r3
 8008984:	2300      	movs	r3, #0
 8008986:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008988:	6a21      	ldr	r1, [r4, #32]
 800898a:	4628      	mov	r0, r5
 800898c:	47b0      	blx	r6
 800898e:	1c43      	adds	r3, r0, #1
 8008990:	89a3      	ldrh	r3, [r4, #12]
 8008992:	d106      	bne.n	80089a2 <__sflush_r+0x62>
 8008994:	6829      	ldr	r1, [r5, #0]
 8008996:	291d      	cmp	r1, #29
 8008998:	d82b      	bhi.n	80089f2 <__sflush_r+0xb2>
 800899a:	4a2a      	ldr	r2, [pc, #168]	@ (8008a44 <__sflush_r+0x104>)
 800899c:	410a      	asrs	r2, r1
 800899e:	07d6      	lsls	r6, r2, #31
 80089a0:	d427      	bmi.n	80089f2 <__sflush_r+0xb2>
 80089a2:	2200      	movs	r2, #0
 80089a4:	6062      	str	r2, [r4, #4]
 80089a6:	04d9      	lsls	r1, r3, #19
 80089a8:	6922      	ldr	r2, [r4, #16]
 80089aa:	6022      	str	r2, [r4, #0]
 80089ac:	d504      	bpl.n	80089b8 <__sflush_r+0x78>
 80089ae:	1c42      	adds	r2, r0, #1
 80089b0:	d101      	bne.n	80089b6 <__sflush_r+0x76>
 80089b2:	682b      	ldr	r3, [r5, #0]
 80089b4:	b903      	cbnz	r3, 80089b8 <__sflush_r+0x78>
 80089b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80089b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089ba:	602f      	str	r7, [r5, #0]
 80089bc:	b1b9      	cbz	r1, 80089ee <__sflush_r+0xae>
 80089be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089c2:	4299      	cmp	r1, r3
 80089c4:	d002      	beq.n	80089cc <__sflush_r+0x8c>
 80089c6:	4628      	mov	r0, r5
 80089c8:	f7ff fb7a 	bl	80080c0 <_free_r>
 80089cc:	2300      	movs	r3, #0
 80089ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80089d0:	e00d      	b.n	80089ee <__sflush_r+0xae>
 80089d2:	2301      	movs	r3, #1
 80089d4:	4628      	mov	r0, r5
 80089d6:	47b0      	blx	r6
 80089d8:	4602      	mov	r2, r0
 80089da:	1c50      	adds	r0, r2, #1
 80089dc:	d1c9      	bne.n	8008972 <__sflush_r+0x32>
 80089de:	682b      	ldr	r3, [r5, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d0c6      	beq.n	8008972 <__sflush_r+0x32>
 80089e4:	2b1d      	cmp	r3, #29
 80089e6:	d001      	beq.n	80089ec <__sflush_r+0xac>
 80089e8:	2b16      	cmp	r3, #22
 80089ea:	d11e      	bne.n	8008a2a <__sflush_r+0xea>
 80089ec:	602f      	str	r7, [r5, #0]
 80089ee:	2000      	movs	r0, #0
 80089f0:	e022      	b.n	8008a38 <__sflush_r+0xf8>
 80089f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089f6:	b21b      	sxth	r3, r3
 80089f8:	e01b      	b.n	8008a32 <__sflush_r+0xf2>
 80089fa:	690f      	ldr	r7, [r1, #16]
 80089fc:	2f00      	cmp	r7, #0
 80089fe:	d0f6      	beq.n	80089ee <__sflush_r+0xae>
 8008a00:	0793      	lsls	r3, r2, #30
 8008a02:	680e      	ldr	r6, [r1, #0]
 8008a04:	bf08      	it	eq
 8008a06:	694b      	ldreq	r3, [r1, #20]
 8008a08:	600f      	str	r7, [r1, #0]
 8008a0a:	bf18      	it	ne
 8008a0c:	2300      	movne	r3, #0
 8008a0e:	eba6 0807 	sub.w	r8, r6, r7
 8008a12:	608b      	str	r3, [r1, #8]
 8008a14:	f1b8 0f00 	cmp.w	r8, #0
 8008a18:	dde9      	ble.n	80089ee <__sflush_r+0xae>
 8008a1a:	6a21      	ldr	r1, [r4, #32]
 8008a1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a1e:	4643      	mov	r3, r8
 8008a20:	463a      	mov	r2, r7
 8008a22:	4628      	mov	r0, r5
 8008a24:	47b0      	blx	r6
 8008a26:	2800      	cmp	r0, #0
 8008a28:	dc08      	bgt.n	8008a3c <__sflush_r+0xfc>
 8008a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a32:	81a3      	strh	r3, [r4, #12]
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a3c:	4407      	add	r7, r0
 8008a3e:	eba8 0800 	sub.w	r8, r8, r0
 8008a42:	e7e7      	b.n	8008a14 <__sflush_r+0xd4>
 8008a44:	dfbffffe 	.word	0xdfbffffe

08008a48 <_fflush_r>:
 8008a48:	b538      	push	{r3, r4, r5, lr}
 8008a4a:	690b      	ldr	r3, [r1, #16]
 8008a4c:	4605      	mov	r5, r0
 8008a4e:	460c      	mov	r4, r1
 8008a50:	b913      	cbnz	r3, 8008a58 <_fflush_r+0x10>
 8008a52:	2500      	movs	r5, #0
 8008a54:	4628      	mov	r0, r5
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	b118      	cbz	r0, 8008a62 <_fflush_r+0x1a>
 8008a5a:	6a03      	ldr	r3, [r0, #32]
 8008a5c:	b90b      	cbnz	r3, 8008a62 <_fflush_r+0x1a>
 8008a5e:	f7ff f999 	bl	8007d94 <__sinit>
 8008a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d0f3      	beq.n	8008a52 <_fflush_r+0xa>
 8008a6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a6c:	07d0      	lsls	r0, r2, #31
 8008a6e:	d404      	bmi.n	8008a7a <_fflush_r+0x32>
 8008a70:	0599      	lsls	r1, r3, #22
 8008a72:	d402      	bmi.n	8008a7a <_fflush_r+0x32>
 8008a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a76:	f7ff fb20 	bl	80080ba <__retarget_lock_acquire_recursive>
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	f7ff ff5f 	bl	8008940 <__sflush_r>
 8008a82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a84:	07da      	lsls	r2, r3, #31
 8008a86:	4605      	mov	r5, r0
 8008a88:	d4e4      	bmi.n	8008a54 <_fflush_r+0xc>
 8008a8a:	89a3      	ldrh	r3, [r4, #12]
 8008a8c:	059b      	lsls	r3, r3, #22
 8008a8e:	d4e1      	bmi.n	8008a54 <_fflush_r+0xc>
 8008a90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a92:	f7ff fb13 	bl	80080bc <__retarget_lock_release_recursive>
 8008a96:	e7dd      	b.n	8008a54 <_fflush_r+0xc>

08008a98 <__malloc_lock>:
 8008a98:	4801      	ldr	r0, [pc, #4]	@ (8008aa0 <__malloc_lock+0x8>)
 8008a9a:	f7ff bb0e 	b.w	80080ba <__retarget_lock_acquire_recursive>
 8008a9e:	bf00      	nop
 8008aa0:	2000053c 	.word	0x2000053c

08008aa4 <__malloc_unlock>:
 8008aa4:	4801      	ldr	r0, [pc, #4]	@ (8008aac <__malloc_unlock+0x8>)
 8008aa6:	f7ff bb09 	b.w	80080bc <__retarget_lock_release_recursive>
 8008aaa:	bf00      	nop
 8008aac:	2000053c 	.word	0x2000053c

08008ab0 <__submore>:
 8008ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008ab8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008abc:	4299      	cmp	r1, r3
 8008abe:	d11d      	bne.n	8008afc <__submore+0x4c>
 8008ac0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008ac4:	f7ff fd34 	bl	8008530 <_malloc_r>
 8008ac8:	b918      	cbnz	r0, 8008ad2 <__submore+0x22>
 8008aca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ad6:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008ad8:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008adc:	6360      	str	r0, [r4, #52]	@ 0x34
 8008ade:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008ae2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ae6:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008aea:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008aee:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008af2:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008af6:	6020      	str	r0, [r4, #0]
 8008af8:	2000      	movs	r0, #0
 8008afa:	e7e8      	b.n	8008ace <__submore+0x1e>
 8008afc:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008afe:	0077      	lsls	r7, r6, #1
 8008b00:	463a      	mov	r2, r7
 8008b02:	f000 f80f 	bl	8008b24 <_realloc_r>
 8008b06:	4605      	mov	r5, r0
 8008b08:	2800      	cmp	r0, #0
 8008b0a:	d0de      	beq.n	8008aca <__submore+0x1a>
 8008b0c:	eb00 0806 	add.w	r8, r0, r6
 8008b10:	4601      	mov	r1, r0
 8008b12:	4632      	mov	r2, r6
 8008b14:	4640      	mov	r0, r8
 8008b16:	f000 f9cb 	bl	8008eb0 <memcpy>
 8008b1a:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008b1e:	f8c4 8000 	str.w	r8, [r4]
 8008b22:	e7e9      	b.n	8008af8 <__submore+0x48>

08008b24 <_realloc_r>:
 8008b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b28:	4680      	mov	r8, r0
 8008b2a:	4615      	mov	r5, r2
 8008b2c:	460c      	mov	r4, r1
 8008b2e:	b921      	cbnz	r1, 8008b3a <_realloc_r+0x16>
 8008b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b34:	4611      	mov	r1, r2
 8008b36:	f7ff bcfb 	b.w	8008530 <_malloc_r>
 8008b3a:	b92a      	cbnz	r2, 8008b48 <_realloc_r+0x24>
 8008b3c:	f7ff fac0 	bl	80080c0 <_free_r>
 8008b40:	2400      	movs	r4, #0
 8008b42:	4620      	mov	r0, r4
 8008b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b48:	f000 f9c0 	bl	8008ecc <_malloc_usable_size_r>
 8008b4c:	4285      	cmp	r5, r0
 8008b4e:	4606      	mov	r6, r0
 8008b50:	d802      	bhi.n	8008b58 <_realloc_r+0x34>
 8008b52:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008b56:	d8f4      	bhi.n	8008b42 <_realloc_r+0x1e>
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4640      	mov	r0, r8
 8008b5c:	f7ff fce8 	bl	8008530 <_malloc_r>
 8008b60:	4607      	mov	r7, r0
 8008b62:	2800      	cmp	r0, #0
 8008b64:	d0ec      	beq.n	8008b40 <_realloc_r+0x1c>
 8008b66:	42b5      	cmp	r5, r6
 8008b68:	462a      	mov	r2, r5
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	bf28      	it	cs
 8008b6e:	4632      	movcs	r2, r6
 8008b70:	f000 f99e 	bl	8008eb0 <memcpy>
 8008b74:	4621      	mov	r1, r4
 8008b76:	4640      	mov	r0, r8
 8008b78:	f7ff faa2 	bl	80080c0 <_free_r>
 8008b7c:	463c      	mov	r4, r7
 8008b7e:	e7e0      	b.n	8008b42 <_realloc_r+0x1e>

08008b80 <_strtoul_l.constprop.0>:
 8008b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b84:	4e34      	ldr	r6, [pc, #208]	@ (8008c58 <_strtoul_l.constprop.0+0xd8>)
 8008b86:	4686      	mov	lr, r0
 8008b88:	460d      	mov	r5, r1
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b90:	5d37      	ldrb	r7, [r6, r4]
 8008b92:	f017 0708 	ands.w	r7, r7, #8
 8008b96:	d1f8      	bne.n	8008b8a <_strtoul_l.constprop.0+0xa>
 8008b98:	2c2d      	cmp	r4, #45	@ 0x2d
 8008b9a:	d12f      	bne.n	8008bfc <_strtoul_l.constprop.0+0x7c>
 8008b9c:	782c      	ldrb	r4, [r5, #0]
 8008b9e:	2701      	movs	r7, #1
 8008ba0:	1c85      	adds	r5, r0, #2
 8008ba2:	f033 0010 	bics.w	r0, r3, #16
 8008ba6:	d109      	bne.n	8008bbc <_strtoul_l.constprop.0+0x3c>
 8008ba8:	2c30      	cmp	r4, #48	@ 0x30
 8008baa:	d12c      	bne.n	8008c06 <_strtoul_l.constprop.0+0x86>
 8008bac:	7828      	ldrb	r0, [r5, #0]
 8008bae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008bb2:	2858      	cmp	r0, #88	@ 0x58
 8008bb4:	d127      	bne.n	8008c06 <_strtoul_l.constprop.0+0x86>
 8008bb6:	786c      	ldrb	r4, [r5, #1]
 8008bb8:	2310      	movs	r3, #16
 8008bba:	3502      	adds	r5, #2
 8008bbc:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8008bc0:	2600      	movs	r6, #0
 8008bc2:	fbb8 f8f3 	udiv	r8, r8, r3
 8008bc6:	fb03 f908 	mul.w	r9, r3, r8
 8008bca:	ea6f 0909 	mvn.w	r9, r9
 8008bce:	4630      	mov	r0, r6
 8008bd0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008bd4:	f1bc 0f09 	cmp.w	ip, #9
 8008bd8:	d81c      	bhi.n	8008c14 <_strtoul_l.constprop.0+0x94>
 8008bda:	4664      	mov	r4, ip
 8008bdc:	42a3      	cmp	r3, r4
 8008bde:	dd2a      	ble.n	8008c36 <_strtoul_l.constprop.0+0xb6>
 8008be0:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8008be4:	d007      	beq.n	8008bf6 <_strtoul_l.constprop.0+0x76>
 8008be6:	4580      	cmp	r8, r0
 8008be8:	d322      	bcc.n	8008c30 <_strtoul_l.constprop.0+0xb0>
 8008bea:	d101      	bne.n	8008bf0 <_strtoul_l.constprop.0+0x70>
 8008bec:	45a1      	cmp	r9, r4
 8008bee:	db1f      	blt.n	8008c30 <_strtoul_l.constprop.0+0xb0>
 8008bf0:	fb00 4003 	mla	r0, r0, r3, r4
 8008bf4:	2601      	movs	r6, #1
 8008bf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bfa:	e7e9      	b.n	8008bd0 <_strtoul_l.constprop.0+0x50>
 8008bfc:	2c2b      	cmp	r4, #43	@ 0x2b
 8008bfe:	bf04      	itt	eq
 8008c00:	782c      	ldrbeq	r4, [r5, #0]
 8008c02:	1c85      	addeq	r5, r0, #2
 8008c04:	e7cd      	b.n	8008ba2 <_strtoul_l.constprop.0+0x22>
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1d8      	bne.n	8008bbc <_strtoul_l.constprop.0+0x3c>
 8008c0a:	2c30      	cmp	r4, #48	@ 0x30
 8008c0c:	bf0c      	ite	eq
 8008c0e:	2308      	moveq	r3, #8
 8008c10:	230a      	movne	r3, #10
 8008c12:	e7d3      	b.n	8008bbc <_strtoul_l.constprop.0+0x3c>
 8008c14:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008c18:	f1bc 0f19 	cmp.w	ip, #25
 8008c1c:	d801      	bhi.n	8008c22 <_strtoul_l.constprop.0+0xa2>
 8008c1e:	3c37      	subs	r4, #55	@ 0x37
 8008c20:	e7dc      	b.n	8008bdc <_strtoul_l.constprop.0+0x5c>
 8008c22:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008c26:	f1bc 0f19 	cmp.w	ip, #25
 8008c2a:	d804      	bhi.n	8008c36 <_strtoul_l.constprop.0+0xb6>
 8008c2c:	3c57      	subs	r4, #87	@ 0x57
 8008c2e:	e7d5      	b.n	8008bdc <_strtoul_l.constprop.0+0x5c>
 8008c30:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8008c34:	e7df      	b.n	8008bf6 <_strtoul_l.constprop.0+0x76>
 8008c36:	1c73      	adds	r3, r6, #1
 8008c38:	d106      	bne.n	8008c48 <_strtoul_l.constprop.0+0xc8>
 8008c3a:	2322      	movs	r3, #34	@ 0x22
 8008c3c:	f8ce 3000 	str.w	r3, [lr]
 8008c40:	4630      	mov	r0, r6
 8008c42:	b932      	cbnz	r2, 8008c52 <_strtoul_l.constprop.0+0xd2>
 8008c44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c48:	b107      	cbz	r7, 8008c4c <_strtoul_l.constprop.0+0xcc>
 8008c4a:	4240      	negs	r0, r0
 8008c4c:	2a00      	cmp	r2, #0
 8008c4e:	d0f9      	beq.n	8008c44 <_strtoul_l.constprop.0+0xc4>
 8008c50:	b106      	cbz	r6, 8008c54 <_strtoul_l.constprop.0+0xd4>
 8008c52:	1e69      	subs	r1, r5, #1
 8008c54:	6011      	str	r1, [r2, #0]
 8008c56:	e7f5      	b.n	8008c44 <_strtoul_l.constprop.0+0xc4>
 8008c58:	08009689 	.word	0x08009689

08008c5c <_strtoul_r>:
 8008c5c:	f7ff bf90 	b.w	8008b80 <_strtoul_l.constprop.0>

08008c60 <__swbuf_r>:
 8008c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c62:	460e      	mov	r6, r1
 8008c64:	4614      	mov	r4, r2
 8008c66:	4605      	mov	r5, r0
 8008c68:	b118      	cbz	r0, 8008c72 <__swbuf_r+0x12>
 8008c6a:	6a03      	ldr	r3, [r0, #32]
 8008c6c:	b90b      	cbnz	r3, 8008c72 <__swbuf_r+0x12>
 8008c6e:	f7ff f891 	bl	8007d94 <__sinit>
 8008c72:	69a3      	ldr	r3, [r4, #24]
 8008c74:	60a3      	str	r3, [r4, #8]
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	071a      	lsls	r2, r3, #28
 8008c7a:	d501      	bpl.n	8008c80 <__swbuf_r+0x20>
 8008c7c:	6923      	ldr	r3, [r4, #16]
 8008c7e:	b943      	cbnz	r3, 8008c92 <__swbuf_r+0x32>
 8008c80:	4621      	mov	r1, r4
 8008c82:	4628      	mov	r0, r5
 8008c84:	f000 f82a 	bl	8008cdc <__swsetup_r>
 8008c88:	b118      	cbz	r0, 8008c92 <__swbuf_r+0x32>
 8008c8a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008c8e:	4638      	mov	r0, r7
 8008c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c92:	6823      	ldr	r3, [r4, #0]
 8008c94:	6922      	ldr	r2, [r4, #16]
 8008c96:	1a98      	subs	r0, r3, r2
 8008c98:	6963      	ldr	r3, [r4, #20]
 8008c9a:	b2f6      	uxtb	r6, r6
 8008c9c:	4283      	cmp	r3, r0
 8008c9e:	4637      	mov	r7, r6
 8008ca0:	dc05      	bgt.n	8008cae <__swbuf_r+0x4e>
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	f7ff fecf 	bl	8008a48 <_fflush_r>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d1ed      	bne.n	8008c8a <__swbuf_r+0x2a>
 8008cae:	68a3      	ldr	r3, [r4, #8]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	60a3      	str	r3, [r4, #8]
 8008cb4:	6823      	ldr	r3, [r4, #0]
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	6022      	str	r2, [r4, #0]
 8008cba:	701e      	strb	r6, [r3, #0]
 8008cbc:	6962      	ldr	r2, [r4, #20]
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d004      	beq.n	8008cce <__swbuf_r+0x6e>
 8008cc4:	89a3      	ldrh	r3, [r4, #12]
 8008cc6:	07db      	lsls	r3, r3, #31
 8008cc8:	d5e1      	bpl.n	8008c8e <__swbuf_r+0x2e>
 8008cca:	2e0a      	cmp	r6, #10
 8008ccc:	d1df      	bne.n	8008c8e <__swbuf_r+0x2e>
 8008cce:	4621      	mov	r1, r4
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	f7ff feb9 	bl	8008a48 <_fflush_r>
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d0d9      	beq.n	8008c8e <__swbuf_r+0x2e>
 8008cda:	e7d6      	b.n	8008c8a <__swbuf_r+0x2a>

08008cdc <__swsetup_r>:
 8008cdc:	b538      	push	{r3, r4, r5, lr}
 8008cde:	4b29      	ldr	r3, [pc, #164]	@ (8008d84 <__swsetup_r+0xa8>)
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	6818      	ldr	r0, [r3, #0]
 8008ce4:	460c      	mov	r4, r1
 8008ce6:	b118      	cbz	r0, 8008cf0 <__swsetup_r+0x14>
 8008ce8:	6a03      	ldr	r3, [r0, #32]
 8008cea:	b90b      	cbnz	r3, 8008cf0 <__swsetup_r+0x14>
 8008cec:	f7ff f852 	bl	8007d94 <__sinit>
 8008cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf4:	0719      	lsls	r1, r3, #28
 8008cf6:	d422      	bmi.n	8008d3e <__swsetup_r+0x62>
 8008cf8:	06da      	lsls	r2, r3, #27
 8008cfa:	d407      	bmi.n	8008d0c <__swsetup_r+0x30>
 8008cfc:	2209      	movs	r2, #9
 8008cfe:	602a      	str	r2, [r5, #0]
 8008d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d04:	81a3      	strh	r3, [r4, #12]
 8008d06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d0a:	e033      	b.n	8008d74 <__swsetup_r+0x98>
 8008d0c:	0758      	lsls	r0, r3, #29
 8008d0e:	d512      	bpl.n	8008d36 <__swsetup_r+0x5a>
 8008d10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d12:	b141      	cbz	r1, 8008d26 <__swsetup_r+0x4a>
 8008d14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d18:	4299      	cmp	r1, r3
 8008d1a:	d002      	beq.n	8008d22 <__swsetup_r+0x46>
 8008d1c:	4628      	mov	r0, r5
 8008d1e:	f7ff f9cf 	bl	80080c0 <_free_r>
 8008d22:	2300      	movs	r3, #0
 8008d24:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d26:	89a3      	ldrh	r3, [r4, #12]
 8008d28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d2c:	81a3      	strh	r3, [r4, #12]
 8008d2e:	2300      	movs	r3, #0
 8008d30:	6063      	str	r3, [r4, #4]
 8008d32:	6923      	ldr	r3, [r4, #16]
 8008d34:	6023      	str	r3, [r4, #0]
 8008d36:	89a3      	ldrh	r3, [r4, #12]
 8008d38:	f043 0308 	orr.w	r3, r3, #8
 8008d3c:	81a3      	strh	r3, [r4, #12]
 8008d3e:	6923      	ldr	r3, [r4, #16]
 8008d40:	b94b      	cbnz	r3, 8008d56 <__swsetup_r+0x7a>
 8008d42:	89a3      	ldrh	r3, [r4, #12]
 8008d44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d4c:	d003      	beq.n	8008d56 <__swsetup_r+0x7a>
 8008d4e:	4621      	mov	r1, r4
 8008d50:	4628      	mov	r0, r5
 8008d52:	f000 f83f 	bl	8008dd4 <__smakebuf_r>
 8008d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d5a:	f013 0201 	ands.w	r2, r3, #1
 8008d5e:	d00a      	beq.n	8008d76 <__swsetup_r+0x9a>
 8008d60:	2200      	movs	r2, #0
 8008d62:	60a2      	str	r2, [r4, #8]
 8008d64:	6962      	ldr	r2, [r4, #20]
 8008d66:	4252      	negs	r2, r2
 8008d68:	61a2      	str	r2, [r4, #24]
 8008d6a:	6922      	ldr	r2, [r4, #16]
 8008d6c:	b942      	cbnz	r2, 8008d80 <__swsetup_r+0xa4>
 8008d6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d72:	d1c5      	bne.n	8008d00 <__swsetup_r+0x24>
 8008d74:	bd38      	pop	{r3, r4, r5, pc}
 8008d76:	0799      	lsls	r1, r3, #30
 8008d78:	bf58      	it	pl
 8008d7a:	6962      	ldrpl	r2, [r4, #20]
 8008d7c:	60a2      	str	r2, [r4, #8]
 8008d7e:	e7f4      	b.n	8008d6a <__swsetup_r+0x8e>
 8008d80:	2000      	movs	r0, #0
 8008d82:	e7f7      	b.n	8008d74 <__swsetup_r+0x98>
 8008d84:	2000003c 	.word	0x2000003c

08008d88 <__swhatbuf_r>:
 8008d88:	b570      	push	{r4, r5, r6, lr}
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d90:	2900      	cmp	r1, #0
 8008d92:	b096      	sub	sp, #88	@ 0x58
 8008d94:	4615      	mov	r5, r2
 8008d96:	461e      	mov	r6, r3
 8008d98:	da0d      	bge.n	8008db6 <__swhatbuf_r+0x2e>
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008da0:	f04f 0100 	mov.w	r1, #0
 8008da4:	bf14      	ite	ne
 8008da6:	2340      	movne	r3, #64	@ 0x40
 8008da8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008dac:	2000      	movs	r0, #0
 8008dae:	6031      	str	r1, [r6, #0]
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	b016      	add	sp, #88	@ 0x58
 8008db4:	bd70      	pop	{r4, r5, r6, pc}
 8008db6:	466a      	mov	r2, sp
 8008db8:	f000 f848 	bl	8008e4c <_fstat_r>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	dbec      	blt.n	8008d9a <__swhatbuf_r+0x12>
 8008dc0:	9901      	ldr	r1, [sp, #4]
 8008dc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008dc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008dca:	4259      	negs	r1, r3
 8008dcc:	4159      	adcs	r1, r3
 8008dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008dd2:	e7eb      	b.n	8008dac <__swhatbuf_r+0x24>

08008dd4 <__smakebuf_r>:
 8008dd4:	898b      	ldrh	r3, [r1, #12]
 8008dd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dd8:	079d      	lsls	r5, r3, #30
 8008dda:	4606      	mov	r6, r0
 8008ddc:	460c      	mov	r4, r1
 8008dde:	d507      	bpl.n	8008df0 <__smakebuf_r+0x1c>
 8008de0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	6123      	str	r3, [r4, #16]
 8008de8:	2301      	movs	r3, #1
 8008dea:	6163      	str	r3, [r4, #20]
 8008dec:	b003      	add	sp, #12
 8008dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008df0:	ab01      	add	r3, sp, #4
 8008df2:	466a      	mov	r2, sp
 8008df4:	f7ff ffc8 	bl	8008d88 <__swhatbuf_r>
 8008df8:	9f00      	ldr	r7, [sp, #0]
 8008dfa:	4605      	mov	r5, r0
 8008dfc:	4639      	mov	r1, r7
 8008dfe:	4630      	mov	r0, r6
 8008e00:	f7ff fb96 	bl	8008530 <_malloc_r>
 8008e04:	b948      	cbnz	r0, 8008e1a <__smakebuf_r+0x46>
 8008e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e0a:	059a      	lsls	r2, r3, #22
 8008e0c:	d4ee      	bmi.n	8008dec <__smakebuf_r+0x18>
 8008e0e:	f023 0303 	bic.w	r3, r3, #3
 8008e12:	f043 0302 	orr.w	r3, r3, #2
 8008e16:	81a3      	strh	r3, [r4, #12]
 8008e18:	e7e2      	b.n	8008de0 <__smakebuf_r+0xc>
 8008e1a:	89a3      	ldrh	r3, [r4, #12]
 8008e1c:	6020      	str	r0, [r4, #0]
 8008e1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	9b01      	ldr	r3, [sp, #4]
 8008e26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e2a:	b15b      	cbz	r3, 8008e44 <__smakebuf_r+0x70>
 8008e2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e30:	4630      	mov	r0, r6
 8008e32:	f000 f81d 	bl	8008e70 <_isatty_r>
 8008e36:	b128      	cbz	r0, 8008e44 <__smakebuf_r+0x70>
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	f023 0303 	bic.w	r3, r3, #3
 8008e3e:	f043 0301 	orr.w	r3, r3, #1
 8008e42:	81a3      	strh	r3, [r4, #12]
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	431d      	orrs	r5, r3
 8008e48:	81a5      	strh	r5, [r4, #12]
 8008e4a:	e7cf      	b.n	8008dec <__smakebuf_r+0x18>

08008e4c <_fstat_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d07      	ldr	r5, [pc, #28]	@ (8008e6c <_fstat_r+0x20>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	602b      	str	r3, [r5, #0]
 8008e5a:	f7fa fb19 	bl	8003490 <_fstat>
 8008e5e:	1c43      	adds	r3, r0, #1
 8008e60:	d102      	bne.n	8008e68 <_fstat_r+0x1c>
 8008e62:	682b      	ldr	r3, [r5, #0]
 8008e64:	b103      	cbz	r3, 8008e68 <_fstat_r+0x1c>
 8008e66:	6023      	str	r3, [r4, #0]
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
 8008e6a:	bf00      	nop
 8008e6c:	20000538 	.word	0x20000538

08008e70 <_isatty_r>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	4d06      	ldr	r5, [pc, #24]	@ (8008e8c <_isatty_r+0x1c>)
 8008e74:	2300      	movs	r3, #0
 8008e76:	4604      	mov	r4, r0
 8008e78:	4608      	mov	r0, r1
 8008e7a:	602b      	str	r3, [r5, #0]
 8008e7c:	f7fa fb18 	bl	80034b0 <_isatty>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_isatty_r+0x1a>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_isatty_r+0x1a>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	20000538 	.word	0x20000538

08008e90 <_sbrk_r>:
 8008e90:	b538      	push	{r3, r4, r5, lr}
 8008e92:	4d06      	ldr	r5, [pc, #24]	@ (8008eac <_sbrk_r+0x1c>)
 8008e94:	2300      	movs	r3, #0
 8008e96:	4604      	mov	r4, r0
 8008e98:	4608      	mov	r0, r1
 8008e9a:	602b      	str	r3, [r5, #0]
 8008e9c:	f7fa fb20 	bl	80034e0 <_sbrk>
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d102      	bne.n	8008eaa <_sbrk_r+0x1a>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	b103      	cbz	r3, 8008eaa <_sbrk_r+0x1a>
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	20000538 	.word	0x20000538

08008eb0 <memcpy>:
 8008eb0:	440a      	add	r2, r1
 8008eb2:	4291      	cmp	r1, r2
 8008eb4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008eb8:	d100      	bne.n	8008ebc <memcpy+0xc>
 8008eba:	4770      	bx	lr
 8008ebc:	b510      	push	{r4, lr}
 8008ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ec2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ec6:	4291      	cmp	r1, r2
 8008ec8:	d1f9      	bne.n	8008ebe <memcpy+0xe>
 8008eca:	bd10      	pop	{r4, pc}

08008ecc <_malloc_usable_size_r>:
 8008ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ed0:	1f18      	subs	r0, r3, #4
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	bfbc      	itt	lt
 8008ed6:	580b      	ldrlt	r3, [r1, r0]
 8008ed8:	18c0      	addlt	r0, r0, r3
 8008eda:	4770      	bx	lr

08008edc <atan2>:
 8008edc:	f000 b800 	b.w	8008ee0 <__ieee754_atan2>

08008ee0 <__ieee754_atan2>:
 8008ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee4:	ec57 6b11 	vmov	r6, r7, d1
 8008ee8:	4273      	negs	r3, r6
 8008eea:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8009068 <__ieee754_atan2+0x188>
 8008eee:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8008ef2:	4333      	orrs	r3, r6
 8008ef4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008ef8:	4543      	cmp	r3, r8
 8008efa:	ec51 0b10 	vmov	r0, r1, d0
 8008efe:	4635      	mov	r5, r6
 8008f00:	d809      	bhi.n	8008f16 <__ieee754_atan2+0x36>
 8008f02:	4244      	negs	r4, r0
 8008f04:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008f08:	4304      	orrs	r4, r0
 8008f0a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008f0e:	4544      	cmp	r4, r8
 8008f10:	468e      	mov	lr, r1
 8008f12:	4681      	mov	r9, r0
 8008f14:	d907      	bls.n	8008f26 <__ieee754_atan2+0x46>
 8008f16:	4632      	mov	r2, r6
 8008f18:	463b      	mov	r3, r7
 8008f1a:	f7f7 f9df 	bl	80002dc <__adddf3>
 8008f1e:	ec41 0b10 	vmov	d0, r0, r1
 8008f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f26:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8008f2a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8008f2e:	4334      	orrs	r4, r6
 8008f30:	d103      	bne.n	8008f3a <__ieee754_atan2+0x5a>
 8008f32:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f36:	f000 b8c7 	b.w	80090c8 <atan>
 8008f3a:	17bc      	asrs	r4, r7, #30
 8008f3c:	f004 0402 	and.w	r4, r4, #2
 8008f40:	ea53 0909 	orrs.w	r9, r3, r9
 8008f44:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8008f48:	d107      	bne.n	8008f5a <__ieee754_atan2+0x7a>
 8008f4a:	2c02      	cmp	r4, #2
 8008f4c:	d05f      	beq.n	800900e <__ieee754_atan2+0x12e>
 8008f4e:	2c03      	cmp	r4, #3
 8008f50:	d1e5      	bne.n	8008f1e <__ieee754_atan2+0x3e>
 8008f52:	a141      	add	r1, pc, #260	@ (adr r1, 8009058 <__ieee754_atan2+0x178>)
 8008f54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f58:	e7e1      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8008f5a:	4315      	orrs	r5, r2
 8008f5c:	d106      	bne.n	8008f6c <__ieee754_atan2+0x8c>
 8008f5e:	f1be 0f00 	cmp.w	lr, #0
 8008f62:	da5f      	bge.n	8009024 <__ieee754_atan2+0x144>
 8008f64:	a13e      	add	r1, pc, #248	@ (adr r1, 8009060 <__ieee754_atan2+0x180>)
 8008f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f6a:	e7d8      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8008f6c:	4542      	cmp	r2, r8
 8008f6e:	d10f      	bne.n	8008f90 <__ieee754_atan2+0xb0>
 8008f70:	4293      	cmp	r3, r2
 8008f72:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8008f76:	d107      	bne.n	8008f88 <__ieee754_atan2+0xa8>
 8008f78:	2c02      	cmp	r4, #2
 8008f7a:	d84c      	bhi.n	8009016 <__ieee754_atan2+0x136>
 8008f7c:	4b34      	ldr	r3, [pc, #208]	@ (8009050 <__ieee754_atan2+0x170>)
 8008f7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008f86:	e7ca      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8008f88:	2c02      	cmp	r4, #2
 8008f8a:	d848      	bhi.n	800901e <__ieee754_atan2+0x13e>
 8008f8c:	4b31      	ldr	r3, [pc, #196]	@ (8009054 <__ieee754_atan2+0x174>)
 8008f8e:	e7f6      	b.n	8008f7e <__ieee754_atan2+0x9e>
 8008f90:	4543      	cmp	r3, r8
 8008f92:	d0e4      	beq.n	8008f5e <__ieee754_atan2+0x7e>
 8008f94:	1a9b      	subs	r3, r3, r2
 8008f96:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8008f9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008f9e:	da1e      	bge.n	8008fde <__ieee754_atan2+0xfe>
 8008fa0:	2f00      	cmp	r7, #0
 8008fa2:	da01      	bge.n	8008fa8 <__ieee754_atan2+0xc8>
 8008fa4:	323c      	adds	r2, #60	@ 0x3c
 8008fa6:	db1e      	blt.n	8008fe6 <__ieee754_atan2+0x106>
 8008fa8:	4632      	mov	r2, r6
 8008faa:	463b      	mov	r3, r7
 8008fac:	f7f7 fc76 	bl	800089c <__aeabi_ddiv>
 8008fb0:	ec41 0b10 	vmov	d0, r0, r1
 8008fb4:	f000 fa20 	bl	80093f8 <fabs>
 8008fb8:	f000 f886 	bl	80090c8 <atan>
 8008fbc:	ec51 0b10 	vmov	r0, r1, d0
 8008fc0:	2c01      	cmp	r4, #1
 8008fc2:	d013      	beq.n	8008fec <__ieee754_atan2+0x10c>
 8008fc4:	2c02      	cmp	r4, #2
 8008fc6:	d015      	beq.n	8008ff4 <__ieee754_atan2+0x114>
 8008fc8:	2c00      	cmp	r4, #0
 8008fca:	d0a8      	beq.n	8008f1e <__ieee754_atan2+0x3e>
 8008fcc:	a318      	add	r3, pc, #96	@ (adr r3, 8009030 <__ieee754_atan2+0x150>)
 8008fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd2:	f7f7 f981 	bl	80002d8 <__aeabi_dsub>
 8008fd6:	a318      	add	r3, pc, #96	@ (adr r3, 8009038 <__ieee754_atan2+0x158>)
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	e014      	b.n	8009008 <__ieee754_atan2+0x128>
 8008fde:	a118      	add	r1, pc, #96	@ (adr r1, 8009040 <__ieee754_atan2+0x160>)
 8008fe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fe4:	e7ec      	b.n	8008fc0 <__ieee754_atan2+0xe0>
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	2100      	movs	r1, #0
 8008fea:	e7e9      	b.n	8008fc0 <__ieee754_atan2+0xe0>
 8008fec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	e794      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8008ff4:	a30e      	add	r3, pc, #56	@ (adr r3, 8009030 <__ieee754_atan2+0x150>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 f96d 	bl	80002d8 <__aeabi_dsub>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	a10d      	add	r1, pc, #52	@ (adr r1, 8009038 <__ieee754_atan2+0x158>)
 8009004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009008:	f7f7 f966 	bl	80002d8 <__aeabi_dsub>
 800900c:	e787      	b.n	8008f1e <__ieee754_atan2+0x3e>
 800900e:	a10a      	add	r1, pc, #40	@ (adr r1, 8009038 <__ieee754_atan2+0x158>)
 8009010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009014:	e783      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8009016:	a10c      	add	r1, pc, #48	@ (adr r1, 8009048 <__ieee754_atan2+0x168>)
 8009018:	e9d1 0100 	ldrd	r0, r1, [r1]
 800901c:	e77f      	b.n	8008f1e <__ieee754_atan2+0x3e>
 800901e:	2000      	movs	r0, #0
 8009020:	2100      	movs	r1, #0
 8009022:	e77c      	b.n	8008f1e <__ieee754_atan2+0x3e>
 8009024:	a106      	add	r1, pc, #24	@ (adr r1, 8009040 <__ieee754_atan2+0x160>)
 8009026:	e9d1 0100 	ldrd	r0, r1, [r1]
 800902a:	e778      	b.n	8008f1e <__ieee754_atan2+0x3e>
 800902c:	f3af 8000 	nop.w
 8009030:	33145c07 	.word	0x33145c07
 8009034:	3ca1a626 	.word	0x3ca1a626
 8009038:	54442d18 	.word	0x54442d18
 800903c:	400921fb 	.word	0x400921fb
 8009040:	54442d18 	.word	0x54442d18
 8009044:	3ff921fb 	.word	0x3ff921fb
 8009048:	54442d18 	.word	0x54442d18
 800904c:	3fe921fb 	.word	0x3fe921fb
 8009050:	080097c0 	.word	0x080097c0
 8009054:	080097a8 	.word	0x080097a8
 8009058:	54442d18 	.word	0x54442d18
 800905c:	c00921fb 	.word	0xc00921fb
 8009060:	54442d18 	.word	0x54442d18
 8009064:	bff921fb 	.word	0xbff921fb
 8009068:	7ff00000 	.word	0x7ff00000

0800906c <sqrt>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	ed2d 8b02 	vpush	{d8}
 8009072:	ec55 4b10 	vmov	r4, r5, d0
 8009076:	f000 f9c7 	bl	8009408 <__ieee754_sqrt>
 800907a:	4622      	mov	r2, r4
 800907c:	462b      	mov	r3, r5
 800907e:	4620      	mov	r0, r4
 8009080:	4629      	mov	r1, r5
 8009082:	eeb0 8a40 	vmov.f32	s16, s0
 8009086:	eef0 8a60 	vmov.f32	s17, s1
 800908a:	f7f7 fd77 	bl	8000b7c <__aeabi_dcmpun>
 800908e:	b990      	cbnz	r0, 80090b6 <sqrt+0x4a>
 8009090:	2200      	movs	r2, #0
 8009092:	2300      	movs	r3, #0
 8009094:	4620      	mov	r0, r4
 8009096:	4629      	mov	r1, r5
 8009098:	f7f7 fd48 	bl	8000b2c <__aeabi_dcmplt>
 800909c:	b158      	cbz	r0, 80090b6 <sqrt+0x4a>
 800909e:	f7fe ffe1 	bl	8008064 <__errno>
 80090a2:	2321      	movs	r3, #33	@ 0x21
 80090a4:	6003      	str	r3, [r0, #0]
 80090a6:	2200      	movs	r2, #0
 80090a8:	2300      	movs	r3, #0
 80090aa:	4610      	mov	r0, r2
 80090ac:	4619      	mov	r1, r3
 80090ae:	f7f7 fbf5 	bl	800089c <__aeabi_ddiv>
 80090b2:	ec41 0b18 	vmov	d8, r0, r1
 80090b6:	eeb0 0a48 	vmov.f32	s0, s16
 80090ba:	eef0 0a68 	vmov.f32	s1, s17
 80090be:	ecbd 8b02 	vpop	{d8}
 80090c2:	bd38      	pop	{r3, r4, r5, pc}
 80090c4:	0000      	movs	r0, r0
	...

080090c8 <atan>:
 80090c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090cc:	ec55 4b10 	vmov	r4, r5, d0
 80090d0:	4bbf      	ldr	r3, [pc, #764]	@ (80093d0 <atan+0x308>)
 80090d2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80090d6:	429e      	cmp	r6, r3
 80090d8:	46ab      	mov	fp, r5
 80090da:	d918      	bls.n	800910e <atan+0x46>
 80090dc:	4bbd      	ldr	r3, [pc, #756]	@ (80093d4 <atan+0x30c>)
 80090de:	429e      	cmp	r6, r3
 80090e0:	d801      	bhi.n	80090e6 <atan+0x1e>
 80090e2:	d109      	bne.n	80090f8 <atan+0x30>
 80090e4:	b144      	cbz	r4, 80090f8 <atan+0x30>
 80090e6:	4622      	mov	r2, r4
 80090e8:	462b      	mov	r3, r5
 80090ea:	4620      	mov	r0, r4
 80090ec:	4629      	mov	r1, r5
 80090ee:	f7f7 f8f5 	bl	80002dc <__adddf3>
 80090f2:	4604      	mov	r4, r0
 80090f4:	460d      	mov	r5, r1
 80090f6:	e006      	b.n	8009106 <atan+0x3e>
 80090f8:	f1bb 0f00 	cmp.w	fp, #0
 80090fc:	f340 812b 	ble.w	8009356 <atan+0x28e>
 8009100:	a597      	add	r5, pc, #604	@ (adr r5, 8009360 <atan+0x298>)
 8009102:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009106:	ec45 4b10 	vmov	d0, r4, r5
 800910a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910e:	4bb2      	ldr	r3, [pc, #712]	@ (80093d8 <atan+0x310>)
 8009110:	429e      	cmp	r6, r3
 8009112:	d813      	bhi.n	800913c <atan+0x74>
 8009114:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009118:	429e      	cmp	r6, r3
 800911a:	d80c      	bhi.n	8009136 <atan+0x6e>
 800911c:	a392      	add	r3, pc, #584	@ (adr r3, 8009368 <atan+0x2a0>)
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	4620      	mov	r0, r4
 8009124:	4629      	mov	r1, r5
 8009126:	f7f7 f8d9 	bl	80002dc <__adddf3>
 800912a:	4bac      	ldr	r3, [pc, #688]	@ (80093dc <atan+0x314>)
 800912c:	2200      	movs	r2, #0
 800912e:	f7f7 fd1b 	bl	8000b68 <__aeabi_dcmpgt>
 8009132:	2800      	cmp	r0, #0
 8009134:	d1e7      	bne.n	8009106 <atan+0x3e>
 8009136:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800913a:	e029      	b.n	8009190 <atan+0xc8>
 800913c:	f000 f95c 	bl	80093f8 <fabs>
 8009140:	4ba7      	ldr	r3, [pc, #668]	@ (80093e0 <atan+0x318>)
 8009142:	429e      	cmp	r6, r3
 8009144:	ec55 4b10 	vmov	r4, r5, d0
 8009148:	f200 80bc 	bhi.w	80092c4 <atan+0x1fc>
 800914c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009150:	429e      	cmp	r6, r3
 8009152:	f200 809e 	bhi.w	8009292 <atan+0x1ca>
 8009156:	4622      	mov	r2, r4
 8009158:	462b      	mov	r3, r5
 800915a:	4620      	mov	r0, r4
 800915c:	4629      	mov	r1, r5
 800915e:	f7f7 f8bd 	bl	80002dc <__adddf3>
 8009162:	4b9e      	ldr	r3, [pc, #632]	@ (80093dc <atan+0x314>)
 8009164:	2200      	movs	r2, #0
 8009166:	f7f7 f8b7 	bl	80002d8 <__aeabi_dsub>
 800916a:	2200      	movs	r2, #0
 800916c:	4606      	mov	r6, r0
 800916e:	460f      	mov	r7, r1
 8009170:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009174:	4620      	mov	r0, r4
 8009176:	4629      	mov	r1, r5
 8009178:	f7f7 f8b0 	bl	80002dc <__adddf3>
 800917c:	4602      	mov	r2, r0
 800917e:	460b      	mov	r3, r1
 8009180:	4630      	mov	r0, r6
 8009182:	4639      	mov	r1, r7
 8009184:	f7f7 fb8a 	bl	800089c <__aeabi_ddiv>
 8009188:	f04f 0a00 	mov.w	sl, #0
 800918c:	4604      	mov	r4, r0
 800918e:	460d      	mov	r5, r1
 8009190:	4622      	mov	r2, r4
 8009192:	462b      	mov	r3, r5
 8009194:	4620      	mov	r0, r4
 8009196:	4629      	mov	r1, r5
 8009198:	f7f7 fa56 	bl	8000648 <__aeabi_dmul>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4680      	mov	r8, r0
 80091a2:	4689      	mov	r9, r1
 80091a4:	f7f7 fa50 	bl	8000648 <__aeabi_dmul>
 80091a8:	a371      	add	r3, pc, #452	@ (adr r3, 8009370 <atan+0x2a8>)
 80091aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ae:	4606      	mov	r6, r0
 80091b0:	460f      	mov	r7, r1
 80091b2:	f7f7 fa49 	bl	8000648 <__aeabi_dmul>
 80091b6:	a370      	add	r3, pc, #448	@ (adr r3, 8009378 <atan+0x2b0>)
 80091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091bc:	f7f7 f88e 	bl	80002dc <__adddf3>
 80091c0:	4632      	mov	r2, r6
 80091c2:	463b      	mov	r3, r7
 80091c4:	f7f7 fa40 	bl	8000648 <__aeabi_dmul>
 80091c8:	a36d      	add	r3, pc, #436	@ (adr r3, 8009380 <atan+0x2b8>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f7 f885 	bl	80002dc <__adddf3>
 80091d2:	4632      	mov	r2, r6
 80091d4:	463b      	mov	r3, r7
 80091d6:	f7f7 fa37 	bl	8000648 <__aeabi_dmul>
 80091da:	a36b      	add	r3, pc, #428	@ (adr r3, 8009388 <atan+0x2c0>)
 80091dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e0:	f7f7 f87c 	bl	80002dc <__adddf3>
 80091e4:	4632      	mov	r2, r6
 80091e6:	463b      	mov	r3, r7
 80091e8:	f7f7 fa2e 	bl	8000648 <__aeabi_dmul>
 80091ec:	a368      	add	r3, pc, #416	@ (adr r3, 8009390 <atan+0x2c8>)
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	f7f7 f873 	bl	80002dc <__adddf3>
 80091f6:	4632      	mov	r2, r6
 80091f8:	463b      	mov	r3, r7
 80091fa:	f7f7 fa25 	bl	8000648 <__aeabi_dmul>
 80091fe:	a366      	add	r3, pc, #408	@ (adr r3, 8009398 <atan+0x2d0>)
 8009200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009204:	f7f7 f86a 	bl	80002dc <__adddf3>
 8009208:	4642      	mov	r2, r8
 800920a:	464b      	mov	r3, r9
 800920c:	f7f7 fa1c 	bl	8000648 <__aeabi_dmul>
 8009210:	a363      	add	r3, pc, #396	@ (adr r3, 80093a0 <atan+0x2d8>)
 8009212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009216:	4680      	mov	r8, r0
 8009218:	4689      	mov	r9, r1
 800921a:	4630      	mov	r0, r6
 800921c:	4639      	mov	r1, r7
 800921e:	f7f7 fa13 	bl	8000648 <__aeabi_dmul>
 8009222:	a361      	add	r3, pc, #388	@ (adr r3, 80093a8 <atan+0x2e0>)
 8009224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009228:	f7f7 f856 	bl	80002d8 <__aeabi_dsub>
 800922c:	4632      	mov	r2, r6
 800922e:	463b      	mov	r3, r7
 8009230:	f7f7 fa0a 	bl	8000648 <__aeabi_dmul>
 8009234:	a35e      	add	r3, pc, #376	@ (adr r3, 80093b0 <atan+0x2e8>)
 8009236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923a:	f7f7 f84d 	bl	80002d8 <__aeabi_dsub>
 800923e:	4632      	mov	r2, r6
 8009240:	463b      	mov	r3, r7
 8009242:	f7f7 fa01 	bl	8000648 <__aeabi_dmul>
 8009246:	a35c      	add	r3, pc, #368	@ (adr r3, 80093b8 <atan+0x2f0>)
 8009248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924c:	f7f7 f844 	bl	80002d8 <__aeabi_dsub>
 8009250:	4632      	mov	r2, r6
 8009252:	463b      	mov	r3, r7
 8009254:	f7f7 f9f8 	bl	8000648 <__aeabi_dmul>
 8009258:	a359      	add	r3, pc, #356	@ (adr r3, 80093c0 <atan+0x2f8>)
 800925a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925e:	f7f7 f83b 	bl	80002d8 <__aeabi_dsub>
 8009262:	4632      	mov	r2, r6
 8009264:	463b      	mov	r3, r7
 8009266:	f7f7 f9ef 	bl	8000648 <__aeabi_dmul>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4640      	mov	r0, r8
 8009270:	4649      	mov	r1, r9
 8009272:	f7f7 f833 	bl	80002dc <__adddf3>
 8009276:	4622      	mov	r2, r4
 8009278:	462b      	mov	r3, r5
 800927a:	f7f7 f9e5 	bl	8000648 <__aeabi_dmul>
 800927e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	d148      	bne.n	800931a <atan+0x252>
 8009288:	4620      	mov	r0, r4
 800928a:	4629      	mov	r1, r5
 800928c:	f7f7 f824 	bl	80002d8 <__aeabi_dsub>
 8009290:	e72f      	b.n	80090f2 <atan+0x2a>
 8009292:	4b52      	ldr	r3, [pc, #328]	@ (80093dc <atan+0x314>)
 8009294:	2200      	movs	r2, #0
 8009296:	4620      	mov	r0, r4
 8009298:	4629      	mov	r1, r5
 800929a:	f7f7 f81d 	bl	80002d8 <__aeabi_dsub>
 800929e:	4b4f      	ldr	r3, [pc, #316]	@ (80093dc <atan+0x314>)
 80092a0:	4606      	mov	r6, r0
 80092a2:	460f      	mov	r7, r1
 80092a4:	2200      	movs	r2, #0
 80092a6:	4620      	mov	r0, r4
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7f7 f817 	bl	80002dc <__adddf3>
 80092ae:	4602      	mov	r2, r0
 80092b0:	460b      	mov	r3, r1
 80092b2:	4630      	mov	r0, r6
 80092b4:	4639      	mov	r1, r7
 80092b6:	f7f7 faf1 	bl	800089c <__aeabi_ddiv>
 80092ba:	f04f 0a01 	mov.w	sl, #1
 80092be:	4604      	mov	r4, r0
 80092c0:	460d      	mov	r5, r1
 80092c2:	e765      	b.n	8009190 <atan+0xc8>
 80092c4:	4b47      	ldr	r3, [pc, #284]	@ (80093e4 <atan+0x31c>)
 80092c6:	429e      	cmp	r6, r3
 80092c8:	d21c      	bcs.n	8009304 <atan+0x23c>
 80092ca:	4b47      	ldr	r3, [pc, #284]	@ (80093e8 <atan+0x320>)
 80092cc:	2200      	movs	r2, #0
 80092ce:	4620      	mov	r0, r4
 80092d0:	4629      	mov	r1, r5
 80092d2:	f7f7 f801 	bl	80002d8 <__aeabi_dsub>
 80092d6:	4b44      	ldr	r3, [pc, #272]	@ (80093e8 <atan+0x320>)
 80092d8:	4606      	mov	r6, r0
 80092da:	460f      	mov	r7, r1
 80092dc:	2200      	movs	r2, #0
 80092de:	4620      	mov	r0, r4
 80092e0:	4629      	mov	r1, r5
 80092e2:	f7f7 f9b1 	bl	8000648 <__aeabi_dmul>
 80092e6:	4b3d      	ldr	r3, [pc, #244]	@ (80093dc <atan+0x314>)
 80092e8:	2200      	movs	r2, #0
 80092ea:	f7f6 fff7 	bl	80002dc <__adddf3>
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	4630      	mov	r0, r6
 80092f4:	4639      	mov	r1, r7
 80092f6:	f7f7 fad1 	bl	800089c <__aeabi_ddiv>
 80092fa:	f04f 0a02 	mov.w	sl, #2
 80092fe:	4604      	mov	r4, r0
 8009300:	460d      	mov	r5, r1
 8009302:	e745      	b.n	8009190 <atan+0xc8>
 8009304:	4622      	mov	r2, r4
 8009306:	462b      	mov	r3, r5
 8009308:	4938      	ldr	r1, [pc, #224]	@ (80093ec <atan+0x324>)
 800930a:	2000      	movs	r0, #0
 800930c:	f7f7 fac6 	bl	800089c <__aeabi_ddiv>
 8009310:	f04f 0a03 	mov.w	sl, #3
 8009314:	4604      	mov	r4, r0
 8009316:	460d      	mov	r5, r1
 8009318:	e73a      	b.n	8009190 <atan+0xc8>
 800931a:	4b35      	ldr	r3, [pc, #212]	@ (80093f0 <atan+0x328>)
 800931c:	4e35      	ldr	r6, [pc, #212]	@ (80093f4 <atan+0x32c>)
 800931e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009326:	f7f6 ffd7 	bl	80002d8 <__aeabi_dsub>
 800932a:	4622      	mov	r2, r4
 800932c:	462b      	mov	r3, r5
 800932e:	f7f6 ffd3 	bl	80002d8 <__aeabi_dsub>
 8009332:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009336:	4602      	mov	r2, r0
 8009338:	460b      	mov	r3, r1
 800933a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800933e:	f7f6 ffcb 	bl	80002d8 <__aeabi_dsub>
 8009342:	f1bb 0f00 	cmp.w	fp, #0
 8009346:	4604      	mov	r4, r0
 8009348:	460d      	mov	r5, r1
 800934a:	f6bf aedc 	bge.w	8009106 <atan+0x3e>
 800934e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009352:	461d      	mov	r5, r3
 8009354:	e6d7      	b.n	8009106 <atan+0x3e>
 8009356:	a51c      	add	r5, pc, #112	@ (adr r5, 80093c8 <atan+0x300>)
 8009358:	e9d5 4500 	ldrd	r4, r5, [r5]
 800935c:	e6d3      	b.n	8009106 <atan+0x3e>
 800935e:	bf00      	nop
 8009360:	54442d18 	.word	0x54442d18
 8009364:	3ff921fb 	.word	0x3ff921fb
 8009368:	8800759c 	.word	0x8800759c
 800936c:	7e37e43c 	.word	0x7e37e43c
 8009370:	e322da11 	.word	0xe322da11
 8009374:	3f90ad3a 	.word	0x3f90ad3a
 8009378:	24760deb 	.word	0x24760deb
 800937c:	3fa97b4b 	.word	0x3fa97b4b
 8009380:	a0d03d51 	.word	0xa0d03d51
 8009384:	3fb10d66 	.word	0x3fb10d66
 8009388:	c54c206e 	.word	0xc54c206e
 800938c:	3fb745cd 	.word	0x3fb745cd
 8009390:	920083ff 	.word	0x920083ff
 8009394:	3fc24924 	.word	0x3fc24924
 8009398:	5555550d 	.word	0x5555550d
 800939c:	3fd55555 	.word	0x3fd55555
 80093a0:	2c6a6c2f 	.word	0x2c6a6c2f
 80093a4:	bfa2b444 	.word	0xbfa2b444
 80093a8:	52defd9a 	.word	0x52defd9a
 80093ac:	3fadde2d 	.word	0x3fadde2d
 80093b0:	af749a6d 	.word	0xaf749a6d
 80093b4:	3fb3b0f2 	.word	0x3fb3b0f2
 80093b8:	fe231671 	.word	0xfe231671
 80093bc:	3fbc71c6 	.word	0x3fbc71c6
 80093c0:	9998ebc4 	.word	0x9998ebc4
 80093c4:	3fc99999 	.word	0x3fc99999
 80093c8:	54442d18 	.word	0x54442d18
 80093cc:	bff921fb 	.word	0xbff921fb
 80093d0:	440fffff 	.word	0x440fffff
 80093d4:	7ff00000 	.word	0x7ff00000
 80093d8:	3fdbffff 	.word	0x3fdbffff
 80093dc:	3ff00000 	.word	0x3ff00000
 80093e0:	3ff2ffff 	.word	0x3ff2ffff
 80093e4:	40038000 	.word	0x40038000
 80093e8:	3ff80000 	.word	0x3ff80000
 80093ec:	bff00000 	.word	0xbff00000
 80093f0:	080097d8 	.word	0x080097d8
 80093f4:	080097f8 	.word	0x080097f8

080093f8 <fabs>:
 80093f8:	ec51 0b10 	vmov	r0, r1, d0
 80093fc:	4602      	mov	r2, r0
 80093fe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009402:	ec43 2b10 	vmov	d0, r2, r3
 8009406:	4770      	bx	lr

08009408 <__ieee754_sqrt>:
 8009408:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940c:	4a68      	ldr	r2, [pc, #416]	@ (80095b0 <__ieee754_sqrt+0x1a8>)
 800940e:	ec55 4b10 	vmov	r4, r5, d0
 8009412:	43aa      	bics	r2, r5
 8009414:	462b      	mov	r3, r5
 8009416:	4621      	mov	r1, r4
 8009418:	d110      	bne.n	800943c <__ieee754_sqrt+0x34>
 800941a:	4622      	mov	r2, r4
 800941c:	4620      	mov	r0, r4
 800941e:	4629      	mov	r1, r5
 8009420:	f7f7 f912 	bl	8000648 <__aeabi_dmul>
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	4620      	mov	r0, r4
 800942a:	4629      	mov	r1, r5
 800942c:	f7f6 ff56 	bl	80002dc <__adddf3>
 8009430:	4604      	mov	r4, r0
 8009432:	460d      	mov	r5, r1
 8009434:	ec45 4b10 	vmov	d0, r4, r5
 8009438:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943c:	2d00      	cmp	r5, #0
 800943e:	dc0e      	bgt.n	800945e <__ieee754_sqrt+0x56>
 8009440:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009444:	4322      	orrs	r2, r4
 8009446:	d0f5      	beq.n	8009434 <__ieee754_sqrt+0x2c>
 8009448:	b19d      	cbz	r5, 8009472 <__ieee754_sqrt+0x6a>
 800944a:	4622      	mov	r2, r4
 800944c:	4620      	mov	r0, r4
 800944e:	4629      	mov	r1, r5
 8009450:	f7f6 ff42 	bl	80002d8 <__aeabi_dsub>
 8009454:	4602      	mov	r2, r0
 8009456:	460b      	mov	r3, r1
 8009458:	f7f7 fa20 	bl	800089c <__aeabi_ddiv>
 800945c:	e7e8      	b.n	8009430 <__ieee754_sqrt+0x28>
 800945e:	152a      	asrs	r2, r5, #20
 8009460:	d115      	bne.n	800948e <__ieee754_sqrt+0x86>
 8009462:	2000      	movs	r0, #0
 8009464:	e009      	b.n	800947a <__ieee754_sqrt+0x72>
 8009466:	0acb      	lsrs	r3, r1, #11
 8009468:	3a15      	subs	r2, #21
 800946a:	0549      	lsls	r1, r1, #21
 800946c:	2b00      	cmp	r3, #0
 800946e:	d0fa      	beq.n	8009466 <__ieee754_sqrt+0x5e>
 8009470:	e7f7      	b.n	8009462 <__ieee754_sqrt+0x5a>
 8009472:	462a      	mov	r2, r5
 8009474:	e7fa      	b.n	800946c <__ieee754_sqrt+0x64>
 8009476:	005b      	lsls	r3, r3, #1
 8009478:	3001      	adds	r0, #1
 800947a:	02dc      	lsls	r4, r3, #11
 800947c:	d5fb      	bpl.n	8009476 <__ieee754_sqrt+0x6e>
 800947e:	1e44      	subs	r4, r0, #1
 8009480:	1b12      	subs	r2, r2, r4
 8009482:	f1c0 0420 	rsb	r4, r0, #32
 8009486:	fa21 f404 	lsr.w	r4, r1, r4
 800948a:	4323      	orrs	r3, r4
 800948c:	4081      	lsls	r1, r0
 800948e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009492:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009496:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800949a:	07d2      	lsls	r2, r2, #31
 800949c:	bf5c      	itt	pl
 800949e:	005b      	lslpl	r3, r3, #1
 80094a0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80094a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80094a8:	bf58      	it	pl
 80094aa:	0049      	lslpl	r1, r1, #1
 80094ac:	2600      	movs	r6, #0
 80094ae:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80094b2:	106d      	asrs	r5, r5, #1
 80094b4:	0049      	lsls	r1, r1, #1
 80094b6:	2016      	movs	r0, #22
 80094b8:	4632      	mov	r2, r6
 80094ba:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80094be:	1917      	adds	r7, r2, r4
 80094c0:	429f      	cmp	r7, r3
 80094c2:	bfde      	ittt	le
 80094c4:	193a      	addle	r2, r7, r4
 80094c6:	1bdb      	suble	r3, r3, r7
 80094c8:	1936      	addle	r6, r6, r4
 80094ca:	0fcf      	lsrs	r7, r1, #31
 80094cc:	3801      	subs	r0, #1
 80094ce:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80094d2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80094d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80094da:	d1f0      	bne.n	80094be <__ieee754_sqrt+0xb6>
 80094dc:	4604      	mov	r4, r0
 80094de:	2720      	movs	r7, #32
 80094e0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80094e4:	429a      	cmp	r2, r3
 80094e6:	eb00 0e0c 	add.w	lr, r0, ip
 80094ea:	db02      	blt.n	80094f2 <__ieee754_sqrt+0xea>
 80094ec:	d113      	bne.n	8009516 <__ieee754_sqrt+0x10e>
 80094ee:	458e      	cmp	lr, r1
 80094f0:	d811      	bhi.n	8009516 <__ieee754_sqrt+0x10e>
 80094f2:	f1be 0f00 	cmp.w	lr, #0
 80094f6:	eb0e 000c 	add.w	r0, lr, ip
 80094fa:	da42      	bge.n	8009582 <__ieee754_sqrt+0x17a>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	db40      	blt.n	8009582 <__ieee754_sqrt+0x17a>
 8009500:	f102 0801 	add.w	r8, r2, #1
 8009504:	1a9b      	subs	r3, r3, r2
 8009506:	458e      	cmp	lr, r1
 8009508:	bf88      	it	hi
 800950a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800950e:	eba1 010e 	sub.w	r1, r1, lr
 8009512:	4464      	add	r4, ip
 8009514:	4642      	mov	r2, r8
 8009516:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800951a:	3f01      	subs	r7, #1
 800951c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009520:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009524:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009528:	d1dc      	bne.n	80094e4 <__ieee754_sqrt+0xdc>
 800952a:	4319      	orrs	r1, r3
 800952c:	d01b      	beq.n	8009566 <__ieee754_sqrt+0x15e>
 800952e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80095b4 <__ieee754_sqrt+0x1ac>
 8009532:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80095b8 <__ieee754_sqrt+0x1b0>
 8009536:	e9da 0100 	ldrd	r0, r1, [sl]
 800953a:	e9db 2300 	ldrd	r2, r3, [fp]
 800953e:	f7f6 fecb 	bl	80002d8 <__aeabi_dsub>
 8009542:	e9da 8900 	ldrd	r8, r9, [sl]
 8009546:	4602      	mov	r2, r0
 8009548:	460b      	mov	r3, r1
 800954a:	4640      	mov	r0, r8
 800954c:	4649      	mov	r1, r9
 800954e:	f7f7 faf7 	bl	8000b40 <__aeabi_dcmple>
 8009552:	b140      	cbz	r0, 8009566 <__ieee754_sqrt+0x15e>
 8009554:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8009558:	e9da 0100 	ldrd	r0, r1, [sl]
 800955c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009560:	d111      	bne.n	8009586 <__ieee754_sqrt+0x17e>
 8009562:	3601      	adds	r6, #1
 8009564:	463c      	mov	r4, r7
 8009566:	1072      	asrs	r2, r6, #1
 8009568:	0863      	lsrs	r3, r4, #1
 800956a:	07f1      	lsls	r1, r6, #31
 800956c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009570:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009574:	bf48      	it	mi
 8009576:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800957a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800957e:	4618      	mov	r0, r3
 8009580:	e756      	b.n	8009430 <__ieee754_sqrt+0x28>
 8009582:	4690      	mov	r8, r2
 8009584:	e7be      	b.n	8009504 <__ieee754_sqrt+0xfc>
 8009586:	f7f6 fea9 	bl	80002dc <__adddf3>
 800958a:	e9da 8900 	ldrd	r8, r9, [sl]
 800958e:	4602      	mov	r2, r0
 8009590:	460b      	mov	r3, r1
 8009592:	4640      	mov	r0, r8
 8009594:	4649      	mov	r1, r9
 8009596:	f7f7 fac9 	bl	8000b2c <__aeabi_dcmplt>
 800959a:	b120      	cbz	r0, 80095a6 <__ieee754_sqrt+0x19e>
 800959c:	1ca0      	adds	r0, r4, #2
 800959e:	bf08      	it	eq
 80095a0:	3601      	addeq	r6, #1
 80095a2:	3402      	adds	r4, #2
 80095a4:	e7df      	b.n	8009566 <__ieee754_sqrt+0x15e>
 80095a6:	1c63      	adds	r3, r4, #1
 80095a8:	f023 0401 	bic.w	r4, r3, #1
 80095ac:	e7db      	b.n	8009566 <__ieee754_sqrt+0x15e>
 80095ae:	bf00      	nop
 80095b0:	7ff00000 	.word	0x7ff00000
 80095b4:	20000098 	.word	0x20000098
 80095b8:	20000090 	.word	0x20000090

080095bc <_init>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	bf00      	nop
 80095c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095c2:	bc08      	pop	{r3}
 80095c4:	469e      	mov	lr, r3
 80095c6:	4770      	bx	lr

080095c8 <_fini>:
 80095c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ca:	bf00      	nop
 80095cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ce:	bc08      	pop	{r3}
 80095d0:	469e      	mov	lr, r3
 80095d2:	4770      	bx	lr
