5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm1.vcd -o fsm1.cdd -y lib -v fsm1.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm1.v 1 47 1
2 1 42 8000c 1 3d 5002 0 0 1 34 2 $u1
1 clk 3 83000b 1 0 0 0 1 33 1102
1 reset 4 3000b 1 0 0 0 1 33 1002
1 head 5 3000b 1 0 0 0 1 33 1102
1 tail 6 3000b 1 0 0 0 1 33 1102
1 valid 7 3000b 1 0 0 0 1 33 1102
4 1 1 0 0
3 0 fsm "main.fsm" lib/fsm.v 1 37 1
2 2 23 110015 23 1 c 0 0 clock
2 3 23 9000f 0 2a 1000 0 0 1 34 2
2 4 23 90015 35 27 100a 2 3 1 34 2
2 5 23 36003f 5 1 c 0 0 next_state
2 6 23 290032 1 32 4 0 0 STATE_IDLE
2 7 23 210032 6 1a 10cc 5 6 2 34 330a
2 8 23 210025 2 1 c 0 0 reset
2 9 23 21003f 6 19 11cc 7 8 2 34 330a
2 10 23 18001c 0 1 400 0 0 state
2 11 23 18003f 11 38 e 9 10
2 12 26 230026 3 1 c 0 0 tail
2 13 26 230026 0 2a 1000 0 0 1 34 2
2 14 26 230026 3 29 1008 12 13 1 34 2
2 15 26 1a001e 3 1 c 0 0 valid
2 16 26 1a001e 0 2a 1000 0 0 1 34 2
2 17 26 1a001e 3 29 1008 15 16 1 34 2
2 18 26 120015 3 1 c 0 0 head
2 19 26 120015 0 2a 1000 0 0 1 34 2
2 20 26 120015 3 29 1008 18 19 1 34 2
2 21 26 9000d 5 1 c 0 0 state
2 22 26 9000d 0 2a 1000 0 0 2 34 a
2 23 26 9000d 5 29 1008 21 22 1 34 2
2 24 26 90015 6 2b 1008 20 23 1 34 2
2 25 26 9001e 6 2b 1008 17 24 1 34 2
2 26 26 90026 d 2b 100a 14 25 1 34 2
2 27 27 20006 6 3d 5002 0 0 1 34 2 $u2
2 28 0 0 5 1 e 0 0 next_state
2 29 0 0 5 1 e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 33 0
1 STATE_HEAD 0 80000 1 0 31 0 2 33 1
1 STATE_DATA 0 80000 1 0 31 0 2 33 4
1 STATE_TAIL 0 80000 1 0 31 0 2 33 5
1 clock 9 a 1 0 0 0 1 33 1102
1 reset 10 a 1 0 0 0 1 33 1002
1 head 11 a 1 0 0 0 1 33 1102
1 tail 12 a 1 0 0 0 1 33 1102
1 valid 13 a 1 0 0 0 1 33 1102
1 state 20 3000b 1 0 1 0 2 33 330a
1 next_state 21 83000b 1 0 1 0 2 33 330a
4 29 f 29 29
4 28 f 28 28
4 11 6 4 4
4 4 1 11 0
4 27 6 26 0
4 26 1 27 0
6 29 28 1 02,04,04,,01,81,81030106
3 1 fsm.$u2 "main.fsm.$u2" lib/fsm.v 0 34 1
2 30 29 5000e 1 32 4 0 0 STATE_IDLE
2 31 28 9000d d 1 e 0 0 state
2 32 29 0 6 2d 114e 30 31 1 34 1102
2 33 30 5000e 1 32 8 0 0 STATE_HEAD
2 34 30 0 3 2d 120e 33 31 1 34 1102
2 35 31 5000e 1 32 8 0 0 STATE_DATA
2 36 31 0 2 2d 1206 35 31 1 34 102
2 37 32 5000e 1 32 8 0 0 STATE_TAIL
2 38 32 0 2 2d 120e 37 31 1 34 1102
2 39 32 3d0046 1 32 4 0 0 STATE_IDLE
2 40 32 300039 1 32 8 0 0 STATE_HEAD
2 41 32 1f0039 1 1a 1104 39 40 2 34 30a
2 42 32 28002b 1 1 4 0 0 head
2 43 32 200024 1 1 4 0 0 valid
2 44 32 20002b 1 8 1044 42 43 1 34 1102
2 45 32 1f0046 1 19 1044 41 44 2 34 30a
2 46 32 12001b 0 1 400 0 0 next_state
2 47 32 120046 1 37 6 45 46
2 48 31 3d0046 0 32 10 0 0 STATE_DATA
2 49 31 300039 0 32 10 0 0 STATE_TAIL
2 50 31 1f0039 0 1a 1030 48 49 2 34 a
2 51 31 28002b 0 1 10 0 0 tail
2 52 31 200024 0 1 10 0 0 valid
2 53 31 20002b 0 8 1030 51 52 1 34 2
2 54 31 1f0046 0 19 1030 50 53 2 34 a
2 55 31 12001b 0 1 400 0 0 next_state
2 56 31 120046 0 37 22 54 55
2 57 30 3d0046 1 32 8 0 0 STATE_DATA
2 58 30 300039 1 32 8 0 0 STATE_TAIL
2 59 30 1f0039 1 1a 1208 57 58 2 34 300a
2 60 30 28002b 1 1 18 0 0 tail
2 61 30 200024 1 1 18 0 0 valid
2 62 30 20002b 1 8 1238 60 61 1 34 10002
2 63 30 1f0046 1 19 1238 59 62 2 34 300a
2 64 30 12001b 0 1 400 0 0 next_state
2 65 30 120046 1 37 2a 63 64
2 66 29 3d0046 1 32 4 0 0 STATE_IDLE
2 67 29 300039 1 32 8 0 0 STATE_HEAD
2 68 29 1f0039 3 1a 110c 66 67 2 34 130a
2 69 29 28002b 3 1 c 0 0 head
2 70 29 200024 3 1 c 0 0 valid
2 71 29 20002b 3 8 124c 69 70 1 34 11102
2 72 29 1f0046 3 19 124c 68 71 2 34 130a
2 73 29 12001b 0 1 400 0 0 next_state
2 74 29 120046 3 37 e 72 73
4 47 0 0 0
4 38 0 47 0
4 56 0 0 0
4 36 0 56 38
4 65 0 0 0
4 34 0 65 36
4 74 0 0 0
4 32 11 74 34
3 1 main.$u0 "main.$u0" fsm1.v 0 40 1
3 1 main.$u1 "main.$u1" fsm1.v 0 45 1
2 75 43 7000a 1 0 1004 0 0 1 36 0
2 76 43 10003 0 1 400 0 0 clk
2 77 43 1000a 1 37 6 75 76
2 78 44 120012 1 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 79 44 100013 47 2c 900a 78 0 32 34 aa aa aa aa aa aa aa aa
2 80 44 1c001e 23 1 1c 0 0 clk
2 81 44 1b001b 23 1b 102c 80 0 1 34 1102
2 82 44 150017 0 1 400 0 0 clk
2 83 44 15001e 23 37 2e 81 82
4 83 6 79 79
4 79 0 83 0
4 77 11 79 79
