Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 22:39:18 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    528         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (528)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1169)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (528)
--------------------------
 There are 528 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1169)
---------------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.161        0.000                      0                   18        0.177        0.000                      0                   18        4.500        0.000                       0                  1047  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.161        0.000                      0                   18        0.177        0.000                      0                   18        4.500        0.000                       0                  1047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.645%)  route 1.253ns (68.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.625     5.228    clk_100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           1.253     6.937    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.061 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.061    p_0_in
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.504    14.927    clk_100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.608ns (32.673%)  route 1.253ns (67.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.625     5.228    clk_100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clk_div_reg/Q
                         net (fo=2, routed)           1.253     6.937    clk_div
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.152     7.089 r  cpu_clock_i_1/O
                         net (fo=1, routed)           0.000     7.089    cpu_clock_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  cpu_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.504    14.927    clk_100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cpu_clock_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    cpu_clock_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 SW_M_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.399ns  (logic 0.459ns (32.814%)  route 0.940ns (67.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 19.935 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 10.226 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.623    10.226    clk_100mhz_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  SW_M_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.459    10.685 r  SW_M_reg[12]/Q
                         net (fo=1, routed)           0.940    11.625    SW_M[12]
    SLICE_X11Y76         FDRE                                         r  SW_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.512    19.935    clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  SW_Q_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.194    
                         clock uncertainty           -0.035    20.158    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)       -0.078    20.080    SW_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         20.080    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 SW_M_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.260ns  (logic 0.459ns (36.428%)  route 0.801ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 20.014 - 15.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.710    10.313    clk_100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  SW_M_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.459    10.772 r  SW_M_reg[1]/Q
                         net (fo=1, routed)           0.801    11.573    SW_M[1]
    SLICE_X7Y78          FDRE                                         r  SW_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.591    20.014    clk_100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  SW_Q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.299    20.313    
                         clock uncertainty           -0.035    20.277    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.058    20.219    SW_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 SW_M_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.290ns  (logic 0.524ns (40.631%)  route 0.766ns (59.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 20.017 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.713    10.316    clk_100mhz_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  SW_M_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  SW_M_reg[5]/Q
                         net (fo=1, routed)           0.766    11.605    SW_M[5]
    SLICE_X2Y80          FDRE                                         r  SW_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.594    20.017    clk_100mhz_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  SW_Q_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.299    20.316    
                         clock uncertainty           -0.035    20.280    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)       -0.023    20.257    SW_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 SW_M_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.227ns  (logic 0.459ns (37.419%)  route 0.768ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 20.017 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.713    10.316    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.459    10.775 r  SW_M_reg[11]/Q
                         net (fo=1, routed)           0.768    11.542    SW_M[11]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.594    20.017    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.277    20.294    
                         clock uncertainty           -0.035    20.258    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.040    20.218    SW_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 SW_M_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.119ns  (logic 0.459ns (41.005%)  route 0.660ns (58.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 20.014 - 15.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.708    10.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  SW_M_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.459    10.770 r  SW_M_reg[13]/Q
                         net (fo=1, routed)           0.660    11.430    SW_M[13]
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.591    20.014    clk_100mhz_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.289    
                         clock uncertainty           -0.035    20.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)       -0.078    20.175    SW_Q_reg[13]
  -------------------------------------------------------------------
                         required time                         20.175    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 SW_M_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.459ns (42.382%)  route 0.624ns (57.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 20.017 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.713    10.316    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.459    10.775 r  SW_M_reg[6]/Q
                         net (fo=1, routed)           0.624    11.399    SW_M[6]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.594    20.017    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.277    20.294    
                         clock uncertainty           -0.035    20.258    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.023    20.235    SW_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 SW_M_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.459ns (42.618%)  route 0.618ns (57.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 20.017 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.713    10.316    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.459    10.775 r  SW_M_reg[10]/Q
                         net (fo=1, routed)           0.618    11.393    SW_M[10]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.594    20.017    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.277    20.294    
                         clock uncertainty           -0.035    20.258    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.026    20.232    SW_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         20.232    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.072ns  (logic 0.459ns (42.817%)  route 0.613ns (57.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 20.017 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.713    10.316    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.459    10.775 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.613    11.388    SW_M[14]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.594    20.017    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.277    20.294    
                         clock uncertainty           -0.035    20.258    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.023    20.235    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  8.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SW_M_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.593     6.512    clk_100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  SW_M_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  SW_M_reg[2]/Q
                         net (fo=1, routed)           0.110     6.768    SW_M[2]
    SLICE_X7Y78          FDRE                                         r  SW_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.862     7.027    clk_100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  SW_Q_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.512    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.079     6.591    SW_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SW_M_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.614%)  route 0.117ns (44.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.594     6.513    clk_100mhz_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  SW_M_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.146     6.659 r  SW_M_reg[3]/Q
                         net (fo=1, routed)           0.117     6.776    SW_M[3]
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.864     7.029    clk_100mhz_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.079     6.592    SW_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_M_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.596     6.515    clk_100mhz_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  SW_M_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.167     6.682 r  SW_M_reg[0]/Q
                         net (fo=1, routed)           0.110     6.792    SW_M[0]
    SLICE_X2Y80          FDRE                                         r  SW_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.867     7.032    clk_100mhz_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  SW_Q_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.067     6.582    SW_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.792    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.594     6.513    clk_100mhz_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.146     6.659 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.170     6.830    SW_M[15]
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.864     7.029    clk_100mhz_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.077     6.603    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SW_M_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.563     6.482    clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  SW_M_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.146     6.628 r  SW_M_reg[9]/Q
                         net (fo=1, routed)           0.170     6.799    SW_M[9]
    SLICE_X11Y76         FDRE                                         r  SW_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.831     6.996    clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  SW_Q_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.482    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.077     6.559    SW_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SW_M_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.591     6.510    clk_100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  SW_M_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  SW_M_reg[7]/Q
                         net (fo=1, routed)           0.170     6.827    SW_M[7]
    SLICE_X3Y75          FDRE                                         r  SW_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.861     7.026    clk_100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  SW_Q_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.073     6.583    SW_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.827    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SW_M_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.593     6.512    clk_100mhz_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  SW_M_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.167     6.679 r  SW_M_reg[8]/Q
                         net (fo=1, routed)           0.170     6.850    SW_M[8]
    SLICE_X6Y71          FDRE                                         r  SW_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.862     7.027    clk_100mhz_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  SW_Q_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.512    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.056     6.568    SW_Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.850    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SW_M_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 6.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.592     6.511    clk_100mhz_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  SW_M_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.167     6.678 r  SW_M_reg[4]/Q
                         net (fo=1, routed)           0.170     6.849    SW_M[4]
    SLICE_X2Y76          FDRE                                         r  SW_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.862     7.027    clk_100mhz_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  SW_Q_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.056     6.567    SW_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.140%)  route 0.227ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.596     6.515    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.146     6.661 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.227     6.888    SW_M[14]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.867     7.032    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.528    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.067     6.595    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.595    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 SW_M_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_Q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.140%)  route 0.227ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.596     6.515    clk_100mhz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  SW_M_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.146     6.661 r  SW_M_reg[6]/Q
                         net (fo=1, routed)           0.227     6.888    SW_M[6]
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.867     7.032    clk_100mhz_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  SW_Q_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.528    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.067     6.595    SW_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.595    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31    ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y77     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y77     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80     LED_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80     LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80     LED_reg[13]/C



