Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 28 01:24:29 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_bot_controller_timing_summary_routed.rpt -pb top_bot_controller_timing_summary_routed.pb -rpx top_bot_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bot_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.256        0.000                      0                   97        0.152        0.000                      0                   97        3.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.256        0.000                      0                   97        0.152        0.000                      0                   97        3.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.890ns (19.232%)  route 3.738ns (80.768%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.596    10.365    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  pwm_generator_instance/r_frequency_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.489    pwm_generator_instance/r_frequency_counter[1]_i_1_n_0
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.540    13.328    pwm_generator_instance/CLK
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[1]/C
                         clock pessimism              0.424    13.752    
                         clock uncertainty           -0.035    13.716    
    SLICE_X67Y58         FDCE (Setup_fdce_C_D)        0.029    13.745    pwm_generator_instance/r_frequency_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.890ns (19.237%)  route 3.737ns (80.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.595    10.364    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.488 r  pwm_generator_instance/r_frequency_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.488    pwm_generator_instance/r_frequency_counter[3]_i_1_n_0
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.540    13.328    pwm_generator_instance/CLK
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[3]/C
                         clock pessimism              0.424    13.752    
                         clock uncertainty           -0.035    13.716    
    SLICE_X67Y58         FDCE (Setup_fdce_C_D)        0.031    13.747    pwm_generator_instance/r_frequency_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.890ns (19.310%)  route 3.719ns (80.690%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.578    10.347    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  pwm_generator_instance/r_frequency_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    10.471    pwm_generator_instance/r_frequency_counter[4]_i_1_n_0
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.540    13.328    pwm_generator_instance/CLK
    SLICE_X67Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[4]/C
                         clock pessimism              0.424    13.752    
                         clock uncertainty           -0.035    13.716    
    SLICE_X67Y58         FDCE (Setup_fdce_C_D)        0.031    13.747    pwm_generator_instance/r_frequency_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.890ns (19.618%)  route 3.647ns (80.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.505    10.274    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.398 r  pwm_generator_instance/r_frequency_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.398    pwm_generator_instance/r_frequency_counter[2]_i_1_n_0
    SLICE_X65Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.540    13.328    pwm_generator_instance/CLK
    SLICE_X65Y58         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[2]/C
                         clock pessimism              0.424    13.752    
                         clock uncertainty           -0.035    13.716    
    SLICE_X65Y58         FDCE (Setup_fdce_C_D)        0.029    13.745    pwm_generator_instance/r_frequency_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.890ns (19.907%)  route 3.581ns (80.093%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.439    10.209    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  pwm_generator_instance/r_frequency_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    10.333    pwm_generator_instance/r_frequency_counter[6]_i_1_n_0
    SLICE_X65Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X65Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[6]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X65Y59         FDCE (Setup_fdce_C_D)        0.029    13.744    pwm_generator_instance/r_frequency_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.890ns (19.916%)  route 3.579ns (80.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.437    10.206    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.330 r  pwm_generator_instance/r_frequency_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    10.330    pwm_generator_instance/r_frequency_counter[5]_i_1_n_0
    SLICE_X67Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X67Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[5]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X67Y59         FDCE (Setup_fdce_C_D)        0.029    13.744    pwm_generator_instance/r_frequency_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.890ns (20.704%)  route 3.409ns (79.296%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.267    10.037    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.161 r  pwm_generator_instance/r_frequency_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.161    pwm_generator_instance/r_frequency_counter[11]_i_1_n_0
    SLICE_X67Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X67Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[11]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X67Y60         FDCE (Setup_fdce_C_D)        0.029    13.744    pwm_generator_instance/r_frequency_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.890ns (20.709%)  route 3.408ns (79.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.266    10.036    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  pwm_generator_instance/r_frequency_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.160    pwm_generator_instance/r_frequency_counter[9]_i_1_n_0
    SLICE_X67Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X67Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[9]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X67Y60         FDCE (Setup_fdce_C_D)        0.031    13.746    pwm_generator_instance/r_frequency_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.890ns (20.732%)  route 3.403ns (79.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.262    10.031    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  pwm_generator_instance/r_frequency_counter[12]_i_1/O
                         net (fo=1, routed)           0.000    10.155    pwm_generator_instance/r_frequency_counter[12]_i_1_n_0
    SLICE_X65Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X65Y60         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[12]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X65Y60         FDCE (Setup_fdce_C_D)        0.029    13.744    pwm_generator_instance/r_frequency_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 uart_rx_instance/data_out_integer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance/r_frequency_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.890ns (20.972%)  route 3.354ns (79.028%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.764     5.862    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     6.380 r  uart_rx_instance/data_out_integer_reg[2]/Q
                         net (fo=1, routed)           0.658     7.038    uart_rx_instance/data_out_integer[2]
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.483     7.645    uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_2_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.769 r  uart_rx_instance/o_data_out_byte_rx_OBUF[7]_inst_i_1/O
                         net (fo=37, routed)          2.212     9.981    pwm_generator_instance/o_data_out_byte_rx_OBUF[0]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  pwm_generator_instance/r_frequency_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    10.105    pwm_generator_instance/r_frequency_counter[7]_i_1_n_0
    SLICE_X67Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.539    13.327    pwm_generator_instance/CLK
    SLICE_X67Y59         FDCE                                         r  pwm_generator_instance/r_frequency_counter_reg[7]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X67Y59         FDCE (Setup_fdce_C_D)        0.031    13.746    pwm_generator_instance/r_frequency_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  uart_rx_instance/s_bit_counter_reg[1]/Q
                         net (fo=9, routed)           0.100     1.945    uart_rx_instance/s_bit_counter_reg_n_0_[1]
    SLICE_X90Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.990 r  uart_rx_instance/s_data_out_byte_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uart_rx_instance/s_data_out_byte_rx[5]_i_1_n_0
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.228    uart_rx_instance/CLK
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[5]/C
                         clock pessimism             -0.510     1.717    
    SLICE_X90Y73         FDRE (Hold_fdre_C_D)         0.121     1.838    uart_rx_instance/s_data_out_byte_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.795%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  uart_rx_instance/s_data_out_byte_rx_reg[3]/Q
                         net (fo=2, routed)           0.121     1.966    uart_rx_instance/s_data_out_byte_rx[3]
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.230    uart_rx_instance/CLK
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[3]/C
                         clock pessimism             -0.510     1.719    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.070     1.789    uart_rx_instance/data_out_integer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.868 r  uart_rx_instance/s_data_out_byte_rx_reg[1]/Q
                         net (fo=2, routed)           0.123     1.991    uart_rx_instance/s_data_out_byte_rx[1]
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.230    uart_rx_instance/CLK
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[1]/C
                         clock pessimism             -0.510     1.719    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.066     1.785    uart_rx_instance/data_out_integer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_rx_instance/UART_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/UART_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.570     1.680    uart_rx_instance/CLK
    SLICE_X89Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  uart_rx_instance/UART_state_reg[0]/Q
                         net (fo=11, routed)          0.131     1.952    uart_rx_instance/UART_state_reg_n_0_[0]
    SLICE_X88Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  uart_rx_instance/UART_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    uart_rx_instance/UART_state[1]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.837     2.204    uart_rx_instance/CLK
    SLICE_X88Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[1]/C
                         clock pessimism             -0.510     1.693    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.091     1.784    uart_rx_instance/UART_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart_rx_instance/UART_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/UART_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.273%)  route 0.133ns (41.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.570     1.680    uart_rx_instance/CLK
    SLICE_X88Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  uart_rx_instance/UART_state_reg[1]/Q
                         net (fo=21, routed)          0.133     1.954    uart_rx_instance/UART_state_reg_n_0_[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  uart_rx_instance/UART_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.999    uart_rx_instance/UART_state[0]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.837     2.204    uart_rx_instance/CLK
    SLICE_X89Y74         FDRE                                         r  uart_rx_instance/UART_state_reg[0]/C
                         clock pessimism             -0.510     1.693    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     1.784    uart_rx_instance/UART_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.703    uart_rx_instance/CLK
    SLICE_X90Y74         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.164     1.867 r  uart_rx_instance/s_data_out_byte_rx_reg[4]/Q
                         net (fo=2, routed)           0.127     1.994    uart_rx_instance/s_data_out_byte_rx[4]
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.230    uart_rx_instance/CLK
    SLICE_X90Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[4]/C
                         clock pessimism             -0.510     1.719    
    SLICE_X90Y72         FDRE (Hold_fdre_C_D)         0.052     1.771    uart_rx_instance/data_out_integer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_in_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_data_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.128     1.832 r  uart_rx_instance/s_data_in_reg_reg/Q
                         net (fo=1, routed)           0.120     1.952    uart_rx_instance/s_data_in_reg
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_data_in_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.228    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_data_in_rx_reg/C
                         clock pessimism             -0.523     1.704    
    SLICE_X91Y73         FDRE (Hold_fdre_C_D)         0.023     1.727    uart_rx_instance/s_data_in_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.787%)  route 0.181ns (56.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  uart_rx_instance/s_data_out_byte_rx_reg[6]/Q
                         net (fo=2, routed)           0.181     2.026    uart_rx_instance/s_data_out_byte_rx[6]
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.230    uart_rx_instance/CLK
    SLICE_X91Y72         FDRE                                         r  uart_rx_instance/data_out_integer_reg[6]/C
                         clock pessimism             -0.510     1.719    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.072     1.791    uart_rx_instance/data_out_integer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.196%)  route 0.185ns (49.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X91Y73         FDRE                                         r  uart_rx_instance/s_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  uart_rx_instance/s_bit_counter_reg[1]/Q
                         net (fo=9, routed)           0.185     2.030    uart_rx_instance/s_bit_counter_reg_n_0_[1]
    SLICE_X90Y73         LUT5 (Prop_lut5_I2_O)        0.045     2.075 r  uart_rx_instance/s_data_out_byte_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.075    uart_rx_instance/s_data_out_byte_rx[2]_i_1_n_0
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.228    uart_rx_instance/CLK
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[2]/C
                         clock pessimism             -0.510     1.717    
    SLICE_X90Y73         FDRE (Hold_fdre_C_D)         0.121     1.838    uart_rx_instance/s_data_out_byte_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.704    uart_rx_instance/CLK
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.868 r  uart_rx_instance/s_data_out_byte_rx_reg[0]/Q
                         net (fo=2, routed)           0.149     2.017    uart_rx_instance/s_data_out_byte_rx[0]
    SLICE_X90Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.062 r  uart_rx_instance/s_data_out_byte_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    uart_rx_instance/s_data_out_byte_rx[0]_i_1_n_0
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.228    uart_rx_instance/CLK
    SLICE_X90Y73         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                         clock pessimism             -0.523     1.704    
    SLICE_X90Y73         FDRE (Hold_fdre_C_D)         0.121     1.825    uart_rx_instance/s_data_out_byte_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X64Y63    pwm_generator_instance/r_PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X65Y58    pwm_generator_instance/r_frequency_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X65Y60    pwm_generator_instance/r_frequency_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X65Y61    pwm_generator_instance/r_frequency_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X65Y60    pwm_generator_instance/r_frequency_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X65Y61    pwm_generator_instance/r_frequency_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y62    pwm_generator_instance/r_frequency_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y62    pwm_generator_instance/r_frequency_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y62    pwm_generator_instance/r_frequency_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y63    pwm_generator_instance/r_PWM_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X65Y58    pwm_generator_instance/r_frequency_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y60    pwm_generator_instance/r_frequency_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X65Y60    pwm_generator_instance/r_frequency_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X65Y61    pwm_generator_instance/r_frequency_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y61    pwm_generator_instance/r_frequency_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X67Y62    pwm_generator_instance/r_frequency_counter_reg[17]/C



