# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework_3.srcs/sources_1/imports/Desktop/Homework_3.vhdl" \
"../../../../Homework_3.srcs/sim_1/imports/Desktop/homework_3_tb.vhdl" \

# Do not sort compile order
nosort
