
trabalhoTIM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08007e08  08007e08  00008e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008194  08008194  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008194  08008194  00009194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800819c  0800819c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800819c  0800819c  0000919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081a0  080081a0  000091a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081a4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001d4  08008378  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08008378  0000a434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef46  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a9  00000000  00000000  0001914a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0001b5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab4  00000000  00000000  0001c3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002320b  00000000  00000000  0001ce74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010731  00000000  00000000  0004007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2e94  00000000  00000000  000507b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123644  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e4  00000000  00000000  00123688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00127f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007df0 	.word	0x08007df0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007df0 	.word	0x08007df0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 8000fc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b37      	ldr	r3, [pc, #220]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a36      	ldr	r2, [pc, #216]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b34      	ldr	r3, [pc, #208]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b30      	ldr	r3, [pc, #192]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4a2f      	ldr	r2, [pc, #188]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b29      	ldr	r3, [pc, #164]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a28      	ldr	r2, [pc, #160]	@ (80010ac <MX_GPIO_Init+0xf8>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	4b22      	ldr	r3, [pc, #136]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a21      	ldr	r2, [pc, #132]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <MX_GPIO_Init+0xf8>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pinTrig_GPIO_Port, pinTrig_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2101      	movs	r1, #1
 800103e:	481c      	ldr	r0, [pc, #112]	@ (80010b0 <MX_GPIO_Init+0xfc>)
 8001040:	f001 f8ca 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2120      	movs	r1, #32
 8001048:	481a      	ldr	r0, [pc, #104]	@ (80010b4 <MX_GPIO_Init+0x100>)
 800104a:	f001 f8c5 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800104e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001054:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001058:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800105a:	2301      	movs	r3, #1
 800105c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	4812      	ldr	r0, [pc, #72]	@ (80010b0 <MX_GPIO_Init+0xfc>)
 8001066:	f000 ff0b 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : pinTrig_Pin */
  GPIO_InitStruct.Pin = pinTrig_Pin;
 800106a:	2301      	movs	r3, #1
 800106c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2300      	movs	r3, #0
 8001078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(pinTrig_GPIO_Port, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <MX_GPIO_Init+0xfc>)
 8001082:	f000 fefd 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001086:	2320      	movs	r3, #32
 8001088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108a:	2301      	movs	r3, #1
 800108c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001096:	f107 0314 	add.w	r3, r7, #20
 800109a:	4619      	mov	r1, r3
 800109c:	4805      	ldr	r0, [pc, #20]	@ (80010b4 <MX_GPIO_Init+0x100>)
 800109e:	f000 feef 	bl	8001e80 <HAL_GPIO_Init>

}
 80010a2:	bf00      	nop
 80010a4:	3728      	adds	r7, #40	@ 0x28
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40020800 	.word	0x40020800
 80010b4:	40020000 	.word	0x40020000

080010b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010bc:	f000 fcca 	bl	8001a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c0:	f000 f846 	bl	8001150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c4:	f7ff ff76 	bl	8000fb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010c8:	f000 fc20 	bl	800190c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010cc:	f000 fb04 	bl	80016d8 <MX_TIM2_Init>
  MX_TIM1_Init();
 80010d0:	f000 fa76 	bl	80015c0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80010d4:	2100      	movs	r1, #0
 80010d6:	4819      	ldr	r0, [pc, #100]	@ (800113c <main+0x84>)
 80010d8:	f002 f8b0 	bl	800323c <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010dc:	2100      	movs	r1, #0
 80010de:	4818      	ldr	r0, [pc, #96]	@ (8001140 <main+0x88>)
 80010e0:	f001 ff1a 	bl	8002f18 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET && btnPressed == 0 || isCaptured != 0)
 80010e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010e8:	4816      	ldr	r0, [pc, #88]	@ (8001144 <main+0x8c>)
 80010ea:	f001 f85d 	bl	80021a8 <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d103      	bne.n	80010fc <main+0x44>
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <main+0x90>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <main+0x4c>
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <main+0x94>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00f      	beq.n	8001124 <main+0x6c>
		{
			btnPressed = 1;
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <main+0x90>)
 8001106:	2201      	movs	r2, #1
 8001108:	601a      	str	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800110a:	2100      	movs	r1, #0
 800110c:	480c      	ldr	r0, [pc, #48]	@ (8001140 <main+0x88>)
 800110e:	f001 ffcb 	bl	80030a8 <HAL_TIM_PWM_Stop>
			__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001112:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <main+0x88>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <main+0x88>)
 800111e:	f001 fefb 	bl	8002f18 <HAL_TIM_PWM_Start>
 8001122:	e00a      	b.n	800113a <main+0x82>
		}
		else if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET)
 8001124:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001128:	4806      	ldr	r0, [pc, #24]	@ (8001144 <main+0x8c>)
 800112a:	f001 f83d 	bl	80021a8 <HAL_GPIO_ReadPin>
 800112e:	4603      	mov	r3, r0
 8001130:	2b01      	cmp	r3, #1
 8001132:	d1d7      	bne.n	80010e4 <main+0x2c>
		{
			btnPressed = 0;
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <main+0x90>)
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET && btnPressed == 0 || isCaptured != 0)
 800113a:	e7d3      	b.n	80010e4 <main+0x2c>
 800113c:	20000254 	.word	0x20000254
 8001140:	2000020c 	.word	0x2000020c
 8001144:	40020800 	.word	0x40020800
 8001148:	200001f0 	.word	0x200001f0
 800114c:	200001f4 	.word	0x200001f4

08001150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b094      	sub	sp, #80	@ 0x50
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 031c 	add.w	r3, r7, #28
 800115a:	2234      	movs	r2, #52	@ 0x34
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f004 ff1f 	bl	8005fa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <SystemClock_Config+0xd4>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117c:	4a29      	ldr	r2, [pc, #164]	@ (8001224 <SystemClock_Config+0xd4>)
 800117e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001182:	6413      	str	r3, [r2, #64]	@ 0x40
 8001184:	4b27      	ldr	r3, [pc, #156]	@ (8001224 <SystemClock_Config+0xd4>)
 8001186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001190:	2300      	movs	r3, #0
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	4b24      	ldr	r3, [pc, #144]	@ (8001228 <SystemClock_Config+0xd8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800119c:	4a22      	ldr	r2, [pc, #136]	@ (8001228 <SystemClock_Config+0xd8>)
 800119e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <SystemClock_Config+0xd8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b0:	2302      	movs	r3, #2
 80011b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b4:	2301      	movs	r3, #1
 80011b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b8:	2310      	movs	r3, #16
 80011ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011bc:	2302      	movs	r3, #2
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011c4:	2310      	movs	r3, #16
 80011c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011c8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011ce:	2304      	movs	r3, #4
 80011d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011d6:	2302      	movs	r3, #2
 80011d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011da:	f107 031c 	add.w	r3, r7, #28
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 fb5e 	bl	80028a0 <HAL_RCC_OscConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80011ea:	f000 f89f 	bl	800132c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ee:	230f      	movs	r3, #15
 80011f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f2:	2302      	movs	r3, #2
 80011f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001204:	f107 0308 	add.w	r3, r7, #8
 8001208:	2102      	movs	r1, #2
 800120a:	4618      	mov	r0, r3
 800120c:	f000 fffe 	bl	800220c <HAL_RCC_ClockConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001216:	f000 f889 	bl	800132c <Error_Handler>
  }
}
 800121a:	bf00      	nop
 800121c:	3750      	adds	r7, #80	@ 0x50
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800
 8001228:	40007000 	.word	0x40007000
 800122c:	00000000 	.word	0x00000000

08001230 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001240:	d15a      	bne.n	80012f8 <HAL_TIM_IC_CaptureCallback+0xc8>
	{
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7f1b      	ldrb	r3, [r3, #28]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d156      	bne.n	80012f8 <HAL_TIM_IC_CaptureCallback+0xc8>
		{
			if(isCaptured == 0)
 800124a:	4b2f      	ldr	r3, [pc, #188]	@ (8001308 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10b      	bne.n	800126a <HAL_TIM_IC_CaptureCallback+0x3a>
			{
				IC1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001252:	2100      	movs	r1, #0
 8001254:	482d      	ldr	r0, [pc, #180]	@ (800130c <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001256:	f002 fc89 	bl	8003b6c <HAL_TIM_ReadCapturedValue>
 800125a:	4603      	mov	r3, r0
 800125c:	b29a      	uxth	r2, r3
 800125e:	4b2c      	ldr	r3, [pc, #176]	@ (8001310 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001260:	801a      	strh	r2, [r3, #0]
				isCaptured = 1;
 8001262:	4b29      	ldr	r3, [pc, #164]	@ (8001308 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001264:	2201      	movs	r2, #1
 8001266:	601a      	str	r2, [r3, #0]
				IC1 = 0;
				isCaptured = 0;
			}
		}
	}
}
 8001268:	e046      	b.n	80012f8 <HAL_TIM_IC_CaptureCallback+0xc8>
			else if(isCaptured == 1)
 800126a:	4b27      	ldr	r3, [pc, #156]	@ (8001308 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d142      	bne.n	80012f8 <HAL_TIM_IC_CaptureCallback+0xc8>
				IC2 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001272:	2100      	movs	r1, #0
 8001274:	4825      	ldr	r0, [pc, #148]	@ (800130c <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001276:	f002 fc79 	bl	8003b6c <HAL_TIM_ReadCapturedValue>
 800127a:	4603      	mov	r3, r0
 800127c:	b29a      	uxth	r2, r3
 800127e:	4b25      	ldr	r3, [pc, #148]	@ (8001314 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001280:	801a      	strh	r2, [r3, #0]
				rawValue = IC2 - IC1;
 8001282:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001284:	881a      	ldrh	r2, [r3, #0]
 8001286:	4b22      	ldr	r3, [pc, #136]	@ (8001310 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b29a      	uxth	r2, r3
 800128e:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8001290:	801a      	strh	r2, [r3, #0]
				period = (float)rawValue * (84.0f/84000000.0f);
 8001292:	4b21      	ldr	r3, [pc, #132]	@ (8001318 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800129e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800131c <HAL_TIM_IC_CaptureCallback+0xec>
 80012a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001320 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80012a8:	edc3 7a00 	vstr	s15, [r3]
				distance = ((period * 1000000)/2) * 0.034;
 80012ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001324 <HAL_TIM_IC_CaptureCallback+0xf4>
 80012b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ba:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80012be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012c2:	ee16 0a90 	vmov	r0, s13
 80012c6:	f7ff f95f 	bl	8000588 <__aeabi_f2d>
 80012ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8001300 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7ff f9b2 	bl	8000638 <__aeabi_dmul>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fc84 	bl	8000be8 <__aeabi_d2f>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4a11      	ldr	r2, [pc, #68]	@ (8001328 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80012e4:	6013      	str	r3, [r2, #0]
				IC2 = 0;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	801a      	strh	r2, [r3, #0]
				IC1 = 0;
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	801a      	strh	r2, [r3, #0]
				isCaptured = 0;
 80012f2:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	b020c49c 	.word	0xb020c49c
 8001304:	3fa16872 	.word	0x3fa16872
 8001308:	200001f4 	.word	0x200001f4
 800130c:	20000254 	.word	0x20000254
 8001310:	200001f8 	.word	0x200001f8
 8001314:	200001fa 	.word	0x200001fa
 8001318:	200001fc 	.word	0x200001fc
 800131c:	358637bd 	.word	0x358637bd
 8001320:	20000200 	.word	0x20000200
 8001324:	49742400 	.word	0x49742400
 8001328:	20000204 	.word	0x20000204

0800132c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001330:	b672      	cpsid	i
}
 8001332:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <Error_Handler+0x8>

08001338 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b10      	ldr	r3, [pc, #64]	@ (8001384 <HAL_MspInit+0x4c>)
 8001344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001346:	4a0f      	ldr	r2, [pc, #60]	@ (8001384 <HAL_MspInit+0x4c>)
 8001348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800134c:	6453      	str	r3, [r2, #68]	@ 0x44
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <HAL_MspInit+0x4c>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_MspInit+0x4c>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <HAL_MspInit+0x4c>)
 8001364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001368:	6413      	str	r3, [r2, #64]	@ 0x40
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_MspInit+0x4c>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001376:	2007      	movs	r0, #7
 8001378:	f000 fcae 	bl	8001cd8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40023800 	.word	0x40023800

08001388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <NMI_Handler+0x4>

08001390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <HardFault_Handler+0x4>

08001398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <MemManage_Handler+0x4>

080013a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <BusFault_Handler+0x4>

080013a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <UsageFault_Handler+0x4>

080013b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013de:	f000 fb8b 	bl	8001af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <TIM2_IRQHandler+0x10>)
 80013ee:	f002 f8a7 	bl	8003540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000254 	.word	0x20000254

080013fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001400:	4802      	ldr	r0, [pc, #8]	@ (800140c <USART2_IRQHandler+0x10>)
 8001402:	f003 f991 	bl	8004728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	2000029c 	.word	0x2000029c

08001410 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return 1;
 8001414:	2301      	movs	r3, #1
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <_kill>:

int _kill(int pid, int sig)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800142a:	f004 fe0d 	bl	8006048 <__errno>
 800142e:	4603      	mov	r3, r0
 8001430:	2216      	movs	r2, #22
 8001432:	601a      	str	r2, [r3, #0]
  return -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <_exit>:

void _exit (int status)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001448:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ffe7 	bl	8001420 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001452:	bf00      	nop
 8001454:	e7fd      	b.n	8001452 <_exit+0x12>

08001456 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b086      	sub	sp, #24
 800145a:	af00      	add	r7, sp, #0
 800145c:	60f8      	str	r0, [r7, #12]
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e00a      	b.n	800147e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001468:	f3af 8000 	nop.w
 800146c:	4601      	mov	r1, r0
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	60ba      	str	r2, [r7, #8]
 8001474:	b2ca      	uxtb	r2, r1
 8001476:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	3301      	adds	r3, #1
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	697a      	ldr	r2, [r7, #20]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	429a      	cmp	r2, r3
 8001484:	dbf0      	blt.n	8001468 <_read+0x12>
  }

  return len;
 8001486:	687b      	ldr	r3, [r7, #4]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]
 80014a0:	e009      	b.n	80014b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	1c5a      	adds	r2, r3, #1
 80014a6:	60ba      	str	r2, [r7, #8]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	3301      	adds	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	dbf1      	blt.n	80014a2 <_write+0x12>
  }
  return len;
 80014be:	687b      	ldr	r3, [r7, #4]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <_close>:

int _close(int file)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014f0:	605a      	str	r2, [r3, #4]
  return 0;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <_isatty>:

int _isatty(int file)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001508:	2301      	movs	r3, #1
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001516:	b480      	push	{r7}
 8001518:	b085      	sub	sp, #20
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001538:	4a14      	ldr	r2, [pc, #80]	@ (800158c <_sbrk+0x5c>)
 800153a:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <_sbrk+0x60>)
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800154c:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <_sbrk+0x64>)
 800154e:	4a12      	ldr	r2, [pc, #72]	@ (8001598 <_sbrk+0x68>)
 8001550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001552:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <_sbrk+0x64>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	429a      	cmp	r2, r3
 800155e:	d207      	bcs.n	8001570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001560:	f004 fd72 	bl	8006048 <__errno>
 8001564:	4603      	mov	r3, r0
 8001566:	220c      	movs	r2, #12
 8001568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800156a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800156e:	e009      	b.n	8001584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001570:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001576:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	4a05      	ldr	r2, [pc, #20]	@ (8001594 <_sbrk+0x64>)
 8001580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20020000 	.word	0x20020000
 8001590:	00000400 	.word	0x00000400
 8001594:	20000208 	.word	0x20000208
 8001598:	20000438 	.word	0x20000438

0800159c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <SystemInit+0x20>)
 80015a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <SystemInit+0x20>)
 80015a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b092      	sub	sp, #72	@ 0x48
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
 80015e0:	615a      	str	r2, [r3, #20]
 80015e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2220      	movs	r2, #32
 80015e8:	2100      	movs	r1, #0
 80015ea:	4618      	mov	r0, r3
 80015ec:	f004 fcd9 	bl	8005fa2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015f0:	4b37      	ldr	r3, [pc, #220]	@ (80016d0 <MX_TIM1_Init+0x110>)
 80015f2:	4a38      	ldr	r2, [pc, #224]	@ (80016d4 <MX_TIM1_Init+0x114>)
 80015f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80015f6:	4b36      	ldr	r3, [pc, #216]	@ (80016d0 <MX_TIM1_Init+0x110>)
 80015f8:	2253      	movs	r2, #83	@ 0x53
 80015fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fc:	4b34      	ldr	r3, [pc, #208]	@ (80016d0 <MX_TIM1_Init+0x110>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001602:	4b33      	ldr	r3, [pc, #204]	@ (80016d0 <MX_TIM1_Init+0x110>)
 8001604:	2263      	movs	r2, #99	@ 0x63
 8001606:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001608:	4b31      	ldr	r3, [pc, #196]	@ (80016d0 <MX_TIM1_Init+0x110>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800160e:	4b30      	ldr	r3, [pc, #192]	@ (80016d0 <MX_TIM1_Init+0x110>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b2e      	ldr	r3, [pc, #184]	@ (80016d0 <MX_TIM1_Init+0x110>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800161a:	482d      	ldr	r0, [pc, #180]	@ (80016d0 <MX_TIM1_Init+0x110>)
 800161c:	f001 fc2d 	bl	8002e7a <HAL_TIM_PWM_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001626:	f7ff fe81 	bl	800132c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800162a:	2108      	movs	r1, #8
 800162c:	4828      	ldr	r0, [pc, #160]	@ (80016d0 <MX_TIM1_Init+0x110>)
 800162e:	f001 ff2d 	bl	800348c <HAL_TIM_OnePulse_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001638:	f7ff fe78 	bl	800132c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163c:	2300      	movs	r3, #0
 800163e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001644:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001648:	4619      	mov	r1, r3
 800164a:	4821      	ldr	r0, [pc, #132]	@ (80016d0 <MX_TIM1_Init+0x110>)
 800164c:	f002 ff3a 	bl	80044c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001656:	f7ff fe69 	bl	800132c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800165a:	2370      	movs	r3, #112	@ 0x70
 800165c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 10;
 800165e:	230a      	movs	r3, #10
 8001660:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001662:	2300      	movs	r3, #0
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001666:	2300      	movs	r3, #0
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001676:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167a:	2200      	movs	r2, #0
 800167c:	4619      	mov	r1, r3
 800167e:	4814      	ldr	r0, [pc, #80]	@ (80016d0 <MX_TIM1_Init+0x110>)
 8001680:	f002 f8ea 	bl	8003858 <HAL_TIM_PWM_ConfigChannel>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 800168a:	f7ff fe4f 	bl	800132c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001692:	2300      	movs	r3, #0
 8001694:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	4619      	mov	r1, r3
 80016b0:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <MX_TIM1_Init+0x110>)
 80016b2:	f002 ff83 	bl	80045bc <HAL_TIMEx_ConfigBreakDeadTime>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80016bc:	f7ff fe36 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016c0:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <MX_TIM1_Init+0x110>)
 80016c2:	f000 f8e9 	bl	8001898 <HAL_TIM_MspPostInit>

}
 80016c6:	bf00      	nop
 80016c8:	3748      	adds	r7, #72	@ 0x48
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000020c 	.word	0x2000020c
 80016d4:	40010000 	.word	0x40010000

080016d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	@ 0x28
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016de:	f107 0318 	add.w	r3, r7, #24
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016f6:	463b      	mov	r3, r7
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001702:	4b2c      	ldr	r3, [pc, #176]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001704:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001708:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800170a:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 800170c:	2253      	movs	r2, #83	@ 0x53
 800170e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	4b28      	ldr	r3, [pc, #160]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001716:	4b27      	ldr	r3, [pc, #156]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001718:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800171c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171e:	4b25      	ldr	r3, [pc, #148]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001724:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001726:	2200      	movs	r2, #0
 8001728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800172a:	4822      	ldr	r0, [pc, #136]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 800172c:	f001 fb56 	bl	8002ddc <HAL_TIM_Base_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001736:	f7ff fdf9 	bl	800132c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800173e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001740:	f107 0318 	add.w	r3, r7, #24
 8001744:	4619      	mov	r1, r3
 8001746:	481b      	ldr	r0, [pc, #108]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001748:	f002 f948 	bl	80039dc <HAL_TIM_ConfigClockSource>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001752:	f7ff fdeb 	bl	800132c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001756:	4817      	ldr	r0, [pc, #92]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001758:	f001 fd16 	bl	8003188 <HAL_TIM_IC_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001762:	f7ff fde3 	bl	800132c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800176e:	f107 0310 	add.w	r3, r7, #16
 8001772:	4619      	mov	r1, r3
 8001774:	480f      	ldr	r0, [pc, #60]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 8001776:	f002 fea5 	bl	80044c4 <HAL_TIMEx_MasterConfigSynchronization>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001780:	f7ff fdd4 	bl	800132c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001784:	230a      	movs	r3, #10
 8001786:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001788:	2301      	movs	r3, #1
 800178a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001794:	463b      	mov	r3, r7
 8001796:	2200      	movs	r2, #0
 8001798:	4619      	mov	r1, r3
 800179a:	4806      	ldr	r0, [pc, #24]	@ (80017b4 <MX_TIM2_Init+0xdc>)
 800179c:	f001 ffc0 	bl	8003720 <HAL_TIM_IC_ConfigChannel>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80017a6:	f7ff fdc1 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	3728      	adds	r7, #40	@ 0x28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000254 	.word	0x20000254

080017b8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a0b      	ldr	r2, [pc, #44]	@ (80017f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d10d      	bne.n	80017e6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x40>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	4a09      	ldr	r2, [pc, #36]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x40>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x40>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80017e6:	bf00      	nop
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40010000 	.word	0x40010000
 80017f8:	40023800 	.word	0x40023800

080017fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	@ 0x28
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800181c:	d133      	bne.n	8001886 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 8001824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001826:	4a1a      	ldr	r2, [pc, #104]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6413      	str	r3, [r2, #64]	@ 0x40
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	4a13      	ldr	r2, [pc, #76]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <HAL_TIM_Base_MspInit+0x94>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001856:	2301      	movs	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001866:	2301      	movs	r3, #1
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4808      	ldr	r0, [pc, #32]	@ (8001894 <HAL_TIM_Base_MspInit+0x98>)
 8001872:	f000 fb05 	bl	8001e80 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	201c      	movs	r0, #28
 800187c:	f000 fa37 	bl	8001cee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001880:	201c      	movs	r0, #28
 8001882:	f000 fa50 	bl	8001d26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	@ 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	40020000 	.word	0x40020000

08001898 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a12      	ldr	r2, [pc, #72]	@ (8001900 <HAL_TIM_MspPostInit+0x68>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d11e      	bne.n	80018f8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <HAL_TIM_MspPostInit+0x6c>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a10      	ldr	r2, [pc, #64]	@ (8001904 <HAL_TIM_MspPostInit+0x6c>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_TIM_MspPostInit+0x6c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018e8:	2301      	movs	r3, #1
 80018ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	4619      	mov	r1, r3
 80018f2:	4805      	ldr	r0, [pc, #20]	@ (8001908 <HAL_TIM_MspPostInit+0x70>)
 80018f4:	f000 fac4 	bl	8001e80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80018f8:	bf00      	nop
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40010000 	.word	0x40010000
 8001904:	40023800 	.word	0x40023800
 8001908:	40020000 	.word	0x40020000

0800190c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001912:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_USART2_UART_Init+0x50>)
 8001914:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001944:	f002 fea0 	bl	8004688 <HAL_UART_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800194e:	f7ff fced 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	2000029c 	.word	0x2000029c
 800195c:	40004400 	.word	0x40004400

08001960 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a1d      	ldr	r2, [pc, #116]	@ (80019f4 <HAL_UART_MspInit+0x94>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d133      	bne.n	80019ea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b1c      	ldr	r3, [pc, #112]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a1b      	ldr	r2, [pc, #108]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 800198c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b19      	ldr	r3, [pc, #100]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b15      	ldr	r3, [pc, #84]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a14      	ldr	r2, [pc, #80]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_UART_MspInit+0x98>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ba:	230c      	movs	r3, #12
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ca:	2307      	movs	r3, #7
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4809      	ldr	r0, [pc, #36]	@ (80019fc <HAL_UART_MspInit+0x9c>)
 80019d6:	f000 fa53 	bl	8001e80 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019da:	2200      	movs	r2, #0
 80019dc:	2100      	movs	r1, #0
 80019de:	2026      	movs	r0, #38	@ 0x26
 80019e0:	f000 f985 	bl	8001cee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019e4:	2026      	movs	r0, #38	@ 0x26
 80019e6:	f000 f99e 	bl	8001d26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019ea:	bf00      	nop
 80019ec:	3728      	adds	r7, #40	@ 0x28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40004400 	.word	0x40004400
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40020000 	.word	0x40020000

08001a00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a04:	f7ff fdca 	bl	800159c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	@ (8001a40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	@ (8001a4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f004 fb11 	bl	8006054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a32:	f7ff fb41 	bl	80010b8 <main>
  bx  lr    
 8001a36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a44:	080081a4 	.word	0x080081a4
  ldr r2, =_sbss
 8001a48:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a4c:	20000434 	.word	0x20000434

08001a50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC_IRQHandler>
	...

08001a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a58:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <HAL_Init+0x40>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <HAL_Init+0x40>)
 8001a5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_Init+0x40>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0a      	ldr	r2, [pc, #40]	@ (8001a94 <HAL_Init+0x40>)
 8001a6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <HAL_Init+0x40>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a07      	ldr	r2, [pc, #28]	@ (8001a94 <HAL_Init+0x40>)
 8001a76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f000 f92b 	bl	8001cd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a82:	2000      	movs	r0, #0
 8001a84:	f000 f808 	bl	8001a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a88:	f7ff fc56 	bl	8001338 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40023c00 	.word	0x40023c00

08001a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa0:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <HAL_InitTick+0x54>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_InitTick+0x58>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 f943 	bl	8001d42 <HAL_SYSTICK_Config>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00e      	b.n	8001ae4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b0f      	cmp	r3, #15
 8001aca:	d80a      	bhi.n	8001ae2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001acc:	2200      	movs	r2, #0
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ad4:	f000 f90b 	bl	8001cee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad8:	4a06      	ldr	r2, [pc, #24]	@ (8001af4 <HAL_InitTick+0x5c>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e000      	b.n	8001ae4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000000 	.word	0x20000000
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000004 	.word	0x20000004

08001af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_IncTick+0x20>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_IncTick+0x24>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4413      	add	r3, r2
 8001b08:	4a04      	ldr	r2, [pc, #16]	@ (8001b1c <HAL_IncTick+0x24>)
 8001b0a:	6013      	str	r3, [r2, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	20000008 	.word	0x20000008
 8001b1c:	200002e4 	.word	0x200002e4

08001b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b03      	ldr	r3, [pc, #12]	@ (8001b34 <HAL_GetTick+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	200002e4 	.word	0x200002e4

08001b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b48:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	@ (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	60d3      	str	r3, [r2, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b84:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <__NVIC_GetPriorityGrouping+0x18>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	f003 0307 	and.w	r3, r3, #7
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db0b      	blt.n	8001bc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	4907      	ldr	r1, [pc, #28]	@ (8001bd4 <__NVIC_EnableIRQ+0x38>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	095b      	lsrs	r3, r3, #5
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000e100 	.word	0xe000e100

08001bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	6039      	str	r1, [r7, #0]
 8001be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	db0a      	blt.n	8001c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	490c      	ldr	r1, [pc, #48]	@ (8001c24 <__NVIC_SetPriority+0x4c>)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	0112      	lsls	r2, r2, #4
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c00:	e00a      	b.n	8001c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4908      	ldr	r1, [pc, #32]	@ (8001c28 <__NVIC_SetPriority+0x50>)
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	3b04      	subs	r3, #4
 8001c10:	0112      	lsls	r2, r2, #4
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	440b      	add	r3, r1
 8001c16:	761a      	strb	r2, [r3, #24]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	e000e100 	.word	0xe000e100
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b089      	sub	sp, #36	@ 0x24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f1c3 0307 	rsb	r3, r3, #7
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	bf28      	it	cs
 8001c4a:	2304      	movcs	r3, #4
 8001c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	3304      	adds	r3, #4
 8001c52:	2b06      	cmp	r3, #6
 8001c54:	d902      	bls.n	8001c5c <NVIC_EncodePriority+0x30>
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3b03      	subs	r3, #3
 8001c5a:	e000      	b.n	8001c5e <NVIC_EncodePriority+0x32>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	401a      	ands	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7e:	43d9      	mvns	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c84:	4313      	orrs	r3, r2
         );
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3724      	adds	r7, #36	@ 0x24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
	...

08001c94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ca4:	d301      	bcc.n	8001caa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00f      	b.n	8001cca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001caa:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <SysTick_Config+0x40>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cb2:	210f      	movs	r1, #15
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cb8:	f7ff ff8e 	bl	8001bd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <SysTick_Config+0x40>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cc2:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <SysTick_Config+0x40>)
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	e000e010 	.word	0xe000e010

08001cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff ff29 	bl	8001b38 <__NVIC_SetPriorityGrouping>
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
 8001cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d00:	f7ff ff3e 	bl	8001b80 <__NVIC_GetPriorityGrouping>
 8001d04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	6978      	ldr	r0, [r7, #20]
 8001d0c:	f7ff ff8e 	bl	8001c2c <NVIC_EncodePriority>
 8001d10:	4602      	mov	r2, r0
 8001d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d16:	4611      	mov	r1, r2
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff ff5d 	bl	8001bd8 <__NVIC_SetPriority>
}
 8001d1e:	bf00      	nop
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff31 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ffa2 	bl	8001c94 <SysTick_Config>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d66:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff feda 	bl	8001b20 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d008      	beq.n	8001d8c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2280      	movs	r2, #128	@ 0x80
 8001d7e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e052      	b.n	8001e32 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0216 	bic.w	r2, r2, #22
 8001d9a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	695a      	ldr	r2, [r3, #20]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001daa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d103      	bne.n	8001dbc <HAL_DMA_Abort+0x62>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d007      	beq.n	8001dcc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0208 	bic.w	r2, r2, #8
 8001dca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 0201 	bic.w	r2, r2, #1
 8001dda:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ddc:	e013      	b.n	8001e06 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dde:	f7ff fe9f 	bl	8001b20 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b05      	cmp	r3, #5
 8001dea:	d90c      	bls.n	8001e06 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2220      	movs	r2, #32
 8001df0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2203      	movs	r2, #3
 8001df6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e015      	b.n	8001e32 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1e4      	bne.n	8001dde <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e18:	223f      	movs	r2, #63	@ 0x3f
 8001e1a:	409a      	lsls	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d004      	beq.n	8001e58 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2280      	movs	r2, #128	@ 0x80
 8001e52:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e00c      	b.n	8001e72 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2205      	movs	r2, #5
 8001e5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0201 	bic.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	@ 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	e165      	b.n	8002168 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	f040 8154 	bne.w	8002162 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d005      	beq.n	8001ed2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d130      	bne.n	8001f34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	2203      	movs	r2, #3
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f08:	2201      	movs	r2, #1
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 0201 	and.w	r2, r3, #1
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d017      	beq.n	8001f70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	2203      	movs	r2, #3
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43db      	mvns	r3, r3
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	4013      	ands	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 0303 	and.w	r3, r3, #3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d123      	bne.n	8001fc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	08da      	lsrs	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3208      	adds	r2, #8
 8001f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	f003 0307 	and.w	r3, r3, #7
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	220f      	movs	r2, #15
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3208      	adds	r2, #8
 8001fbe:	69b9      	ldr	r1, [r7, #24]
 8001fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	2203      	movs	r2, #3
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 0203 	and.w	r2, r3, #3
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 80ae 	beq.w	8002162 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	4b5d      	ldr	r3, [pc, #372]	@ (8002180 <HAL_GPIO_Init+0x300>)
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	4a5c      	ldr	r2, [pc, #368]	@ (8002180 <HAL_GPIO_Init+0x300>)
 8002010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002014:	6453      	str	r3, [r2, #68]	@ 0x44
 8002016:	4b5a      	ldr	r3, [pc, #360]	@ (8002180 <HAL_GPIO_Init+0x300>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002022:	4a58      	ldr	r2, [pc, #352]	@ (8002184 <HAL_GPIO_Init+0x304>)
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	089b      	lsrs	r3, r3, #2
 8002028:	3302      	adds	r3, #2
 800202a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	220f      	movs	r2, #15
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	43db      	mvns	r3, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4013      	ands	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a4f      	ldr	r2, [pc, #316]	@ (8002188 <HAL_GPIO_Init+0x308>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d025      	beq.n	800209a <HAL_GPIO_Init+0x21a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a4e      	ldr	r2, [pc, #312]	@ (800218c <HAL_GPIO_Init+0x30c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d01f      	beq.n	8002096 <HAL_GPIO_Init+0x216>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a4d      	ldr	r2, [pc, #308]	@ (8002190 <HAL_GPIO_Init+0x310>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d019      	beq.n	8002092 <HAL_GPIO_Init+0x212>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a4c      	ldr	r2, [pc, #304]	@ (8002194 <HAL_GPIO_Init+0x314>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d013      	beq.n	800208e <HAL_GPIO_Init+0x20e>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a4b      	ldr	r2, [pc, #300]	@ (8002198 <HAL_GPIO_Init+0x318>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d00d      	beq.n	800208a <HAL_GPIO_Init+0x20a>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a4a      	ldr	r2, [pc, #296]	@ (800219c <HAL_GPIO_Init+0x31c>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d007      	beq.n	8002086 <HAL_GPIO_Init+0x206>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a49      	ldr	r2, [pc, #292]	@ (80021a0 <HAL_GPIO_Init+0x320>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d101      	bne.n	8002082 <HAL_GPIO_Init+0x202>
 800207e:	2306      	movs	r3, #6
 8002080:	e00c      	b.n	800209c <HAL_GPIO_Init+0x21c>
 8002082:	2307      	movs	r3, #7
 8002084:	e00a      	b.n	800209c <HAL_GPIO_Init+0x21c>
 8002086:	2305      	movs	r3, #5
 8002088:	e008      	b.n	800209c <HAL_GPIO_Init+0x21c>
 800208a:	2304      	movs	r3, #4
 800208c:	e006      	b.n	800209c <HAL_GPIO_Init+0x21c>
 800208e:	2303      	movs	r3, #3
 8002090:	e004      	b.n	800209c <HAL_GPIO_Init+0x21c>
 8002092:	2302      	movs	r3, #2
 8002094:	e002      	b.n	800209c <HAL_GPIO_Init+0x21c>
 8002096:	2301      	movs	r3, #1
 8002098:	e000      	b.n	800209c <HAL_GPIO_Init+0x21c>
 800209a:	2300      	movs	r3, #0
 800209c:	69fa      	ldr	r2, [r7, #28]
 800209e:	f002 0203 	and.w	r2, r2, #3
 80020a2:	0092      	lsls	r2, r2, #2
 80020a4:	4093      	lsls	r3, r2
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ac:	4935      	ldr	r1, [pc, #212]	@ (8002184 <HAL_GPIO_Init+0x304>)
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	089b      	lsrs	r3, r3, #2
 80020b2:	3302      	adds	r3, #2
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ba:	4b3a      	ldr	r3, [pc, #232]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020de:	4a31      	ldr	r2, [pc, #196]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020e4:	4b2f      	ldr	r3, [pc, #188]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d003      	beq.n	8002108 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002108:	4a26      	ldr	r2, [pc, #152]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800210e:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	43db      	mvns	r3, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4013      	ands	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002132:	4a1c      	ldr	r2, [pc, #112]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002138:	4b1a      	ldr	r3, [pc, #104]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	43db      	mvns	r3, r3
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	4013      	ands	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800215c:	4a11      	ldr	r2, [pc, #68]	@ (80021a4 <HAL_GPIO_Init+0x324>)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3301      	adds	r3, #1
 8002166:	61fb      	str	r3, [r7, #28]
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	2b0f      	cmp	r3, #15
 800216c:	f67f ae96 	bls.w	8001e9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002170:	bf00      	nop
 8002172:	bf00      	nop
 8002174:	3724      	adds	r7, #36	@ 0x24
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800
 8002184:	40013800 	.word	0x40013800
 8002188:	40020000 	.word	0x40020000
 800218c:	40020400 	.word	0x40020400
 8002190:	40020800 	.word	0x40020800
 8002194:	40020c00 	.word	0x40020c00
 8002198:	40021000 	.word	0x40021000
 800219c:	40021400 	.word	0x40021400
 80021a0:	40021800 	.word	0x40021800
 80021a4:	40013c00 	.word	0x40013c00

080021a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691a      	ldr	r2, [r3, #16]
 80021b8:	887b      	ldrh	r3, [r7, #2]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d002      	beq.n	80021c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021c0:	2301      	movs	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e001      	b.n	80021ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	807b      	strh	r3, [r7, #2]
 80021e4:	4613      	mov	r3, r2
 80021e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ee:	887a      	ldrh	r2, [r7, #2]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021f4:	e003      	b.n	80021fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	041a      	lsls	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	619a      	str	r2, [r3, #24]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0cc      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002220:	4b68      	ldr	r3, [pc, #416]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 030f 	and.w	r3, r3, #15
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d90c      	bls.n	8002248 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b65      	ldr	r3, [pc, #404]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002236:	4b63      	ldr	r3, [pc, #396]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 030f 	and.w	r3, r3, #15
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	d001      	beq.n	8002248 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e0b8      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d020      	beq.n	8002296 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b00      	cmp	r3, #0
 800225e:	d005      	beq.n	800226c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002260:	4b59      	ldr	r3, [pc, #356]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	4a58      	ldr	r2, [pc, #352]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800226a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0308 	and.w	r3, r3, #8
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002278:	4b53      	ldr	r3, [pc, #332]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4a52      	ldr	r2, [pc, #328]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002282:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002284:	4b50      	ldr	r3, [pc, #320]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	494d      	ldr	r1, [pc, #308]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002292:	4313      	orrs	r3, r2
 8002294:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d044      	beq.n	800232c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d107      	bne.n	80022ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	4b47      	ldr	r3, [pc, #284]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d119      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e07f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d003      	beq.n	80022ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ca:	4b3f      	ldr	r3, [pc, #252]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d109      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e06f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022da:	4b3b      	ldr	r3, [pc, #236]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e067      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ea:	4b37      	ldr	r3, [pc, #220]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f023 0203 	bic.w	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4934      	ldr	r1, [pc, #208]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022fc:	f7ff fc10 	bl	8001b20 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002302:	e00a      	b.n	800231a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f7ff fc0c 	bl	8001b20 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e04f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	4b2b      	ldr	r3, [pc, #172]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 020c 	and.w	r2, r3, #12
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	429a      	cmp	r2, r3
 800232a:	d1eb      	bne.n	8002304 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800232c:	4b25      	ldr	r3, [pc, #148]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d20c      	bcs.n	8002354 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233a:	4b22      	ldr	r3, [pc, #136]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002342:	4b20      	ldr	r3, [pc, #128]	@ (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e032      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0304 	and.w	r3, r3, #4
 800235c:	2b00      	cmp	r3, #0
 800235e:	d008      	beq.n	8002372 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002360:	4b19      	ldr	r3, [pc, #100]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	4916      	ldr	r1, [pc, #88]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	4313      	orrs	r3, r2
 8002370:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d009      	beq.n	8002392 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800237e:	4b12      	ldr	r3, [pc, #72]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	490e      	ldr	r1, [pc, #56]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	4313      	orrs	r3, r2
 8002390:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002392:	f000 f855 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 8002396:	4602      	mov	r2, r0
 8002398:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	091b      	lsrs	r3, r3, #4
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	490a      	ldr	r1, [pc, #40]	@ (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 80023a4:	5ccb      	ldrb	r3, [r1, r3]
 80023a6:	fa22 f303 	lsr.w	r3, r2, r3
 80023aa:	4a09      	ldr	r2, [pc, #36]	@ (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023ae:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <HAL_RCC_ClockConfig+0x1c8>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fb70 	bl	8001a98 <HAL_InitTick>

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023c00 	.word	0x40023c00
 80023c8:	40023800 	.word	0x40023800
 80023cc:	08007e08 	.word	0x08007e08
 80023d0:	20000000 	.word	0x20000000
 80023d4:	20000004 	.word	0x20000004

080023d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023dc:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <HAL_RCC_GetHCLKFreq+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000000 	.word	0x20000000

080023f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023f4:	f7ff fff0 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 80023f8:	4602      	mov	r2, r0
 80023fa:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	0a9b      	lsrs	r3, r3, #10
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	4903      	ldr	r1, [pc, #12]	@ (8002414 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002406:	5ccb      	ldrb	r3, [r1, r3]
 8002408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800240c:	4618      	mov	r0, r3
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	08007e18 	.word	0x08007e18

08002418 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800241c:	f7ff ffdc 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 8002420:	4602      	mov	r2, r0
 8002422:	4b05      	ldr	r3, [pc, #20]	@ (8002438 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	0b5b      	lsrs	r3, r3, #13
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	4903      	ldr	r1, [pc, #12]	@ (800243c <HAL_RCC_GetPCLK2Freq+0x24>)
 800242e:	5ccb      	ldrb	r3, [r1, r3]
 8002430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002434:	4618      	mov	r0, r3
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40023800 	.word	0x40023800
 800243c:	08007e18 	.word	0x08007e18

08002440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002444:	b0ae      	sub	sp, #184	@ 0xb8
 8002446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002466:	4bcb      	ldr	r3, [pc, #812]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	2b0c      	cmp	r3, #12
 8002470:	f200 8206 	bhi.w	8002880 <HAL_RCC_GetSysClockFreq+0x440>
 8002474:	a201      	add	r2, pc, #4	@ (adr r2, 800247c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800247a:	bf00      	nop
 800247c:	080024b1 	.word	0x080024b1
 8002480:	08002881 	.word	0x08002881
 8002484:	08002881 	.word	0x08002881
 8002488:	08002881 	.word	0x08002881
 800248c:	080024b9 	.word	0x080024b9
 8002490:	08002881 	.word	0x08002881
 8002494:	08002881 	.word	0x08002881
 8002498:	08002881 	.word	0x08002881
 800249c:	080024c1 	.word	0x080024c1
 80024a0:	08002881 	.word	0x08002881
 80024a4:	08002881 	.word	0x08002881
 80024a8:	08002881 	.word	0x08002881
 80024ac:	080026b1 	.word	0x080026b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024b0:	4bb9      	ldr	r3, [pc, #740]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x358>)
 80024b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024b6:	e1e7      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024b8:	4bb8      	ldr	r3, [pc, #736]	@ (800279c <HAL_RCC_GetSysClockFreq+0x35c>)
 80024ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024be:	e1e3      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024c0:	4bb4      	ldr	r3, [pc, #720]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024cc:	4bb1      	ldr	r3, [pc, #708]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d071      	beq.n	80025bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d8:	4bae      	ldr	r3, [pc, #696]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	099b      	lsrs	r3, r3, #6
 80024de:	2200      	movs	r2, #0
 80024e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80024e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80024e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024f4:	2300      	movs	r3, #0
 80024f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80024fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80024fe:	4622      	mov	r2, r4
 8002500:	462b      	mov	r3, r5
 8002502:	f04f 0000 	mov.w	r0, #0
 8002506:	f04f 0100 	mov.w	r1, #0
 800250a:	0159      	lsls	r1, r3, #5
 800250c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002510:	0150      	lsls	r0, r2, #5
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4621      	mov	r1, r4
 8002518:	1a51      	subs	r1, r2, r1
 800251a:	6439      	str	r1, [r7, #64]	@ 0x40
 800251c:	4629      	mov	r1, r5
 800251e:	eb63 0301 	sbc.w	r3, r3, r1
 8002522:	647b      	str	r3, [r7, #68]	@ 0x44
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002530:	4649      	mov	r1, r9
 8002532:	018b      	lsls	r3, r1, #6
 8002534:	4641      	mov	r1, r8
 8002536:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800253a:	4641      	mov	r1, r8
 800253c:	018a      	lsls	r2, r1, #6
 800253e:	4641      	mov	r1, r8
 8002540:	1a51      	subs	r1, r2, r1
 8002542:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002544:	4649      	mov	r1, r9
 8002546:	eb63 0301 	sbc.w	r3, r3, r1
 800254a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800254c:	f04f 0200 	mov.w	r2, #0
 8002550:	f04f 0300 	mov.w	r3, #0
 8002554:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002558:	4649      	mov	r1, r9
 800255a:	00cb      	lsls	r3, r1, #3
 800255c:	4641      	mov	r1, r8
 800255e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002562:	4641      	mov	r1, r8
 8002564:	00ca      	lsls	r2, r1, #3
 8002566:	4610      	mov	r0, r2
 8002568:	4619      	mov	r1, r3
 800256a:	4603      	mov	r3, r0
 800256c:	4622      	mov	r2, r4
 800256e:	189b      	adds	r3, r3, r2
 8002570:	633b      	str	r3, [r7, #48]	@ 0x30
 8002572:	462b      	mov	r3, r5
 8002574:	460a      	mov	r2, r1
 8002576:	eb42 0303 	adc.w	r3, r2, r3
 800257a:	637b      	str	r3, [r7, #52]	@ 0x34
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	f04f 0300 	mov.w	r3, #0
 8002584:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002588:	4629      	mov	r1, r5
 800258a:	024b      	lsls	r3, r1, #9
 800258c:	4621      	mov	r1, r4
 800258e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002592:	4621      	mov	r1, r4
 8002594:	024a      	lsls	r2, r1, #9
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800259e:	2200      	movs	r2, #0
 80025a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80025a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80025ac:	f7fe fb6c 	bl	8000c88 <__aeabi_uldivmod>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4613      	mov	r3, r2
 80025b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80025ba:	e067      	b.n	800268c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025bc:	4b75      	ldr	r3, [pc, #468]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	099b      	lsrs	r3, r3, #6
 80025c2:	2200      	movs	r2, #0
 80025c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80025c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80025cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80025d6:	2300      	movs	r3, #0
 80025d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80025da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80025de:	4622      	mov	r2, r4
 80025e0:	462b      	mov	r3, r5
 80025e2:	f04f 0000 	mov.w	r0, #0
 80025e6:	f04f 0100 	mov.w	r1, #0
 80025ea:	0159      	lsls	r1, r3, #5
 80025ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025f0:	0150      	lsls	r0, r2, #5
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4621      	mov	r1, r4
 80025f8:	1a51      	subs	r1, r2, r1
 80025fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80025fc:	4629      	mov	r1, r5
 80025fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002602:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002604:	f04f 0200 	mov.w	r2, #0
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002610:	4649      	mov	r1, r9
 8002612:	018b      	lsls	r3, r1, #6
 8002614:	4641      	mov	r1, r8
 8002616:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800261a:	4641      	mov	r1, r8
 800261c:	018a      	lsls	r2, r1, #6
 800261e:	4641      	mov	r1, r8
 8002620:	ebb2 0a01 	subs.w	sl, r2, r1
 8002624:	4649      	mov	r1, r9
 8002626:	eb63 0b01 	sbc.w	fp, r3, r1
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	f04f 0300 	mov.w	r3, #0
 8002632:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002636:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800263a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800263e:	4692      	mov	sl, r2
 8002640:	469b      	mov	fp, r3
 8002642:	4623      	mov	r3, r4
 8002644:	eb1a 0303 	adds.w	r3, sl, r3
 8002648:	623b      	str	r3, [r7, #32]
 800264a:	462b      	mov	r3, r5
 800264c:	eb4b 0303 	adc.w	r3, fp, r3
 8002650:	627b      	str	r3, [r7, #36]	@ 0x24
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800265e:	4629      	mov	r1, r5
 8002660:	028b      	lsls	r3, r1, #10
 8002662:	4621      	mov	r1, r4
 8002664:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002668:	4621      	mov	r1, r4
 800266a:	028a      	lsls	r2, r1, #10
 800266c:	4610      	mov	r0, r2
 800266e:	4619      	mov	r1, r3
 8002670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002674:	2200      	movs	r2, #0
 8002676:	673b      	str	r3, [r7, #112]	@ 0x70
 8002678:	677a      	str	r2, [r7, #116]	@ 0x74
 800267a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800267e:	f7fe fb03 	bl	8000c88 <__aeabi_uldivmod>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4613      	mov	r3, r2
 8002688:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800268c:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	f003 0303 	and.w	r3, r3, #3
 8002696:	3301      	adds	r3, #1
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800269e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80026a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80026ae:	e0eb      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026b0:	4b38      	ldr	r3, [pc, #224]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026bc:	4b35      	ldr	r3, [pc, #212]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d06b      	beq.n	80027a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026c8:	4b32      	ldr	r3, [pc, #200]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	099b      	lsrs	r3, r3, #6
 80026ce:	2200      	movs	r2, #0
 80026d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80026d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80026d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026da:	663b      	str	r3, [r7, #96]	@ 0x60
 80026dc:	2300      	movs	r3, #0
 80026de:	667b      	str	r3, [r7, #100]	@ 0x64
 80026e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80026e4:	4622      	mov	r2, r4
 80026e6:	462b      	mov	r3, r5
 80026e8:	f04f 0000 	mov.w	r0, #0
 80026ec:	f04f 0100 	mov.w	r1, #0
 80026f0:	0159      	lsls	r1, r3, #5
 80026f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026f6:	0150      	lsls	r0, r2, #5
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4621      	mov	r1, r4
 80026fe:	1a51      	subs	r1, r2, r1
 8002700:	61b9      	str	r1, [r7, #24]
 8002702:	4629      	mov	r1, r5
 8002704:	eb63 0301 	sbc.w	r3, r3, r1
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002716:	4659      	mov	r1, fp
 8002718:	018b      	lsls	r3, r1, #6
 800271a:	4651      	mov	r1, sl
 800271c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002720:	4651      	mov	r1, sl
 8002722:	018a      	lsls	r2, r1, #6
 8002724:	4651      	mov	r1, sl
 8002726:	ebb2 0801 	subs.w	r8, r2, r1
 800272a:	4659      	mov	r1, fp
 800272c:	eb63 0901 	sbc.w	r9, r3, r1
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800273c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002740:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002744:	4690      	mov	r8, r2
 8002746:	4699      	mov	r9, r3
 8002748:	4623      	mov	r3, r4
 800274a:	eb18 0303 	adds.w	r3, r8, r3
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	462b      	mov	r3, r5
 8002752:	eb49 0303 	adc.w	r3, r9, r3
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	f04f 0300 	mov.w	r3, #0
 8002760:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002764:	4629      	mov	r1, r5
 8002766:	024b      	lsls	r3, r1, #9
 8002768:	4621      	mov	r1, r4
 800276a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800276e:	4621      	mov	r1, r4
 8002770:	024a      	lsls	r2, r1, #9
 8002772:	4610      	mov	r0, r2
 8002774:	4619      	mov	r1, r3
 8002776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800277a:	2200      	movs	r2, #0
 800277c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800277e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002780:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002784:	f7fe fa80 	bl	8000c88 <__aeabi_uldivmod>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4613      	mov	r3, r2
 800278e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002792:	e065      	b.n	8002860 <HAL_RCC_GetSysClockFreq+0x420>
 8002794:	40023800 	.word	0x40023800
 8002798:	00f42400 	.word	0x00f42400
 800279c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x458>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	099b      	lsrs	r3, r3, #6
 80027a6:	2200      	movs	r2, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	4611      	mov	r1, r2
 80027ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80027b2:	2300      	movs	r3, #0
 80027b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80027b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80027ba:	4642      	mov	r2, r8
 80027bc:	464b      	mov	r3, r9
 80027be:	f04f 0000 	mov.w	r0, #0
 80027c2:	f04f 0100 	mov.w	r1, #0
 80027c6:	0159      	lsls	r1, r3, #5
 80027c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027cc:	0150      	lsls	r0, r2, #5
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4641      	mov	r1, r8
 80027d4:	1a51      	subs	r1, r2, r1
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	4649      	mov	r1, r9
 80027da:	eb63 0301 	sbc.w	r3, r3, r1
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	f04f 0200 	mov.w	r2, #0
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80027ec:	4659      	mov	r1, fp
 80027ee:	018b      	lsls	r3, r1, #6
 80027f0:	4651      	mov	r1, sl
 80027f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027f6:	4651      	mov	r1, sl
 80027f8:	018a      	lsls	r2, r1, #6
 80027fa:	4651      	mov	r1, sl
 80027fc:	1a54      	subs	r4, r2, r1
 80027fe:	4659      	mov	r1, fp
 8002800:	eb63 0501 	sbc.w	r5, r3, r1
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	f04f 0300 	mov.w	r3, #0
 800280c:	00eb      	lsls	r3, r5, #3
 800280e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002812:	00e2      	lsls	r2, r4, #3
 8002814:	4614      	mov	r4, r2
 8002816:	461d      	mov	r5, r3
 8002818:	4643      	mov	r3, r8
 800281a:	18e3      	adds	r3, r4, r3
 800281c:	603b      	str	r3, [r7, #0]
 800281e:	464b      	mov	r3, r9
 8002820:	eb45 0303 	adc.w	r3, r5, r3
 8002824:	607b      	str	r3, [r7, #4]
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002832:	4629      	mov	r1, r5
 8002834:	028b      	lsls	r3, r1, #10
 8002836:	4621      	mov	r1, r4
 8002838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800283c:	4621      	mov	r1, r4
 800283e:	028a      	lsls	r2, r1, #10
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002848:	2200      	movs	r2, #0
 800284a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800284c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800284e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002852:	f7fe fa19 	bl	8000c88 <__aeabi_uldivmod>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4613      	mov	r3, r2
 800285c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002860:	4b0d      	ldr	r3, [pc, #52]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x458>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	0f1b      	lsrs	r3, r3, #28
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800286e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002872:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800287e:	e003      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002880:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002886:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002888:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800288c:	4618      	mov	r0, r3
 800288e:	37b8      	adds	r7, #184	@ 0xb8
 8002890:	46bd      	mov	sp, r7
 8002892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	00f42400 	.word	0x00f42400

080028a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e28d      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 8083 	beq.w	80029c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80028c0:	4b94      	ldr	r3, [pc, #592]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 030c 	and.w	r3, r3, #12
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d019      	beq.n	8002900 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80028cc:	4b91      	ldr	r3, [pc, #580]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d106      	bne.n	80028e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80028d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028e4:	d00c      	beq.n	8002900 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80028ee:	2b0c      	cmp	r3, #12
 80028f0:	d112      	bne.n	8002918 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028f2:	4b88      	ldr	r3, [pc, #544]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028fe:	d10b      	bne.n	8002918 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	4b84      	ldr	r3, [pc, #528]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d05b      	beq.n	80029c4 <HAL_RCC_OscConfig+0x124>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d157      	bne.n	80029c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e25a      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002920:	d106      	bne.n	8002930 <HAL_RCC_OscConfig+0x90>
 8002922:	4b7c      	ldr	r3, [pc, #496]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a7b      	ldr	r2, [pc, #492]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e01d      	b.n	800296c <HAL_RCC_OscConfig+0xcc>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0xb4>
 800293a:	4b76      	ldr	r3, [pc, #472]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a75      	ldr	r2, [pc, #468]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b73      	ldr	r3, [pc, #460]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a72      	ldr	r2, [pc, #456]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0xcc>
 8002954:	4b6f      	ldr	r3, [pc, #444]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a6e      	ldr	r2, [pc, #440]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 800295a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4b6c      	ldr	r3, [pc, #432]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a6b      	ldr	r2, [pc, #428]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800296a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d013      	beq.n	800299c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002974:	f7ff f8d4 	bl	8001b20 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800297c:	f7ff f8d0 	bl	8001b20 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b64      	cmp	r3, #100	@ 0x64
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e21f      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b61      	ldr	r3, [pc, #388]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0f0      	beq.n	800297c <HAL_RCC_OscConfig+0xdc>
 800299a:	e014      	b.n	80029c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7ff f8c0 	bl	8001b20 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a4:	f7ff f8bc 	bl	8001b20 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e20b      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029b6:	4b57      	ldr	r3, [pc, #348]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0x104>
 80029c2:	e000      	b.n	80029c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d06f      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80029d2:	4b50      	ldr	r3, [pc, #320]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d017      	beq.n	8002a0e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80029de:	4b4d      	ldr	r3, [pc, #308]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d105      	bne.n	80029f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80029ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00b      	beq.n	8002a0e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029f6:	4b47      	ldr	r3, [pc, #284]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d11c      	bne.n	8002a3c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a02:	4b44      	ldr	r3, [pc, #272]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d116      	bne.n	8002a3c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a0e:	4b41      	ldr	r3, [pc, #260]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d005      	beq.n	8002a26 <HAL_RCC_OscConfig+0x186>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d001      	beq.n	8002a26 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e1d3      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a26:	4b3b      	ldr	r3, [pc, #236]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	4937      	ldr	r1, [pc, #220]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3a:	e03a      	b.n	8002ab2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d020      	beq.n	8002a86 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a44:	4b34      	ldr	r3, [pc, #208]	@ (8002b18 <HAL_RCC_OscConfig+0x278>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4a:	f7ff f869 	bl	8001b20 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a52:	f7ff f865 	bl	8001b20 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e1b4      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a64:	4b2b      	ldr	r3, [pc, #172]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0f0      	beq.n	8002a52 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a70:	4b28      	ldr	r3, [pc, #160]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	00db      	lsls	r3, r3, #3
 8002a7e:	4925      	ldr	r1, [pc, #148]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]
 8002a84:	e015      	b.n	8002ab2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a86:	4b24      	ldr	r3, [pc, #144]	@ (8002b18 <HAL_RCC_OscConfig+0x278>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a8c:	f7ff f848 	bl	8001b20 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a94:	f7ff f844 	bl	8001b20 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e193      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f0      	bne.n	8002a94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d036      	beq.n	8002b2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d016      	beq.n	8002af4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ac6:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002acc:	f7ff f828 	bl	8001b20 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad4:	f7ff f824 	bl	8001b20 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e173      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 8002ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x234>
 8002af2:	e01b      	b.n	8002b2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af4:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afa:	f7ff f811 	bl	8001b20 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b00:	e00e      	b.n	8002b20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b02:	f7ff f80d 	bl	8001b20 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d907      	bls.n	8002b20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e15c      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
 8002b14:	40023800 	.word	0x40023800
 8002b18:	42470000 	.word	0x42470000
 8002b1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b20:	4b8a      	ldr	r3, [pc, #552]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1ea      	bne.n	8002b02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 8097 	beq.w	8002c68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b3e:	4b83      	ldr	r3, [pc, #524]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10f      	bne.n	8002b6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	4a7e      	ldr	r2, [pc, #504]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b66:	2301      	movs	r3, #1
 8002b68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6a:	4b79      	ldr	r3, [pc, #484]	@ (8002d50 <HAL_RCC_OscConfig+0x4b0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d118      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b76:	4b76      	ldr	r3, [pc, #472]	@ (8002d50 <HAL_RCC_OscConfig+0x4b0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a75      	ldr	r2, [pc, #468]	@ (8002d50 <HAL_RCC_OscConfig+0x4b0>)
 8002b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b82:	f7fe ffcd 	bl	8001b20 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8a:	f7fe ffc9 	bl	8001b20 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e118      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9c:	4b6c      	ldr	r3, [pc, #432]	@ (8002d50 <HAL_RCC_OscConfig+0x4b0>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d106      	bne.n	8002bbe <HAL_RCC_OscConfig+0x31e>
 8002bb0:	4b66      	ldr	r3, [pc, #408]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb4:	4a65      	ldr	r2, [pc, #404]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bbc:	e01c      	b.n	8002bf8 <HAL_RCC_OscConfig+0x358>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2b05      	cmp	r3, #5
 8002bc4:	d10c      	bne.n	8002be0 <HAL_RCC_OscConfig+0x340>
 8002bc6:	4b61      	ldr	r3, [pc, #388]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bca:	4a60      	ldr	r2, [pc, #384]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bd2:	4b5e      	ldr	r3, [pc, #376]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd6:	4a5d      	ldr	r2, [pc, #372]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bde:	e00b      	b.n	8002bf8 <HAL_RCC_OscConfig+0x358>
 8002be0:	4b5a      	ldr	r3, [pc, #360]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be4:	4a59      	ldr	r2, [pc, #356]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002be6:	f023 0301 	bic.w	r3, r3, #1
 8002bea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bec:	4b57      	ldr	r3, [pc, #348]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf0:	4a56      	ldr	r2, [pc, #344]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002bf2:	f023 0304 	bic.w	r3, r3, #4
 8002bf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d015      	beq.n	8002c2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c00:	f7fe ff8e 	bl	8001b20 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c06:	e00a      	b.n	8002c1e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c08:	f7fe ff8a 	bl	8001b20 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e0d7      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0ee      	beq.n	8002c08 <HAL_RCC_OscConfig+0x368>
 8002c2a:	e014      	b.n	8002c56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2c:	f7fe ff78 	bl	8001b20 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c32:	e00a      	b.n	8002c4a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c34:	f7fe ff74 	bl	8001b20 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e0c1      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c4a:	4b40      	ldr	r3, [pc, #256]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1ee      	bne.n	8002c34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d105      	bne.n	8002c68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c60:	4a3a      	ldr	r2, [pc, #232]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002c62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 80ad 	beq.w	8002dcc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c72:	4b36      	ldr	r3, [pc, #216]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b08      	cmp	r3, #8
 8002c7c:	d060      	beq.n	8002d40 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d145      	bne.n	8002d12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c86:	4b33      	ldr	r3, [pc, #204]	@ (8002d54 <HAL_RCC_OscConfig+0x4b4>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8c:	f7fe ff48 	bl	8001b20 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c94:	f7fe ff44 	bl	8001b20 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e093      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ca6:	4b29      	ldr	r3, [pc, #164]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	019b      	lsls	r3, r3, #6
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	085b      	lsrs	r3, r3, #1
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	041b      	lsls	r3, r3, #16
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd4:	061b      	lsls	r3, r3, #24
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cdc:	071b      	lsls	r3, r3, #28
 8002cde:	491b      	ldr	r1, [pc, #108]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d54 <HAL_RCC_OscConfig+0x4b4>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cea:	f7fe ff19 	bl	8001b20 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf2:	f7fe ff15 	bl	8001b20 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e064      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d04:	4b11      	ldr	r3, [pc, #68]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x452>
 8002d10:	e05c      	b.n	8002dcc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d12:	4b10      	ldr	r3, [pc, #64]	@ (8002d54 <HAL_RCC_OscConfig+0x4b4>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d18:	f7fe ff02 	bl	8001b20 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d20:	f7fe fefe 	bl	8001b20 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e04d      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d32:	4b06      	ldr	r3, [pc, #24]	@ (8002d4c <HAL_RCC_OscConfig+0x4ac>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f0      	bne.n	8002d20 <HAL_RCC_OscConfig+0x480>
 8002d3e:	e045      	b.n	8002dcc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d107      	bne.n	8002d58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e040      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40007000 	.word	0x40007000
 8002d54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d58:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd8 <HAL_RCC_OscConfig+0x538>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d030      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d129      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d122      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d88:	4013      	ands	r3, r2
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d119      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9e:	085b      	lsrs	r3, r3, #1
 8002da0:	3b01      	subs	r3, #1
 8002da2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d10f      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d107      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d001      	beq.n	8002dcc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40023800 	.word	0x40023800

08002ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e041      	b.n	8002e72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7fe fcfa 	bl	80017fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3304      	adds	r3, #4
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	f000 ff12 	bl	8003c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e041      	b.n	8002f10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d106      	bne.n	8002ea6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7fe fc89 	bl	80017b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4610      	mov	r0, r2
 8002eba:	f000 fec3 	bl	8003c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d109      	bne.n	8002f3c <HAL_TIM_PWM_Start+0x24>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	bf14      	ite	ne
 8002f34:	2301      	movne	r3, #1
 8002f36:	2300      	moveq	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	e022      	b.n	8002f82 <HAL_TIM_PWM_Start+0x6a>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d109      	bne.n	8002f56 <HAL_TIM_PWM_Start+0x3e>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	bf14      	ite	ne
 8002f4e:	2301      	movne	r3, #1
 8002f50:	2300      	moveq	r3, #0
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	e015      	b.n	8002f82 <HAL_TIM_PWM_Start+0x6a>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2b08      	cmp	r3, #8
 8002f5a:	d109      	bne.n	8002f70 <HAL_TIM_PWM_Start+0x58>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	bf14      	ite	ne
 8002f68:	2301      	movne	r3, #1
 8002f6a:	2300      	moveq	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	e008      	b.n	8002f82 <HAL_TIM_PWM_Start+0x6a>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	bf14      	ite	ne
 8002f7c:	2301      	movne	r3, #1
 8002f7e:	2300      	moveq	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e07c      	b.n	8003084 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d104      	bne.n	8002f9a <HAL_TIM_PWM_Start+0x82>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f98:	e013      	b.n	8002fc2 <HAL_TIM_PWM_Start+0xaa>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	2b04      	cmp	r3, #4
 8002f9e:	d104      	bne.n	8002faa <HAL_TIM_PWM_Start+0x92>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fa8:	e00b      	b.n	8002fc2 <HAL_TIM_PWM_Start+0xaa>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d104      	bne.n	8002fba <HAL_TIM_PWM_Start+0xa2>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fb8:	e003      	b.n	8002fc2 <HAL_TIM_PWM_Start+0xaa>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	6839      	ldr	r1, [r7, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 fa54 	bl	8004478 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a2d      	ldr	r2, [pc, #180]	@ (800308c <HAL_TIM_PWM_Start+0x174>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d004      	beq.n	8002fe4 <HAL_TIM_PWM_Start+0xcc>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a2c      	ldr	r2, [pc, #176]	@ (8003090 <HAL_TIM_PWM_Start+0x178>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d101      	bne.n	8002fe8 <HAL_TIM_PWM_Start+0xd0>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <HAL_TIM_PWM_Start+0xd2>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d007      	beq.n	8002ffe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a22      	ldr	r2, [pc, #136]	@ (800308c <HAL_TIM_PWM_Start+0x174>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d022      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003010:	d01d      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a1f      	ldr	r2, [pc, #124]	@ (8003094 <HAL_TIM_PWM_Start+0x17c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d018      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a1d      	ldr	r2, [pc, #116]	@ (8003098 <HAL_TIM_PWM_Start+0x180>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d013      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1c      	ldr	r2, [pc, #112]	@ (800309c <HAL_TIM_PWM_Start+0x184>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d00e      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a16      	ldr	r2, [pc, #88]	@ (8003090 <HAL_TIM_PWM_Start+0x178>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d009      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a18      	ldr	r2, [pc, #96]	@ (80030a0 <HAL_TIM_PWM_Start+0x188>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d004      	beq.n	800304e <HAL_TIM_PWM_Start+0x136>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a16      	ldr	r2, [pc, #88]	@ (80030a4 <HAL_TIM_PWM_Start+0x18c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d111      	bne.n	8003072 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2b06      	cmp	r3, #6
 800305e:	d010      	beq.n	8003082 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003070:	e007      	b.n	8003082 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f042 0201 	orr.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40010000 	.word	0x40010000
 8003090:	40010400 	.word	0x40010400
 8003094:	40000400 	.word	0x40000400
 8003098:	40000800 	.word	0x40000800
 800309c:	40000c00 	.word	0x40000c00
 80030a0:	40014000 	.word	0x40014000
 80030a4:	40001800 	.word	0x40001800

080030a8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2200      	movs	r2, #0
 80030b8:	6839      	ldr	r1, [r7, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 f9dc 	bl	8004478 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a2e      	ldr	r2, [pc, #184]	@ (8003180 <HAL_TIM_PWM_Stop+0xd8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d004      	beq.n	80030d4 <HAL_TIM_PWM_Stop+0x2c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a2d      	ldr	r2, [pc, #180]	@ (8003184 <HAL_TIM_PWM_Stop+0xdc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d101      	bne.n	80030d8 <HAL_TIM_PWM_Stop+0x30>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <HAL_TIM_PWM_Stop+0x32>
 80030d8:	2300      	movs	r3, #0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d017      	beq.n	800310e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6a1a      	ldr	r2, [r3, #32]
 80030e4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80030e8:	4013      	ands	r3, r2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10f      	bne.n	800310e <HAL_TIM_PWM_Stop+0x66>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6a1a      	ldr	r2, [r3, #32]
 80030f4:	f240 4344 	movw	r3, #1092	@ 0x444
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d107      	bne.n	800310e <HAL_TIM_PWM_Stop+0x66>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800310c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6a1a      	ldr	r2, [r3, #32]
 8003114:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003118:	4013      	ands	r3, r2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10f      	bne.n	800313e <HAL_TIM_PWM_Stop+0x96>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6a1a      	ldr	r2, [r3, #32]
 8003124:	f240 4344 	movw	r3, #1092	@ 0x444
 8003128:	4013      	ands	r3, r2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d107      	bne.n	800313e <HAL_TIM_PWM_Stop+0x96>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <HAL_TIM_PWM_Stop+0xa6>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800314c:	e013      	b.n	8003176 <HAL_TIM_PWM_Stop+0xce>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2b04      	cmp	r3, #4
 8003152:	d104      	bne.n	800315e <HAL_TIM_PWM_Stop+0xb6>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800315c:	e00b      	b.n	8003176 <HAL_TIM_PWM_Stop+0xce>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b08      	cmp	r3, #8
 8003162:	d104      	bne.n	800316e <HAL_TIM_PWM_Stop+0xc6>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800316c:	e003      	b.n	8003176 <HAL_TIM_PWM_Stop+0xce>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40010000 	.word	0x40010000
 8003184:	40010400 	.word	0x40010400

08003188 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e041      	b.n	800321e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 f839 	bl	8003226 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3304      	adds	r3, #4
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f000 fd3c 	bl	8003c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
	...

0800323c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d104      	bne.n	800325a <HAL_TIM_IC_Start_IT+0x1e>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003256:	b2db      	uxtb	r3, r3
 8003258:	e013      	b.n	8003282 <HAL_TIM_IC_Start_IT+0x46>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2b04      	cmp	r3, #4
 800325e:	d104      	bne.n	800326a <HAL_TIM_IC_Start_IT+0x2e>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003266:	b2db      	uxtb	r3, r3
 8003268:	e00b      	b.n	8003282 <HAL_TIM_IC_Start_IT+0x46>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b08      	cmp	r3, #8
 800326e:	d104      	bne.n	800327a <HAL_TIM_IC_Start_IT+0x3e>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003276:	b2db      	uxtb	r3, r3
 8003278:	e003      	b.n	8003282 <HAL_TIM_IC_Start_IT+0x46>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003280:	b2db      	uxtb	r3, r3
 8003282:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d104      	bne.n	8003294 <HAL_TIM_IC_Start_IT+0x58>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003290:	b2db      	uxtb	r3, r3
 8003292:	e013      	b.n	80032bc <HAL_TIM_IC_Start_IT+0x80>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	2b04      	cmp	r3, #4
 8003298:	d104      	bne.n	80032a4 <HAL_TIM_IC_Start_IT+0x68>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e00b      	b.n	80032bc <HAL_TIM_IC_Start_IT+0x80>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d104      	bne.n	80032b4 <HAL_TIM_IC_Start_IT+0x78>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e003      	b.n	80032bc <HAL_TIM_IC_Start_IT+0x80>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80032be:	7bbb      	ldrb	r3, [r7, #14]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d102      	bne.n	80032ca <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80032c4:	7b7b      	ldrb	r3, [r7, #13]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d001      	beq.n	80032ce <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e0cc      	b.n	8003468 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d104      	bne.n	80032de <HAL_TIM_IC_Start_IT+0xa2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2202      	movs	r2, #2
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032dc:	e013      	b.n	8003306 <HAL_TIM_IC_Start_IT+0xca>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d104      	bne.n	80032ee <HAL_TIM_IC_Start_IT+0xb2>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032ec:	e00b      	b.n	8003306 <HAL_TIM_IC_Start_IT+0xca>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d104      	bne.n	80032fe <HAL_TIM_IC_Start_IT+0xc2>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2202      	movs	r2, #2
 80032f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032fc:	e003      	b.n	8003306 <HAL_TIM_IC_Start_IT+0xca>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d104      	bne.n	8003316 <HAL_TIM_IC_Start_IT+0xda>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003314:	e013      	b.n	800333e <HAL_TIM_IC_Start_IT+0x102>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b04      	cmp	r3, #4
 800331a:	d104      	bne.n	8003326 <HAL_TIM_IC_Start_IT+0xea>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003324:	e00b      	b.n	800333e <HAL_TIM_IC_Start_IT+0x102>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d104      	bne.n	8003336 <HAL_TIM_IC_Start_IT+0xfa>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003334:	e003      	b.n	800333e <HAL_TIM_IC_Start_IT+0x102>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	2b0c      	cmp	r3, #12
 8003342:	d841      	bhi.n	80033c8 <HAL_TIM_IC_Start_IT+0x18c>
 8003344:	a201      	add	r2, pc, #4	@ (adr r2, 800334c <HAL_TIM_IC_Start_IT+0x110>)
 8003346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334a:	bf00      	nop
 800334c:	08003381 	.word	0x08003381
 8003350:	080033c9 	.word	0x080033c9
 8003354:	080033c9 	.word	0x080033c9
 8003358:	080033c9 	.word	0x080033c9
 800335c:	08003393 	.word	0x08003393
 8003360:	080033c9 	.word	0x080033c9
 8003364:	080033c9 	.word	0x080033c9
 8003368:	080033c9 	.word	0x080033c9
 800336c:	080033a5 	.word	0x080033a5
 8003370:	080033c9 	.word	0x080033c9
 8003374:	080033c9 	.word	0x080033c9
 8003378:	080033c9 	.word	0x080033c9
 800337c:	080033b7 	.word	0x080033b7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0202 	orr.w	r2, r2, #2
 800338e:	60da      	str	r2, [r3, #12]
      break;
 8003390:	e01d      	b.n	80033ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 0204 	orr.w	r2, r2, #4
 80033a0:	60da      	str	r2, [r3, #12]
      break;
 80033a2:	e014      	b.n	80033ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0208 	orr.w	r2, r2, #8
 80033b2:	60da      	str	r2, [r3, #12]
      break;
 80033b4:	e00b      	b.n	80033ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0210 	orr.w	r2, r2, #16
 80033c4:	60da      	str	r2, [r3, #12]
      break;
 80033c6:	e002      	b.n	80033ce <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	73fb      	strb	r3, [r7, #15]
      break;
 80033cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d148      	bne.n	8003466 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2201      	movs	r2, #1
 80033da:	6839      	ldr	r1, [r7, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f001 f84b 	bl	8004478 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a22      	ldr	r2, [pc, #136]	@ (8003470 <HAL_TIM_IC_Start_IT+0x234>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d022      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033f4:	d01d      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003474 <HAL_TIM_IC_Start_IT+0x238>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d018      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1c      	ldr	r2, [pc, #112]	@ (8003478 <HAL_TIM_IC_Start_IT+0x23c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d013      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a1b      	ldr	r2, [pc, #108]	@ (800347c <HAL_TIM_IC_Start_IT+0x240>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d00e      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a19      	ldr	r2, [pc, #100]	@ (8003480 <HAL_TIM_IC_Start_IT+0x244>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d009      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a18      	ldr	r2, [pc, #96]	@ (8003484 <HAL_TIM_IC_Start_IT+0x248>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d004      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x1f6>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a16      	ldr	r2, [pc, #88]	@ (8003488 <HAL_TIM_IC_Start_IT+0x24c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d111      	bne.n	8003456 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2b06      	cmp	r3, #6
 8003442:	d010      	beq.n	8003466 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003454:	e007      	b.n	8003466 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 0201 	orr.w	r2, r2, #1
 8003464:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40010000 	.word	0x40010000
 8003474:	40000400 	.word	0x40000400
 8003478:	40000800 	.word	0x40000800
 800347c:	40000c00 	.word	0x40000c00
 8003480:	40010400 	.word	0x40010400
 8003484:	40014000 	.word	0x40014000
 8003488:	40001800 	.word	0x40001800

0800348c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e041      	b.n	8003524 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d106      	bne.n	80034ba <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f839 	bl	800352c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2202      	movs	r2, #2
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	3304      	adds	r3, #4
 80034ca:	4619      	mov	r1, r3
 80034cc:	4610      	mov	r0, r2
 80034ce:	f000 fbb9 	bl	8003c44 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0208 	bic.w	r2, r2, #8
 80034e0:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6819      	ldr	r1, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d020      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01b      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0202 	mvn.w	r2, #2
 8003574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7fd fe50 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fb38 	bl	8003c08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 fb3f 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f003 0304 	and.w	r3, r3, #4
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d020      	beq.n	80035f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d01b      	beq.n	80035f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0204 	mvn.w	r2, #4
 80035c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2202      	movs	r2, #2
 80035c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fd fe2a 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 80035dc:	e005      	b.n	80035ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fb12 	bl	8003c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 fb19 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d020      	beq.n	800363c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d01b      	beq.n	800363c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0208 	mvn.w	r2, #8
 800360c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2204      	movs	r2, #4
 8003612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fd fe04 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8003628:	e005      	b.n	8003636 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 faec 	bl	8003c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 faf3 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f003 0310 	and.w	r3, r3, #16
 8003642:	2b00      	cmp	r3, #0
 8003644:	d020      	beq.n	8003688 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f003 0310 	and.w	r3, r3, #16
 800364c:	2b00      	cmp	r3, #0
 800364e:	d01b      	beq.n	8003688 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f06f 0210 	mvn.w	r2, #16
 8003658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2208      	movs	r2, #8
 800365e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7fd fdde 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8003674:	e005      	b.n	8003682 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 fac6 	bl	8003c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 facd 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00c      	beq.n	80036ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d007      	beq.n	80036ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0201 	mvn.w	r2, #1
 80036a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 faa4 	bl	8003bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00c      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d007      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 ffd2 	bl	8004674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00c      	beq.n	80036f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d007      	beq.n	80036f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 fa9e 	bl	8003c30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00c      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d007      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f06f 0220 	mvn.w	r2, #32
 8003710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 ffa4 	bl	8004660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003718:	bf00      	nop
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_TIM_IC_ConfigChannel+0x1e>
 800373a:	2302      	movs	r3, #2
 800373c:	e088      	b.n	8003850 <HAL_TIM_IC_ConfigChannel+0x130>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d11b      	bne.n	8003784 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800375c:	f000 fcc8 	bl	80040f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 020c 	bic.w	r2, r2, #12
 800376e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6999      	ldr	r1, [r3, #24]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	619a      	str	r2, [r3, #24]
 8003782:	e060      	b.n	8003846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b04      	cmp	r3, #4
 8003788:	d11c      	bne.n	80037c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800379a:	f000 fd4c 	bl	8004236 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	699a      	ldr	r2, [r3, #24]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80037ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6999      	ldr	r1, [r3, #24]
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	021a      	lsls	r2, r3, #8
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	619a      	str	r2, [r3, #24]
 80037c2:	e040      	b.n	8003846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b08      	cmp	r3, #8
 80037c8:	d11b      	bne.n	8003802 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80037da:	f000 fd99 	bl	8004310 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	69da      	ldr	r2, [r3, #28]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 020c 	bic.w	r2, r2, #12
 80037ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	69d9      	ldr	r1, [r3, #28]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	61da      	str	r2, [r3, #28]
 8003800:	e021      	b.n	8003846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b0c      	cmp	r3, #12
 8003806:	d11c      	bne.n	8003842 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003818:	f000 fdb6 	bl	8004388 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	69da      	ldr	r2, [r3, #28]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800382a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	69d9      	ldr	r1, [r3, #28]
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	021a      	lsls	r2, r3, #8
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	61da      	str	r2, [r3, #28]
 8003840:	e001      	b.n	8003846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800384e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003872:	2302      	movs	r3, #2
 8003874:	e0ae      	b.n	80039d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b0c      	cmp	r3, #12
 8003882:	f200 809f 	bhi.w	80039c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003886:	a201      	add	r2, pc, #4	@ (adr r2, 800388c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	080038c1 	.word	0x080038c1
 8003890:	080039c5 	.word	0x080039c5
 8003894:	080039c5 	.word	0x080039c5
 8003898:	080039c5 	.word	0x080039c5
 800389c:	08003901 	.word	0x08003901
 80038a0:	080039c5 	.word	0x080039c5
 80038a4:	080039c5 	.word	0x080039c5
 80038a8:	080039c5 	.word	0x080039c5
 80038ac:	08003943 	.word	0x08003943
 80038b0:	080039c5 	.word	0x080039c5
 80038b4:	080039c5 	.word	0x080039c5
 80038b8:	080039c5 	.word	0x080039c5
 80038bc:	08003983 	.word	0x08003983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fa62 	bl	8003d90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699a      	ldr	r2, [r3, #24]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0208 	orr.w	r2, r2, #8
 80038da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699a      	ldr	r2, [r3, #24]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0204 	bic.w	r2, r2, #4
 80038ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6999      	ldr	r1, [r3, #24]
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	619a      	str	r2, [r3, #24]
      break;
 80038fe:	e064      	b.n	80039ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68b9      	ldr	r1, [r7, #8]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fab2 	bl	8003e70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699a      	ldr	r2, [r3, #24]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800391a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	699a      	ldr	r2, [r3, #24]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800392a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6999      	ldr	r1, [r3, #24]
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	021a      	lsls	r2, r3, #8
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	619a      	str	r2, [r3, #24]
      break;
 8003940:	e043      	b.n	80039ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	4618      	mov	r0, r3
 800394a:	f000 fb07 	bl	8003f5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	69da      	ldr	r2, [r3, #28]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0208 	orr.w	r2, r2, #8
 800395c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	69da      	ldr	r2, [r3, #28]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0204 	bic.w	r2, r2, #4
 800396c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	69d9      	ldr	r1, [r3, #28]
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	691a      	ldr	r2, [r3, #16]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	430a      	orrs	r2, r1
 800397e:	61da      	str	r2, [r3, #28]
      break;
 8003980:	e023      	b.n	80039ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68b9      	ldr	r1, [r7, #8]
 8003988:	4618      	mov	r0, r3
 800398a:	f000 fb5b 	bl	8004044 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	69da      	ldr	r2, [r3, #28]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800399c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	69da      	ldr	r2, [r3, #28]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69d9      	ldr	r1, [r3, #28]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	021a      	lsls	r2, r3, #8
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	61da      	str	r2, [r3, #28]
      break;
 80039c2:	e002      	b.n	80039ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	75fb      	strb	r3, [r7, #23]
      break;
 80039c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_TIM_ConfigClockSource+0x1c>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e0b4      	b.n	8003b62 <HAL_TIM_ConfigClockSource+0x186>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a30:	d03e      	beq.n	8003ab0 <HAL_TIM_ConfigClockSource+0xd4>
 8003a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a36:	f200 8087 	bhi.w	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a3e:	f000 8086 	beq.w	8003b4e <HAL_TIM_ConfigClockSource+0x172>
 8003a42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a46:	d87f      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a48:	2b70      	cmp	r3, #112	@ 0x70
 8003a4a:	d01a      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0xa6>
 8003a4c:	2b70      	cmp	r3, #112	@ 0x70
 8003a4e:	d87b      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a50:	2b60      	cmp	r3, #96	@ 0x60
 8003a52:	d050      	beq.n	8003af6 <HAL_TIM_ConfigClockSource+0x11a>
 8003a54:	2b60      	cmp	r3, #96	@ 0x60
 8003a56:	d877      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a58:	2b50      	cmp	r3, #80	@ 0x50
 8003a5a:	d03c      	beq.n	8003ad6 <HAL_TIM_ConfigClockSource+0xfa>
 8003a5c:	2b50      	cmp	r3, #80	@ 0x50
 8003a5e:	d873      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a60:	2b40      	cmp	r3, #64	@ 0x40
 8003a62:	d058      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x13a>
 8003a64:	2b40      	cmp	r3, #64	@ 0x40
 8003a66:	d86f      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a68:	2b30      	cmp	r3, #48	@ 0x30
 8003a6a:	d064      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a6c:	2b30      	cmp	r3, #48	@ 0x30
 8003a6e:	d86b      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d060      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d867      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d05c      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a7c:	2b10      	cmp	r3, #16
 8003a7e:	d05a      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a80:	e062      	b.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a92:	f000 fcd1 	bl	8004438 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003aa4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	609a      	str	r2, [r3, #8]
      break;
 8003aae:	e04f      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ac0:	f000 fcba 	bl	8004438 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ad2:	609a      	str	r2, [r3, #8]
      break;
 8003ad4:	e03c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	f000 fb78 	bl	80041d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2150      	movs	r1, #80	@ 0x50
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fc87 	bl	8004402 <TIM_ITRx_SetConfig>
      break;
 8003af4:	e02c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b02:	461a      	mov	r2, r3
 8003b04:	f000 fbd4 	bl	80042b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2160      	movs	r1, #96	@ 0x60
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 fc77 	bl	8004402 <TIM_ITRx_SetConfig>
      break;
 8003b14:	e01c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b22:	461a      	mov	r2, r3
 8003b24:	f000 fb58 	bl	80041d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2140      	movs	r1, #64	@ 0x40
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 fc67 	bl	8004402 <TIM_ITRx_SetConfig>
      break;
 8003b34:	e00c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4610      	mov	r0, r2
 8003b42:	f000 fc5e 	bl	8004402 <TIM_ITRx_SetConfig>
      break;
 8003b46:	e003      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b4c:	e000      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b0c      	cmp	r3, #12
 8003b7e:	d831      	bhi.n	8003be4 <HAL_TIM_ReadCapturedValue+0x78>
 8003b80:	a201      	add	r2, pc, #4	@ (adr r2, 8003b88 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b86:	bf00      	nop
 8003b88:	08003bbd 	.word	0x08003bbd
 8003b8c:	08003be5 	.word	0x08003be5
 8003b90:	08003be5 	.word	0x08003be5
 8003b94:	08003be5 	.word	0x08003be5
 8003b98:	08003bc7 	.word	0x08003bc7
 8003b9c:	08003be5 	.word	0x08003be5
 8003ba0:	08003be5 	.word	0x08003be5
 8003ba4:	08003be5 	.word	0x08003be5
 8003ba8:	08003bd1 	.word	0x08003bd1
 8003bac:	08003be5 	.word	0x08003be5
 8003bb0:	08003be5 	.word	0x08003be5
 8003bb4:	08003be5 	.word	0x08003be5
 8003bb8:	08003bdb 	.word	0x08003bdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc2:	60fb      	str	r3, [r7, #12]

      break;
 8003bc4:	e00f      	b.n	8003be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bcc:	60fb      	str	r3, [r7, #12]

      break;
 8003bce:	e00a      	b.n	8003be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd6:	60fb      	str	r3, [r7, #12]

      break;
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	60fb      	str	r3, [r7, #12]

      break;
 8003be2:	e000      	b.n	8003be6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003be4:	bf00      	nop
  }

  return tmpreg;
 8003be6:	68fb      	ldr	r3, [r7, #12]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a43      	ldr	r2, [pc, #268]	@ (8003d64 <TIM_Base_SetConfig+0x120>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d013      	beq.n	8003c84 <TIM_Base_SetConfig+0x40>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c62:	d00f      	beq.n	8003c84 <TIM_Base_SetConfig+0x40>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a40      	ldr	r2, [pc, #256]	@ (8003d68 <TIM_Base_SetConfig+0x124>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d00b      	beq.n	8003c84 <TIM_Base_SetConfig+0x40>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d6c <TIM_Base_SetConfig+0x128>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d007      	beq.n	8003c84 <TIM_Base_SetConfig+0x40>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a3e      	ldr	r2, [pc, #248]	@ (8003d70 <TIM_Base_SetConfig+0x12c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d003      	beq.n	8003c84 <TIM_Base_SetConfig+0x40>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003d74 <TIM_Base_SetConfig+0x130>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d108      	bne.n	8003c96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a32      	ldr	r2, [pc, #200]	@ (8003d64 <TIM_Base_SetConfig+0x120>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d02b      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ca4:	d027      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8003d68 <TIM_Base_SetConfig+0x124>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d023      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8003d6c <TIM_Base_SetConfig+0x128>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d01f      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a2d      	ldr	r2, [pc, #180]	@ (8003d70 <TIM_Base_SetConfig+0x12c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d01b      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a2c      	ldr	r2, [pc, #176]	@ (8003d74 <TIM_Base_SetConfig+0x130>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d017      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a2b      	ldr	r2, [pc, #172]	@ (8003d78 <TIM_Base_SetConfig+0x134>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d013      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d7c <TIM_Base_SetConfig+0x138>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d00f      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a29      	ldr	r2, [pc, #164]	@ (8003d80 <TIM_Base_SetConfig+0x13c>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d00b      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a28      	ldr	r2, [pc, #160]	@ (8003d84 <TIM_Base_SetConfig+0x140>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d007      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a27      	ldr	r2, [pc, #156]	@ (8003d88 <TIM_Base_SetConfig+0x144>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d003      	beq.n	8003cf6 <TIM_Base_SetConfig+0xb2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a26      	ldr	r2, [pc, #152]	@ (8003d8c <TIM_Base_SetConfig+0x148>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d108      	bne.n	8003d08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	689a      	ldr	r2, [r3, #8]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a0e      	ldr	r2, [pc, #56]	@ (8003d64 <TIM_Base_SetConfig+0x120>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d003      	beq.n	8003d36 <TIM_Base_SetConfig+0xf2>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a10      	ldr	r2, [pc, #64]	@ (8003d74 <TIM_Base_SetConfig+0x130>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d103      	bne.n	8003d3e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	691a      	ldr	r2, [r3, #16]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f043 0204 	orr.w	r2, r3, #4
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	601a      	str	r2, [r3, #0]
}
 8003d56:	bf00      	nop
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	40010000 	.word	0x40010000
 8003d68:	40000400 	.word	0x40000400
 8003d6c:	40000800 	.word	0x40000800
 8003d70:	40000c00 	.word	0x40000c00
 8003d74:	40010400 	.word	0x40010400
 8003d78:	40014000 	.word	0x40014000
 8003d7c:	40014400 	.word	0x40014400
 8003d80:	40014800 	.word	0x40014800
 8003d84:	40001800 	.word	0x40001800
 8003d88:	40001c00 	.word	0x40001c00
 8003d8c:	40002000 	.word	0x40002000

08003d90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b087      	sub	sp, #28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	f023 0201 	bic.w	r2, r3, #1
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 0303 	bic.w	r3, r3, #3
 8003dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f023 0302 	bic.w	r3, r3, #2
 8003dd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a20      	ldr	r2, [pc, #128]	@ (8003e68 <TIM_OC1_SetConfig+0xd8>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d003      	beq.n	8003df4 <TIM_OC1_SetConfig+0x64>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a1f      	ldr	r2, [pc, #124]	@ (8003e6c <TIM_OC1_SetConfig+0xdc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d10c      	bne.n	8003e0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f023 0308 	bic.w	r3, r3, #8
 8003dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f023 0304 	bic.w	r3, r3, #4
 8003e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a15      	ldr	r2, [pc, #84]	@ (8003e68 <TIM_OC1_SetConfig+0xd8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <TIM_OC1_SetConfig+0x8e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a14      	ldr	r2, [pc, #80]	@ (8003e6c <TIM_OC1_SetConfig+0xdc>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d111      	bne.n	8003e42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	621a      	str	r2, [r3, #32]
}
 8003e5c:	bf00      	nop
 8003e5e:	371c      	adds	r7, #28
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	40010000 	.word	0x40010000
 8003e6c:	40010400 	.word	0x40010400

08003e70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	f023 0210 	bic.w	r2, r3, #16
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	021b      	lsls	r3, r3, #8
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f023 0320 	bic.w	r3, r3, #32
 8003eba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a22      	ldr	r2, [pc, #136]	@ (8003f54 <TIM_OC2_SetConfig+0xe4>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d003      	beq.n	8003ed8 <TIM_OC2_SetConfig+0x68>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a21      	ldr	r2, [pc, #132]	@ (8003f58 <TIM_OC2_SetConfig+0xe8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d10d      	bne.n	8003ef4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ef2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a17      	ldr	r2, [pc, #92]	@ (8003f54 <TIM_OC2_SetConfig+0xe4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d003      	beq.n	8003f04 <TIM_OC2_SetConfig+0x94>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a16      	ldr	r2, [pc, #88]	@ (8003f58 <TIM_OC2_SetConfig+0xe8>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d113      	bne.n	8003f2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	621a      	str	r2, [r3, #32]
}
 8003f46:	bf00      	nop
 8003f48:	371c      	adds	r7, #28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40010000 	.word	0x40010000
 8003f58:	40010400 	.word	0x40010400

08003f5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f023 0303 	bic.w	r3, r3, #3
 8003f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	021b      	lsls	r3, r3, #8
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a21      	ldr	r2, [pc, #132]	@ (800403c <TIM_OC3_SetConfig+0xe0>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d003      	beq.n	8003fc2 <TIM_OC3_SetConfig+0x66>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a20      	ldr	r2, [pc, #128]	@ (8004040 <TIM_OC3_SetConfig+0xe4>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d10d      	bne.n	8003fde <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003fc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	021b      	lsls	r3, r3, #8
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003fdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a16      	ldr	r2, [pc, #88]	@ (800403c <TIM_OC3_SetConfig+0xe0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d003      	beq.n	8003fee <TIM_OC3_SetConfig+0x92>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a15      	ldr	r2, [pc, #84]	@ (8004040 <TIM_OC3_SetConfig+0xe4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d113      	bne.n	8004016 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4313      	orrs	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	621a      	str	r2, [r3, #32]
}
 8004030:	bf00      	nop
 8004032:	371c      	adds	r7, #28
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	40010000 	.word	0x40010000
 8004040:	40010400 	.word	0x40010400

08004044 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800407a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	021b      	lsls	r3, r3, #8
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800408e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	031b      	lsls	r3, r3, #12
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <TIM_OC4_SetConfig+0xa4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d003      	beq.n	80040ac <TIM_OC4_SetConfig+0x68>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a11      	ldr	r2, [pc, #68]	@ (80040ec <TIM_OC4_SetConfig+0xa8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d109      	bne.n	80040c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	019b      	lsls	r3, r3, #6
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	621a      	str	r2, [r3, #32]
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40010000 	.word	0x40010000
 80040ec:	40010400 	.word	0x40010400

080040f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	f023 0201 	bic.w	r2, r3, #1
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4a28      	ldr	r2, [pc, #160]	@ (80041bc <TIM_TI1_SetConfig+0xcc>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d01b      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004124:	d017      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	4a25      	ldr	r2, [pc, #148]	@ (80041c0 <TIM_TI1_SetConfig+0xd0>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d013      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	4a24      	ldr	r2, [pc, #144]	@ (80041c4 <TIM_TI1_SetConfig+0xd4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00f      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	4a23      	ldr	r2, [pc, #140]	@ (80041c8 <TIM_TI1_SetConfig+0xd8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00b      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4a22      	ldr	r2, [pc, #136]	@ (80041cc <TIM_TI1_SetConfig+0xdc>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d007      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	4a21      	ldr	r2, [pc, #132]	@ (80041d0 <TIM_TI1_SetConfig+0xe0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d003      	beq.n	8004156 <TIM_TI1_SetConfig+0x66>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4a20      	ldr	r2, [pc, #128]	@ (80041d4 <TIM_TI1_SetConfig+0xe4>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d101      	bne.n	800415a <TIM_TI1_SetConfig+0x6a>
 8004156:	2301      	movs	r3, #1
 8004158:	e000      	b.n	800415c <TIM_TI1_SetConfig+0x6c>
 800415a:	2300      	movs	r3, #0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d008      	beq.n	8004172 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f023 0303 	bic.w	r3, r3, #3
 8004166:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4313      	orrs	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	e003      	b.n	800417a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f043 0301 	orr.w	r3, r3, #1
 8004178:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004180:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	b2db      	uxtb	r3, r3
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	4313      	orrs	r3, r2
 800418c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f023 030a 	bic.w	r3, r3, #10
 8004194:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	f003 030a 	and.w	r3, r3, #10
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	621a      	str	r2, [r3, #32]
}
 80041ae:	bf00      	nop
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40010400 	.word	0x40010400
 80041d0:	40014000 	.word	0x40014000
 80041d4:	40001800 	.word	0x40001800

080041d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041d8:	b480      	push	{r7}
 80041da:	b087      	sub	sp, #28
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	f023 0201 	bic.w	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f023 030a 	bic.w	r3, r3, #10
 8004214:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	4313      	orrs	r3, r2
 800421c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	621a      	str	r2, [r3, #32]
}
 800422a:	bf00      	nop
 800422c:	371c      	adds	r7, #28
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr

08004236 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004236:	b480      	push	{r7}
 8004238:	b087      	sub	sp, #28
 800423a:	af00      	add	r7, sp, #0
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	607a      	str	r2, [r7, #4]
 8004242:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	f023 0210 	bic.w	r2, r3, #16
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	021b      	lsls	r3, r3, #8
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004274:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	031b      	lsls	r3, r3, #12
 800427a:	b29b      	uxth	r3, r3
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004288:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	621a      	str	r2, [r3, #32]
}
 80042a4:	bf00      	nop
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	f023 0210 	bic.w	r2, r3, #16
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	031b      	lsls	r3, r3, #12
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	621a      	str	r2, [r3, #32]
}
 8004304:	bf00      	nop
 8004306:	371c      	adds	r7, #28
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f023 0303 	bic.w	r3, r3, #3
 800433c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4313      	orrs	r3, r2
 8004344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800434c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	b2db      	uxtb	r3, r3
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004360:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	621a      	str	r2, [r3, #32]
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	031b      	lsls	r3, r3, #12
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80043da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	031b      	lsls	r3, r3, #12
 80043e0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	621a      	str	r2, [r3, #32]
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004402:	b480      	push	{r7}
 8004404:	b085      	sub	sp, #20
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
 800440a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004418:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4313      	orrs	r3, r2
 8004420:	f043 0307 	orr.w	r3, r3, #7
 8004424:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	609a      	str	r2, [r3, #8]
}
 800442c:	bf00      	nop
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004452:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	021a      	lsls	r2, r3, #8
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	431a      	orrs	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	4313      	orrs	r3, r2
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	4313      	orrs	r3, r2
 8004464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	609a      	str	r2, [r3, #8]
}
 800446c:	bf00      	nop
 800446e:	371c      	adds	r7, #28
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 031f 	and.w	r3, r3, #31
 800448a:	2201      	movs	r2, #1
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a1a      	ldr	r2, [r3, #32]
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	43db      	mvns	r3, r3
 800449a:	401a      	ands	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a1a      	ldr	r2, [r3, #32]
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f003 031f 	and.w	r3, r3, #31
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	fa01 f303 	lsl.w	r3, r1, r3
 80044b0:	431a      	orrs	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	621a      	str	r2, [r3, #32]
}
 80044b6:	bf00      	nop
 80044b8:	371c      	adds	r7, #28
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044d8:	2302      	movs	r3, #2
 80044da:	e05a      	b.n	8004592 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004502:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a21      	ldr	r2, [pc, #132]	@ (80045a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d022      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004528:	d01d      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a1d      	ldr	r2, [pc, #116]	@ (80045a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d018      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a1b      	ldr	r2, [pc, #108]	@ (80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d013      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a1a      	ldr	r2, [pc, #104]	@ (80045ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d00e      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a18      	ldr	r2, [pc, #96]	@ (80045b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d009      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a17      	ldr	r2, [pc, #92]	@ (80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d004      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a15      	ldr	r2, [pc, #84]	@ (80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d10c      	bne.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800456c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	4313      	orrs	r3, r2
 8004576:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40010000 	.word	0x40010000
 80045a4:	40000400 	.word	0x40000400
 80045a8:	40000800 	.word	0x40000800
 80045ac:	40000c00 	.word	0x40000c00
 80045b0:	40010400 	.word	0x40010400
 80045b4:	40014000 	.word	0x40014000
 80045b8:	40001800 	.word	0x40001800

080045bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e03d      	b.n	8004654 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	4313      	orrs	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4313      	orrs	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	4313      	orrs	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	4313      	orrs	r3, r2
 8004640:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e042      	b.n	8004720 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd f956 	bl	8001960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2224      	movs	r2, #36	@ 0x24
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68da      	ldr	r2, [r3, #12]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 fc99 	bl	8005004 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	691a      	ldr	r2, [r3, #16]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695a      	ldr	r2, [r3, #20]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2220      	movs	r2, #32
 800470c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2220      	movs	r2, #32
 8004714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b0ba      	sub	sp, #232	@ 0xe8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800474e:	2300      	movs	r3, #0
 8004750:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004754:	2300      	movs	r3, #0
 8004756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800475a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004766:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10f      	bne.n	800478e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800476e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004772:	f003 0320 	and.w	r3, r3, #32
 8004776:	2b00      	cmp	r3, #0
 8004778:	d009      	beq.n	800478e <HAL_UART_IRQHandler+0x66>
 800477a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fb7e 	bl	8004e88 <UART_Receive_IT>
      return;
 800478c:	e273      	b.n	8004c76 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800478e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 80de 	beq.w	8004954 <HAL_UART_IRQHandler+0x22c>
 8004798:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d106      	bne.n	80047b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80d1 	beq.w	8004954 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_UART_IRQHandler+0xae>
 80047be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d005      	beq.n	80047d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f043 0201 	orr.w	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_UART_IRQHandler+0xd2>
 80047e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f2:	f043 0202 	orr.w	r2, r3, #2
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <HAL_UART_IRQHandler+0xf6>
 8004806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d005      	beq.n	800481e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004816:	f043 0204 	orr.w	r2, r3, #4
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800481e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d011      	beq.n	800484e <HAL_UART_IRQHandler+0x126>
 800482a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800482e:	f003 0320 	and.w	r3, r3, #32
 8004832:	2b00      	cmp	r3, #0
 8004834:	d105      	bne.n	8004842 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004846:	f043 0208 	orr.w	r2, r3, #8
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 820a 	beq.w	8004c6c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800485c:	f003 0320 	and.w	r3, r3, #32
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_UART_IRQHandler+0x14e>
 8004864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fb09 	bl	8004e88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004880:	2b40      	cmp	r3, #64	@ 0x40
 8004882:	bf0c      	ite	eq
 8004884:	2301      	moveq	r3, #1
 8004886:	2300      	movne	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <HAL_UART_IRQHandler+0x17a>
 800489a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d04f      	beq.n	8004942 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa14 	bl	8004cd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b2:	2b40      	cmp	r3, #64	@ 0x40
 80048b4:	d141      	bne.n	800493a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048c4:	e853 3f00 	ldrex	r3, [r3]
 80048c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3314      	adds	r3, #20
 80048de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80048e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80048e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80048ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80048f2:	e841 2300 	strex	r3, r2, [r1]
 80048f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80048fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1d9      	bne.n	80048b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004906:	2b00      	cmp	r3, #0
 8004908:	d013      	beq.n	8004932 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800490e:	4a8a      	ldr	r2, [pc, #552]	@ (8004b38 <HAL_UART_IRQHandler+0x410>)
 8004910:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004916:	4618      	mov	r0, r3
 8004918:	f7fd fa8f 	bl	8001e3a <HAL_DMA_Abort_IT>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d016      	beq.n	8004950 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800492c:	4610      	mov	r0, r2
 800492e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004930:	e00e      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f9b6 	bl	8004ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004938:	e00a      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f9b2 	bl	8004ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004940:	e006      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f9ae 	bl	8004ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800494e:	e18d      	b.n	8004c6c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004950:	bf00      	nop
    return;
 8004952:	e18b      	b.n	8004c6c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	2b01      	cmp	r3, #1
 800495a:	f040 8167 	bne.w	8004c2c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800495e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004962:	f003 0310 	and.w	r3, r3, #16
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 8160 	beq.w	8004c2c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004970:	f003 0310 	and.w	r3, r3, #16
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 8159 	beq.w	8004c2c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800497a:	2300      	movs	r3, #0
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499a:	2b40      	cmp	r3, #64	@ 0x40
 800499c:	f040 80ce 	bne.w	8004b3c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 80a9 	beq.w	8004b08 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049be:	429a      	cmp	r2, r3
 80049c0:	f080 80a2 	bcs.w	8004b08 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d6:	f000 8088 	beq.w	8004aea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	330c      	adds	r3, #12
 80049e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049e8:	e853 3f00 	ldrex	r3, [r3]
 80049ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80049f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80049f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a16:	e841 2300 	strex	r3, r2, [r1]
 8004a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1d9      	bne.n	80049da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3314      	adds	r3, #20
 8004a46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1e1      	bne.n	8004a26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3314      	adds	r3, #20
 8004a68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3314      	adds	r3, #20
 8004a82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1e3      	bne.n	8004a62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	330c      	adds	r3, #12
 8004aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ab2:	e853 3f00 	ldrex	r3, [r3]
 8004ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aba:	f023 0310 	bic.w	r3, r3, #16
 8004abe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	330c      	adds	r3, #12
 8004ac8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004acc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ace:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ad2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ada:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e3      	bne.n	8004aa8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fd f938 	bl	8001d5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2202      	movs	r2, #2
 8004aee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	4619      	mov	r1, r3
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f000 f8d9 	bl	8004cb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b06:	e0b3      	b.n	8004c70 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b10:	429a      	cmp	r2, r3
 8004b12:	f040 80ad 	bne.w	8004c70 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b20:	f040 80a6 	bne.w	8004c70 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b2e:	4619      	mov	r1, r3
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f8c1 	bl	8004cb8 <HAL_UARTEx_RxEventCallback>
      return;
 8004b36:	e09b      	b.n	8004c70 <HAL_UART_IRQHandler+0x548>
 8004b38:	08004d97 	.word	0x08004d97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 808e 	beq.w	8004c74 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004b58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 8089 	beq.w	8004c74 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	330c      	adds	r3, #12
 8004b68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	330c      	adds	r3, #12
 8004b82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004b86:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e3      	bne.n	8004b62 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3314      	adds	r3, #20
 8004ba0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	623b      	str	r3, [r7, #32]
   return(result);
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	f023 0301 	bic.w	r3, r3, #1
 8004bb0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3314      	adds	r3, #20
 8004bba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004bbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bc6:	e841 2300 	strex	r3, r2, [r1]
 8004bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1e3      	bne.n	8004b9a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	330c      	adds	r3, #12
 8004be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0310 	bic.w	r3, r3, #16
 8004bf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004c04:	61fa      	str	r2, [r7, #28]
 8004c06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	69b9      	ldr	r1, [r7, #24]
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	617b      	str	r3, [r7, #20]
   return(result);
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e3      	bne.n	8004be0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c22:	4619      	mov	r1, r3
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f847 	bl	8004cb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c2a:	e023      	b.n	8004c74 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d009      	beq.n	8004c4c <HAL_UART_IRQHandler+0x524>
 8004c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f8b7 	bl	8004db8 <UART_Transmit_IT>
    return;
 8004c4a:	e014      	b.n	8004c76 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00e      	beq.n	8004c76 <HAL_UART_IRQHandler+0x54e>
 8004c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d008      	beq.n	8004c76 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f8f7 	bl	8004e58 <UART_EndTransmit_IT>
    return;
 8004c6a:	e004      	b.n	8004c76 <HAL_UART_IRQHandler+0x54e>
    return;
 8004c6c:	bf00      	nop
 8004c6e:	e002      	b.n	8004c76 <HAL_UART_IRQHandler+0x54e>
      return;
 8004c70:	bf00      	nop
 8004c72:	e000      	b.n	8004c76 <HAL_UART_IRQHandler+0x54e>
      return;
 8004c74:	bf00      	nop
  }
}
 8004c76:	37e8      	adds	r7, #232	@ 0xe8
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b095      	sub	sp, #84	@ 0x54
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	330c      	adds	r3, #12
 8004cde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce2:	e853 3f00 	ldrex	r3, [r3]
 8004ce6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	330c      	adds	r3, #12
 8004cf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cf8:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d00:	e841 2300 	strex	r3, r2, [r1]
 8004d04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1e5      	bne.n	8004cd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3314      	adds	r3, #20
 8004d12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	e853 3f00 	ldrex	r3, [r3]
 8004d1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	f023 0301 	bic.w	r3, r3, #1
 8004d22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3314      	adds	r3, #20
 8004d2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d34:	e841 2300 	strex	r3, r2, [r1]
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e5      	bne.n	8004d0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d119      	bne.n	8004d7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	330c      	adds	r3, #12
 8004d4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	e853 3f00 	ldrex	r3, [r3]
 8004d56:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f023 0310 	bic.w	r3, r3, #16
 8004d5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	330c      	adds	r3, #12
 8004d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d68:	61ba      	str	r2, [r7, #24]
 8004d6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6c:	6979      	ldr	r1, [r7, #20]
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	e841 2300 	strex	r3, r2, [r1]
 8004d74:	613b      	str	r3, [r7, #16]
   return(result);
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1e5      	bne.n	8004d48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d8a:	bf00      	nop
 8004d8c:	3754      	adds	r7, #84	@ 0x54
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b084      	sub	sp, #16
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f7ff ff7a 	bl	8004ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004db0:	bf00      	nop
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b21      	cmp	r3, #33	@ 0x21
 8004dca:	d13e      	bne.n	8004e4a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd4:	d114      	bne.n	8004e00 <UART_Transmit_IT+0x48>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d110      	bne.n	8004e00 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	881b      	ldrh	r3, [r3, #0]
 8004de8:	461a      	mov	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	1c9a      	adds	r2, r3, #2
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	621a      	str	r2, [r3, #32]
 8004dfe:	e008      	b.n	8004e12 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a1b      	ldr	r3, [r3, #32]
 8004e04:	1c59      	adds	r1, r3, #1
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6211      	str	r1, [r2, #32]
 8004e0a:	781a      	ldrb	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	4619      	mov	r1, r3
 8004e20:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10f      	bne.n	8004e46 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	e000      	b.n	8004e4c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e4a:	2302      	movs	r3, #2
  }
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f7ff feff 	bl	8004c7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3708      	adds	r7, #8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08c      	sub	sp, #48	@ 0x30
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b22      	cmp	r3, #34	@ 0x22
 8004ea2:	f040 80aa 	bne.w	8004ffa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eae:	d115      	bne.n	8004edc <UART_Receive_IT+0x54>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d111      	bne.n	8004edc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed4:	1c9a      	adds	r2, r3, #2
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	629a      	str	r2, [r3, #40]	@ 0x28
 8004eda:	e024      	b.n	8004f26 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eea:	d007      	beq.n	8004efc <UART_Receive_IT+0x74>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10a      	bne.n	8004f0a <UART_Receive_IT+0x82>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d106      	bne.n	8004f0a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f06:	701a      	strb	r2, [r3, #0]
 8004f08:	e008      	b.n	8004f1c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f16:	b2da      	uxtb	r2, r3
 8004f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f20:	1c5a      	adds	r2, r3, #1
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	4619      	mov	r1, r3
 8004f34:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d15d      	bne.n	8004ff6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68da      	ldr	r2, [r3, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0220 	bic.w	r2, r2, #32
 8004f48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68da      	ldr	r2, [r3, #12]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695a      	ldr	r2, [r3, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0201 	bic.w	r2, r2, #1
 8004f68:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d135      	bne.n	8004fec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	330c      	adds	r3, #12
 8004f8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	e853 3f00 	ldrex	r3, [r3]
 8004f94:	613b      	str	r3, [r7, #16]
   return(result);
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	f023 0310 	bic.w	r3, r3, #16
 8004f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	330c      	adds	r3, #12
 8004fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa6:	623a      	str	r2, [r7, #32]
 8004fa8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004faa:	69f9      	ldr	r1, [r7, #28]
 8004fac:	6a3a      	ldr	r2, [r7, #32]
 8004fae:	e841 2300 	strex	r3, r2, [r1]
 8004fb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1e5      	bne.n	8004f86 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0310 	and.w	r3, r3, #16
 8004fc4:	2b10      	cmp	r3, #16
 8004fc6:	d10a      	bne.n	8004fde <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7ff fe67 	bl	8004cb8 <HAL_UARTEx_RxEventCallback>
 8004fea:	e002      	b.n	8004ff2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff fe4f 	bl	8004c90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e002      	b.n	8004ffc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	e000      	b.n	8004ffc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ffa:	2302      	movs	r3, #2
  }
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3730      	adds	r7, #48	@ 0x30
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005008:	b0c0      	sub	sp, #256	@ 0x100
 800500a:	af00      	add	r7, sp, #0
 800500c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800501c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005020:	68d9      	ldr	r1, [r3, #12]
 8005022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	ea40 0301 	orr.w	r3, r0, r1
 800502c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800502e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	431a      	orrs	r2, r3
 800503c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	431a      	orrs	r2, r3
 8005044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800505c:	f021 010c 	bic.w	r1, r1, #12
 8005060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800506a:	430b      	orrs	r3, r1
 800506c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800506e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507e:	6999      	ldr	r1, [r3, #24]
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	ea40 0301 	orr.w	r3, r0, r1
 800508a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b8f      	ldr	r3, [pc, #572]	@ (80052d0 <UART_SetConfig+0x2cc>)
 8005094:	429a      	cmp	r2, r3
 8005096:	d005      	beq.n	80050a4 <UART_SetConfig+0xa0>
 8005098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b8d      	ldr	r3, [pc, #564]	@ (80052d4 <UART_SetConfig+0x2d0>)
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d104      	bne.n	80050ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050a4:	f7fd f9b8 	bl	8002418 <HAL_RCC_GetPCLK2Freq>
 80050a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80050ac:	e003      	b.n	80050b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050ae:	f7fd f99f 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 80050b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c0:	f040 810c 	bne.w	80052dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c8:	2200      	movs	r2, #0
 80050ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050d6:	4622      	mov	r2, r4
 80050d8:	462b      	mov	r3, r5
 80050da:	1891      	adds	r1, r2, r2
 80050dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050de:	415b      	adcs	r3, r3
 80050e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050e6:	4621      	mov	r1, r4
 80050e8:	eb12 0801 	adds.w	r8, r2, r1
 80050ec:	4629      	mov	r1, r5
 80050ee:	eb43 0901 	adc.w	r9, r3, r1
 80050f2:	f04f 0200 	mov.w	r2, #0
 80050f6:	f04f 0300 	mov.w	r3, #0
 80050fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005106:	4690      	mov	r8, r2
 8005108:	4699      	mov	r9, r3
 800510a:	4623      	mov	r3, r4
 800510c:	eb18 0303 	adds.w	r3, r8, r3
 8005110:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005114:	462b      	mov	r3, r5
 8005116:	eb49 0303 	adc.w	r3, r9, r3
 800511a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800511e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800512a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800512e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005132:	460b      	mov	r3, r1
 8005134:	18db      	adds	r3, r3, r3
 8005136:	653b      	str	r3, [r7, #80]	@ 0x50
 8005138:	4613      	mov	r3, r2
 800513a:	eb42 0303 	adc.w	r3, r2, r3
 800513e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005140:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005144:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005148:	f7fb fd9e 	bl	8000c88 <__aeabi_uldivmod>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4b61      	ldr	r3, [pc, #388]	@ (80052d8 <UART_SetConfig+0x2d4>)
 8005152:	fba3 2302 	umull	r2, r3, r3, r2
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	011c      	lsls	r4, r3, #4
 800515a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800515e:	2200      	movs	r2, #0
 8005160:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005164:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005168:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800516c:	4642      	mov	r2, r8
 800516e:	464b      	mov	r3, r9
 8005170:	1891      	adds	r1, r2, r2
 8005172:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005174:	415b      	adcs	r3, r3
 8005176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005178:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800517c:	4641      	mov	r1, r8
 800517e:	eb12 0a01 	adds.w	sl, r2, r1
 8005182:	4649      	mov	r1, r9
 8005184:	eb43 0b01 	adc.w	fp, r3, r1
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005194:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005198:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800519c:	4692      	mov	sl, r2
 800519e:	469b      	mov	fp, r3
 80051a0:	4643      	mov	r3, r8
 80051a2:	eb1a 0303 	adds.w	r3, sl, r3
 80051a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051aa:	464b      	mov	r3, r9
 80051ac:	eb4b 0303 	adc.w	r3, fp, r3
 80051b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80051c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80051c8:	460b      	mov	r3, r1
 80051ca:	18db      	adds	r3, r3, r3
 80051cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80051ce:	4613      	mov	r3, r2
 80051d0:	eb42 0303 	adc.w	r3, r2, r3
 80051d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80051d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051de:	f7fb fd53 	bl	8000c88 <__aeabi_uldivmod>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4611      	mov	r1, r2
 80051e8:	4b3b      	ldr	r3, [pc, #236]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80051ea:	fba3 2301 	umull	r2, r3, r3, r1
 80051ee:	095b      	lsrs	r3, r3, #5
 80051f0:	2264      	movs	r2, #100	@ 0x64
 80051f2:	fb02 f303 	mul.w	r3, r2, r3
 80051f6:	1acb      	subs	r3, r1, r3
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051fe:	4b36      	ldr	r3, [pc, #216]	@ (80052d8 <UART_SetConfig+0x2d4>)
 8005200:	fba3 2302 	umull	r2, r3, r3, r2
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800520c:	441c      	add	r4, r3
 800520e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005212:	2200      	movs	r2, #0
 8005214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005218:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800521c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005220:	4642      	mov	r2, r8
 8005222:	464b      	mov	r3, r9
 8005224:	1891      	adds	r1, r2, r2
 8005226:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005228:	415b      	adcs	r3, r3
 800522a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800522c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005230:	4641      	mov	r1, r8
 8005232:	1851      	adds	r1, r2, r1
 8005234:	6339      	str	r1, [r7, #48]	@ 0x30
 8005236:	4649      	mov	r1, r9
 8005238:	414b      	adcs	r3, r1
 800523a:	637b      	str	r3, [r7, #52]	@ 0x34
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005248:	4659      	mov	r1, fp
 800524a:	00cb      	lsls	r3, r1, #3
 800524c:	4651      	mov	r1, sl
 800524e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005252:	4651      	mov	r1, sl
 8005254:	00ca      	lsls	r2, r1, #3
 8005256:	4610      	mov	r0, r2
 8005258:	4619      	mov	r1, r3
 800525a:	4603      	mov	r3, r0
 800525c:	4642      	mov	r2, r8
 800525e:	189b      	adds	r3, r3, r2
 8005260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005264:	464b      	mov	r3, r9
 8005266:	460a      	mov	r2, r1
 8005268:	eb42 0303 	adc.w	r3, r2, r3
 800526c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800527c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005280:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005284:	460b      	mov	r3, r1
 8005286:	18db      	adds	r3, r3, r3
 8005288:	62bb      	str	r3, [r7, #40]	@ 0x28
 800528a:	4613      	mov	r3, r2
 800528c:	eb42 0303 	adc.w	r3, r2, r3
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005292:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005296:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800529a:	f7fb fcf5 	bl	8000c88 <__aeabi_uldivmod>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4b0d      	ldr	r3, [pc, #52]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80052a4:	fba3 1302 	umull	r1, r3, r3, r2
 80052a8:	095b      	lsrs	r3, r3, #5
 80052aa:	2164      	movs	r1, #100	@ 0x64
 80052ac:	fb01 f303 	mul.w	r3, r1, r3
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	3332      	adds	r3, #50	@ 0x32
 80052b6:	4a08      	ldr	r2, [pc, #32]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80052b8:	fba2 2303 	umull	r2, r3, r2, r3
 80052bc:	095b      	lsrs	r3, r3, #5
 80052be:	f003 0207 	and.w	r2, r3, #7
 80052c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4422      	add	r2, r4
 80052ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052cc:	e106      	b.n	80054dc <UART_SetConfig+0x4d8>
 80052ce:	bf00      	nop
 80052d0:	40011000 	.word	0x40011000
 80052d4:	40011400 	.word	0x40011400
 80052d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052e0:	2200      	movs	r2, #0
 80052e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052ee:	4642      	mov	r2, r8
 80052f0:	464b      	mov	r3, r9
 80052f2:	1891      	adds	r1, r2, r2
 80052f4:	6239      	str	r1, [r7, #32]
 80052f6:	415b      	adcs	r3, r3
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052fe:	4641      	mov	r1, r8
 8005300:	1854      	adds	r4, r2, r1
 8005302:	4649      	mov	r1, r9
 8005304:	eb43 0501 	adc.w	r5, r3, r1
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	00eb      	lsls	r3, r5, #3
 8005312:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005316:	00e2      	lsls	r2, r4, #3
 8005318:	4614      	mov	r4, r2
 800531a:	461d      	mov	r5, r3
 800531c:	4643      	mov	r3, r8
 800531e:	18e3      	adds	r3, r4, r3
 8005320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005324:	464b      	mov	r3, r9
 8005326:	eb45 0303 	adc.w	r3, r5, r3
 800532a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800532e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800533a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800533e:	f04f 0200 	mov.w	r2, #0
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800534a:	4629      	mov	r1, r5
 800534c:	008b      	lsls	r3, r1, #2
 800534e:	4621      	mov	r1, r4
 8005350:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005354:	4621      	mov	r1, r4
 8005356:	008a      	lsls	r2, r1, #2
 8005358:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800535c:	f7fb fc94 	bl	8000c88 <__aeabi_uldivmod>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4b60      	ldr	r3, [pc, #384]	@ (80054e8 <UART_SetConfig+0x4e4>)
 8005366:	fba3 2302 	umull	r2, r3, r3, r2
 800536a:	095b      	lsrs	r3, r3, #5
 800536c:	011c      	lsls	r4, r3, #4
 800536e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005372:	2200      	movs	r2, #0
 8005374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005378:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800537c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005380:	4642      	mov	r2, r8
 8005382:	464b      	mov	r3, r9
 8005384:	1891      	adds	r1, r2, r2
 8005386:	61b9      	str	r1, [r7, #24]
 8005388:	415b      	adcs	r3, r3
 800538a:	61fb      	str	r3, [r7, #28]
 800538c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005390:	4641      	mov	r1, r8
 8005392:	1851      	adds	r1, r2, r1
 8005394:	6139      	str	r1, [r7, #16]
 8005396:	4649      	mov	r1, r9
 8005398:	414b      	adcs	r3, r1
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053a8:	4659      	mov	r1, fp
 80053aa:	00cb      	lsls	r3, r1, #3
 80053ac:	4651      	mov	r1, sl
 80053ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053b2:	4651      	mov	r1, sl
 80053b4:	00ca      	lsls	r2, r1, #3
 80053b6:	4610      	mov	r0, r2
 80053b8:	4619      	mov	r1, r3
 80053ba:	4603      	mov	r3, r0
 80053bc:	4642      	mov	r2, r8
 80053be:	189b      	adds	r3, r3, r2
 80053c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053c4:	464b      	mov	r3, r9
 80053c6:	460a      	mov	r2, r1
 80053c8:	eb42 0303 	adc.w	r3, r2, r3
 80053cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053dc:	f04f 0200 	mov.w	r2, #0
 80053e0:	f04f 0300 	mov.w	r3, #0
 80053e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053e8:	4649      	mov	r1, r9
 80053ea:	008b      	lsls	r3, r1, #2
 80053ec:	4641      	mov	r1, r8
 80053ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053f2:	4641      	mov	r1, r8
 80053f4:	008a      	lsls	r2, r1, #2
 80053f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053fa:	f7fb fc45 	bl	8000c88 <__aeabi_uldivmod>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4611      	mov	r1, r2
 8005404:	4b38      	ldr	r3, [pc, #224]	@ (80054e8 <UART_SetConfig+0x4e4>)
 8005406:	fba3 2301 	umull	r2, r3, r3, r1
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	2264      	movs	r2, #100	@ 0x64
 800540e:	fb02 f303 	mul.w	r3, r2, r3
 8005412:	1acb      	subs	r3, r1, r3
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	3332      	adds	r3, #50	@ 0x32
 8005418:	4a33      	ldr	r2, [pc, #204]	@ (80054e8 <UART_SetConfig+0x4e4>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005424:	441c      	add	r4, r3
 8005426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800542a:	2200      	movs	r2, #0
 800542c:	673b      	str	r3, [r7, #112]	@ 0x70
 800542e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005430:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005434:	4642      	mov	r2, r8
 8005436:	464b      	mov	r3, r9
 8005438:	1891      	adds	r1, r2, r2
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	415b      	adcs	r3, r3
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005444:	4641      	mov	r1, r8
 8005446:	1851      	adds	r1, r2, r1
 8005448:	6039      	str	r1, [r7, #0]
 800544a:	4649      	mov	r1, r9
 800544c:	414b      	adcs	r3, r1
 800544e:	607b      	str	r3, [r7, #4]
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800545c:	4659      	mov	r1, fp
 800545e:	00cb      	lsls	r3, r1, #3
 8005460:	4651      	mov	r1, sl
 8005462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005466:	4651      	mov	r1, sl
 8005468:	00ca      	lsls	r2, r1, #3
 800546a:	4610      	mov	r0, r2
 800546c:	4619      	mov	r1, r3
 800546e:	4603      	mov	r3, r0
 8005470:	4642      	mov	r2, r8
 8005472:	189b      	adds	r3, r3, r2
 8005474:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005476:	464b      	mov	r3, r9
 8005478:	460a      	mov	r2, r1
 800547a:	eb42 0303 	adc.w	r3, r2, r3
 800547e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	663b      	str	r3, [r7, #96]	@ 0x60
 800548a:	667a      	str	r2, [r7, #100]	@ 0x64
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	f04f 0300 	mov.w	r3, #0
 8005494:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005498:	4649      	mov	r1, r9
 800549a:	008b      	lsls	r3, r1, #2
 800549c:	4641      	mov	r1, r8
 800549e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054a2:	4641      	mov	r1, r8
 80054a4:	008a      	lsls	r2, r1, #2
 80054a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80054aa:	f7fb fbed 	bl	8000c88 <__aeabi_uldivmod>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	4b0d      	ldr	r3, [pc, #52]	@ (80054e8 <UART_SetConfig+0x4e4>)
 80054b4:	fba3 1302 	umull	r1, r3, r3, r2
 80054b8:	095b      	lsrs	r3, r3, #5
 80054ba:	2164      	movs	r1, #100	@ 0x64
 80054bc:	fb01 f303 	mul.w	r3, r1, r3
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	3332      	adds	r3, #50	@ 0x32
 80054c6:	4a08      	ldr	r2, [pc, #32]	@ (80054e8 <UART_SetConfig+0x4e4>)
 80054c8:	fba2 2303 	umull	r2, r3, r2, r3
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	f003 020f 	and.w	r2, r3, #15
 80054d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4422      	add	r2, r4
 80054da:	609a      	str	r2, [r3, #8]
}
 80054dc:	bf00      	nop
 80054de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054e2:	46bd      	mov	sp, r7
 80054e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054e8:	51eb851f 	.word	0x51eb851f

080054ec <__cvt>:
 80054ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054f0:	ec57 6b10 	vmov	r6, r7, d0
 80054f4:	2f00      	cmp	r7, #0
 80054f6:	460c      	mov	r4, r1
 80054f8:	4619      	mov	r1, r3
 80054fa:	463b      	mov	r3, r7
 80054fc:	bfbb      	ittet	lt
 80054fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005502:	461f      	movlt	r7, r3
 8005504:	2300      	movge	r3, #0
 8005506:	232d      	movlt	r3, #45	@ 0x2d
 8005508:	700b      	strb	r3, [r1, #0]
 800550a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800550c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005510:	4691      	mov	r9, r2
 8005512:	f023 0820 	bic.w	r8, r3, #32
 8005516:	bfbc      	itt	lt
 8005518:	4632      	movlt	r2, r6
 800551a:	4616      	movlt	r6, r2
 800551c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005520:	d005      	beq.n	800552e <__cvt+0x42>
 8005522:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005526:	d100      	bne.n	800552a <__cvt+0x3e>
 8005528:	3401      	adds	r4, #1
 800552a:	2102      	movs	r1, #2
 800552c:	e000      	b.n	8005530 <__cvt+0x44>
 800552e:	2103      	movs	r1, #3
 8005530:	ab03      	add	r3, sp, #12
 8005532:	9301      	str	r3, [sp, #4]
 8005534:	ab02      	add	r3, sp, #8
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	ec47 6b10 	vmov	d0, r6, r7
 800553c:	4653      	mov	r3, sl
 800553e:	4622      	mov	r2, r4
 8005540:	f000 fe3a 	bl	80061b8 <_dtoa_r>
 8005544:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005548:	4605      	mov	r5, r0
 800554a:	d119      	bne.n	8005580 <__cvt+0x94>
 800554c:	f019 0f01 	tst.w	r9, #1
 8005550:	d00e      	beq.n	8005570 <__cvt+0x84>
 8005552:	eb00 0904 	add.w	r9, r0, r4
 8005556:	2200      	movs	r2, #0
 8005558:	2300      	movs	r3, #0
 800555a:	4630      	mov	r0, r6
 800555c:	4639      	mov	r1, r7
 800555e:	f7fb fad3 	bl	8000b08 <__aeabi_dcmpeq>
 8005562:	b108      	cbz	r0, 8005568 <__cvt+0x7c>
 8005564:	f8cd 900c 	str.w	r9, [sp, #12]
 8005568:	2230      	movs	r2, #48	@ 0x30
 800556a:	9b03      	ldr	r3, [sp, #12]
 800556c:	454b      	cmp	r3, r9
 800556e:	d31e      	bcc.n	80055ae <__cvt+0xc2>
 8005570:	9b03      	ldr	r3, [sp, #12]
 8005572:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005574:	1b5b      	subs	r3, r3, r5
 8005576:	4628      	mov	r0, r5
 8005578:	6013      	str	r3, [r2, #0]
 800557a:	b004      	add	sp, #16
 800557c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005580:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005584:	eb00 0904 	add.w	r9, r0, r4
 8005588:	d1e5      	bne.n	8005556 <__cvt+0x6a>
 800558a:	7803      	ldrb	r3, [r0, #0]
 800558c:	2b30      	cmp	r3, #48	@ 0x30
 800558e:	d10a      	bne.n	80055a6 <__cvt+0xba>
 8005590:	2200      	movs	r2, #0
 8005592:	2300      	movs	r3, #0
 8005594:	4630      	mov	r0, r6
 8005596:	4639      	mov	r1, r7
 8005598:	f7fb fab6 	bl	8000b08 <__aeabi_dcmpeq>
 800559c:	b918      	cbnz	r0, 80055a6 <__cvt+0xba>
 800559e:	f1c4 0401 	rsb	r4, r4, #1
 80055a2:	f8ca 4000 	str.w	r4, [sl]
 80055a6:	f8da 3000 	ldr.w	r3, [sl]
 80055aa:	4499      	add	r9, r3
 80055ac:	e7d3      	b.n	8005556 <__cvt+0x6a>
 80055ae:	1c59      	adds	r1, r3, #1
 80055b0:	9103      	str	r1, [sp, #12]
 80055b2:	701a      	strb	r2, [r3, #0]
 80055b4:	e7d9      	b.n	800556a <__cvt+0x7e>

080055b6 <__exponent>:
 80055b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055b8:	2900      	cmp	r1, #0
 80055ba:	bfba      	itte	lt
 80055bc:	4249      	neglt	r1, r1
 80055be:	232d      	movlt	r3, #45	@ 0x2d
 80055c0:	232b      	movge	r3, #43	@ 0x2b
 80055c2:	2909      	cmp	r1, #9
 80055c4:	7002      	strb	r2, [r0, #0]
 80055c6:	7043      	strb	r3, [r0, #1]
 80055c8:	dd29      	ble.n	800561e <__exponent+0x68>
 80055ca:	f10d 0307 	add.w	r3, sp, #7
 80055ce:	461d      	mov	r5, r3
 80055d0:	270a      	movs	r7, #10
 80055d2:	461a      	mov	r2, r3
 80055d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80055d8:	fb07 1416 	mls	r4, r7, r6, r1
 80055dc:	3430      	adds	r4, #48	@ 0x30
 80055de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80055e2:	460c      	mov	r4, r1
 80055e4:	2c63      	cmp	r4, #99	@ 0x63
 80055e6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80055ea:	4631      	mov	r1, r6
 80055ec:	dcf1      	bgt.n	80055d2 <__exponent+0x1c>
 80055ee:	3130      	adds	r1, #48	@ 0x30
 80055f0:	1e94      	subs	r4, r2, #2
 80055f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80055f6:	1c41      	adds	r1, r0, #1
 80055f8:	4623      	mov	r3, r4
 80055fa:	42ab      	cmp	r3, r5
 80055fc:	d30a      	bcc.n	8005614 <__exponent+0x5e>
 80055fe:	f10d 0309 	add.w	r3, sp, #9
 8005602:	1a9b      	subs	r3, r3, r2
 8005604:	42ac      	cmp	r4, r5
 8005606:	bf88      	it	hi
 8005608:	2300      	movhi	r3, #0
 800560a:	3302      	adds	r3, #2
 800560c:	4403      	add	r3, r0
 800560e:	1a18      	subs	r0, r3, r0
 8005610:	b003      	add	sp, #12
 8005612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005614:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005618:	f801 6f01 	strb.w	r6, [r1, #1]!
 800561c:	e7ed      	b.n	80055fa <__exponent+0x44>
 800561e:	2330      	movs	r3, #48	@ 0x30
 8005620:	3130      	adds	r1, #48	@ 0x30
 8005622:	7083      	strb	r3, [r0, #2]
 8005624:	70c1      	strb	r1, [r0, #3]
 8005626:	1d03      	adds	r3, r0, #4
 8005628:	e7f1      	b.n	800560e <__exponent+0x58>
	...

0800562c <_printf_float>:
 800562c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005630:	b08d      	sub	sp, #52	@ 0x34
 8005632:	460c      	mov	r4, r1
 8005634:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005638:	4616      	mov	r6, r2
 800563a:	461f      	mov	r7, r3
 800563c:	4605      	mov	r5, r0
 800563e:	f000 fcb9 	bl	8005fb4 <_localeconv_r>
 8005642:	6803      	ldr	r3, [r0, #0]
 8005644:	9304      	str	r3, [sp, #16]
 8005646:	4618      	mov	r0, r3
 8005648:	f7fa fe32 	bl	80002b0 <strlen>
 800564c:	2300      	movs	r3, #0
 800564e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005650:	f8d8 3000 	ldr.w	r3, [r8]
 8005654:	9005      	str	r0, [sp, #20]
 8005656:	3307      	adds	r3, #7
 8005658:	f023 0307 	bic.w	r3, r3, #7
 800565c:	f103 0208 	add.w	r2, r3, #8
 8005660:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005664:	f8d4 b000 	ldr.w	fp, [r4]
 8005668:	f8c8 2000 	str.w	r2, [r8]
 800566c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005670:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005674:	9307      	str	r3, [sp, #28]
 8005676:	f8cd 8018 	str.w	r8, [sp, #24]
 800567a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800567e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005682:	4b9c      	ldr	r3, [pc, #624]	@ (80058f4 <_printf_float+0x2c8>)
 8005684:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005688:	f7fb fa70 	bl	8000b6c <__aeabi_dcmpun>
 800568c:	bb70      	cbnz	r0, 80056ec <_printf_float+0xc0>
 800568e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005692:	4b98      	ldr	r3, [pc, #608]	@ (80058f4 <_printf_float+0x2c8>)
 8005694:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005698:	f7fb fa4a 	bl	8000b30 <__aeabi_dcmple>
 800569c:	bb30      	cbnz	r0, 80056ec <_printf_float+0xc0>
 800569e:	2200      	movs	r2, #0
 80056a0:	2300      	movs	r3, #0
 80056a2:	4640      	mov	r0, r8
 80056a4:	4649      	mov	r1, r9
 80056a6:	f7fb fa39 	bl	8000b1c <__aeabi_dcmplt>
 80056aa:	b110      	cbz	r0, 80056b2 <_printf_float+0x86>
 80056ac:	232d      	movs	r3, #45	@ 0x2d
 80056ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056b2:	4a91      	ldr	r2, [pc, #580]	@ (80058f8 <_printf_float+0x2cc>)
 80056b4:	4b91      	ldr	r3, [pc, #580]	@ (80058fc <_printf_float+0x2d0>)
 80056b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80056ba:	bf8c      	ite	hi
 80056bc:	4690      	movhi	r8, r2
 80056be:	4698      	movls	r8, r3
 80056c0:	2303      	movs	r3, #3
 80056c2:	6123      	str	r3, [r4, #16]
 80056c4:	f02b 0304 	bic.w	r3, fp, #4
 80056c8:	6023      	str	r3, [r4, #0]
 80056ca:	f04f 0900 	mov.w	r9, #0
 80056ce:	9700      	str	r7, [sp, #0]
 80056d0:	4633      	mov	r3, r6
 80056d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80056d4:	4621      	mov	r1, r4
 80056d6:	4628      	mov	r0, r5
 80056d8:	f000 f9d2 	bl	8005a80 <_printf_common>
 80056dc:	3001      	adds	r0, #1
 80056de:	f040 808d 	bne.w	80057fc <_printf_float+0x1d0>
 80056e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056e6:	b00d      	add	sp, #52	@ 0x34
 80056e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ec:	4642      	mov	r2, r8
 80056ee:	464b      	mov	r3, r9
 80056f0:	4640      	mov	r0, r8
 80056f2:	4649      	mov	r1, r9
 80056f4:	f7fb fa3a 	bl	8000b6c <__aeabi_dcmpun>
 80056f8:	b140      	cbz	r0, 800570c <_printf_float+0xe0>
 80056fa:	464b      	mov	r3, r9
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	bfbc      	itt	lt
 8005700:	232d      	movlt	r3, #45	@ 0x2d
 8005702:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005706:	4a7e      	ldr	r2, [pc, #504]	@ (8005900 <_printf_float+0x2d4>)
 8005708:	4b7e      	ldr	r3, [pc, #504]	@ (8005904 <_printf_float+0x2d8>)
 800570a:	e7d4      	b.n	80056b6 <_printf_float+0x8a>
 800570c:	6863      	ldr	r3, [r4, #4]
 800570e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005712:	9206      	str	r2, [sp, #24]
 8005714:	1c5a      	adds	r2, r3, #1
 8005716:	d13b      	bne.n	8005790 <_printf_float+0x164>
 8005718:	2306      	movs	r3, #6
 800571a:	6063      	str	r3, [r4, #4]
 800571c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005720:	2300      	movs	r3, #0
 8005722:	6022      	str	r2, [r4, #0]
 8005724:	9303      	str	r3, [sp, #12]
 8005726:	ab0a      	add	r3, sp, #40	@ 0x28
 8005728:	e9cd a301 	strd	sl, r3, [sp, #4]
 800572c:	ab09      	add	r3, sp, #36	@ 0x24
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	6861      	ldr	r1, [r4, #4]
 8005732:	ec49 8b10 	vmov	d0, r8, r9
 8005736:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800573a:	4628      	mov	r0, r5
 800573c:	f7ff fed6 	bl	80054ec <__cvt>
 8005740:	9b06      	ldr	r3, [sp, #24]
 8005742:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005744:	2b47      	cmp	r3, #71	@ 0x47
 8005746:	4680      	mov	r8, r0
 8005748:	d129      	bne.n	800579e <_printf_float+0x172>
 800574a:	1cc8      	adds	r0, r1, #3
 800574c:	db02      	blt.n	8005754 <_printf_float+0x128>
 800574e:	6863      	ldr	r3, [r4, #4]
 8005750:	4299      	cmp	r1, r3
 8005752:	dd41      	ble.n	80057d8 <_printf_float+0x1ac>
 8005754:	f1aa 0a02 	sub.w	sl, sl, #2
 8005758:	fa5f fa8a 	uxtb.w	sl, sl
 800575c:	3901      	subs	r1, #1
 800575e:	4652      	mov	r2, sl
 8005760:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005764:	9109      	str	r1, [sp, #36]	@ 0x24
 8005766:	f7ff ff26 	bl	80055b6 <__exponent>
 800576a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800576c:	1813      	adds	r3, r2, r0
 800576e:	2a01      	cmp	r2, #1
 8005770:	4681      	mov	r9, r0
 8005772:	6123      	str	r3, [r4, #16]
 8005774:	dc02      	bgt.n	800577c <_printf_float+0x150>
 8005776:	6822      	ldr	r2, [r4, #0]
 8005778:	07d2      	lsls	r2, r2, #31
 800577a:	d501      	bpl.n	8005780 <_printf_float+0x154>
 800577c:	3301      	adds	r3, #1
 800577e:	6123      	str	r3, [r4, #16]
 8005780:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0a2      	beq.n	80056ce <_printf_float+0xa2>
 8005788:	232d      	movs	r3, #45	@ 0x2d
 800578a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800578e:	e79e      	b.n	80056ce <_printf_float+0xa2>
 8005790:	9a06      	ldr	r2, [sp, #24]
 8005792:	2a47      	cmp	r2, #71	@ 0x47
 8005794:	d1c2      	bne.n	800571c <_printf_float+0xf0>
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1c0      	bne.n	800571c <_printf_float+0xf0>
 800579a:	2301      	movs	r3, #1
 800579c:	e7bd      	b.n	800571a <_printf_float+0xee>
 800579e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057a2:	d9db      	bls.n	800575c <_printf_float+0x130>
 80057a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80057a8:	d118      	bne.n	80057dc <_printf_float+0x1b0>
 80057aa:	2900      	cmp	r1, #0
 80057ac:	6863      	ldr	r3, [r4, #4]
 80057ae:	dd0b      	ble.n	80057c8 <_printf_float+0x19c>
 80057b0:	6121      	str	r1, [r4, #16]
 80057b2:	b913      	cbnz	r3, 80057ba <_printf_float+0x18e>
 80057b4:	6822      	ldr	r2, [r4, #0]
 80057b6:	07d0      	lsls	r0, r2, #31
 80057b8:	d502      	bpl.n	80057c0 <_printf_float+0x194>
 80057ba:	3301      	adds	r3, #1
 80057bc:	440b      	add	r3, r1
 80057be:	6123      	str	r3, [r4, #16]
 80057c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80057c2:	f04f 0900 	mov.w	r9, #0
 80057c6:	e7db      	b.n	8005780 <_printf_float+0x154>
 80057c8:	b913      	cbnz	r3, 80057d0 <_printf_float+0x1a4>
 80057ca:	6822      	ldr	r2, [r4, #0]
 80057cc:	07d2      	lsls	r2, r2, #31
 80057ce:	d501      	bpl.n	80057d4 <_printf_float+0x1a8>
 80057d0:	3302      	adds	r3, #2
 80057d2:	e7f4      	b.n	80057be <_printf_float+0x192>
 80057d4:	2301      	movs	r3, #1
 80057d6:	e7f2      	b.n	80057be <_printf_float+0x192>
 80057d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80057dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057de:	4299      	cmp	r1, r3
 80057e0:	db05      	blt.n	80057ee <_printf_float+0x1c2>
 80057e2:	6823      	ldr	r3, [r4, #0]
 80057e4:	6121      	str	r1, [r4, #16]
 80057e6:	07d8      	lsls	r0, r3, #31
 80057e8:	d5ea      	bpl.n	80057c0 <_printf_float+0x194>
 80057ea:	1c4b      	adds	r3, r1, #1
 80057ec:	e7e7      	b.n	80057be <_printf_float+0x192>
 80057ee:	2900      	cmp	r1, #0
 80057f0:	bfd4      	ite	le
 80057f2:	f1c1 0202 	rsble	r2, r1, #2
 80057f6:	2201      	movgt	r2, #1
 80057f8:	4413      	add	r3, r2
 80057fa:	e7e0      	b.n	80057be <_printf_float+0x192>
 80057fc:	6823      	ldr	r3, [r4, #0]
 80057fe:	055a      	lsls	r2, r3, #21
 8005800:	d407      	bmi.n	8005812 <_printf_float+0x1e6>
 8005802:	6923      	ldr	r3, [r4, #16]
 8005804:	4642      	mov	r2, r8
 8005806:	4631      	mov	r1, r6
 8005808:	4628      	mov	r0, r5
 800580a:	47b8      	blx	r7
 800580c:	3001      	adds	r0, #1
 800580e:	d12b      	bne.n	8005868 <_printf_float+0x23c>
 8005810:	e767      	b.n	80056e2 <_printf_float+0xb6>
 8005812:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005816:	f240 80dd 	bls.w	80059d4 <_printf_float+0x3a8>
 800581a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800581e:	2200      	movs	r2, #0
 8005820:	2300      	movs	r3, #0
 8005822:	f7fb f971 	bl	8000b08 <__aeabi_dcmpeq>
 8005826:	2800      	cmp	r0, #0
 8005828:	d033      	beq.n	8005892 <_printf_float+0x266>
 800582a:	4a37      	ldr	r2, [pc, #220]	@ (8005908 <_printf_float+0x2dc>)
 800582c:	2301      	movs	r3, #1
 800582e:	4631      	mov	r1, r6
 8005830:	4628      	mov	r0, r5
 8005832:	47b8      	blx	r7
 8005834:	3001      	adds	r0, #1
 8005836:	f43f af54 	beq.w	80056e2 <_printf_float+0xb6>
 800583a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800583e:	4543      	cmp	r3, r8
 8005840:	db02      	blt.n	8005848 <_printf_float+0x21c>
 8005842:	6823      	ldr	r3, [r4, #0]
 8005844:	07d8      	lsls	r0, r3, #31
 8005846:	d50f      	bpl.n	8005868 <_printf_float+0x23c>
 8005848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800584c:	4631      	mov	r1, r6
 800584e:	4628      	mov	r0, r5
 8005850:	47b8      	blx	r7
 8005852:	3001      	adds	r0, #1
 8005854:	f43f af45 	beq.w	80056e2 <_printf_float+0xb6>
 8005858:	f04f 0900 	mov.w	r9, #0
 800585c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005860:	f104 0a1a 	add.w	sl, r4, #26
 8005864:	45c8      	cmp	r8, r9
 8005866:	dc09      	bgt.n	800587c <_printf_float+0x250>
 8005868:	6823      	ldr	r3, [r4, #0]
 800586a:	079b      	lsls	r3, r3, #30
 800586c:	f100 8103 	bmi.w	8005a76 <_printf_float+0x44a>
 8005870:	68e0      	ldr	r0, [r4, #12]
 8005872:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005874:	4298      	cmp	r0, r3
 8005876:	bfb8      	it	lt
 8005878:	4618      	movlt	r0, r3
 800587a:	e734      	b.n	80056e6 <_printf_float+0xba>
 800587c:	2301      	movs	r3, #1
 800587e:	4652      	mov	r2, sl
 8005880:	4631      	mov	r1, r6
 8005882:	4628      	mov	r0, r5
 8005884:	47b8      	blx	r7
 8005886:	3001      	adds	r0, #1
 8005888:	f43f af2b 	beq.w	80056e2 <_printf_float+0xb6>
 800588c:	f109 0901 	add.w	r9, r9, #1
 8005890:	e7e8      	b.n	8005864 <_printf_float+0x238>
 8005892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005894:	2b00      	cmp	r3, #0
 8005896:	dc39      	bgt.n	800590c <_printf_float+0x2e0>
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <_printf_float+0x2dc>)
 800589a:	2301      	movs	r3, #1
 800589c:	4631      	mov	r1, r6
 800589e:	4628      	mov	r0, r5
 80058a0:	47b8      	blx	r7
 80058a2:	3001      	adds	r0, #1
 80058a4:	f43f af1d 	beq.w	80056e2 <_printf_float+0xb6>
 80058a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80058ac:	ea59 0303 	orrs.w	r3, r9, r3
 80058b0:	d102      	bne.n	80058b8 <_printf_float+0x28c>
 80058b2:	6823      	ldr	r3, [r4, #0]
 80058b4:	07d9      	lsls	r1, r3, #31
 80058b6:	d5d7      	bpl.n	8005868 <_printf_float+0x23c>
 80058b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058bc:	4631      	mov	r1, r6
 80058be:	4628      	mov	r0, r5
 80058c0:	47b8      	blx	r7
 80058c2:	3001      	adds	r0, #1
 80058c4:	f43f af0d 	beq.w	80056e2 <_printf_float+0xb6>
 80058c8:	f04f 0a00 	mov.w	sl, #0
 80058cc:	f104 0b1a 	add.w	fp, r4, #26
 80058d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d2:	425b      	negs	r3, r3
 80058d4:	4553      	cmp	r3, sl
 80058d6:	dc01      	bgt.n	80058dc <_printf_float+0x2b0>
 80058d8:	464b      	mov	r3, r9
 80058da:	e793      	b.n	8005804 <_printf_float+0x1d8>
 80058dc:	2301      	movs	r3, #1
 80058de:	465a      	mov	r2, fp
 80058e0:	4631      	mov	r1, r6
 80058e2:	4628      	mov	r0, r5
 80058e4:	47b8      	blx	r7
 80058e6:	3001      	adds	r0, #1
 80058e8:	f43f aefb 	beq.w	80056e2 <_printf_float+0xb6>
 80058ec:	f10a 0a01 	add.w	sl, sl, #1
 80058f0:	e7ee      	b.n	80058d0 <_printf_float+0x2a4>
 80058f2:	bf00      	nop
 80058f4:	7fefffff 	.word	0x7fefffff
 80058f8:	08007e24 	.word	0x08007e24
 80058fc:	08007e20 	.word	0x08007e20
 8005900:	08007e2c 	.word	0x08007e2c
 8005904:	08007e28 	.word	0x08007e28
 8005908:	08007e30 	.word	0x08007e30
 800590c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800590e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005912:	4553      	cmp	r3, sl
 8005914:	bfa8      	it	ge
 8005916:	4653      	movge	r3, sl
 8005918:	2b00      	cmp	r3, #0
 800591a:	4699      	mov	r9, r3
 800591c:	dc36      	bgt.n	800598c <_printf_float+0x360>
 800591e:	f04f 0b00 	mov.w	fp, #0
 8005922:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005926:	f104 021a 	add.w	r2, r4, #26
 800592a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800592c:	9306      	str	r3, [sp, #24]
 800592e:	eba3 0309 	sub.w	r3, r3, r9
 8005932:	455b      	cmp	r3, fp
 8005934:	dc31      	bgt.n	800599a <_printf_float+0x36e>
 8005936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005938:	459a      	cmp	sl, r3
 800593a:	dc3a      	bgt.n	80059b2 <_printf_float+0x386>
 800593c:	6823      	ldr	r3, [r4, #0]
 800593e:	07da      	lsls	r2, r3, #31
 8005940:	d437      	bmi.n	80059b2 <_printf_float+0x386>
 8005942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005944:	ebaa 0903 	sub.w	r9, sl, r3
 8005948:	9b06      	ldr	r3, [sp, #24]
 800594a:	ebaa 0303 	sub.w	r3, sl, r3
 800594e:	4599      	cmp	r9, r3
 8005950:	bfa8      	it	ge
 8005952:	4699      	movge	r9, r3
 8005954:	f1b9 0f00 	cmp.w	r9, #0
 8005958:	dc33      	bgt.n	80059c2 <_printf_float+0x396>
 800595a:	f04f 0800 	mov.w	r8, #0
 800595e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005962:	f104 0b1a 	add.w	fp, r4, #26
 8005966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005968:	ebaa 0303 	sub.w	r3, sl, r3
 800596c:	eba3 0309 	sub.w	r3, r3, r9
 8005970:	4543      	cmp	r3, r8
 8005972:	f77f af79 	ble.w	8005868 <_printf_float+0x23c>
 8005976:	2301      	movs	r3, #1
 8005978:	465a      	mov	r2, fp
 800597a:	4631      	mov	r1, r6
 800597c:	4628      	mov	r0, r5
 800597e:	47b8      	blx	r7
 8005980:	3001      	adds	r0, #1
 8005982:	f43f aeae 	beq.w	80056e2 <_printf_float+0xb6>
 8005986:	f108 0801 	add.w	r8, r8, #1
 800598a:	e7ec      	b.n	8005966 <_printf_float+0x33a>
 800598c:	4642      	mov	r2, r8
 800598e:	4631      	mov	r1, r6
 8005990:	4628      	mov	r0, r5
 8005992:	47b8      	blx	r7
 8005994:	3001      	adds	r0, #1
 8005996:	d1c2      	bne.n	800591e <_printf_float+0x2f2>
 8005998:	e6a3      	b.n	80056e2 <_printf_float+0xb6>
 800599a:	2301      	movs	r3, #1
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	9206      	str	r2, [sp, #24]
 80059a2:	47b8      	blx	r7
 80059a4:	3001      	adds	r0, #1
 80059a6:	f43f ae9c 	beq.w	80056e2 <_printf_float+0xb6>
 80059aa:	9a06      	ldr	r2, [sp, #24]
 80059ac:	f10b 0b01 	add.w	fp, fp, #1
 80059b0:	e7bb      	b.n	800592a <_printf_float+0x2fe>
 80059b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b6:	4631      	mov	r1, r6
 80059b8:	4628      	mov	r0, r5
 80059ba:	47b8      	blx	r7
 80059bc:	3001      	adds	r0, #1
 80059be:	d1c0      	bne.n	8005942 <_printf_float+0x316>
 80059c0:	e68f      	b.n	80056e2 <_printf_float+0xb6>
 80059c2:	9a06      	ldr	r2, [sp, #24]
 80059c4:	464b      	mov	r3, r9
 80059c6:	4442      	add	r2, r8
 80059c8:	4631      	mov	r1, r6
 80059ca:	4628      	mov	r0, r5
 80059cc:	47b8      	blx	r7
 80059ce:	3001      	adds	r0, #1
 80059d0:	d1c3      	bne.n	800595a <_printf_float+0x32e>
 80059d2:	e686      	b.n	80056e2 <_printf_float+0xb6>
 80059d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80059d8:	f1ba 0f01 	cmp.w	sl, #1
 80059dc:	dc01      	bgt.n	80059e2 <_printf_float+0x3b6>
 80059de:	07db      	lsls	r3, r3, #31
 80059e0:	d536      	bpl.n	8005a50 <_printf_float+0x424>
 80059e2:	2301      	movs	r3, #1
 80059e4:	4642      	mov	r2, r8
 80059e6:	4631      	mov	r1, r6
 80059e8:	4628      	mov	r0, r5
 80059ea:	47b8      	blx	r7
 80059ec:	3001      	adds	r0, #1
 80059ee:	f43f ae78 	beq.w	80056e2 <_printf_float+0xb6>
 80059f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	f43f ae70 	beq.w	80056e2 <_printf_float+0xb6>
 8005a02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a06:	2200      	movs	r2, #0
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005a0e:	f7fb f87b 	bl	8000b08 <__aeabi_dcmpeq>
 8005a12:	b9c0      	cbnz	r0, 8005a46 <_printf_float+0x41a>
 8005a14:	4653      	mov	r3, sl
 8005a16:	f108 0201 	add.w	r2, r8, #1
 8005a1a:	4631      	mov	r1, r6
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	47b8      	blx	r7
 8005a20:	3001      	adds	r0, #1
 8005a22:	d10c      	bne.n	8005a3e <_printf_float+0x412>
 8005a24:	e65d      	b.n	80056e2 <_printf_float+0xb6>
 8005a26:	2301      	movs	r3, #1
 8005a28:	465a      	mov	r2, fp
 8005a2a:	4631      	mov	r1, r6
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	47b8      	blx	r7
 8005a30:	3001      	adds	r0, #1
 8005a32:	f43f ae56 	beq.w	80056e2 <_printf_float+0xb6>
 8005a36:	f108 0801 	add.w	r8, r8, #1
 8005a3a:	45d0      	cmp	r8, sl
 8005a3c:	dbf3      	blt.n	8005a26 <_printf_float+0x3fa>
 8005a3e:	464b      	mov	r3, r9
 8005a40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005a44:	e6df      	b.n	8005806 <_printf_float+0x1da>
 8005a46:	f04f 0800 	mov.w	r8, #0
 8005a4a:	f104 0b1a 	add.w	fp, r4, #26
 8005a4e:	e7f4      	b.n	8005a3a <_printf_float+0x40e>
 8005a50:	2301      	movs	r3, #1
 8005a52:	4642      	mov	r2, r8
 8005a54:	e7e1      	b.n	8005a1a <_printf_float+0x3ee>
 8005a56:	2301      	movs	r3, #1
 8005a58:	464a      	mov	r2, r9
 8005a5a:	4631      	mov	r1, r6
 8005a5c:	4628      	mov	r0, r5
 8005a5e:	47b8      	blx	r7
 8005a60:	3001      	adds	r0, #1
 8005a62:	f43f ae3e 	beq.w	80056e2 <_printf_float+0xb6>
 8005a66:	f108 0801 	add.w	r8, r8, #1
 8005a6a:	68e3      	ldr	r3, [r4, #12]
 8005a6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a6e:	1a5b      	subs	r3, r3, r1
 8005a70:	4543      	cmp	r3, r8
 8005a72:	dcf0      	bgt.n	8005a56 <_printf_float+0x42a>
 8005a74:	e6fc      	b.n	8005870 <_printf_float+0x244>
 8005a76:	f04f 0800 	mov.w	r8, #0
 8005a7a:	f104 0919 	add.w	r9, r4, #25
 8005a7e:	e7f4      	b.n	8005a6a <_printf_float+0x43e>

08005a80 <_printf_common>:
 8005a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	4616      	mov	r6, r2
 8005a86:	4698      	mov	r8, r3
 8005a88:	688a      	ldr	r2, [r1, #8]
 8005a8a:	690b      	ldr	r3, [r1, #16]
 8005a8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a90:	4293      	cmp	r3, r2
 8005a92:	bfb8      	it	lt
 8005a94:	4613      	movlt	r3, r2
 8005a96:	6033      	str	r3, [r6, #0]
 8005a98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a9c:	4607      	mov	r7, r0
 8005a9e:	460c      	mov	r4, r1
 8005aa0:	b10a      	cbz	r2, 8005aa6 <_printf_common+0x26>
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	6033      	str	r3, [r6, #0]
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	0699      	lsls	r1, r3, #26
 8005aaa:	bf42      	ittt	mi
 8005aac:	6833      	ldrmi	r3, [r6, #0]
 8005aae:	3302      	addmi	r3, #2
 8005ab0:	6033      	strmi	r3, [r6, #0]
 8005ab2:	6825      	ldr	r5, [r4, #0]
 8005ab4:	f015 0506 	ands.w	r5, r5, #6
 8005ab8:	d106      	bne.n	8005ac8 <_printf_common+0x48>
 8005aba:	f104 0a19 	add.w	sl, r4, #25
 8005abe:	68e3      	ldr	r3, [r4, #12]
 8005ac0:	6832      	ldr	r2, [r6, #0]
 8005ac2:	1a9b      	subs	r3, r3, r2
 8005ac4:	42ab      	cmp	r3, r5
 8005ac6:	dc26      	bgt.n	8005b16 <_printf_common+0x96>
 8005ac8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005acc:	6822      	ldr	r2, [r4, #0]
 8005ace:	3b00      	subs	r3, #0
 8005ad0:	bf18      	it	ne
 8005ad2:	2301      	movne	r3, #1
 8005ad4:	0692      	lsls	r2, r2, #26
 8005ad6:	d42b      	bmi.n	8005b30 <_printf_common+0xb0>
 8005ad8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005adc:	4641      	mov	r1, r8
 8005ade:	4638      	mov	r0, r7
 8005ae0:	47c8      	blx	r9
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	d01e      	beq.n	8005b24 <_printf_common+0xa4>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	6922      	ldr	r2, [r4, #16]
 8005aea:	f003 0306 	and.w	r3, r3, #6
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	bf02      	ittt	eq
 8005af2:	68e5      	ldreq	r5, [r4, #12]
 8005af4:	6833      	ldreq	r3, [r6, #0]
 8005af6:	1aed      	subeq	r5, r5, r3
 8005af8:	68a3      	ldr	r3, [r4, #8]
 8005afa:	bf0c      	ite	eq
 8005afc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b00:	2500      	movne	r5, #0
 8005b02:	4293      	cmp	r3, r2
 8005b04:	bfc4      	itt	gt
 8005b06:	1a9b      	subgt	r3, r3, r2
 8005b08:	18ed      	addgt	r5, r5, r3
 8005b0a:	2600      	movs	r6, #0
 8005b0c:	341a      	adds	r4, #26
 8005b0e:	42b5      	cmp	r5, r6
 8005b10:	d11a      	bne.n	8005b48 <_printf_common+0xc8>
 8005b12:	2000      	movs	r0, #0
 8005b14:	e008      	b.n	8005b28 <_printf_common+0xa8>
 8005b16:	2301      	movs	r3, #1
 8005b18:	4652      	mov	r2, sl
 8005b1a:	4641      	mov	r1, r8
 8005b1c:	4638      	mov	r0, r7
 8005b1e:	47c8      	blx	r9
 8005b20:	3001      	adds	r0, #1
 8005b22:	d103      	bne.n	8005b2c <_printf_common+0xac>
 8005b24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b2c:	3501      	adds	r5, #1
 8005b2e:	e7c6      	b.n	8005abe <_printf_common+0x3e>
 8005b30:	18e1      	adds	r1, r4, r3
 8005b32:	1c5a      	adds	r2, r3, #1
 8005b34:	2030      	movs	r0, #48	@ 0x30
 8005b36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b3a:	4422      	add	r2, r4
 8005b3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b44:	3302      	adds	r3, #2
 8005b46:	e7c7      	b.n	8005ad8 <_printf_common+0x58>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	4622      	mov	r2, r4
 8005b4c:	4641      	mov	r1, r8
 8005b4e:	4638      	mov	r0, r7
 8005b50:	47c8      	blx	r9
 8005b52:	3001      	adds	r0, #1
 8005b54:	d0e6      	beq.n	8005b24 <_printf_common+0xa4>
 8005b56:	3601      	adds	r6, #1
 8005b58:	e7d9      	b.n	8005b0e <_printf_common+0x8e>
	...

08005b5c <_printf_i>:
 8005b5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b60:	7e0f      	ldrb	r7, [r1, #24]
 8005b62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b64:	2f78      	cmp	r7, #120	@ 0x78
 8005b66:	4691      	mov	r9, r2
 8005b68:	4680      	mov	r8, r0
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	469a      	mov	sl, r3
 8005b6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b72:	d807      	bhi.n	8005b84 <_printf_i+0x28>
 8005b74:	2f62      	cmp	r7, #98	@ 0x62
 8005b76:	d80a      	bhi.n	8005b8e <_printf_i+0x32>
 8005b78:	2f00      	cmp	r7, #0
 8005b7a:	f000 80d1 	beq.w	8005d20 <_printf_i+0x1c4>
 8005b7e:	2f58      	cmp	r7, #88	@ 0x58
 8005b80:	f000 80b8 	beq.w	8005cf4 <_printf_i+0x198>
 8005b84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b8c:	e03a      	b.n	8005c04 <_printf_i+0xa8>
 8005b8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b92:	2b15      	cmp	r3, #21
 8005b94:	d8f6      	bhi.n	8005b84 <_printf_i+0x28>
 8005b96:	a101      	add	r1, pc, #4	@ (adr r1, 8005b9c <_printf_i+0x40>)
 8005b98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b9c:	08005bf5 	.word	0x08005bf5
 8005ba0:	08005c09 	.word	0x08005c09
 8005ba4:	08005b85 	.word	0x08005b85
 8005ba8:	08005b85 	.word	0x08005b85
 8005bac:	08005b85 	.word	0x08005b85
 8005bb0:	08005b85 	.word	0x08005b85
 8005bb4:	08005c09 	.word	0x08005c09
 8005bb8:	08005b85 	.word	0x08005b85
 8005bbc:	08005b85 	.word	0x08005b85
 8005bc0:	08005b85 	.word	0x08005b85
 8005bc4:	08005b85 	.word	0x08005b85
 8005bc8:	08005d07 	.word	0x08005d07
 8005bcc:	08005c33 	.word	0x08005c33
 8005bd0:	08005cc1 	.word	0x08005cc1
 8005bd4:	08005b85 	.word	0x08005b85
 8005bd8:	08005b85 	.word	0x08005b85
 8005bdc:	08005d29 	.word	0x08005d29
 8005be0:	08005b85 	.word	0x08005b85
 8005be4:	08005c33 	.word	0x08005c33
 8005be8:	08005b85 	.word	0x08005b85
 8005bec:	08005b85 	.word	0x08005b85
 8005bf0:	08005cc9 	.word	0x08005cc9
 8005bf4:	6833      	ldr	r3, [r6, #0]
 8005bf6:	1d1a      	adds	r2, r3, #4
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	6032      	str	r2, [r6, #0]
 8005bfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c04:	2301      	movs	r3, #1
 8005c06:	e09c      	b.n	8005d42 <_printf_i+0x1e6>
 8005c08:	6833      	ldr	r3, [r6, #0]
 8005c0a:	6820      	ldr	r0, [r4, #0]
 8005c0c:	1d19      	adds	r1, r3, #4
 8005c0e:	6031      	str	r1, [r6, #0]
 8005c10:	0606      	lsls	r6, r0, #24
 8005c12:	d501      	bpl.n	8005c18 <_printf_i+0xbc>
 8005c14:	681d      	ldr	r5, [r3, #0]
 8005c16:	e003      	b.n	8005c20 <_printf_i+0xc4>
 8005c18:	0645      	lsls	r5, r0, #25
 8005c1a:	d5fb      	bpl.n	8005c14 <_printf_i+0xb8>
 8005c1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c20:	2d00      	cmp	r5, #0
 8005c22:	da03      	bge.n	8005c2c <_printf_i+0xd0>
 8005c24:	232d      	movs	r3, #45	@ 0x2d
 8005c26:	426d      	negs	r5, r5
 8005c28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c2c:	4858      	ldr	r0, [pc, #352]	@ (8005d90 <_printf_i+0x234>)
 8005c2e:	230a      	movs	r3, #10
 8005c30:	e011      	b.n	8005c56 <_printf_i+0xfa>
 8005c32:	6821      	ldr	r1, [r4, #0]
 8005c34:	6833      	ldr	r3, [r6, #0]
 8005c36:	0608      	lsls	r0, r1, #24
 8005c38:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c3c:	d402      	bmi.n	8005c44 <_printf_i+0xe8>
 8005c3e:	0649      	lsls	r1, r1, #25
 8005c40:	bf48      	it	mi
 8005c42:	b2ad      	uxthmi	r5, r5
 8005c44:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c46:	4852      	ldr	r0, [pc, #328]	@ (8005d90 <_printf_i+0x234>)
 8005c48:	6033      	str	r3, [r6, #0]
 8005c4a:	bf14      	ite	ne
 8005c4c:	230a      	movne	r3, #10
 8005c4e:	2308      	moveq	r3, #8
 8005c50:	2100      	movs	r1, #0
 8005c52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c56:	6866      	ldr	r6, [r4, #4]
 8005c58:	60a6      	str	r6, [r4, #8]
 8005c5a:	2e00      	cmp	r6, #0
 8005c5c:	db05      	blt.n	8005c6a <_printf_i+0x10e>
 8005c5e:	6821      	ldr	r1, [r4, #0]
 8005c60:	432e      	orrs	r6, r5
 8005c62:	f021 0104 	bic.w	r1, r1, #4
 8005c66:	6021      	str	r1, [r4, #0]
 8005c68:	d04b      	beq.n	8005d02 <_printf_i+0x1a6>
 8005c6a:	4616      	mov	r6, r2
 8005c6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c70:	fb03 5711 	mls	r7, r3, r1, r5
 8005c74:	5dc7      	ldrb	r7, [r0, r7]
 8005c76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c7a:	462f      	mov	r7, r5
 8005c7c:	42bb      	cmp	r3, r7
 8005c7e:	460d      	mov	r5, r1
 8005c80:	d9f4      	bls.n	8005c6c <_printf_i+0x110>
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	d10b      	bne.n	8005c9e <_printf_i+0x142>
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	07df      	lsls	r7, r3, #31
 8005c8a:	d508      	bpl.n	8005c9e <_printf_i+0x142>
 8005c8c:	6923      	ldr	r3, [r4, #16]
 8005c8e:	6861      	ldr	r1, [r4, #4]
 8005c90:	4299      	cmp	r1, r3
 8005c92:	bfde      	ittt	le
 8005c94:	2330      	movle	r3, #48	@ 0x30
 8005c96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c9a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005c9e:	1b92      	subs	r2, r2, r6
 8005ca0:	6122      	str	r2, [r4, #16]
 8005ca2:	f8cd a000 	str.w	sl, [sp]
 8005ca6:	464b      	mov	r3, r9
 8005ca8:	aa03      	add	r2, sp, #12
 8005caa:	4621      	mov	r1, r4
 8005cac:	4640      	mov	r0, r8
 8005cae:	f7ff fee7 	bl	8005a80 <_printf_common>
 8005cb2:	3001      	adds	r0, #1
 8005cb4:	d14a      	bne.n	8005d4c <_printf_i+0x1f0>
 8005cb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cba:	b004      	add	sp, #16
 8005cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	f043 0320 	orr.w	r3, r3, #32
 8005cc6:	6023      	str	r3, [r4, #0]
 8005cc8:	4832      	ldr	r0, [pc, #200]	@ (8005d94 <_printf_i+0x238>)
 8005cca:	2778      	movs	r7, #120	@ 0x78
 8005ccc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	6831      	ldr	r1, [r6, #0]
 8005cd4:	061f      	lsls	r7, r3, #24
 8005cd6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cda:	d402      	bmi.n	8005ce2 <_printf_i+0x186>
 8005cdc:	065f      	lsls	r7, r3, #25
 8005cde:	bf48      	it	mi
 8005ce0:	b2ad      	uxthmi	r5, r5
 8005ce2:	6031      	str	r1, [r6, #0]
 8005ce4:	07d9      	lsls	r1, r3, #31
 8005ce6:	bf44      	itt	mi
 8005ce8:	f043 0320 	orrmi.w	r3, r3, #32
 8005cec:	6023      	strmi	r3, [r4, #0]
 8005cee:	b11d      	cbz	r5, 8005cf8 <_printf_i+0x19c>
 8005cf0:	2310      	movs	r3, #16
 8005cf2:	e7ad      	b.n	8005c50 <_printf_i+0xf4>
 8005cf4:	4826      	ldr	r0, [pc, #152]	@ (8005d90 <_printf_i+0x234>)
 8005cf6:	e7e9      	b.n	8005ccc <_printf_i+0x170>
 8005cf8:	6823      	ldr	r3, [r4, #0]
 8005cfa:	f023 0320 	bic.w	r3, r3, #32
 8005cfe:	6023      	str	r3, [r4, #0]
 8005d00:	e7f6      	b.n	8005cf0 <_printf_i+0x194>
 8005d02:	4616      	mov	r6, r2
 8005d04:	e7bd      	b.n	8005c82 <_printf_i+0x126>
 8005d06:	6833      	ldr	r3, [r6, #0]
 8005d08:	6825      	ldr	r5, [r4, #0]
 8005d0a:	6961      	ldr	r1, [r4, #20]
 8005d0c:	1d18      	adds	r0, r3, #4
 8005d0e:	6030      	str	r0, [r6, #0]
 8005d10:	062e      	lsls	r6, r5, #24
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	d501      	bpl.n	8005d1a <_printf_i+0x1be>
 8005d16:	6019      	str	r1, [r3, #0]
 8005d18:	e002      	b.n	8005d20 <_printf_i+0x1c4>
 8005d1a:	0668      	lsls	r0, r5, #25
 8005d1c:	d5fb      	bpl.n	8005d16 <_printf_i+0x1ba>
 8005d1e:	8019      	strh	r1, [r3, #0]
 8005d20:	2300      	movs	r3, #0
 8005d22:	6123      	str	r3, [r4, #16]
 8005d24:	4616      	mov	r6, r2
 8005d26:	e7bc      	b.n	8005ca2 <_printf_i+0x146>
 8005d28:	6833      	ldr	r3, [r6, #0]
 8005d2a:	1d1a      	adds	r2, r3, #4
 8005d2c:	6032      	str	r2, [r6, #0]
 8005d2e:	681e      	ldr	r6, [r3, #0]
 8005d30:	6862      	ldr	r2, [r4, #4]
 8005d32:	2100      	movs	r1, #0
 8005d34:	4630      	mov	r0, r6
 8005d36:	f7fa fa6b 	bl	8000210 <memchr>
 8005d3a:	b108      	cbz	r0, 8005d40 <_printf_i+0x1e4>
 8005d3c:	1b80      	subs	r0, r0, r6
 8005d3e:	6060      	str	r0, [r4, #4]
 8005d40:	6863      	ldr	r3, [r4, #4]
 8005d42:	6123      	str	r3, [r4, #16]
 8005d44:	2300      	movs	r3, #0
 8005d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d4a:	e7aa      	b.n	8005ca2 <_printf_i+0x146>
 8005d4c:	6923      	ldr	r3, [r4, #16]
 8005d4e:	4632      	mov	r2, r6
 8005d50:	4649      	mov	r1, r9
 8005d52:	4640      	mov	r0, r8
 8005d54:	47d0      	blx	sl
 8005d56:	3001      	adds	r0, #1
 8005d58:	d0ad      	beq.n	8005cb6 <_printf_i+0x15a>
 8005d5a:	6823      	ldr	r3, [r4, #0]
 8005d5c:	079b      	lsls	r3, r3, #30
 8005d5e:	d413      	bmi.n	8005d88 <_printf_i+0x22c>
 8005d60:	68e0      	ldr	r0, [r4, #12]
 8005d62:	9b03      	ldr	r3, [sp, #12]
 8005d64:	4298      	cmp	r0, r3
 8005d66:	bfb8      	it	lt
 8005d68:	4618      	movlt	r0, r3
 8005d6a:	e7a6      	b.n	8005cba <_printf_i+0x15e>
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	4632      	mov	r2, r6
 8005d70:	4649      	mov	r1, r9
 8005d72:	4640      	mov	r0, r8
 8005d74:	47d0      	blx	sl
 8005d76:	3001      	adds	r0, #1
 8005d78:	d09d      	beq.n	8005cb6 <_printf_i+0x15a>
 8005d7a:	3501      	adds	r5, #1
 8005d7c:	68e3      	ldr	r3, [r4, #12]
 8005d7e:	9903      	ldr	r1, [sp, #12]
 8005d80:	1a5b      	subs	r3, r3, r1
 8005d82:	42ab      	cmp	r3, r5
 8005d84:	dcf2      	bgt.n	8005d6c <_printf_i+0x210>
 8005d86:	e7eb      	b.n	8005d60 <_printf_i+0x204>
 8005d88:	2500      	movs	r5, #0
 8005d8a:	f104 0619 	add.w	r6, r4, #25
 8005d8e:	e7f5      	b.n	8005d7c <_printf_i+0x220>
 8005d90:	08007e32 	.word	0x08007e32
 8005d94:	08007e43 	.word	0x08007e43

08005d98 <std>:
 8005d98:	2300      	movs	r3, #0
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	4604      	mov	r4, r0
 8005d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8005da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005da6:	6083      	str	r3, [r0, #8]
 8005da8:	8181      	strh	r1, [r0, #12]
 8005daa:	6643      	str	r3, [r0, #100]	@ 0x64
 8005dac:	81c2      	strh	r2, [r0, #14]
 8005dae:	6183      	str	r3, [r0, #24]
 8005db0:	4619      	mov	r1, r3
 8005db2:	2208      	movs	r2, #8
 8005db4:	305c      	adds	r0, #92	@ 0x5c
 8005db6:	f000 f8f4 	bl	8005fa2 <memset>
 8005dba:	4b0d      	ldr	r3, [pc, #52]	@ (8005df0 <std+0x58>)
 8005dbc:	6263      	str	r3, [r4, #36]	@ 0x24
 8005dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <std+0x5c>)
 8005dc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005df8 <std+0x60>)
 8005dc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005dfc <std+0x64>)
 8005dc8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005dca:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <std+0x68>)
 8005dcc:	6224      	str	r4, [r4, #32]
 8005dce:	429c      	cmp	r4, r3
 8005dd0:	d006      	beq.n	8005de0 <std+0x48>
 8005dd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005dd6:	4294      	cmp	r4, r2
 8005dd8:	d002      	beq.n	8005de0 <std+0x48>
 8005dda:	33d0      	adds	r3, #208	@ 0xd0
 8005ddc:	429c      	cmp	r4, r3
 8005dde:	d105      	bne.n	8005dec <std+0x54>
 8005de0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005de8:	f000 b958 	b.w	800609c <__retarget_lock_init_recursive>
 8005dec:	bd10      	pop	{r4, pc}
 8005dee:	bf00      	nop
 8005df0:	08005f1d 	.word	0x08005f1d
 8005df4:	08005f3f 	.word	0x08005f3f
 8005df8:	08005f77 	.word	0x08005f77
 8005dfc:	08005f9b 	.word	0x08005f9b
 8005e00:	200002e8 	.word	0x200002e8

08005e04 <stdio_exit_handler>:
 8005e04:	4a02      	ldr	r2, [pc, #8]	@ (8005e10 <stdio_exit_handler+0xc>)
 8005e06:	4903      	ldr	r1, [pc, #12]	@ (8005e14 <stdio_exit_handler+0x10>)
 8005e08:	4803      	ldr	r0, [pc, #12]	@ (8005e18 <stdio_exit_handler+0x14>)
 8005e0a:	f000 b869 	b.w	8005ee0 <_fwalk_sglue>
 8005e0e:	bf00      	nop
 8005e10:	2000000c 	.word	0x2000000c
 8005e14:	08007755 	.word	0x08007755
 8005e18:	2000001c 	.word	0x2000001c

08005e1c <cleanup_stdio>:
 8005e1c:	6841      	ldr	r1, [r0, #4]
 8005e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e50 <cleanup_stdio+0x34>)
 8005e20:	4299      	cmp	r1, r3
 8005e22:	b510      	push	{r4, lr}
 8005e24:	4604      	mov	r4, r0
 8005e26:	d001      	beq.n	8005e2c <cleanup_stdio+0x10>
 8005e28:	f001 fc94 	bl	8007754 <_fflush_r>
 8005e2c:	68a1      	ldr	r1, [r4, #8]
 8005e2e:	4b09      	ldr	r3, [pc, #36]	@ (8005e54 <cleanup_stdio+0x38>)
 8005e30:	4299      	cmp	r1, r3
 8005e32:	d002      	beq.n	8005e3a <cleanup_stdio+0x1e>
 8005e34:	4620      	mov	r0, r4
 8005e36:	f001 fc8d 	bl	8007754 <_fflush_r>
 8005e3a:	68e1      	ldr	r1, [r4, #12]
 8005e3c:	4b06      	ldr	r3, [pc, #24]	@ (8005e58 <cleanup_stdio+0x3c>)
 8005e3e:	4299      	cmp	r1, r3
 8005e40:	d004      	beq.n	8005e4c <cleanup_stdio+0x30>
 8005e42:	4620      	mov	r0, r4
 8005e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e48:	f001 bc84 	b.w	8007754 <_fflush_r>
 8005e4c:	bd10      	pop	{r4, pc}
 8005e4e:	bf00      	nop
 8005e50:	200002e8 	.word	0x200002e8
 8005e54:	20000350 	.word	0x20000350
 8005e58:	200003b8 	.word	0x200003b8

08005e5c <global_stdio_init.part.0>:
 8005e5c:	b510      	push	{r4, lr}
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e8c <global_stdio_init.part.0+0x30>)
 8005e60:	4c0b      	ldr	r4, [pc, #44]	@ (8005e90 <global_stdio_init.part.0+0x34>)
 8005e62:	4a0c      	ldr	r2, [pc, #48]	@ (8005e94 <global_stdio_init.part.0+0x38>)
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	4620      	mov	r0, r4
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2104      	movs	r1, #4
 8005e6c:	f7ff ff94 	bl	8005d98 <std>
 8005e70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e74:	2201      	movs	r2, #1
 8005e76:	2109      	movs	r1, #9
 8005e78:	f7ff ff8e 	bl	8005d98 <std>
 8005e7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e80:	2202      	movs	r2, #2
 8005e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e86:	2112      	movs	r1, #18
 8005e88:	f7ff bf86 	b.w	8005d98 <std>
 8005e8c:	20000420 	.word	0x20000420
 8005e90:	200002e8 	.word	0x200002e8
 8005e94:	08005e05 	.word	0x08005e05

08005e98 <__sfp_lock_acquire>:
 8005e98:	4801      	ldr	r0, [pc, #4]	@ (8005ea0 <__sfp_lock_acquire+0x8>)
 8005e9a:	f000 b900 	b.w	800609e <__retarget_lock_acquire_recursive>
 8005e9e:	bf00      	nop
 8005ea0:	20000429 	.word	0x20000429

08005ea4 <__sfp_lock_release>:
 8005ea4:	4801      	ldr	r0, [pc, #4]	@ (8005eac <__sfp_lock_release+0x8>)
 8005ea6:	f000 b8fb 	b.w	80060a0 <__retarget_lock_release_recursive>
 8005eaa:	bf00      	nop
 8005eac:	20000429 	.word	0x20000429

08005eb0 <__sinit>:
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	f7ff fff0 	bl	8005e98 <__sfp_lock_acquire>
 8005eb8:	6a23      	ldr	r3, [r4, #32]
 8005eba:	b11b      	cbz	r3, 8005ec4 <__sinit+0x14>
 8005ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec0:	f7ff bff0 	b.w	8005ea4 <__sfp_lock_release>
 8005ec4:	4b04      	ldr	r3, [pc, #16]	@ (8005ed8 <__sinit+0x28>)
 8005ec6:	6223      	str	r3, [r4, #32]
 8005ec8:	4b04      	ldr	r3, [pc, #16]	@ (8005edc <__sinit+0x2c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1f5      	bne.n	8005ebc <__sinit+0xc>
 8005ed0:	f7ff ffc4 	bl	8005e5c <global_stdio_init.part.0>
 8005ed4:	e7f2      	b.n	8005ebc <__sinit+0xc>
 8005ed6:	bf00      	nop
 8005ed8:	08005e1d 	.word	0x08005e1d
 8005edc:	20000420 	.word	0x20000420

08005ee0 <_fwalk_sglue>:
 8005ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ee4:	4607      	mov	r7, r0
 8005ee6:	4688      	mov	r8, r1
 8005ee8:	4614      	mov	r4, r2
 8005eea:	2600      	movs	r6, #0
 8005eec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ef0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ef4:	d505      	bpl.n	8005f02 <_fwalk_sglue+0x22>
 8005ef6:	6824      	ldr	r4, [r4, #0]
 8005ef8:	2c00      	cmp	r4, #0
 8005efa:	d1f7      	bne.n	8005eec <_fwalk_sglue+0xc>
 8005efc:	4630      	mov	r0, r6
 8005efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f02:	89ab      	ldrh	r3, [r5, #12]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d907      	bls.n	8005f18 <_fwalk_sglue+0x38>
 8005f08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	d003      	beq.n	8005f18 <_fwalk_sglue+0x38>
 8005f10:	4629      	mov	r1, r5
 8005f12:	4638      	mov	r0, r7
 8005f14:	47c0      	blx	r8
 8005f16:	4306      	orrs	r6, r0
 8005f18:	3568      	adds	r5, #104	@ 0x68
 8005f1a:	e7e9      	b.n	8005ef0 <_fwalk_sglue+0x10>

08005f1c <__sread>:
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	460c      	mov	r4, r1
 8005f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f24:	f000 f86c 	bl	8006000 <_read_r>
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	bfab      	itete	ge
 8005f2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f30:	181b      	addge	r3, r3, r0
 8005f32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f36:	bfac      	ite	ge
 8005f38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f3a:	81a3      	strhlt	r3, [r4, #12]
 8005f3c:	bd10      	pop	{r4, pc}

08005f3e <__swrite>:
 8005f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f42:	461f      	mov	r7, r3
 8005f44:	898b      	ldrh	r3, [r1, #12]
 8005f46:	05db      	lsls	r3, r3, #23
 8005f48:	4605      	mov	r5, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	4616      	mov	r6, r2
 8005f4e:	d505      	bpl.n	8005f5c <__swrite+0x1e>
 8005f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f54:	2302      	movs	r3, #2
 8005f56:	2200      	movs	r2, #0
 8005f58:	f000 f840 	bl	8005fdc <_lseek_r>
 8005f5c:	89a3      	ldrh	r3, [r4, #12]
 8005f5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f66:	81a3      	strh	r3, [r4, #12]
 8005f68:	4632      	mov	r2, r6
 8005f6a:	463b      	mov	r3, r7
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f72:	f000 b857 	b.w	8006024 <_write_r>

08005f76 <__sseek>:
 8005f76:	b510      	push	{r4, lr}
 8005f78:	460c      	mov	r4, r1
 8005f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f7e:	f000 f82d 	bl	8005fdc <_lseek_r>
 8005f82:	1c43      	adds	r3, r0, #1
 8005f84:	89a3      	ldrh	r3, [r4, #12]
 8005f86:	bf15      	itete	ne
 8005f88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f92:	81a3      	strheq	r3, [r4, #12]
 8005f94:	bf18      	it	ne
 8005f96:	81a3      	strhne	r3, [r4, #12]
 8005f98:	bd10      	pop	{r4, pc}

08005f9a <__sclose>:
 8005f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f9e:	f000 b80d 	b.w	8005fbc <_close_r>

08005fa2 <memset>:
 8005fa2:	4402      	add	r2, r0
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d100      	bne.n	8005fac <memset+0xa>
 8005faa:	4770      	bx	lr
 8005fac:	f803 1b01 	strb.w	r1, [r3], #1
 8005fb0:	e7f9      	b.n	8005fa6 <memset+0x4>
	...

08005fb4 <_localeconv_r>:
 8005fb4:	4800      	ldr	r0, [pc, #0]	@ (8005fb8 <_localeconv_r+0x4>)
 8005fb6:	4770      	bx	lr
 8005fb8:	20000158 	.word	0x20000158

08005fbc <_close_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4d06      	ldr	r5, [pc, #24]	@ (8005fd8 <_close_r+0x1c>)
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	f7fb fa7e 	bl	80014c8 <_close>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_close_r+0x1a>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_close_r+0x1a>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	20000424 	.word	0x20000424

08005fdc <_lseek_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4d07      	ldr	r5, [pc, #28]	@ (8005ffc <_lseek_r+0x20>)
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	4608      	mov	r0, r1
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	602a      	str	r2, [r5, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f7fb fa93 	bl	8001516 <_lseek>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_lseek_r+0x1e>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_lseek_r+0x1e>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	20000424 	.word	0x20000424

08006000 <_read_r>:
 8006000:	b538      	push	{r3, r4, r5, lr}
 8006002:	4d07      	ldr	r5, [pc, #28]	@ (8006020 <_read_r+0x20>)
 8006004:	4604      	mov	r4, r0
 8006006:	4608      	mov	r0, r1
 8006008:	4611      	mov	r1, r2
 800600a:	2200      	movs	r2, #0
 800600c:	602a      	str	r2, [r5, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	f7fb fa21 	bl	8001456 <_read>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_read_r+0x1e>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_read_r+0x1e>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	20000424 	.word	0x20000424

08006024 <_write_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	4d07      	ldr	r5, [pc, #28]	@ (8006044 <_write_r+0x20>)
 8006028:	4604      	mov	r4, r0
 800602a:	4608      	mov	r0, r1
 800602c:	4611      	mov	r1, r2
 800602e:	2200      	movs	r2, #0
 8006030:	602a      	str	r2, [r5, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	f7fb fa2c 	bl	8001490 <_write>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d102      	bne.n	8006042 <_write_r+0x1e>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	b103      	cbz	r3, 8006042 <_write_r+0x1e>
 8006040:	6023      	str	r3, [r4, #0]
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	20000424 	.word	0x20000424

08006048 <__errno>:
 8006048:	4b01      	ldr	r3, [pc, #4]	@ (8006050 <__errno+0x8>)
 800604a:	6818      	ldr	r0, [r3, #0]
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	20000018 	.word	0x20000018

08006054 <__libc_init_array>:
 8006054:	b570      	push	{r4, r5, r6, lr}
 8006056:	4d0d      	ldr	r5, [pc, #52]	@ (800608c <__libc_init_array+0x38>)
 8006058:	4c0d      	ldr	r4, [pc, #52]	@ (8006090 <__libc_init_array+0x3c>)
 800605a:	1b64      	subs	r4, r4, r5
 800605c:	10a4      	asrs	r4, r4, #2
 800605e:	2600      	movs	r6, #0
 8006060:	42a6      	cmp	r6, r4
 8006062:	d109      	bne.n	8006078 <__libc_init_array+0x24>
 8006064:	4d0b      	ldr	r5, [pc, #44]	@ (8006094 <__libc_init_array+0x40>)
 8006066:	4c0c      	ldr	r4, [pc, #48]	@ (8006098 <__libc_init_array+0x44>)
 8006068:	f001 fec2 	bl	8007df0 <_init>
 800606c:	1b64      	subs	r4, r4, r5
 800606e:	10a4      	asrs	r4, r4, #2
 8006070:	2600      	movs	r6, #0
 8006072:	42a6      	cmp	r6, r4
 8006074:	d105      	bne.n	8006082 <__libc_init_array+0x2e>
 8006076:	bd70      	pop	{r4, r5, r6, pc}
 8006078:	f855 3b04 	ldr.w	r3, [r5], #4
 800607c:	4798      	blx	r3
 800607e:	3601      	adds	r6, #1
 8006080:	e7ee      	b.n	8006060 <__libc_init_array+0xc>
 8006082:	f855 3b04 	ldr.w	r3, [r5], #4
 8006086:	4798      	blx	r3
 8006088:	3601      	adds	r6, #1
 800608a:	e7f2      	b.n	8006072 <__libc_init_array+0x1e>
 800608c:	0800819c 	.word	0x0800819c
 8006090:	0800819c 	.word	0x0800819c
 8006094:	0800819c 	.word	0x0800819c
 8006098:	080081a0 	.word	0x080081a0

0800609c <__retarget_lock_init_recursive>:
 800609c:	4770      	bx	lr

0800609e <__retarget_lock_acquire_recursive>:
 800609e:	4770      	bx	lr

080060a0 <__retarget_lock_release_recursive>:
 80060a0:	4770      	bx	lr

080060a2 <quorem>:
 80060a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a6:	6903      	ldr	r3, [r0, #16]
 80060a8:	690c      	ldr	r4, [r1, #16]
 80060aa:	42a3      	cmp	r3, r4
 80060ac:	4607      	mov	r7, r0
 80060ae:	db7e      	blt.n	80061ae <quorem+0x10c>
 80060b0:	3c01      	subs	r4, #1
 80060b2:	f101 0814 	add.w	r8, r1, #20
 80060b6:	00a3      	lsls	r3, r4, #2
 80060b8:	f100 0514 	add.w	r5, r0, #20
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060cc:	3301      	adds	r3, #1
 80060ce:	429a      	cmp	r2, r3
 80060d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80060d8:	d32e      	bcc.n	8006138 <quorem+0x96>
 80060da:	f04f 0a00 	mov.w	sl, #0
 80060de:	46c4      	mov	ip, r8
 80060e0:	46ae      	mov	lr, r5
 80060e2:	46d3      	mov	fp, sl
 80060e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80060e8:	b298      	uxth	r0, r3
 80060ea:	fb06 a000 	mla	r0, r6, r0, sl
 80060ee:	0c02      	lsrs	r2, r0, #16
 80060f0:	0c1b      	lsrs	r3, r3, #16
 80060f2:	fb06 2303 	mla	r3, r6, r3, r2
 80060f6:	f8de 2000 	ldr.w	r2, [lr]
 80060fa:	b280      	uxth	r0, r0
 80060fc:	b292      	uxth	r2, r2
 80060fe:	1a12      	subs	r2, r2, r0
 8006100:	445a      	add	r2, fp
 8006102:	f8de 0000 	ldr.w	r0, [lr]
 8006106:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800610a:	b29b      	uxth	r3, r3
 800610c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006110:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006114:	b292      	uxth	r2, r2
 8006116:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800611a:	45e1      	cmp	r9, ip
 800611c:	f84e 2b04 	str.w	r2, [lr], #4
 8006120:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006124:	d2de      	bcs.n	80060e4 <quorem+0x42>
 8006126:	9b00      	ldr	r3, [sp, #0]
 8006128:	58eb      	ldr	r3, [r5, r3]
 800612a:	b92b      	cbnz	r3, 8006138 <quorem+0x96>
 800612c:	9b01      	ldr	r3, [sp, #4]
 800612e:	3b04      	subs	r3, #4
 8006130:	429d      	cmp	r5, r3
 8006132:	461a      	mov	r2, r3
 8006134:	d32f      	bcc.n	8006196 <quorem+0xf4>
 8006136:	613c      	str	r4, [r7, #16]
 8006138:	4638      	mov	r0, r7
 800613a:	f001 f97f 	bl	800743c <__mcmp>
 800613e:	2800      	cmp	r0, #0
 8006140:	db25      	blt.n	800618e <quorem+0xec>
 8006142:	4629      	mov	r1, r5
 8006144:	2000      	movs	r0, #0
 8006146:	f858 2b04 	ldr.w	r2, [r8], #4
 800614a:	f8d1 c000 	ldr.w	ip, [r1]
 800614e:	fa1f fe82 	uxth.w	lr, r2
 8006152:	fa1f f38c 	uxth.w	r3, ip
 8006156:	eba3 030e 	sub.w	r3, r3, lr
 800615a:	4403      	add	r3, r0
 800615c:	0c12      	lsrs	r2, r2, #16
 800615e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006162:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006166:	b29b      	uxth	r3, r3
 8006168:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800616c:	45c1      	cmp	r9, r8
 800616e:	f841 3b04 	str.w	r3, [r1], #4
 8006172:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006176:	d2e6      	bcs.n	8006146 <quorem+0xa4>
 8006178:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800617c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006180:	b922      	cbnz	r2, 800618c <quorem+0xea>
 8006182:	3b04      	subs	r3, #4
 8006184:	429d      	cmp	r5, r3
 8006186:	461a      	mov	r2, r3
 8006188:	d30b      	bcc.n	80061a2 <quorem+0x100>
 800618a:	613c      	str	r4, [r7, #16]
 800618c:	3601      	adds	r6, #1
 800618e:	4630      	mov	r0, r6
 8006190:	b003      	add	sp, #12
 8006192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006196:	6812      	ldr	r2, [r2, #0]
 8006198:	3b04      	subs	r3, #4
 800619a:	2a00      	cmp	r2, #0
 800619c:	d1cb      	bne.n	8006136 <quorem+0x94>
 800619e:	3c01      	subs	r4, #1
 80061a0:	e7c6      	b.n	8006130 <quorem+0x8e>
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	3b04      	subs	r3, #4
 80061a6:	2a00      	cmp	r2, #0
 80061a8:	d1ef      	bne.n	800618a <quorem+0xe8>
 80061aa:	3c01      	subs	r4, #1
 80061ac:	e7ea      	b.n	8006184 <quorem+0xe2>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e7ee      	b.n	8006190 <quorem+0xee>
 80061b2:	0000      	movs	r0, r0
 80061b4:	0000      	movs	r0, r0
	...

080061b8 <_dtoa_r>:
 80061b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061bc:	69c7      	ldr	r7, [r0, #28]
 80061be:	b097      	sub	sp, #92	@ 0x5c
 80061c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80061c4:	ec55 4b10 	vmov	r4, r5, d0
 80061c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80061ca:	9107      	str	r1, [sp, #28]
 80061cc:	4681      	mov	r9, r0
 80061ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80061d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80061d2:	b97f      	cbnz	r7, 80061f4 <_dtoa_r+0x3c>
 80061d4:	2010      	movs	r0, #16
 80061d6:	f000 fe09 	bl	8006dec <malloc>
 80061da:	4602      	mov	r2, r0
 80061dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80061e0:	b920      	cbnz	r0, 80061ec <_dtoa_r+0x34>
 80061e2:	4ba9      	ldr	r3, [pc, #676]	@ (8006488 <_dtoa_r+0x2d0>)
 80061e4:	21ef      	movs	r1, #239	@ 0xef
 80061e6:	48a9      	ldr	r0, [pc, #676]	@ (800648c <_dtoa_r+0x2d4>)
 80061e8:	f001 fafa 	bl	80077e0 <__assert_func>
 80061ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80061f0:	6007      	str	r7, [r0, #0]
 80061f2:	60c7      	str	r7, [r0, #12]
 80061f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061f8:	6819      	ldr	r1, [r3, #0]
 80061fa:	b159      	cbz	r1, 8006214 <_dtoa_r+0x5c>
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	604a      	str	r2, [r1, #4]
 8006200:	2301      	movs	r3, #1
 8006202:	4093      	lsls	r3, r2
 8006204:	608b      	str	r3, [r1, #8]
 8006206:	4648      	mov	r0, r9
 8006208:	f000 fee6 	bl	8006fd8 <_Bfree>
 800620c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	1e2b      	subs	r3, r5, #0
 8006216:	bfb9      	ittee	lt
 8006218:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800621c:	9305      	strlt	r3, [sp, #20]
 800621e:	2300      	movge	r3, #0
 8006220:	6033      	strge	r3, [r6, #0]
 8006222:	9f05      	ldr	r7, [sp, #20]
 8006224:	4b9a      	ldr	r3, [pc, #616]	@ (8006490 <_dtoa_r+0x2d8>)
 8006226:	bfbc      	itt	lt
 8006228:	2201      	movlt	r2, #1
 800622a:	6032      	strlt	r2, [r6, #0]
 800622c:	43bb      	bics	r3, r7
 800622e:	d112      	bne.n	8006256 <_dtoa_r+0x9e>
 8006230:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006232:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800623c:	4323      	orrs	r3, r4
 800623e:	f000 855a 	beq.w	8006cf6 <_dtoa_r+0xb3e>
 8006242:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006244:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80064a4 <_dtoa_r+0x2ec>
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 855c 	beq.w	8006d06 <_dtoa_r+0xb4e>
 800624e:	f10a 0303 	add.w	r3, sl, #3
 8006252:	f000 bd56 	b.w	8006d02 <_dtoa_r+0xb4a>
 8006256:	ed9d 7b04 	vldr	d7, [sp, #16]
 800625a:	2200      	movs	r2, #0
 800625c:	ec51 0b17 	vmov	r0, r1, d7
 8006260:	2300      	movs	r3, #0
 8006262:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006266:	f7fa fc4f 	bl	8000b08 <__aeabi_dcmpeq>
 800626a:	4680      	mov	r8, r0
 800626c:	b158      	cbz	r0, 8006286 <_dtoa_r+0xce>
 800626e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006270:	2301      	movs	r3, #1
 8006272:	6013      	str	r3, [r2, #0]
 8006274:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006276:	b113      	cbz	r3, 800627e <_dtoa_r+0xc6>
 8006278:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800627a:	4b86      	ldr	r3, [pc, #536]	@ (8006494 <_dtoa_r+0x2dc>)
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80064a8 <_dtoa_r+0x2f0>
 8006282:	f000 bd40 	b.w	8006d06 <_dtoa_r+0xb4e>
 8006286:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800628a:	aa14      	add	r2, sp, #80	@ 0x50
 800628c:	a915      	add	r1, sp, #84	@ 0x54
 800628e:	4648      	mov	r0, r9
 8006290:	f001 f984 	bl	800759c <__d2b>
 8006294:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006298:	9002      	str	r0, [sp, #8]
 800629a:	2e00      	cmp	r6, #0
 800629c:	d078      	beq.n	8006390 <_dtoa_r+0x1d8>
 800629e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80062a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80062b8:	4619      	mov	r1, r3
 80062ba:	2200      	movs	r2, #0
 80062bc:	4b76      	ldr	r3, [pc, #472]	@ (8006498 <_dtoa_r+0x2e0>)
 80062be:	f7fa f803 	bl	80002c8 <__aeabi_dsub>
 80062c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006470 <_dtoa_r+0x2b8>)
 80062c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c8:	f7fa f9b6 	bl	8000638 <__aeabi_dmul>
 80062cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8006478 <_dtoa_r+0x2c0>)
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	f7f9 fffb 	bl	80002cc <__adddf3>
 80062d6:	4604      	mov	r4, r0
 80062d8:	4630      	mov	r0, r6
 80062da:	460d      	mov	r5, r1
 80062dc:	f7fa f942 	bl	8000564 <__aeabi_i2d>
 80062e0:	a367      	add	r3, pc, #412	@ (adr r3, 8006480 <_dtoa_r+0x2c8>)
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7fa f9a7 	bl	8000638 <__aeabi_dmul>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4620      	mov	r0, r4
 80062f0:	4629      	mov	r1, r5
 80062f2:	f7f9 ffeb 	bl	80002cc <__adddf3>
 80062f6:	4604      	mov	r4, r0
 80062f8:	460d      	mov	r5, r1
 80062fa:	f7fa fc4d 	bl	8000b98 <__aeabi_d2iz>
 80062fe:	2200      	movs	r2, #0
 8006300:	4607      	mov	r7, r0
 8006302:	2300      	movs	r3, #0
 8006304:	4620      	mov	r0, r4
 8006306:	4629      	mov	r1, r5
 8006308:	f7fa fc08 	bl	8000b1c <__aeabi_dcmplt>
 800630c:	b140      	cbz	r0, 8006320 <_dtoa_r+0x168>
 800630e:	4638      	mov	r0, r7
 8006310:	f7fa f928 	bl	8000564 <__aeabi_i2d>
 8006314:	4622      	mov	r2, r4
 8006316:	462b      	mov	r3, r5
 8006318:	f7fa fbf6 	bl	8000b08 <__aeabi_dcmpeq>
 800631c:	b900      	cbnz	r0, 8006320 <_dtoa_r+0x168>
 800631e:	3f01      	subs	r7, #1
 8006320:	2f16      	cmp	r7, #22
 8006322:	d852      	bhi.n	80063ca <_dtoa_r+0x212>
 8006324:	4b5d      	ldr	r3, [pc, #372]	@ (800649c <_dtoa_r+0x2e4>)
 8006326:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006332:	f7fa fbf3 	bl	8000b1c <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	d049      	beq.n	80063ce <_dtoa_r+0x216>
 800633a:	3f01      	subs	r7, #1
 800633c:	2300      	movs	r3, #0
 800633e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006340:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006342:	1b9b      	subs	r3, r3, r6
 8006344:	1e5a      	subs	r2, r3, #1
 8006346:	bf45      	ittet	mi
 8006348:	f1c3 0301 	rsbmi	r3, r3, #1
 800634c:	9300      	strmi	r3, [sp, #0]
 800634e:	2300      	movpl	r3, #0
 8006350:	2300      	movmi	r3, #0
 8006352:	9206      	str	r2, [sp, #24]
 8006354:	bf54      	ite	pl
 8006356:	9300      	strpl	r3, [sp, #0]
 8006358:	9306      	strmi	r3, [sp, #24]
 800635a:	2f00      	cmp	r7, #0
 800635c:	db39      	blt.n	80063d2 <_dtoa_r+0x21a>
 800635e:	9b06      	ldr	r3, [sp, #24]
 8006360:	970d      	str	r7, [sp, #52]	@ 0x34
 8006362:	443b      	add	r3, r7
 8006364:	9306      	str	r3, [sp, #24]
 8006366:	2300      	movs	r3, #0
 8006368:	9308      	str	r3, [sp, #32]
 800636a:	9b07      	ldr	r3, [sp, #28]
 800636c:	2b09      	cmp	r3, #9
 800636e:	d863      	bhi.n	8006438 <_dtoa_r+0x280>
 8006370:	2b05      	cmp	r3, #5
 8006372:	bfc4      	itt	gt
 8006374:	3b04      	subgt	r3, #4
 8006376:	9307      	strgt	r3, [sp, #28]
 8006378:	9b07      	ldr	r3, [sp, #28]
 800637a:	f1a3 0302 	sub.w	r3, r3, #2
 800637e:	bfcc      	ite	gt
 8006380:	2400      	movgt	r4, #0
 8006382:	2401      	movle	r4, #1
 8006384:	2b03      	cmp	r3, #3
 8006386:	d863      	bhi.n	8006450 <_dtoa_r+0x298>
 8006388:	e8df f003 	tbb	[pc, r3]
 800638c:	2b375452 	.word	0x2b375452
 8006390:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006394:	441e      	add	r6, r3
 8006396:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800639a:	2b20      	cmp	r3, #32
 800639c:	bfc1      	itttt	gt
 800639e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063a2:	409f      	lslgt	r7, r3
 80063a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063ac:	bfd6      	itet	le
 80063ae:	f1c3 0320 	rsble	r3, r3, #32
 80063b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80063b6:	fa04 f003 	lslle.w	r0, r4, r3
 80063ba:	f7fa f8c3 	bl	8000544 <__aeabi_ui2d>
 80063be:	2201      	movs	r2, #1
 80063c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80063c4:	3e01      	subs	r6, #1
 80063c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80063c8:	e776      	b.n	80062b8 <_dtoa_r+0x100>
 80063ca:	2301      	movs	r3, #1
 80063cc:	e7b7      	b.n	800633e <_dtoa_r+0x186>
 80063ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80063d0:	e7b6      	b.n	8006340 <_dtoa_r+0x188>
 80063d2:	9b00      	ldr	r3, [sp, #0]
 80063d4:	1bdb      	subs	r3, r3, r7
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	427b      	negs	r3, r7
 80063da:	9308      	str	r3, [sp, #32]
 80063dc:	2300      	movs	r3, #0
 80063de:	930d      	str	r3, [sp, #52]	@ 0x34
 80063e0:	e7c3      	b.n	800636a <_dtoa_r+0x1b2>
 80063e2:	2301      	movs	r3, #1
 80063e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80063e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80063e8:	eb07 0b03 	add.w	fp, r7, r3
 80063ec:	f10b 0301 	add.w	r3, fp, #1
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	9303      	str	r3, [sp, #12]
 80063f4:	bfb8      	it	lt
 80063f6:	2301      	movlt	r3, #1
 80063f8:	e006      	b.n	8006408 <_dtoa_r+0x250>
 80063fa:	2301      	movs	r3, #1
 80063fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80063fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006400:	2b00      	cmp	r3, #0
 8006402:	dd28      	ble.n	8006456 <_dtoa_r+0x29e>
 8006404:	469b      	mov	fp, r3
 8006406:	9303      	str	r3, [sp, #12]
 8006408:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800640c:	2100      	movs	r1, #0
 800640e:	2204      	movs	r2, #4
 8006410:	f102 0514 	add.w	r5, r2, #20
 8006414:	429d      	cmp	r5, r3
 8006416:	d926      	bls.n	8006466 <_dtoa_r+0x2ae>
 8006418:	6041      	str	r1, [r0, #4]
 800641a:	4648      	mov	r0, r9
 800641c:	f000 fd9c 	bl	8006f58 <_Balloc>
 8006420:	4682      	mov	sl, r0
 8006422:	2800      	cmp	r0, #0
 8006424:	d142      	bne.n	80064ac <_dtoa_r+0x2f4>
 8006426:	4b1e      	ldr	r3, [pc, #120]	@ (80064a0 <_dtoa_r+0x2e8>)
 8006428:	4602      	mov	r2, r0
 800642a:	f240 11af 	movw	r1, #431	@ 0x1af
 800642e:	e6da      	b.n	80061e6 <_dtoa_r+0x2e>
 8006430:	2300      	movs	r3, #0
 8006432:	e7e3      	b.n	80063fc <_dtoa_r+0x244>
 8006434:	2300      	movs	r3, #0
 8006436:	e7d5      	b.n	80063e4 <_dtoa_r+0x22c>
 8006438:	2401      	movs	r4, #1
 800643a:	2300      	movs	r3, #0
 800643c:	9307      	str	r3, [sp, #28]
 800643e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006440:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006444:	2200      	movs	r2, #0
 8006446:	f8cd b00c 	str.w	fp, [sp, #12]
 800644a:	2312      	movs	r3, #18
 800644c:	920c      	str	r2, [sp, #48]	@ 0x30
 800644e:	e7db      	b.n	8006408 <_dtoa_r+0x250>
 8006450:	2301      	movs	r3, #1
 8006452:	9309      	str	r3, [sp, #36]	@ 0x24
 8006454:	e7f4      	b.n	8006440 <_dtoa_r+0x288>
 8006456:	f04f 0b01 	mov.w	fp, #1
 800645a:	f8cd b00c 	str.w	fp, [sp, #12]
 800645e:	465b      	mov	r3, fp
 8006460:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006464:	e7d0      	b.n	8006408 <_dtoa_r+0x250>
 8006466:	3101      	adds	r1, #1
 8006468:	0052      	lsls	r2, r2, #1
 800646a:	e7d1      	b.n	8006410 <_dtoa_r+0x258>
 800646c:	f3af 8000 	nop.w
 8006470:	636f4361 	.word	0x636f4361
 8006474:	3fd287a7 	.word	0x3fd287a7
 8006478:	8b60c8b3 	.word	0x8b60c8b3
 800647c:	3fc68a28 	.word	0x3fc68a28
 8006480:	509f79fb 	.word	0x509f79fb
 8006484:	3fd34413 	.word	0x3fd34413
 8006488:	08007e61 	.word	0x08007e61
 800648c:	08007e78 	.word	0x08007e78
 8006490:	7ff00000 	.word	0x7ff00000
 8006494:	08007e31 	.word	0x08007e31
 8006498:	3ff80000 	.word	0x3ff80000
 800649c:	08007fc8 	.word	0x08007fc8
 80064a0:	08007ed0 	.word	0x08007ed0
 80064a4:	08007e5d 	.word	0x08007e5d
 80064a8:	08007e30 	.word	0x08007e30
 80064ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064b0:	6018      	str	r0, [r3, #0]
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	2b0e      	cmp	r3, #14
 80064b6:	f200 80a1 	bhi.w	80065fc <_dtoa_r+0x444>
 80064ba:	2c00      	cmp	r4, #0
 80064bc:	f000 809e 	beq.w	80065fc <_dtoa_r+0x444>
 80064c0:	2f00      	cmp	r7, #0
 80064c2:	dd33      	ble.n	800652c <_dtoa_r+0x374>
 80064c4:	4b9c      	ldr	r3, [pc, #624]	@ (8006738 <_dtoa_r+0x580>)
 80064c6:	f007 020f 	and.w	r2, r7, #15
 80064ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064ce:	ed93 7b00 	vldr	d7, [r3]
 80064d2:	05f8      	lsls	r0, r7, #23
 80064d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80064d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80064dc:	d516      	bpl.n	800650c <_dtoa_r+0x354>
 80064de:	4b97      	ldr	r3, [pc, #604]	@ (800673c <_dtoa_r+0x584>)
 80064e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80064e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80064e8:	f7fa f9d0 	bl	800088c <__aeabi_ddiv>
 80064ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064f0:	f004 040f 	and.w	r4, r4, #15
 80064f4:	2603      	movs	r6, #3
 80064f6:	4d91      	ldr	r5, [pc, #580]	@ (800673c <_dtoa_r+0x584>)
 80064f8:	b954      	cbnz	r4, 8006510 <_dtoa_r+0x358>
 80064fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80064fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006502:	f7fa f9c3 	bl	800088c <__aeabi_ddiv>
 8006506:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800650a:	e028      	b.n	800655e <_dtoa_r+0x3a6>
 800650c:	2602      	movs	r6, #2
 800650e:	e7f2      	b.n	80064f6 <_dtoa_r+0x33e>
 8006510:	07e1      	lsls	r1, r4, #31
 8006512:	d508      	bpl.n	8006526 <_dtoa_r+0x36e>
 8006514:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006518:	e9d5 2300 	ldrd	r2, r3, [r5]
 800651c:	f7fa f88c 	bl	8000638 <__aeabi_dmul>
 8006520:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006524:	3601      	adds	r6, #1
 8006526:	1064      	asrs	r4, r4, #1
 8006528:	3508      	adds	r5, #8
 800652a:	e7e5      	b.n	80064f8 <_dtoa_r+0x340>
 800652c:	f000 80af 	beq.w	800668e <_dtoa_r+0x4d6>
 8006530:	427c      	negs	r4, r7
 8006532:	4b81      	ldr	r3, [pc, #516]	@ (8006738 <_dtoa_r+0x580>)
 8006534:	4d81      	ldr	r5, [pc, #516]	@ (800673c <_dtoa_r+0x584>)
 8006536:	f004 020f 	and.w	r2, r4, #15
 800653a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800653e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006546:	f7fa f877 	bl	8000638 <__aeabi_dmul>
 800654a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800654e:	1124      	asrs	r4, r4, #4
 8006550:	2300      	movs	r3, #0
 8006552:	2602      	movs	r6, #2
 8006554:	2c00      	cmp	r4, #0
 8006556:	f040 808f 	bne.w	8006678 <_dtoa_r+0x4c0>
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1d3      	bne.n	8006506 <_dtoa_r+0x34e>
 800655e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006560:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 8094 	beq.w	8006692 <_dtoa_r+0x4da>
 800656a:	4b75      	ldr	r3, [pc, #468]	@ (8006740 <_dtoa_r+0x588>)
 800656c:	2200      	movs	r2, #0
 800656e:	4620      	mov	r0, r4
 8006570:	4629      	mov	r1, r5
 8006572:	f7fa fad3 	bl	8000b1c <__aeabi_dcmplt>
 8006576:	2800      	cmp	r0, #0
 8006578:	f000 808b 	beq.w	8006692 <_dtoa_r+0x4da>
 800657c:	9b03      	ldr	r3, [sp, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	f000 8087 	beq.w	8006692 <_dtoa_r+0x4da>
 8006584:	f1bb 0f00 	cmp.w	fp, #0
 8006588:	dd34      	ble.n	80065f4 <_dtoa_r+0x43c>
 800658a:	4620      	mov	r0, r4
 800658c:	4b6d      	ldr	r3, [pc, #436]	@ (8006744 <_dtoa_r+0x58c>)
 800658e:	2200      	movs	r2, #0
 8006590:	4629      	mov	r1, r5
 8006592:	f7fa f851 	bl	8000638 <__aeabi_dmul>
 8006596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800659a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800659e:	3601      	adds	r6, #1
 80065a0:	465c      	mov	r4, fp
 80065a2:	4630      	mov	r0, r6
 80065a4:	f7f9 ffde 	bl	8000564 <__aeabi_i2d>
 80065a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065ac:	f7fa f844 	bl	8000638 <__aeabi_dmul>
 80065b0:	4b65      	ldr	r3, [pc, #404]	@ (8006748 <_dtoa_r+0x590>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	f7f9 fe8a 	bl	80002cc <__adddf3>
 80065b8:	4605      	mov	r5, r0
 80065ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065be:	2c00      	cmp	r4, #0
 80065c0:	d16a      	bne.n	8006698 <_dtoa_r+0x4e0>
 80065c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065c6:	4b61      	ldr	r3, [pc, #388]	@ (800674c <_dtoa_r+0x594>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	f7f9 fe7d 	bl	80002c8 <__aeabi_dsub>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065d6:	462a      	mov	r2, r5
 80065d8:	4633      	mov	r3, r6
 80065da:	f7fa fabd 	bl	8000b58 <__aeabi_dcmpgt>
 80065de:	2800      	cmp	r0, #0
 80065e0:	f040 8298 	bne.w	8006b14 <_dtoa_r+0x95c>
 80065e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065e8:	462a      	mov	r2, r5
 80065ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80065ee:	f7fa fa95 	bl	8000b1c <__aeabi_dcmplt>
 80065f2:	bb38      	cbnz	r0, 8006644 <_dtoa_r+0x48c>
 80065f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80065f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80065fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f2c0 8157 	blt.w	80068b2 <_dtoa_r+0x6fa>
 8006604:	2f0e      	cmp	r7, #14
 8006606:	f300 8154 	bgt.w	80068b2 <_dtoa_r+0x6fa>
 800660a:	4b4b      	ldr	r3, [pc, #300]	@ (8006738 <_dtoa_r+0x580>)
 800660c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006610:	ed93 7b00 	vldr	d7, [r3]
 8006614:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006616:	2b00      	cmp	r3, #0
 8006618:	ed8d 7b00 	vstr	d7, [sp]
 800661c:	f280 80e5 	bge.w	80067ea <_dtoa_r+0x632>
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	f300 80e1 	bgt.w	80067ea <_dtoa_r+0x632>
 8006628:	d10c      	bne.n	8006644 <_dtoa_r+0x48c>
 800662a:	4b48      	ldr	r3, [pc, #288]	@ (800674c <_dtoa_r+0x594>)
 800662c:	2200      	movs	r2, #0
 800662e:	ec51 0b17 	vmov	r0, r1, d7
 8006632:	f7fa f801 	bl	8000638 <__aeabi_dmul>
 8006636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800663a:	f7fa fa83 	bl	8000b44 <__aeabi_dcmpge>
 800663e:	2800      	cmp	r0, #0
 8006640:	f000 8266 	beq.w	8006b10 <_dtoa_r+0x958>
 8006644:	2400      	movs	r4, #0
 8006646:	4625      	mov	r5, r4
 8006648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800664a:	4656      	mov	r6, sl
 800664c:	ea6f 0803 	mvn.w	r8, r3
 8006650:	2700      	movs	r7, #0
 8006652:	4621      	mov	r1, r4
 8006654:	4648      	mov	r0, r9
 8006656:	f000 fcbf 	bl	8006fd8 <_Bfree>
 800665a:	2d00      	cmp	r5, #0
 800665c:	f000 80bd 	beq.w	80067da <_dtoa_r+0x622>
 8006660:	b12f      	cbz	r7, 800666e <_dtoa_r+0x4b6>
 8006662:	42af      	cmp	r7, r5
 8006664:	d003      	beq.n	800666e <_dtoa_r+0x4b6>
 8006666:	4639      	mov	r1, r7
 8006668:	4648      	mov	r0, r9
 800666a:	f000 fcb5 	bl	8006fd8 <_Bfree>
 800666e:	4629      	mov	r1, r5
 8006670:	4648      	mov	r0, r9
 8006672:	f000 fcb1 	bl	8006fd8 <_Bfree>
 8006676:	e0b0      	b.n	80067da <_dtoa_r+0x622>
 8006678:	07e2      	lsls	r2, r4, #31
 800667a:	d505      	bpl.n	8006688 <_dtoa_r+0x4d0>
 800667c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006680:	f7f9 ffda 	bl	8000638 <__aeabi_dmul>
 8006684:	3601      	adds	r6, #1
 8006686:	2301      	movs	r3, #1
 8006688:	1064      	asrs	r4, r4, #1
 800668a:	3508      	adds	r5, #8
 800668c:	e762      	b.n	8006554 <_dtoa_r+0x39c>
 800668e:	2602      	movs	r6, #2
 8006690:	e765      	b.n	800655e <_dtoa_r+0x3a6>
 8006692:	9c03      	ldr	r4, [sp, #12]
 8006694:	46b8      	mov	r8, r7
 8006696:	e784      	b.n	80065a2 <_dtoa_r+0x3ea>
 8006698:	4b27      	ldr	r3, [pc, #156]	@ (8006738 <_dtoa_r+0x580>)
 800669a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800669c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80066a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80066a4:	4454      	add	r4, sl
 80066a6:	2900      	cmp	r1, #0
 80066a8:	d054      	beq.n	8006754 <_dtoa_r+0x59c>
 80066aa:	4929      	ldr	r1, [pc, #164]	@ (8006750 <_dtoa_r+0x598>)
 80066ac:	2000      	movs	r0, #0
 80066ae:	f7fa f8ed 	bl	800088c <__aeabi_ddiv>
 80066b2:	4633      	mov	r3, r6
 80066b4:	462a      	mov	r2, r5
 80066b6:	f7f9 fe07 	bl	80002c8 <__aeabi_dsub>
 80066ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80066be:	4656      	mov	r6, sl
 80066c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066c4:	f7fa fa68 	bl	8000b98 <__aeabi_d2iz>
 80066c8:	4605      	mov	r5, r0
 80066ca:	f7f9 ff4b 	bl	8000564 <__aeabi_i2d>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d6:	f7f9 fdf7 	bl	80002c8 <__aeabi_dsub>
 80066da:	3530      	adds	r5, #48	@ 0x30
 80066dc:	4602      	mov	r2, r0
 80066de:	460b      	mov	r3, r1
 80066e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066e4:	f806 5b01 	strb.w	r5, [r6], #1
 80066e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80066ec:	f7fa fa16 	bl	8000b1c <__aeabi_dcmplt>
 80066f0:	2800      	cmp	r0, #0
 80066f2:	d172      	bne.n	80067da <_dtoa_r+0x622>
 80066f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f8:	4911      	ldr	r1, [pc, #68]	@ (8006740 <_dtoa_r+0x588>)
 80066fa:	2000      	movs	r0, #0
 80066fc:	f7f9 fde4 	bl	80002c8 <__aeabi_dsub>
 8006700:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006704:	f7fa fa0a 	bl	8000b1c <__aeabi_dcmplt>
 8006708:	2800      	cmp	r0, #0
 800670a:	f040 80b4 	bne.w	8006876 <_dtoa_r+0x6be>
 800670e:	42a6      	cmp	r6, r4
 8006710:	f43f af70 	beq.w	80065f4 <_dtoa_r+0x43c>
 8006714:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006718:	4b0a      	ldr	r3, [pc, #40]	@ (8006744 <_dtoa_r+0x58c>)
 800671a:	2200      	movs	r2, #0
 800671c:	f7f9 ff8c 	bl	8000638 <__aeabi_dmul>
 8006720:	4b08      	ldr	r3, [pc, #32]	@ (8006744 <_dtoa_r+0x58c>)
 8006722:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006726:	2200      	movs	r2, #0
 8006728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800672c:	f7f9 ff84 	bl	8000638 <__aeabi_dmul>
 8006730:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006734:	e7c4      	b.n	80066c0 <_dtoa_r+0x508>
 8006736:	bf00      	nop
 8006738:	08007fc8 	.word	0x08007fc8
 800673c:	08007fa0 	.word	0x08007fa0
 8006740:	3ff00000 	.word	0x3ff00000
 8006744:	40240000 	.word	0x40240000
 8006748:	401c0000 	.word	0x401c0000
 800674c:	40140000 	.word	0x40140000
 8006750:	3fe00000 	.word	0x3fe00000
 8006754:	4631      	mov	r1, r6
 8006756:	4628      	mov	r0, r5
 8006758:	f7f9 ff6e 	bl	8000638 <__aeabi_dmul>
 800675c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006760:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006762:	4656      	mov	r6, sl
 8006764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006768:	f7fa fa16 	bl	8000b98 <__aeabi_d2iz>
 800676c:	4605      	mov	r5, r0
 800676e:	f7f9 fef9 	bl	8000564 <__aeabi_i2d>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800677a:	f7f9 fda5 	bl	80002c8 <__aeabi_dsub>
 800677e:	3530      	adds	r5, #48	@ 0x30
 8006780:	f806 5b01 	strb.w	r5, [r6], #1
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	42a6      	cmp	r6, r4
 800678a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800678e:	f04f 0200 	mov.w	r2, #0
 8006792:	d124      	bne.n	80067de <_dtoa_r+0x626>
 8006794:	4baf      	ldr	r3, [pc, #700]	@ (8006a54 <_dtoa_r+0x89c>)
 8006796:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800679a:	f7f9 fd97 	bl	80002cc <__adddf3>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067a6:	f7fa f9d7 	bl	8000b58 <__aeabi_dcmpgt>
 80067aa:	2800      	cmp	r0, #0
 80067ac:	d163      	bne.n	8006876 <_dtoa_r+0x6be>
 80067ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80067b2:	49a8      	ldr	r1, [pc, #672]	@ (8006a54 <_dtoa_r+0x89c>)
 80067b4:	2000      	movs	r0, #0
 80067b6:	f7f9 fd87 	bl	80002c8 <__aeabi_dsub>
 80067ba:	4602      	mov	r2, r0
 80067bc:	460b      	mov	r3, r1
 80067be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067c2:	f7fa f9ab 	bl	8000b1c <__aeabi_dcmplt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	f43f af14 	beq.w	80065f4 <_dtoa_r+0x43c>
 80067cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80067ce:	1e73      	subs	r3, r6, #1
 80067d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80067d6:	2b30      	cmp	r3, #48	@ 0x30
 80067d8:	d0f8      	beq.n	80067cc <_dtoa_r+0x614>
 80067da:	4647      	mov	r7, r8
 80067dc:	e03b      	b.n	8006856 <_dtoa_r+0x69e>
 80067de:	4b9e      	ldr	r3, [pc, #632]	@ (8006a58 <_dtoa_r+0x8a0>)
 80067e0:	f7f9 ff2a 	bl	8000638 <__aeabi_dmul>
 80067e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e8:	e7bc      	b.n	8006764 <_dtoa_r+0x5ac>
 80067ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80067ee:	4656      	mov	r6, sl
 80067f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067f4:	4620      	mov	r0, r4
 80067f6:	4629      	mov	r1, r5
 80067f8:	f7fa f848 	bl	800088c <__aeabi_ddiv>
 80067fc:	f7fa f9cc 	bl	8000b98 <__aeabi_d2iz>
 8006800:	4680      	mov	r8, r0
 8006802:	f7f9 feaf 	bl	8000564 <__aeabi_i2d>
 8006806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800680a:	f7f9 ff15 	bl	8000638 <__aeabi_dmul>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4620      	mov	r0, r4
 8006814:	4629      	mov	r1, r5
 8006816:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800681a:	f7f9 fd55 	bl	80002c8 <__aeabi_dsub>
 800681e:	f806 4b01 	strb.w	r4, [r6], #1
 8006822:	9d03      	ldr	r5, [sp, #12]
 8006824:	eba6 040a 	sub.w	r4, r6, sl
 8006828:	42a5      	cmp	r5, r4
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	d133      	bne.n	8006898 <_dtoa_r+0x6e0>
 8006830:	f7f9 fd4c 	bl	80002cc <__adddf3>
 8006834:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006838:	4604      	mov	r4, r0
 800683a:	460d      	mov	r5, r1
 800683c:	f7fa f98c 	bl	8000b58 <__aeabi_dcmpgt>
 8006840:	b9c0      	cbnz	r0, 8006874 <_dtoa_r+0x6bc>
 8006842:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006846:	4620      	mov	r0, r4
 8006848:	4629      	mov	r1, r5
 800684a:	f7fa f95d 	bl	8000b08 <__aeabi_dcmpeq>
 800684e:	b110      	cbz	r0, 8006856 <_dtoa_r+0x69e>
 8006850:	f018 0f01 	tst.w	r8, #1
 8006854:	d10e      	bne.n	8006874 <_dtoa_r+0x6bc>
 8006856:	9902      	ldr	r1, [sp, #8]
 8006858:	4648      	mov	r0, r9
 800685a:	f000 fbbd 	bl	8006fd8 <_Bfree>
 800685e:	2300      	movs	r3, #0
 8006860:	7033      	strb	r3, [r6, #0]
 8006862:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006864:	3701      	adds	r7, #1
 8006866:	601f      	str	r7, [r3, #0]
 8006868:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800686a:	2b00      	cmp	r3, #0
 800686c:	f000 824b 	beq.w	8006d06 <_dtoa_r+0xb4e>
 8006870:	601e      	str	r6, [r3, #0]
 8006872:	e248      	b.n	8006d06 <_dtoa_r+0xb4e>
 8006874:	46b8      	mov	r8, r7
 8006876:	4633      	mov	r3, r6
 8006878:	461e      	mov	r6, r3
 800687a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800687e:	2a39      	cmp	r2, #57	@ 0x39
 8006880:	d106      	bne.n	8006890 <_dtoa_r+0x6d8>
 8006882:	459a      	cmp	sl, r3
 8006884:	d1f8      	bne.n	8006878 <_dtoa_r+0x6c0>
 8006886:	2230      	movs	r2, #48	@ 0x30
 8006888:	f108 0801 	add.w	r8, r8, #1
 800688c:	f88a 2000 	strb.w	r2, [sl]
 8006890:	781a      	ldrb	r2, [r3, #0]
 8006892:	3201      	adds	r2, #1
 8006894:	701a      	strb	r2, [r3, #0]
 8006896:	e7a0      	b.n	80067da <_dtoa_r+0x622>
 8006898:	4b6f      	ldr	r3, [pc, #444]	@ (8006a58 <_dtoa_r+0x8a0>)
 800689a:	2200      	movs	r2, #0
 800689c:	f7f9 fecc 	bl	8000638 <__aeabi_dmul>
 80068a0:	2200      	movs	r2, #0
 80068a2:	2300      	movs	r3, #0
 80068a4:	4604      	mov	r4, r0
 80068a6:	460d      	mov	r5, r1
 80068a8:	f7fa f92e 	bl	8000b08 <__aeabi_dcmpeq>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	d09f      	beq.n	80067f0 <_dtoa_r+0x638>
 80068b0:	e7d1      	b.n	8006856 <_dtoa_r+0x69e>
 80068b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068b4:	2a00      	cmp	r2, #0
 80068b6:	f000 80ea 	beq.w	8006a8e <_dtoa_r+0x8d6>
 80068ba:	9a07      	ldr	r2, [sp, #28]
 80068bc:	2a01      	cmp	r2, #1
 80068be:	f300 80cd 	bgt.w	8006a5c <_dtoa_r+0x8a4>
 80068c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	f000 80c1 	beq.w	8006a4c <_dtoa_r+0x894>
 80068ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80068ce:	9c08      	ldr	r4, [sp, #32]
 80068d0:	9e00      	ldr	r6, [sp, #0]
 80068d2:	9a00      	ldr	r2, [sp, #0]
 80068d4:	441a      	add	r2, r3
 80068d6:	9200      	str	r2, [sp, #0]
 80068d8:	9a06      	ldr	r2, [sp, #24]
 80068da:	2101      	movs	r1, #1
 80068dc:	441a      	add	r2, r3
 80068de:	4648      	mov	r0, r9
 80068e0:	9206      	str	r2, [sp, #24]
 80068e2:	f000 fc2d 	bl	8007140 <__i2b>
 80068e6:	4605      	mov	r5, r0
 80068e8:	b166      	cbz	r6, 8006904 <_dtoa_r+0x74c>
 80068ea:	9b06      	ldr	r3, [sp, #24]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	dd09      	ble.n	8006904 <_dtoa_r+0x74c>
 80068f0:	42b3      	cmp	r3, r6
 80068f2:	9a00      	ldr	r2, [sp, #0]
 80068f4:	bfa8      	it	ge
 80068f6:	4633      	movge	r3, r6
 80068f8:	1ad2      	subs	r2, r2, r3
 80068fa:	9200      	str	r2, [sp, #0]
 80068fc:	9a06      	ldr	r2, [sp, #24]
 80068fe:	1af6      	subs	r6, r6, r3
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	9306      	str	r3, [sp, #24]
 8006904:	9b08      	ldr	r3, [sp, #32]
 8006906:	b30b      	cbz	r3, 800694c <_dtoa_r+0x794>
 8006908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 80c6 	beq.w	8006a9c <_dtoa_r+0x8e4>
 8006910:	2c00      	cmp	r4, #0
 8006912:	f000 80c0 	beq.w	8006a96 <_dtoa_r+0x8de>
 8006916:	4629      	mov	r1, r5
 8006918:	4622      	mov	r2, r4
 800691a:	4648      	mov	r0, r9
 800691c:	f000 fcc8 	bl	80072b0 <__pow5mult>
 8006920:	9a02      	ldr	r2, [sp, #8]
 8006922:	4601      	mov	r1, r0
 8006924:	4605      	mov	r5, r0
 8006926:	4648      	mov	r0, r9
 8006928:	f000 fc20 	bl	800716c <__multiply>
 800692c:	9902      	ldr	r1, [sp, #8]
 800692e:	4680      	mov	r8, r0
 8006930:	4648      	mov	r0, r9
 8006932:	f000 fb51 	bl	8006fd8 <_Bfree>
 8006936:	9b08      	ldr	r3, [sp, #32]
 8006938:	1b1b      	subs	r3, r3, r4
 800693a:	9308      	str	r3, [sp, #32]
 800693c:	f000 80b1 	beq.w	8006aa2 <_dtoa_r+0x8ea>
 8006940:	9a08      	ldr	r2, [sp, #32]
 8006942:	4641      	mov	r1, r8
 8006944:	4648      	mov	r0, r9
 8006946:	f000 fcb3 	bl	80072b0 <__pow5mult>
 800694a:	9002      	str	r0, [sp, #8]
 800694c:	2101      	movs	r1, #1
 800694e:	4648      	mov	r0, r9
 8006950:	f000 fbf6 	bl	8007140 <__i2b>
 8006954:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006956:	4604      	mov	r4, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 81d8 	beq.w	8006d0e <_dtoa_r+0xb56>
 800695e:	461a      	mov	r2, r3
 8006960:	4601      	mov	r1, r0
 8006962:	4648      	mov	r0, r9
 8006964:	f000 fca4 	bl	80072b0 <__pow5mult>
 8006968:	9b07      	ldr	r3, [sp, #28]
 800696a:	2b01      	cmp	r3, #1
 800696c:	4604      	mov	r4, r0
 800696e:	f300 809f 	bgt.w	8006ab0 <_dtoa_r+0x8f8>
 8006972:	9b04      	ldr	r3, [sp, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	f040 8097 	bne.w	8006aa8 <_dtoa_r+0x8f0>
 800697a:	9b05      	ldr	r3, [sp, #20]
 800697c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006980:	2b00      	cmp	r3, #0
 8006982:	f040 8093 	bne.w	8006aac <_dtoa_r+0x8f4>
 8006986:	9b05      	ldr	r3, [sp, #20]
 8006988:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800698c:	0d1b      	lsrs	r3, r3, #20
 800698e:	051b      	lsls	r3, r3, #20
 8006990:	b133      	cbz	r3, 80069a0 <_dtoa_r+0x7e8>
 8006992:	9b00      	ldr	r3, [sp, #0]
 8006994:	3301      	adds	r3, #1
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	9b06      	ldr	r3, [sp, #24]
 800699a:	3301      	adds	r3, #1
 800699c:	9306      	str	r3, [sp, #24]
 800699e:	2301      	movs	r3, #1
 80069a0:	9308      	str	r3, [sp, #32]
 80069a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 81b8 	beq.w	8006d1a <_dtoa_r+0xb62>
 80069aa:	6923      	ldr	r3, [r4, #16]
 80069ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069b0:	6918      	ldr	r0, [r3, #16]
 80069b2:	f000 fb79 	bl	80070a8 <__hi0bits>
 80069b6:	f1c0 0020 	rsb	r0, r0, #32
 80069ba:	9b06      	ldr	r3, [sp, #24]
 80069bc:	4418      	add	r0, r3
 80069be:	f010 001f 	ands.w	r0, r0, #31
 80069c2:	f000 8082 	beq.w	8006aca <_dtoa_r+0x912>
 80069c6:	f1c0 0320 	rsb	r3, r0, #32
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	dd73      	ble.n	8006ab6 <_dtoa_r+0x8fe>
 80069ce:	9b00      	ldr	r3, [sp, #0]
 80069d0:	f1c0 001c 	rsb	r0, r0, #28
 80069d4:	4403      	add	r3, r0
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	9b06      	ldr	r3, [sp, #24]
 80069da:	4403      	add	r3, r0
 80069dc:	4406      	add	r6, r0
 80069de:	9306      	str	r3, [sp, #24]
 80069e0:	9b00      	ldr	r3, [sp, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	dd05      	ble.n	80069f2 <_dtoa_r+0x83a>
 80069e6:	9902      	ldr	r1, [sp, #8]
 80069e8:	461a      	mov	r2, r3
 80069ea:	4648      	mov	r0, r9
 80069ec:	f000 fcba 	bl	8007364 <__lshift>
 80069f0:	9002      	str	r0, [sp, #8]
 80069f2:	9b06      	ldr	r3, [sp, #24]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	dd05      	ble.n	8006a04 <_dtoa_r+0x84c>
 80069f8:	4621      	mov	r1, r4
 80069fa:	461a      	mov	r2, r3
 80069fc:	4648      	mov	r0, r9
 80069fe:	f000 fcb1 	bl	8007364 <__lshift>
 8006a02:	4604      	mov	r4, r0
 8006a04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d061      	beq.n	8006ace <_dtoa_r+0x916>
 8006a0a:	9802      	ldr	r0, [sp, #8]
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	f000 fd15 	bl	800743c <__mcmp>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	da5b      	bge.n	8006ace <_dtoa_r+0x916>
 8006a16:	2300      	movs	r3, #0
 8006a18:	9902      	ldr	r1, [sp, #8]
 8006a1a:	220a      	movs	r2, #10
 8006a1c:	4648      	mov	r0, r9
 8006a1e:	f000 fafd 	bl	800701c <__multadd>
 8006a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a24:	9002      	str	r0, [sp, #8]
 8006a26:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8177 	beq.w	8006d1e <_dtoa_r+0xb66>
 8006a30:	4629      	mov	r1, r5
 8006a32:	2300      	movs	r3, #0
 8006a34:	220a      	movs	r2, #10
 8006a36:	4648      	mov	r0, r9
 8006a38:	f000 faf0 	bl	800701c <__multadd>
 8006a3c:	f1bb 0f00 	cmp.w	fp, #0
 8006a40:	4605      	mov	r5, r0
 8006a42:	dc6f      	bgt.n	8006b24 <_dtoa_r+0x96c>
 8006a44:	9b07      	ldr	r3, [sp, #28]
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	dc49      	bgt.n	8006ade <_dtoa_r+0x926>
 8006a4a:	e06b      	b.n	8006b24 <_dtoa_r+0x96c>
 8006a4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a52:	e73c      	b.n	80068ce <_dtoa_r+0x716>
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	40240000 	.word	0x40240000
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	1e5c      	subs	r4, r3, #1
 8006a60:	9b08      	ldr	r3, [sp, #32]
 8006a62:	42a3      	cmp	r3, r4
 8006a64:	db09      	blt.n	8006a7a <_dtoa_r+0x8c2>
 8006a66:	1b1c      	subs	r4, r3, r4
 8006a68:	9b03      	ldr	r3, [sp, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f6bf af30 	bge.w	80068d0 <_dtoa_r+0x718>
 8006a70:	9b00      	ldr	r3, [sp, #0]
 8006a72:	9a03      	ldr	r2, [sp, #12]
 8006a74:	1a9e      	subs	r6, r3, r2
 8006a76:	2300      	movs	r3, #0
 8006a78:	e72b      	b.n	80068d2 <_dtoa_r+0x71a>
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006a7e:	9408      	str	r4, [sp, #32]
 8006a80:	1ae3      	subs	r3, r4, r3
 8006a82:	441a      	add	r2, r3
 8006a84:	9e00      	ldr	r6, [sp, #0]
 8006a86:	9b03      	ldr	r3, [sp, #12]
 8006a88:	920d      	str	r2, [sp, #52]	@ 0x34
 8006a8a:	2400      	movs	r4, #0
 8006a8c:	e721      	b.n	80068d2 <_dtoa_r+0x71a>
 8006a8e:	9c08      	ldr	r4, [sp, #32]
 8006a90:	9e00      	ldr	r6, [sp, #0]
 8006a92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006a94:	e728      	b.n	80068e8 <_dtoa_r+0x730>
 8006a96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006a9a:	e751      	b.n	8006940 <_dtoa_r+0x788>
 8006a9c:	9a08      	ldr	r2, [sp, #32]
 8006a9e:	9902      	ldr	r1, [sp, #8]
 8006aa0:	e750      	b.n	8006944 <_dtoa_r+0x78c>
 8006aa2:	f8cd 8008 	str.w	r8, [sp, #8]
 8006aa6:	e751      	b.n	800694c <_dtoa_r+0x794>
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	e779      	b.n	80069a0 <_dtoa_r+0x7e8>
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	e777      	b.n	80069a0 <_dtoa_r+0x7e8>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	9308      	str	r3, [sp, #32]
 8006ab4:	e779      	b.n	80069aa <_dtoa_r+0x7f2>
 8006ab6:	d093      	beq.n	80069e0 <_dtoa_r+0x828>
 8006ab8:	9a00      	ldr	r2, [sp, #0]
 8006aba:	331c      	adds	r3, #28
 8006abc:	441a      	add	r2, r3
 8006abe:	9200      	str	r2, [sp, #0]
 8006ac0:	9a06      	ldr	r2, [sp, #24]
 8006ac2:	441a      	add	r2, r3
 8006ac4:	441e      	add	r6, r3
 8006ac6:	9206      	str	r2, [sp, #24]
 8006ac8:	e78a      	b.n	80069e0 <_dtoa_r+0x828>
 8006aca:	4603      	mov	r3, r0
 8006acc:	e7f4      	b.n	8006ab8 <_dtoa_r+0x900>
 8006ace:	9b03      	ldr	r3, [sp, #12]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	46b8      	mov	r8, r7
 8006ad4:	dc20      	bgt.n	8006b18 <_dtoa_r+0x960>
 8006ad6:	469b      	mov	fp, r3
 8006ad8:	9b07      	ldr	r3, [sp, #28]
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	dd1e      	ble.n	8006b1c <_dtoa_r+0x964>
 8006ade:	f1bb 0f00 	cmp.w	fp, #0
 8006ae2:	f47f adb1 	bne.w	8006648 <_dtoa_r+0x490>
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	465b      	mov	r3, fp
 8006aea:	2205      	movs	r2, #5
 8006aec:	4648      	mov	r0, r9
 8006aee:	f000 fa95 	bl	800701c <__multadd>
 8006af2:	4601      	mov	r1, r0
 8006af4:	4604      	mov	r4, r0
 8006af6:	9802      	ldr	r0, [sp, #8]
 8006af8:	f000 fca0 	bl	800743c <__mcmp>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	f77f ada3 	ble.w	8006648 <_dtoa_r+0x490>
 8006b02:	4656      	mov	r6, sl
 8006b04:	2331      	movs	r3, #49	@ 0x31
 8006b06:	f806 3b01 	strb.w	r3, [r6], #1
 8006b0a:	f108 0801 	add.w	r8, r8, #1
 8006b0e:	e59f      	b.n	8006650 <_dtoa_r+0x498>
 8006b10:	9c03      	ldr	r4, [sp, #12]
 8006b12:	46b8      	mov	r8, r7
 8006b14:	4625      	mov	r5, r4
 8006b16:	e7f4      	b.n	8006b02 <_dtoa_r+0x94a>
 8006b18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 8101 	beq.w	8006d26 <_dtoa_r+0xb6e>
 8006b24:	2e00      	cmp	r6, #0
 8006b26:	dd05      	ble.n	8006b34 <_dtoa_r+0x97c>
 8006b28:	4629      	mov	r1, r5
 8006b2a:	4632      	mov	r2, r6
 8006b2c:	4648      	mov	r0, r9
 8006b2e:	f000 fc19 	bl	8007364 <__lshift>
 8006b32:	4605      	mov	r5, r0
 8006b34:	9b08      	ldr	r3, [sp, #32]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d05c      	beq.n	8006bf4 <_dtoa_r+0xa3c>
 8006b3a:	6869      	ldr	r1, [r5, #4]
 8006b3c:	4648      	mov	r0, r9
 8006b3e:	f000 fa0b 	bl	8006f58 <_Balloc>
 8006b42:	4606      	mov	r6, r0
 8006b44:	b928      	cbnz	r0, 8006b52 <_dtoa_r+0x99a>
 8006b46:	4b82      	ldr	r3, [pc, #520]	@ (8006d50 <_dtoa_r+0xb98>)
 8006b48:	4602      	mov	r2, r0
 8006b4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b4e:	f7ff bb4a 	b.w	80061e6 <_dtoa_r+0x2e>
 8006b52:	692a      	ldr	r2, [r5, #16]
 8006b54:	3202      	adds	r2, #2
 8006b56:	0092      	lsls	r2, r2, #2
 8006b58:	f105 010c 	add.w	r1, r5, #12
 8006b5c:	300c      	adds	r0, #12
 8006b5e:	f000 fe31 	bl	80077c4 <memcpy>
 8006b62:	2201      	movs	r2, #1
 8006b64:	4631      	mov	r1, r6
 8006b66:	4648      	mov	r0, r9
 8006b68:	f000 fbfc 	bl	8007364 <__lshift>
 8006b6c:	f10a 0301 	add.w	r3, sl, #1
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	eb0a 030b 	add.w	r3, sl, fp
 8006b76:	9308      	str	r3, [sp, #32]
 8006b78:	9b04      	ldr	r3, [sp, #16]
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	462f      	mov	r7, r5
 8006b80:	9306      	str	r3, [sp, #24]
 8006b82:	4605      	mov	r5, r0
 8006b84:	9b00      	ldr	r3, [sp, #0]
 8006b86:	9802      	ldr	r0, [sp, #8]
 8006b88:	4621      	mov	r1, r4
 8006b8a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006b8e:	f7ff fa88 	bl	80060a2 <quorem>
 8006b92:	4603      	mov	r3, r0
 8006b94:	3330      	adds	r3, #48	@ 0x30
 8006b96:	9003      	str	r0, [sp, #12]
 8006b98:	4639      	mov	r1, r7
 8006b9a:	9802      	ldr	r0, [sp, #8]
 8006b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b9e:	f000 fc4d 	bl	800743c <__mcmp>
 8006ba2:	462a      	mov	r2, r5
 8006ba4:	9004      	str	r0, [sp, #16]
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	4648      	mov	r0, r9
 8006baa:	f000 fc63 	bl	8007474 <__mdiff>
 8006bae:	68c2      	ldr	r2, [r0, #12]
 8006bb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	bb02      	cbnz	r2, 8006bf8 <_dtoa_r+0xa40>
 8006bb6:	4601      	mov	r1, r0
 8006bb8:	9802      	ldr	r0, [sp, #8]
 8006bba:	f000 fc3f 	bl	800743c <__mcmp>
 8006bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	4648      	mov	r0, r9
 8006bc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bca:	f000 fa05 	bl	8006fd8 <_Bfree>
 8006bce:	9b07      	ldr	r3, [sp, #28]
 8006bd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006bd2:	9e00      	ldr	r6, [sp, #0]
 8006bd4:	ea42 0103 	orr.w	r1, r2, r3
 8006bd8:	9b06      	ldr	r3, [sp, #24]
 8006bda:	4319      	orrs	r1, r3
 8006bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bde:	d10d      	bne.n	8006bfc <_dtoa_r+0xa44>
 8006be0:	2b39      	cmp	r3, #57	@ 0x39
 8006be2:	d027      	beq.n	8006c34 <_dtoa_r+0xa7c>
 8006be4:	9a04      	ldr	r2, [sp, #16]
 8006be6:	2a00      	cmp	r2, #0
 8006be8:	dd01      	ble.n	8006bee <_dtoa_r+0xa36>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	3331      	adds	r3, #49	@ 0x31
 8006bee:	f88b 3000 	strb.w	r3, [fp]
 8006bf2:	e52e      	b.n	8006652 <_dtoa_r+0x49a>
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	e7b9      	b.n	8006b6c <_dtoa_r+0x9b4>
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	e7e2      	b.n	8006bc2 <_dtoa_r+0xa0a>
 8006bfc:	9904      	ldr	r1, [sp, #16]
 8006bfe:	2900      	cmp	r1, #0
 8006c00:	db04      	blt.n	8006c0c <_dtoa_r+0xa54>
 8006c02:	9807      	ldr	r0, [sp, #28]
 8006c04:	4301      	orrs	r1, r0
 8006c06:	9806      	ldr	r0, [sp, #24]
 8006c08:	4301      	orrs	r1, r0
 8006c0a:	d120      	bne.n	8006c4e <_dtoa_r+0xa96>
 8006c0c:	2a00      	cmp	r2, #0
 8006c0e:	ddee      	ble.n	8006bee <_dtoa_r+0xa36>
 8006c10:	9902      	ldr	r1, [sp, #8]
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	2201      	movs	r2, #1
 8006c16:	4648      	mov	r0, r9
 8006c18:	f000 fba4 	bl	8007364 <__lshift>
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	9002      	str	r0, [sp, #8]
 8006c20:	f000 fc0c 	bl	800743c <__mcmp>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	9b00      	ldr	r3, [sp, #0]
 8006c28:	dc02      	bgt.n	8006c30 <_dtoa_r+0xa78>
 8006c2a:	d1e0      	bne.n	8006bee <_dtoa_r+0xa36>
 8006c2c:	07da      	lsls	r2, r3, #31
 8006c2e:	d5de      	bpl.n	8006bee <_dtoa_r+0xa36>
 8006c30:	2b39      	cmp	r3, #57	@ 0x39
 8006c32:	d1da      	bne.n	8006bea <_dtoa_r+0xa32>
 8006c34:	2339      	movs	r3, #57	@ 0x39
 8006c36:	f88b 3000 	strb.w	r3, [fp]
 8006c3a:	4633      	mov	r3, r6
 8006c3c:	461e      	mov	r6, r3
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c44:	2a39      	cmp	r2, #57	@ 0x39
 8006c46:	d04e      	beq.n	8006ce6 <_dtoa_r+0xb2e>
 8006c48:	3201      	adds	r2, #1
 8006c4a:	701a      	strb	r2, [r3, #0]
 8006c4c:	e501      	b.n	8006652 <_dtoa_r+0x49a>
 8006c4e:	2a00      	cmp	r2, #0
 8006c50:	dd03      	ble.n	8006c5a <_dtoa_r+0xaa2>
 8006c52:	2b39      	cmp	r3, #57	@ 0x39
 8006c54:	d0ee      	beq.n	8006c34 <_dtoa_r+0xa7c>
 8006c56:	3301      	adds	r3, #1
 8006c58:	e7c9      	b.n	8006bee <_dtoa_r+0xa36>
 8006c5a:	9a00      	ldr	r2, [sp, #0]
 8006c5c:	9908      	ldr	r1, [sp, #32]
 8006c5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c62:	428a      	cmp	r2, r1
 8006c64:	d028      	beq.n	8006cb8 <_dtoa_r+0xb00>
 8006c66:	9902      	ldr	r1, [sp, #8]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	220a      	movs	r2, #10
 8006c6c:	4648      	mov	r0, r9
 8006c6e:	f000 f9d5 	bl	800701c <__multadd>
 8006c72:	42af      	cmp	r7, r5
 8006c74:	9002      	str	r0, [sp, #8]
 8006c76:	f04f 0300 	mov.w	r3, #0
 8006c7a:	f04f 020a 	mov.w	r2, #10
 8006c7e:	4639      	mov	r1, r7
 8006c80:	4648      	mov	r0, r9
 8006c82:	d107      	bne.n	8006c94 <_dtoa_r+0xadc>
 8006c84:	f000 f9ca 	bl	800701c <__multadd>
 8006c88:	4607      	mov	r7, r0
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	9b00      	ldr	r3, [sp, #0]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	e777      	b.n	8006b84 <_dtoa_r+0x9cc>
 8006c94:	f000 f9c2 	bl	800701c <__multadd>
 8006c98:	4629      	mov	r1, r5
 8006c9a:	4607      	mov	r7, r0
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	220a      	movs	r2, #10
 8006ca0:	4648      	mov	r0, r9
 8006ca2:	f000 f9bb 	bl	800701c <__multadd>
 8006ca6:	4605      	mov	r5, r0
 8006ca8:	e7f0      	b.n	8006c8c <_dtoa_r+0xad4>
 8006caa:	f1bb 0f00 	cmp.w	fp, #0
 8006cae:	bfcc      	ite	gt
 8006cb0:	465e      	movgt	r6, fp
 8006cb2:	2601      	movle	r6, #1
 8006cb4:	4456      	add	r6, sl
 8006cb6:	2700      	movs	r7, #0
 8006cb8:	9902      	ldr	r1, [sp, #8]
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	4648      	mov	r0, r9
 8006cc0:	f000 fb50 	bl	8007364 <__lshift>
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	9002      	str	r0, [sp, #8]
 8006cc8:	f000 fbb8 	bl	800743c <__mcmp>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	dcb4      	bgt.n	8006c3a <_dtoa_r+0xa82>
 8006cd0:	d102      	bne.n	8006cd8 <_dtoa_r+0xb20>
 8006cd2:	9b00      	ldr	r3, [sp, #0]
 8006cd4:	07db      	lsls	r3, r3, #31
 8006cd6:	d4b0      	bmi.n	8006c3a <_dtoa_r+0xa82>
 8006cd8:	4633      	mov	r3, r6
 8006cda:	461e      	mov	r6, r3
 8006cdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ce0:	2a30      	cmp	r2, #48	@ 0x30
 8006ce2:	d0fa      	beq.n	8006cda <_dtoa_r+0xb22>
 8006ce4:	e4b5      	b.n	8006652 <_dtoa_r+0x49a>
 8006ce6:	459a      	cmp	sl, r3
 8006ce8:	d1a8      	bne.n	8006c3c <_dtoa_r+0xa84>
 8006cea:	2331      	movs	r3, #49	@ 0x31
 8006cec:	f108 0801 	add.w	r8, r8, #1
 8006cf0:	f88a 3000 	strb.w	r3, [sl]
 8006cf4:	e4ad      	b.n	8006652 <_dtoa_r+0x49a>
 8006cf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cf8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006d54 <_dtoa_r+0xb9c>
 8006cfc:	b11b      	cbz	r3, 8006d06 <_dtoa_r+0xb4e>
 8006cfe:	f10a 0308 	add.w	r3, sl, #8
 8006d02:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	4650      	mov	r0, sl
 8006d08:	b017      	add	sp, #92	@ 0x5c
 8006d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d0e:	9b07      	ldr	r3, [sp, #28]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	f77f ae2e 	ble.w	8006972 <_dtoa_r+0x7ba>
 8006d16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d18:	9308      	str	r3, [sp, #32]
 8006d1a:	2001      	movs	r0, #1
 8006d1c:	e64d      	b.n	80069ba <_dtoa_r+0x802>
 8006d1e:	f1bb 0f00 	cmp.w	fp, #0
 8006d22:	f77f aed9 	ble.w	8006ad8 <_dtoa_r+0x920>
 8006d26:	4656      	mov	r6, sl
 8006d28:	9802      	ldr	r0, [sp, #8]
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	f7ff f9b9 	bl	80060a2 <quorem>
 8006d30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006d34:	f806 3b01 	strb.w	r3, [r6], #1
 8006d38:	eba6 020a 	sub.w	r2, r6, sl
 8006d3c:	4593      	cmp	fp, r2
 8006d3e:	ddb4      	ble.n	8006caa <_dtoa_r+0xaf2>
 8006d40:	9902      	ldr	r1, [sp, #8]
 8006d42:	2300      	movs	r3, #0
 8006d44:	220a      	movs	r2, #10
 8006d46:	4648      	mov	r0, r9
 8006d48:	f000 f968 	bl	800701c <__multadd>
 8006d4c:	9002      	str	r0, [sp, #8]
 8006d4e:	e7eb      	b.n	8006d28 <_dtoa_r+0xb70>
 8006d50:	08007ed0 	.word	0x08007ed0
 8006d54:	08007e54 	.word	0x08007e54

08006d58 <_free_r>:
 8006d58:	b538      	push	{r3, r4, r5, lr}
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	d041      	beq.n	8006de4 <_free_r+0x8c>
 8006d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d64:	1f0c      	subs	r4, r1, #4
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	bfb8      	it	lt
 8006d6a:	18e4      	addlt	r4, r4, r3
 8006d6c:	f000 f8e8 	bl	8006f40 <__malloc_lock>
 8006d70:	4a1d      	ldr	r2, [pc, #116]	@ (8006de8 <_free_r+0x90>)
 8006d72:	6813      	ldr	r3, [r2, #0]
 8006d74:	b933      	cbnz	r3, 8006d84 <_free_r+0x2c>
 8006d76:	6063      	str	r3, [r4, #4]
 8006d78:	6014      	str	r4, [r2, #0]
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d80:	f000 b8e4 	b.w	8006f4c <__malloc_unlock>
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	d908      	bls.n	8006d9a <_free_r+0x42>
 8006d88:	6820      	ldr	r0, [r4, #0]
 8006d8a:	1821      	adds	r1, r4, r0
 8006d8c:	428b      	cmp	r3, r1
 8006d8e:	bf01      	itttt	eq
 8006d90:	6819      	ldreq	r1, [r3, #0]
 8006d92:	685b      	ldreq	r3, [r3, #4]
 8006d94:	1809      	addeq	r1, r1, r0
 8006d96:	6021      	streq	r1, [r4, #0]
 8006d98:	e7ed      	b.n	8006d76 <_free_r+0x1e>
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	b10b      	cbz	r3, 8006da4 <_free_r+0x4c>
 8006da0:	42a3      	cmp	r3, r4
 8006da2:	d9fa      	bls.n	8006d9a <_free_r+0x42>
 8006da4:	6811      	ldr	r1, [r2, #0]
 8006da6:	1850      	adds	r0, r2, r1
 8006da8:	42a0      	cmp	r0, r4
 8006daa:	d10b      	bne.n	8006dc4 <_free_r+0x6c>
 8006dac:	6820      	ldr	r0, [r4, #0]
 8006dae:	4401      	add	r1, r0
 8006db0:	1850      	adds	r0, r2, r1
 8006db2:	4283      	cmp	r3, r0
 8006db4:	6011      	str	r1, [r2, #0]
 8006db6:	d1e0      	bne.n	8006d7a <_free_r+0x22>
 8006db8:	6818      	ldr	r0, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	6053      	str	r3, [r2, #4]
 8006dbe:	4408      	add	r0, r1
 8006dc0:	6010      	str	r0, [r2, #0]
 8006dc2:	e7da      	b.n	8006d7a <_free_r+0x22>
 8006dc4:	d902      	bls.n	8006dcc <_free_r+0x74>
 8006dc6:	230c      	movs	r3, #12
 8006dc8:	602b      	str	r3, [r5, #0]
 8006dca:	e7d6      	b.n	8006d7a <_free_r+0x22>
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	1821      	adds	r1, r4, r0
 8006dd0:	428b      	cmp	r3, r1
 8006dd2:	bf04      	itt	eq
 8006dd4:	6819      	ldreq	r1, [r3, #0]
 8006dd6:	685b      	ldreq	r3, [r3, #4]
 8006dd8:	6063      	str	r3, [r4, #4]
 8006dda:	bf04      	itt	eq
 8006ddc:	1809      	addeq	r1, r1, r0
 8006dde:	6021      	streq	r1, [r4, #0]
 8006de0:	6054      	str	r4, [r2, #4]
 8006de2:	e7ca      	b.n	8006d7a <_free_r+0x22>
 8006de4:	bd38      	pop	{r3, r4, r5, pc}
 8006de6:	bf00      	nop
 8006de8:	20000430 	.word	0x20000430

08006dec <malloc>:
 8006dec:	4b02      	ldr	r3, [pc, #8]	@ (8006df8 <malloc+0xc>)
 8006dee:	4601      	mov	r1, r0
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	f000 b825 	b.w	8006e40 <_malloc_r>
 8006df6:	bf00      	nop
 8006df8:	20000018 	.word	0x20000018

08006dfc <sbrk_aligned>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	4e0f      	ldr	r6, [pc, #60]	@ (8006e3c <sbrk_aligned+0x40>)
 8006e00:	460c      	mov	r4, r1
 8006e02:	6831      	ldr	r1, [r6, #0]
 8006e04:	4605      	mov	r5, r0
 8006e06:	b911      	cbnz	r1, 8006e0e <sbrk_aligned+0x12>
 8006e08:	f000 fccc 	bl	80077a4 <_sbrk_r>
 8006e0c:	6030      	str	r0, [r6, #0]
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4628      	mov	r0, r5
 8006e12:	f000 fcc7 	bl	80077a4 <_sbrk_r>
 8006e16:	1c43      	adds	r3, r0, #1
 8006e18:	d103      	bne.n	8006e22 <sbrk_aligned+0x26>
 8006e1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006e1e:	4620      	mov	r0, r4
 8006e20:	bd70      	pop	{r4, r5, r6, pc}
 8006e22:	1cc4      	adds	r4, r0, #3
 8006e24:	f024 0403 	bic.w	r4, r4, #3
 8006e28:	42a0      	cmp	r0, r4
 8006e2a:	d0f8      	beq.n	8006e1e <sbrk_aligned+0x22>
 8006e2c:	1a21      	subs	r1, r4, r0
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f000 fcb8 	bl	80077a4 <_sbrk_r>
 8006e34:	3001      	adds	r0, #1
 8006e36:	d1f2      	bne.n	8006e1e <sbrk_aligned+0x22>
 8006e38:	e7ef      	b.n	8006e1a <sbrk_aligned+0x1e>
 8006e3a:	bf00      	nop
 8006e3c:	2000042c 	.word	0x2000042c

08006e40 <_malloc_r>:
 8006e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e44:	1ccd      	adds	r5, r1, #3
 8006e46:	f025 0503 	bic.w	r5, r5, #3
 8006e4a:	3508      	adds	r5, #8
 8006e4c:	2d0c      	cmp	r5, #12
 8006e4e:	bf38      	it	cc
 8006e50:	250c      	movcc	r5, #12
 8006e52:	2d00      	cmp	r5, #0
 8006e54:	4606      	mov	r6, r0
 8006e56:	db01      	blt.n	8006e5c <_malloc_r+0x1c>
 8006e58:	42a9      	cmp	r1, r5
 8006e5a:	d904      	bls.n	8006e66 <_malloc_r+0x26>
 8006e5c:	230c      	movs	r3, #12
 8006e5e:	6033      	str	r3, [r6, #0]
 8006e60:	2000      	movs	r0, #0
 8006e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f3c <_malloc_r+0xfc>
 8006e6a:	f000 f869 	bl	8006f40 <__malloc_lock>
 8006e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8006e72:	461c      	mov	r4, r3
 8006e74:	bb44      	cbnz	r4, 8006ec8 <_malloc_r+0x88>
 8006e76:	4629      	mov	r1, r5
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f7ff ffbf 	bl	8006dfc <sbrk_aligned>
 8006e7e:	1c43      	adds	r3, r0, #1
 8006e80:	4604      	mov	r4, r0
 8006e82:	d158      	bne.n	8006f36 <_malloc_r+0xf6>
 8006e84:	f8d8 4000 	ldr.w	r4, [r8]
 8006e88:	4627      	mov	r7, r4
 8006e8a:	2f00      	cmp	r7, #0
 8006e8c:	d143      	bne.n	8006f16 <_malloc_r+0xd6>
 8006e8e:	2c00      	cmp	r4, #0
 8006e90:	d04b      	beq.n	8006f2a <_malloc_r+0xea>
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	4639      	mov	r1, r7
 8006e96:	4630      	mov	r0, r6
 8006e98:	eb04 0903 	add.w	r9, r4, r3
 8006e9c:	f000 fc82 	bl	80077a4 <_sbrk_r>
 8006ea0:	4581      	cmp	r9, r0
 8006ea2:	d142      	bne.n	8006f2a <_malloc_r+0xea>
 8006ea4:	6821      	ldr	r1, [r4, #0]
 8006ea6:	1a6d      	subs	r5, r5, r1
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7ff ffa6 	bl	8006dfc <sbrk_aligned>
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d03a      	beq.n	8006f2a <_malloc_r+0xea>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	442b      	add	r3, r5
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	f8d8 3000 	ldr.w	r3, [r8]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	bb62      	cbnz	r2, 8006f1c <_malloc_r+0xdc>
 8006ec2:	f8c8 7000 	str.w	r7, [r8]
 8006ec6:	e00f      	b.n	8006ee8 <_malloc_r+0xa8>
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	1b52      	subs	r2, r2, r5
 8006ecc:	d420      	bmi.n	8006f10 <_malloc_r+0xd0>
 8006ece:	2a0b      	cmp	r2, #11
 8006ed0:	d917      	bls.n	8006f02 <_malloc_r+0xc2>
 8006ed2:	1961      	adds	r1, r4, r5
 8006ed4:	42a3      	cmp	r3, r4
 8006ed6:	6025      	str	r5, [r4, #0]
 8006ed8:	bf18      	it	ne
 8006eda:	6059      	strne	r1, [r3, #4]
 8006edc:	6863      	ldr	r3, [r4, #4]
 8006ede:	bf08      	it	eq
 8006ee0:	f8c8 1000 	streq.w	r1, [r8]
 8006ee4:	5162      	str	r2, [r4, r5]
 8006ee6:	604b      	str	r3, [r1, #4]
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f000 f82f 	bl	8006f4c <__malloc_unlock>
 8006eee:	f104 000b 	add.w	r0, r4, #11
 8006ef2:	1d23      	adds	r3, r4, #4
 8006ef4:	f020 0007 	bic.w	r0, r0, #7
 8006ef8:	1ac2      	subs	r2, r0, r3
 8006efa:	bf1c      	itt	ne
 8006efc:	1a1b      	subne	r3, r3, r0
 8006efe:	50a3      	strne	r3, [r4, r2]
 8006f00:	e7af      	b.n	8006e62 <_malloc_r+0x22>
 8006f02:	6862      	ldr	r2, [r4, #4]
 8006f04:	42a3      	cmp	r3, r4
 8006f06:	bf0c      	ite	eq
 8006f08:	f8c8 2000 	streq.w	r2, [r8]
 8006f0c:	605a      	strne	r2, [r3, #4]
 8006f0e:	e7eb      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f10:	4623      	mov	r3, r4
 8006f12:	6864      	ldr	r4, [r4, #4]
 8006f14:	e7ae      	b.n	8006e74 <_malloc_r+0x34>
 8006f16:	463c      	mov	r4, r7
 8006f18:	687f      	ldr	r7, [r7, #4]
 8006f1a:	e7b6      	b.n	8006e8a <_malloc_r+0x4a>
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	d1fb      	bne.n	8006f1c <_malloc_r+0xdc>
 8006f24:	2300      	movs	r3, #0
 8006f26:	6053      	str	r3, [r2, #4]
 8006f28:	e7de      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f2a:	230c      	movs	r3, #12
 8006f2c:	6033      	str	r3, [r6, #0]
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f000 f80c 	bl	8006f4c <__malloc_unlock>
 8006f34:	e794      	b.n	8006e60 <_malloc_r+0x20>
 8006f36:	6005      	str	r5, [r0, #0]
 8006f38:	e7d6      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f3a:	bf00      	nop
 8006f3c:	20000430 	.word	0x20000430

08006f40 <__malloc_lock>:
 8006f40:	4801      	ldr	r0, [pc, #4]	@ (8006f48 <__malloc_lock+0x8>)
 8006f42:	f7ff b8ac 	b.w	800609e <__retarget_lock_acquire_recursive>
 8006f46:	bf00      	nop
 8006f48:	20000428 	.word	0x20000428

08006f4c <__malloc_unlock>:
 8006f4c:	4801      	ldr	r0, [pc, #4]	@ (8006f54 <__malloc_unlock+0x8>)
 8006f4e:	f7ff b8a7 	b.w	80060a0 <__retarget_lock_release_recursive>
 8006f52:	bf00      	nop
 8006f54:	20000428 	.word	0x20000428

08006f58 <_Balloc>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	69c6      	ldr	r6, [r0, #28]
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	460d      	mov	r5, r1
 8006f60:	b976      	cbnz	r6, 8006f80 <_Balloc+0x28>
 8006f62:	2010      	movs	r0, #16
 8006f64:	f7ff ff42 	bl	8006dec <malloc>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	61e0      	str	r0, [r4, #28]
 8006f6c:	b920      	cbnz	r0, 8006f78 <_Balloc+0x20>
 8006f6e:	4b18      	ldr	r3, [pc, #96]	@ (8006fd0 <_Balloc+0x78>)
 8006f70:	4818      	ldr	r0, [pc, #96]	@ (8006fd4 <_Balloc+0x7c>)
 8006f72:	216b      	movs	r1, #107	@ 0x6b
 8006f74:	f000 fc34 	bl	80077e0 <__assert_func>
 8006f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f7c:	6006      	str	r6, [r0, #0]
 8006f7e:	60c6      	str	r6, [r0, #12]
 8006f80:	69e6      	ldr	r6, [r4, #28]
 8006f82:	68f3      	ldr	r3, [r6, #12]
 8006f84:	b183      	cbz	r3, 8006fa8 <_Balloc+0x50>
 8006f86:	69e3      	ldr	r3, [r4, #28]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f8e:	b9b8      	cbnz	r0, 8006fc0 <_Balloc+0x68>
 8006f90:	2101      	movs	r1, #1
 8006f92:	fa01 f605 	lsl.w	r6, r1, r5
 8006f96:	1d72      	adds	r2, r6, #5
 8006f98:	0092      	lsls	r2, r2, #2
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 fc3e 	bl	800781c <_calloc_r>
 8006fa0:	b160      	cbz	r0, 8006fbc <_Balloc+0x64>
 8006fa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fa6:	e00e      	b.n	8006fc6 <_Balloc+0x6e>
 8006fa8:	2221      	movs	r2, #33	@ 0x21
 8006faa:	2104      	movs	r1, #4
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 fc35 	bl	800781c <_calloc_r>
 8006fb2:	69e3      	ldr	r3, [r4, #28]
 8006fb4:	60f0      	str	r0, [r6, #12]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e4      	bne.n	8006f86 <_Balloc+0x2e>
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	bd70      	pop	{r4, r5, r6, pc}
 8006fc0:	6802      	ldr	r2, [r0, #0]
 8006fc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fcc:	e7f7      	b.n	8006fbe <_Balloc+0x66>
 8006fce:	bf00      	nop
 8006fd0:	08007e61 	.word	0x08007e61
 8006fd4:	08007ee1 	.word	0x08007ee1

08006fd8 <_Bfree>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	69c6      	ldr	r6, [r0, #28]
 8006fdc:	4605      	mov	r5, r0
 8006fde:	460c      	mov	r4, r1
 8006fe0:	b976      	cbnz	r6, 8007000 <_Bfree+0x28>
 8006fe2:	2010      	movs	r0, #16
 8006fe4:	f7ff ff02 	bl	8006dec <malloc>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	61e8      	str	r0, [r5, #28]
 8006fec:	b920      	cbnz	r0, 8006ff8 <_Bfree+0x20>
 8006fee:	4b09      	ldr	r3, [pc, #36]	@ (8007014 <_Bfree+0x3c>)
 8006ff0:	4809      	ldr	r0, [pc, #36]	@ (8007018 <_Bfree+0x40>)
 8006ff2:	218f      	movs	r1, #143	@ 0x8f
 8006ff4:	f000 fbf4 	bl	80077e0 <__assert_func>
 8006ff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ffc:	6006      	str	r6, [r0, #0]
 8006ffe:	60c6      	str	r6, [r0, #12]
 8007000:	b13c      	cbz	r4, 8007012 <_Bfree+0x3a>
 8007002:	69eb      	ldr	r3, [r5, #28]
 8007004:	6862      	ldr	r2, [r4, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800700c:	6021      	str	r1, [r4, #0]
 800700e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007012:	bd70      	pop	{r4, r5, r6, pc}
 8007014:	08007e61 	.word	0x08007e61
 8007018:	08007ee1 	.word	0x08007ee1

0800701c <__multadd>:
 800701c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007020:	690d      	ldr	r5, [r1, #16]
 8007022:	4607      	mov	r7, r0
 8007024:	460c      	mov	r4, r1
 8007026:	461e      	mov	r6, r3
 8007028:	f101 0c14 	add.w	ip, r1, #20
 800702c:	2000      	movs	r0, #0
 800702e:	f8dc 3000 	ldr.w	r3, [ip]
 8007032:	b299      	uxth	r1, r3
 8007034:	fb02 6101 	mla	r1, r2, r1, r6
 8007038:	0c1e      	lsrs	r6, r3, #16
 800703a:	0c0b      	lsrs	r3, r1, #16
 800703c:	fb02 3306 	mla	r3, r2, r6, r3
 8007040:	b289      	uxth	r1, r1
 8007042:	3001      	adds	r0, #1
 8007044:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007048:	4285      	cmp	r5, r0
 800704a:	f84c 1b04 	str.w	r1, [ip], #4
 800704e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007052:	dcec      	bgt.n	800702e <__multadd+0x12>
 8007054:	b30e      	cbz	r6, 800709a <__multadd+0x7e>
 8007056:	68a3      	ldr	r3, [r4, #8]
 8007058:	42ab      	cmp	r3, r5
 800705a:	dc19      	bgt.n	8007090 <__multadd+0x74>
 800705c:	6861      	ldr	r1, [r4, #4]
 800705e:	4638      	mov	r0, r7
 8007060:	3101      	adds	r1, #1
 8007062:	f7ff ff79 	bl	8006f58 <_Balloc>
 8007066:	4680      	mov	r8, r0
 8007068:	b928      	cbnz	r0, 8007076 <__multadd+0x5a>
 800706a:	4602      	mov	r2, r0
 800706c:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <__multadd+0x84>)
 800706e:	480d      	ldr	r0, [pc, #52]	@ (80070a4 <__multadd+0x88>)
 8007070:	21ba      	movs	r1, #186	@ 0xba
 8007072:	f000 fbb5 	bl	80077e0 <__assert_func>
 8007076:	6922      	ldr	r2, [r4, #16]
 8007078:	3202      	adds	r2, #2
 800707a:	f104 010c 	add.w	r1, r4, #12
 800707e:	0092      	lsls	r2, r2, #2
 8007080:	300c      	adds	r0, #12
 8007082:	f000 fb9f 	bl	80077c4 <memcpy>
 8007086:	4621      	mov	r1, r4
 8007088:	4638      	mov	r0, r7
 800708a:	f7ff ffa5 	bl	8006fd8 <_Bfree>
 800708e:	4644      	mov	r4, r8
 8007090:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007094:	3501      	adds	r5, #1
 8007096:	615e      	str	r6, [r3, #20]
 8007098:	6125      	str	r5, [r4, #16]
 800709a:	4620      	mov	r0, r4
 800709c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070a0:	08007ed0 	.word	0x08007ed0
 80070a4:	08007ee1 	.word	0x08007ee1

080070a8 <__hi0bits>:
 80070a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80070ac:	4603      	mov	r3, r0
 80070ae:	bf36      	itet	cc
 80070b0:	0403      	lslcc	r3, r0, #16
 80070b2:	2000      	movcs	r0, #0
 80070b4:	2010      	movcc	r0, #16
 80070b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070ba:	bf3c      	itt	cc
 80070bc:	021b      	lslcc	r3, r3, #8
 80070be:	3008      	addcc	r0, #8
 80070c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070c4:	bf3c      	itt	cc
 80070c6:	011b      	lslcc	r3, r3, #4
 80070c8:	3004      	addcc	r0, #4
 80070ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ce:	bf3c      	itt	cc
 80070d0:	009b      	lslcc	r3, r3, #2
 80070d2:	3002      	addcc	r0, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	db05      	blt.n	80070e4 <__hi0bits+0x3c>
 80070d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80070dc:	f100 0001 	add.w	r0, r0, #1
 80070e0:	bf08      	it	eq
 80070e2:	2020      	moveq	r0, #32
 80070e4:	4770      	bx	lr

080070e6 <__lo0bits>:
 80070e6:	6803      	ldr	r3, [r0, #0]
 80070e8:	4602      	mov	r2, r0
 80070ea:	f013 0007 	ands.w	r0, r3, #7
 80070ee:	d00b      	beq.n	8007108 <__lo0bits+0x22>
 80070f0:	07d9      	lsls	r1, r3, #31
 80070f2:	d421      	bmi.n	8007138 <__lo0bits+0x52>
 80070f4:	0798      	lsls	r0, r3, #30
 80070f6:	bf49      	itett	mi
 80070f8:	085b      	lsrmi	r3, r3, #1
 80070fa:	089b      	lsrpl	r3, r3, #2
 80070fc:	2001      	movmi	r0, #1
 80070fe:	6013      	strmi	r3, [r2, #0]
 8007100:	bf5c      	itt	pl
 8007102:	6013      	strpl	r3, [r2, #0]
 8007104:	2002      	movpl	r0, #2
 8007106:	4770      	bx	lr
 8007108:	b299      	uxth	r1, r3
 800710a:	b909      	cbnz	r1, 8007110 <__lo0bits+0x2a>
 800710c:	0c1b      	lsrs	r3, r3, #16
 800710e:	2010      	movs	r0, #16
 8007110:	b2d9      	uxtb	r1, r3
 8007112:	b909      	cbnz	r1, 8007118 <__lo0bits+0x32>
 8007114:	3008      	adds	r0, #8
 8007116:	0a1b      	lsrs	r3, r3, #8
 8007118:	0719      	lsls	r1, r3, #28
 800711a:	bf04      	itt	eq
 800711c:	091b      	lsreq	r3, r3, #4
 800711e:	3004      	addeq	r0, #4
 8007120:	0799      	lsls	r1, r3, #30
 8007122:	bf04      	itt	eq
 8007124:	089b      	lsreq	r3, r3, #2
 8007126:	3002      	addeq	r0, #2
 8007128:	07d9      	lsls	r1, r3, #31
 800712a:	d403      	bmi.n	8007134 <__lo0bits+0x4e>
 800712c:	085b      	lsrs	r3, r3, #1
 800712e:	f100 0001 	add.w	r0, r0, #1
 8007132:	d003      	beq.n	800713c <__lo0bits+0x56>
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	4770      	bx	lr
 8007138:	2000      	movs	r0, #0
 800713a:	4770      	bx	lr
 800713c:	2020      	movs	r0, #32
 800713e:	4770      	bx	lr

08007140 <__i2b>:
 8007140:	b510      	push	{r4, lr}
 8007142:	460c      	mov	r4, r1
 8007144:	2101      	movs	r1, #1
 8007146:	f7ff ff07 	bl	8006f58 <_Balloc>
 800714a:	4602      	mov	r2, r0
 800714c:	b928      	cbnz	r0, 800715a <__i2b+0x1a>
 800714e:	4b05      	ldr	r3, [pc, #20]	@ (8007164 <__i2b+0x24>)
 8007150:	4805      	ldr	r0, [pc, #20]	@ (8007168 <__i2b+0x28>)
 8007152:	f240 1145 	movw	r1, #325	@ 0x145
 8007156:	f000 fb43 	bl	80077e0 <__assert_func>
 800715a:	2301      	movs	r3, #1
 800715c:	6144      	str	r4, [r0, #20]
 800715e:	6103      	str	r3, [r0, #16]
 8007160:	bd10      	pop	{r4, pc}
 8007162:	bf00      	nop
 8007164:	08007ed0 	.word	0x08007ed0
 8007168:	08007ee1 	.word	0x08007ee1

0800716c <__multiply>:
 800716c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007170:	4617      	mov	r7, r2
 8007172:	690a      	ldr	r2, [r1, #16]
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	429a      	cmp	r2, r3
 8007178:	bfa8      	it	ge
 800717a:	463b      	movge	r3, r7
 800717c:	4689      	mov	r9, r1
 800717e:	bfa4      	itt	ge
 8007180:	460f      	movge	r7, r1
 8007182:	4699      	movge	r9, r3
 8007184:	693d      	ldr	r5, [r7, #16]
 8007186:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	6879      	ldr	r1, [r7, #4]
 800718e:	eb05 060a 	add.w	r6, r5, sl
 8007192:	42b3      	cmp	r3, r6
 8007194:	b085      	sub	sp, #20
 8007196:	bfb8      	it	lt
 8007198:	3101      	addlt	r1, #1
 800719a:	f7ff fedd 	bl	8006f58 <_Balloc>
 800719e:	b930      	cbnz	r0, 80071ae <__multiply+0x42>
 80071a0:	4602      	mov	r2, r0
 80071a2:	4b41      	ldr	r3, [pc, #260]	@ (80072a8 <__multiply+0x13c>)
 80071a4:	4841      	ldr	r0, [pc, #260]	@ (80072ac <__multiply+0x140>)
 80071a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80071aa:	f000 fb19 	bl	80077e0 <__assert_func>
 80071ae:	f100 0414 	add.w	r4, r0, #20
 80071b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80071b6:	4623      	mov	r3, r4
 80071b8:	2200      	movs	r2, #0
 80071ba:	4573      	cmp	r3, lr
 80071bc:	d320      	bcc.n	8007200 <__multiply+0x94>
 80071be:	f107 0814 	add.w	r8, r7, #20
 80071c2:	f109 0114 	add.w	r1, r9, #20
 80071c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80071ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80071ce:	9302      	str	r3, [sp, #8]
 80071d0:	1beb      	subs	r3, r5, r7
 80071d2:	3b15      	subs	r3, #21
 80071d4:	f023 0303 	bic.w	r3, r3, #3
 80071d8:	3304      	adds	r3, #4
 80071da:	3715      	adds	r7, #21
 80071dc:	42bd      	cmp	r5, r7
 80071de:	bf38      	it	cc
 80071e0:	2304      	movcc	r3, #4
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	9b02      	ldr	r3, [sp, #8]
 80071e6:	9103      	str	r1, [sp, #12]
 80071e8:	428b      	cmp	r3, r1
 80071ea:	d80c      	bhi.n	8007206 <__multiply+0x9a>
 80071ec:	2e00      	cmp	r6, #0
 80071ee:	dd03      	ble.n	80071f8 <__multiply+0x8c>
 80071f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d055      	beq.n	80072a4 <__multiply+0x138>
 80071f8:	6106      	str	r6, [r0, #16]
 80071fa:	b005      	add	sp, #20
 80071fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007200:	f843 2b04 	str.w	r2, [r3], #4
 8007204:	e7d9      	b.n	80071ba <__multiply+0x4e>
 8007206:	f8b1 a000 	ldrh.w	sl, [r1]
 800720a:	f1ba 0f00 	cmp.w	sl, #0
 800720e:	d01f      	beq.n	8007250 <__multiply+0xe4>
 8007210:	46c4      	mov	ip, r8
 8007212:	46a1      	mov	r9, r4
 8007214:	2700      	movs	r7, #0
 8007216:	f85c 2b04 	ldr.w	r2, [ip], #4
 800721a:	f8d9 3000 	ldr.w	r3, [r9]
 800721e:	fa1f fb82 	uxth.w	fp, r2
 8007222:	b29b      	uxth	r3, r3
 8007224:	fb0a 330b 	mla	r3, sl, fp, r3
 8007228:	443b      	add	r3, r7
 800722a:	f8d9 7000 	ldr.w	r7, [r9]
 800722e:	0c12      	lsrs	r2, r2, #16
 8007230:	0c3f      	lsrs	r7, r7, #16
 8007232:	fb0a 7202 	mla	r2, sl, r2, r7
 8007236:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800723a:	b29b      	uxth	r3, r3
 800723c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007240:	4565      	cmp	r5, ip
 8007242:	f849 3b04 	str.w	r3, [r9], #4
 8007246:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800724a:	d8e4      	bhi.n	8007216 <__multiply+0xaa>
 800724c:	9b01      	ldr	r3, [sp, #4]
 800724e:	50e7      	str	r7, [r4, r3]
 8007250:	9b03      	ldr	r3, [sp, #12]
 8007252:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007256:	3104      	adds	r1, #4
 8007258:	f1b9 0f00 	cmp.w	r9, #0
 800725c:	d020      	beq.n	80072a0 <__multiply+0x134>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	4647      	mov	r7, r8
 8007262:	46a4      	mov	ip, r4
 8007264:	f04f 0a00 	mov.w	sl, #0
 8007268:	f8b7 b000 	ldrh.w	fp, [r7]
 800726c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007270:	fb09 220b 	mla	r2, r9, fp, r2
 8007274:	4452      	add	r2, sl
 8007276:	b29b      	uxth	r3, r3
 8007278:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800727c:	f84c 3b04 	str.w	r3, [ip], #4
 8007280:	f857 3b04 	ldr.w	r3, [r7], #4
 8007284:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007288:	f8bc 3000 	ldrh.w	r3, [ip]
 800728c:	fb09 330a 	mla	r3, r9, sl, r3
 8007290:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007294:	42bd      	cmp	r5, r7
 8007296:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800729a:	d8e5      	bhi.n	8007268 <__multiply+0xfc>
 800729c:	9a01      	ldr	r2, [sp, #4]
 800729e:	50a3      	str	r3, [r4, r2]
 80072a0:	3404      	adds	r4, #4
 80072a2:	e79f      	b.n	80071e4 <__multiply+0x78>
 80072a4:	3e01      	subs	r6, #1
 80072a6:	e7a1      	b.n	80071ec <__multiply+0x80>
 80072a8:	08007ed0 	.word	0x08007ed0
 80072ac:	08007ee1 	.word	0x08007ee1

080072b0 <__pow5mult>:
 80072b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b4:	4615      	mov	r5, r2
 80072b6:	f012 0203 	ands.w	r2, r2, #3
 80072ba:	4607      	mov	r7, r0
 80072bc:	460e      	mov	r6, r1
 80072be:	d007      	beq.n	80072d0 <__pow5mult+0x20>
 80072c0:	4c25      	ldr	r4, [pc, #148]	@ (8007358 <__pow5mult+0xa8>)
 80072c2:	3a01      	subs	r2, #1
 80072c4:	2300      	movs	r3, #0
 80072c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072ca:	f7ff fea7 	bl	800701c <__multadd>
 80072ce:	4606      	mov	r6, r0
 80072d0:	10ad      	asrs	r5, r5, #2
 80072d2:	d03d      	beq.n	8007350 <__pow5mult+0xa0>
 80072d4:	69fc      	ldr	r4, [r7, #28]
 80072d6:	b97c      	cbnz	r4, 80072f8 <__pow5mult+0x48>
 80072d8:	2010      	movs	r0, #16
 80072da:	f7ff fd87 	bl	8006dec <malloc>
 80072de:	4602      	mov	r2, r0
 80072e0:	61f8      	str	r0, [r7, #28]
 80072e2:	b928      	cbnz	r0, 80072f0 <__pow5mult+0x40>
 80072e4:	4b1d      	ldr	r3, [pc, #116]	@ (800735c <__pow5mult+0xac>)
 80072e6:	481e      	ldr	r0, [pc, #120]	@ (8007360 <__pow5mult+0xb0>)
 80072e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80072ec:	f000 fa78 	bl	80077e0 <__assert_func>
 80072f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072f4:	6004      	str	r4, [r0, #0]
 80072f6:	60c4      	str	r4, [r0, #12]
 80072f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80072fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007300:	b94c      	cbnz	r4, 8007316 <__pow5mult+0x66>
 8007302:	f240 2171 	movw	r1, #625	@ 0x271
 8007306:	4638      	mov	r0, r7
 8007308:	f7ff ff1a 	bl	8007140 <__i2b>
 800730c:	2300      	movs	r3, #0
 800730e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007312:	4604      	mov	r4, r0
 8007314:	6003      	str	r3, [r0, #0]
 8007316:	f04f 0900 	mov.w	r9, #0
 800731a:	07eb      	lsls	r3, r5, #31
 800731c:	d50a      	bpl.n	8007334 <__pow5mult+0x84>
 800731e:	4631      	mov	r1, r6
 8007320:	4622      	mov	r2, r4
 8007322:	4638      	mov	r0, r7
 8007324:	f7ff ff22 	bl	800716c <__multiply>
 8007328:	4631      	mov	r1, r6
 800732a:	4680      	mov	r8, r0
 800732c:	4638      	mov	r0, r7
 800732e:	f7ff fe53 	bl	8006fd8 <_Bfree>
 8007332:	4646      	mov	r6, r8
 8007334:	106d      	asrs	r5, r5, #1
 8007336:	d00b      	beq.n	8007350 <__pow5mult+0xa0>
 8007338:	6820      	ldr	r0, [r4, #0]
 800733a:	b938      	cbnz	r0, 800734c <__pow5mult+0x9c>
 800733c:	4622      	mov	r2, r4
 800733e:	4621      	mov	r1, r4
 8007340:	4638      	mov	r0, r7
 8007342:	f7ff ff13 	bl	800716c <__multiply>
 8007346:	6020      	str	r0, [r4, #0]
 8007348:	f8c0 9000 	str.w	r9, [r0]
 800734c:	4604      	mov	r4, r0
 800734e:	e7e4      	b.n	800731a <__pow5mult+0x6a>
 8007350:	4630      	mov	r0, r6
 8007352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007356:	bf00      	nop
 8007358:	08007f94 	.word	0x08007f94
 800735c:	08007e61 	.word	0x08007e61
 8007360:	08007ee1 	.word	0x08007ee1

08007364 <__lshift>:
 8007364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007368:	460c      	mov	r4, r1
 800736a:	6849      	ldr	r1, [r1, #4]
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007372:	68a3      	ldr	r3, [r4, #8]
 8007374:	4607      	mov	r7, r0
 8007376:	4691      	mov	r9, r2
 8007378:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800737c:	f108 0601 	add.w	r6, r8, #1
 8007380:	42b3      	cmp	r3, r6
 8007382:	db0b      	blt.n	800739c <__lshift+0x38>
 8007384:	4638      	mov	r0, r7
 8007386:	f7ff fde7 	bl	8006f58 <_Balloc>
 800738a:	4605      	mov	r5, r0
 800738c:	b948      	cbnz	r0, 80073a2 <__lshift+0x3e>
 800738e:	4602      	mov	r2, r0
 8007390:	4b28      	ldr	r3, [pc, #160]	@ (8007434 <__lshift+0xd0>)
 8007392:	4829      	ldr	r0, [pc, #164]	@ (8007438 <__lshift+0xd4>)
 8007394:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007398:	f000 fa22 	bl	80077e0 <__assert_func>
 800739c:	3101      	adds	r1, #1
 800739e:	005b      	lsls	r3, r3, #1
 80073a0:	e7ee      	b.n	8007380 <__lshift+0x1c>
 80073a2:	2300      	movs	r3, #0
 80073a4:	f100 0114 	add.w	r1, r0, #20
 80073a8:	f100 0210 	add.w	r2, r0, #16
 80073ac:	4618      	mov	r0, r3
 80073ae:	4553      	cmp	r3, sl
 80073b0:	db33      	blt.n	800741a <__lshift+0xb6>
 80073b2:	6920      	ldr	r0, [r4, #16]
 80073b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073b8:	f104 0314 	add.w	r3, r4, #20
 80073bc:	f019 091f 	ands.w	r9, r9, #31
 80073c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073c8:	d02b      	beq.n	8007422 <__lshift+0xbe>
 80073ca:	f1c9 0e20 	rsb	lr, r9, #32
 80073ce:	468a      	mov	sl, r1
 80073d0:	2200      	movs	r2, #0
 80073d2:	6818      	ldr	r0, [r3, #0]
 80073d4:	fa00 f009 	lsl.w	r0, r0, r9
 80073d8:	4310      	orrs	r0, r2
 80073da:	f84a 0b04 	str.w	r0, [sl], #4
 80073de:	f853 2b04 	ldr.w	r2, [r3], #4
 80073e2:	459c      	cmp	ip, r3
 80073e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80073e8:	d8f3      	bhi.n	80073d2 <__lshift+0x6e>
 80073ea:	ebac 0304 	sub.w	r3, ip, r4
 80073ee:	3b15      	subs	r3, #21
 80073f0:	f023 0303 	bic.w	r3, r3, #3
 80073f4:	3304      	adds	r3, #4
 80073f6:	f104 0015 	add.w	r0, r4, #21
 80073fa:	4560      	cmp	r0, ip
 80073fc:	bf88      	it	hi
 80073fe:	2304      	movhi	r3, #4
 8007400:	50ca      	str	r2, [r1, r3]
 8007402:	b10a      	cbz	r2, 8007408 <__lshift+0xa4>
 8007404:	f108 0602 	add.w	r6, r8, #2
 8007408:	3e01      	subs	r6, #1
 800740a:	4638      	mov	r0, r7
 800740c:	612e      	str	r6, [r5, #16]
 800740e:	4621      	mov	r1, r4
 8007410:	f7ff fde2 	bl	8006fd8 <_Bfree>
 8007414:	4628      	mov	r0, r5
 8007416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800741a:	f842 0f04 	str.w	r0, [r2, #4]!
 800741e:	3301      	adds	r3, #1
 8007420:	e7c5      	b.n	80073ae <__lshift+0x4a>
 8007422:	3904      	subs	r1, #4
 8007424:	f853 2b04 	ldr.w	r2, [r3], #4
 8007428:	f841 2f04 	str.w	r2, [r1, #4]!
 800742c:	459c      	cmp	ip, r3
 800742e:	d8f9      	bhi.n	8007424 <__lshift+0xc0>
 8007430:	e7ea      	b.n	8007408 <__lshift+0xa4>
 8007432:	bf00      	nop
 8007434:	08007ed0 	.word	0x08007ed0
 8007438:	08007ee1 	.word	0x08007ee1

0800743c <__mcmp>:
 800743c:	690a      	ldr	r2, [r1, #16]
 800743e:	4603      	mov	r3, r0
 8007440:	6900      	ldr	r0, [r0, #16]
 8007442:	1a80      	subs	r0, r0, r2
 8007444:	b530      	push	{r4, r5, lr}
 8007446:	d10e      	bne.n	8007466 <__mcmp+0x2a>
 8007448:	3314      	adds	r3, #20
 800744a:	3114      	adds	r1, #20
 800744c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007450:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007454:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007458:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800745c:	4295      	cmp	r5, r2
 800745e:	d003      	beq.n	8007468 <__mcmp+0x2c>
 8007460:	d205      	bcs.n	800746e <__mcmp+0x32>
 8007462:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007466:	bd30      	pop	{r4, r5, pc}
 8007468:	42a3      	cmp	r3, r4
 800746a:	d3f3      	bcc.n	8007454 <__mcmp+0x18>
 800746c:	e7fb      	b.n	8007466 <__mcmp+0x2a>
 800746e:	2001      	movs	r0, #1
 8007470:	e7f9      	b.n	8007466 <__mcmp+0x2a>
	...

08007474 <__mdiff>:
 8007474:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007478:	4689      	mov	r9, r1
 800747a:	4606      	mov	r6, r0
 800747c:	4611      	mov	r1, r2
 800747e:	4648      	mov	r0, r9
 8007480:	4614      	mov	r4, r2
 8007482:	f7ff ffdb 	bl	800743c <__mcmp>
 8007486:	1e05      	subs	r5, r0, #0
 8007488:	d112      	bne.n	80074b0 <__mdiff+0x3c>
 800748a:	4629      	mov	r1, r5
 800748c:	4630      	mov	r0, r6
 800748e:	f7ff fd63 	bl	8006f58 <_Balloc>
 8007492:	4602      	mov	r2, r0
 8007494:	b928      	cbnz	r0, 80074a2 <__mdiff+0x2e>
 8007496:	4b3f      	ldr	r3, [pc, #252]	@ (8007594 <__mdiff+0x120>)
 8007498:	f240 2137 	movw	r1, #567	@ 0x237
 800749c:	483e      	ldr	r0, [pc, #248]	@ (8007598 <__mdiff+0x124>)
 800749e:	f000 f99f 	bl	80077e0 <__assert_func>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074a8:	4610      	mov	r0, r2
 80074aa:	b003      	add	sp, #12
 80074ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b0:	bfbc      	itt	lt
 80074b2:	464b      	movlt	r3, r9
 80074b4:	46a1      	movlt	r9, r4
 80074b6:	4630      	mov	r0, r6
 80074b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80074bc:	bfba      	itte	lt
 80074be:	461c      	movlt	r4, r3
 80074c0:	2501      	movlt	r5, #1
 80074c2:	2500      	movge	r5, #0
 80074c4:	f7ff fd48 	bl	8006f58 <_Balloc>
 80074c8:	4602      	mov	r2, r0
 80074ca:	b918      	cbnz	r0, 80074d4 <__mdiff+0x60>
 80074cc:	4b31      	ldr	r3, [pc, #196]	@ (8007594 <__mdiff+0x120>)
 80074ce:	f240 2145 	movw	r1, #581	@ 0x245
 80074d2:	e7e3      	b.n	800749c <__mdiff+0x28>
 80074d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80074d8:	6926      	ldr	r6, [r4, #16]
 80074da:	60c5      	str	r5, [r0, #12]
 80074dc:	f109 0310 	add.w	r3, r9, #16
 80074e0:	f109 0514 	add.w	r5, r9, #20
 80074e4:	f104 0e14 	add.w	lr, r4, #20
 80074e8:	f100 0b14 	add.w	fp, r0, #20
 80074ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80074f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80074f4:	9301      	str	r3, [sp, #4]
 80074f6:	46d9      	mov	r9, fp
 80074f8:	f04f 0c00 	mov.w	ip, #0
 80074fc:	9b01      	ldr	r3, [sp, #4]
 80074fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007502:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007506:	9301      	str	r3, [sp, #4]
 8007508:	fa1f f38a 	uxth.w	r3, sl
 800750c:	4619      	mov	r1, r3
 800750e:	b283      	uxth	r3, r0
 8007510:	1acb      	subs	r3, r1, r3
 8007512:	0c00      	lsrs	r0, r0, #16
 8007514:	4463      	add	r3, ip
 8007516:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800751a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800751e:	b29b      	uxth	r3, r3
 8007520:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007524:	4576      	cmp	r6, lr
 8007526:	f849 3b04 	str.w	r3, [r9], #4
 800752a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800752e:	d8e5      	bhi.n	80074fc <__mdiff+0x88>
 8007530:	1b33      	subs	r3, r6, r4
 8007532:	3b15      	subs	r3, #21
 8007534:	f023 0303 	bic.w	r3, r3, #3
 8007538:	3415      	adds	r4, #21
 800753a:	3304      	adds	r3, #4
 800753c:	42a6      	cmp	r6, r4
 800753e:	bf38      	it	cc
 8007540:	2304      	movcc	r3, #4
 8007542:	441d      	add	r5, r3
 8007544:	445b      	add	r3, fp
 8007546:	461e      	mov	r6, r3
 8007548:	462c      	mov	r4, r5
 800754a:	4544      	cmp	r4, r8
 800754c:	d30e      	bcc.n	800756c <__mdiff+0xf8>
 800754e:	f108 0103 	add.w	r1, r8, #3
 8007552:	1b49      	subs	r1, r1, r5
 8007554:	f021 0103 	bic.w	r1, r1, #3
 8007558:	3d03      	subs	r5, #3
 800755a:	45a8      	cmp	r8, r5
 800755c:	bf38      	it	cc
 800755e:	2100      	movcc	r1, #0
 8007560:	440b      	add	r3, r1
 8007562:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007566:	b191      	cbz	r1, 800758e <__mdiff+0x11a>
 8007568:	6117      	str	r7, [r2, #16]
 800756a:	e79d      	b.n	80074a8 <__mdiff+0x34>
 800756c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007570:	46e6      	mov	lr, ip
 8007572:	0c08      	lsrs	r0, r1, #16
 8007574:	fa1c fc81 	uxtah	ip, ip, r1
 8007578:	4471      	add	r1, lr
 800757a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800757e:	b289      	uxth	r1, r1
 8007580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007584:	f846 1b04 	str.w	r1, [r6], #4
 8007588:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800758c:	e7dd      	b.n	800754a <__mdiff+0xd6>
 800758e:	3f01      	subs	r7, #1
 8007590:	e7e7      	b.n	8007562 <__mdiff+0xee>
 8007592:	bf00      	nop
 8007594:	08007ed0 	.word	0x08007ed0
 8007598:	08007ee1 	.word	0x08007ee1

0800759c <__d2b>:
 800759c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075a0:	460f      	mov	r7, r1
 80075a2:	2101      	movs	r1, #1
 80075a4:	ec59 8b10 	vmov	r8, r9, d0
 80075a8:	4616      	mov	r6, r2
 80075aa:	f7ff fcd5 	bl	8006f58 <_Balloc>
 80075ae:	4604      	mov	r4, r0
 80075b0:	b930      	cbnz	r0, 80075c0 <__d2b+0x24>
 80075b2:	4602      	mov	r2, r0
 80075b4:	4b23      	ldr	r3, [pc, #140]	@ (8007644 <__d2b+0xa8>)
 80075b6:	4824      	ldr	r0, [pc, #144]	@ (8007648 <__d2b+0xac>)
 80075b8:	f240 310f 	movw	r1, #783	@ 0x30f
 80075bc:	f000 f910 	bl	80077e0 <__assert_func>
 80075c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075c8:	b10d      	cbz	r5, 80075ce <__d2b+0x32>
 80075ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075ce:	9301      	str	r3, [sp, #4]
 80075d0:	f1b8 0300 	subs.w	r3, r8, #0
 80075d4:	d023      	beq.n	800761e <__d2b+0x82>
 80075d6:	4668      	mov	r0, sp
 80075d8:	9300      	str	r3, [sp, #0]
 80075da:	f7ff fd84 	bl	80070e6 <__lo0bits>
 80075de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80075e2:	b1d0      	cbz	r0, 800761a <__d2b+0x7e>
 80075e4:	f1c0 0320 	rsb	r3, r0, #32
 80075e8:	fa02 f303 	lsl.w	r3, r2, r3
 80075ec:	430b      	orrs	r3, r1
 80075ee:	40c2      	lsrs	r2, r0
 80075f0:	6163      	str	r3, [r4, #20]
 80075f2:	9201      	str	r2, [sp, #4]
 80075f4:	9b01      	ldr	r3, [sp, #4]
 80075f6:	61a3      	str	r3, [r4, #24]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bf0c      	ite	eq
 80075fc:	2201      	moveq	r2, #1
 80075fe:	2202      	movne	r2, #2
 8007600:	6122      	str	r2, [r4, #16]
 8007602:	b1a5      	cbz	r5, 800762e <__d2b+0x92>
 8007604:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007608:	4405      	add	r5, r0
 800760a:	603d      	str	r5, [r7, #0]
 800760c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007610:	6030      	str	r0, [r6, #0]
 8007612:	4620      	mov	r0, r4
 8007614:	b003      	add	sp, #12
 8007616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800761a:	6161      	str	r1, [r4, #20]
 800761c:	e7ea      	b.n	80075f4 <__d2b+0x58>
 800761e:	a801      	add	r0, sp, #4
 8007620:	f7ff fd61 	bl	80070e6 <__lo0bits>
 8007624:	9b01      	ldr	r3, [sp, #4]
 8007626:	6163      	str	r3, [r4, #20]
 8007628:	3020      	adds	r0, #32
 800762a:	2201      	movs	r2, #1
 800762c:	e7e8      	b.n	8007600 <__d2b+0x64>
 800762e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007632:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007636:	6038      	str	r0, [r7, #0]
 8007638:	6918      	ldr	r0, [r3, #16]
 800763a:	f7ff fd35 	bl	80070a8 <__hi0bits>
 800763e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007642:	e7e5      	b.n	8007610 <__d2b+0x74>
 8007644:	08007ed0 	.word	0x08007ed0
 8007648:	08007ee1 	.word	0x08007ee1

0800764c <__sflush_r>:
 800764c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007654:	0716      	lsls	r6, r2, #28
 8007656:	4605      	mov	r5, r0
 8007658:	460c      	mov	r4, r1
 800765a:	d454      	bmi.n	8007706 <__sflush_r+0xba>
 800765c:	684b      	ldr	r3, [r1, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	dc02      	bgt.n	8007668 <__sflush_r+0x1c>
 8007662:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007664:	2b00      	cmp	r3, #0
 8007666:	dd48      	ble.n	80076fa <__sflush_r+0xae>
 8007668:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800766a:	2e00      	cmp	r6, #0
 800766c:	d045      	beq.n	80076fa <__sflush_r+0xae>
 800766e:	2300      	movs	r3, #0
 8007670:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007674:	682f      	ldr	r7, [r5, #0]
 8007676:	6a21      	ldr	r1, [r4, #32]
 8007678:	602b      	str	r3, [r5, #0]
 800767a:	d030      	beq.n	80076de <__sflush_r+0x92>
 800767c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800767e:	89a3      	ldrh	r3, [r4, #12]
 8007680:	0759      	lsls	r1, r3, #29
 8007682:	d505      	bpl.n	8007690 <__sflush_r+0x44>
 8007684:	6863      	ldr	r3, [r4, #4]
 8007686:	1ad2      	subs	r2, r2, r3
 8007688:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800768a:	b10b      	cbz	r3, 8007690 <__sflush_r+0x44>
 800768c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800768e:	1ad2      	subs	r2, r2, r3
 8007690:	2300      	movs	r3, #0
 8007692:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007694:	6a21      	ldr	r1, [r4, #32]
 8007696:	4628      	mov	r0, r5
 8007698:	47b0      	blx	r6
 800769a:	1c43      	adds	r3, r0, #1
 800769c:	89a3      	ldrh	r3, [r4, #12]
 800769e:	d106      	bne.n	80076ae <__sflush_r+0x62>
 80076a0:	6829      	ldr	r1, [r5, #0]
 80076a2:	291d      	cmp	r1, #29
 80076a4:	d82b      	bhi.n	80076fe <__sflush_r+0xb2>
 80076a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007750 <__sflush_r+0x104>)
 80076a8:	40ca      	lsrs	r2, r1
 80076aa:	07d6      	lsls	r6, r2, #31
 80076ac:	d527      	bpl.n	80076fe <__sflush_r+0xb2>
 80076ae:	2200      	movs	r2, #0
 80076b0:	6062      	str	r2, [r4, #4]
 80076b2:	04d9      	lsls	r1, r3, #19
 80076b4:	6922      	ldr	r2, [r4, #16]
 80076b6:	6022      	str	r2, [r4, #0]
 80076b8:	d504      	bpl.n	80076c4 <__sflush_r+0x78>
 80076ba:	1c42      	adds	r2, r0, #1
 80076bc:	d101      	bne.n	80076c2 <__sflush_r+0x76>
 80076be:	682b      	ldr	r3, [r5, #0]
 80076c0:	b903      	cbnz	r3, 80076c4 <__sflush_r+0x78>
 80076c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80076c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076c6:	602f      	str	r7, [r5, #0]
 80076c8:	b1b9      	cbz	r1, 80076fa <__sflush_r+0xae>
 80076ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076ce:	4299      	cmp	r1, r3
 80076d0:	d002      	beq.n	80076d8 <__sflush_r+0x8c>
 80076d2:	4628      	mov	r0, r5
 80076d4:	f7ff fb40 	bl	8006d58 <_free_r>
 80076d8:	2300      	movs	r3, #0
 80076da:	6363      	str	r3, [r4, #52]	@ 0x34
 80076dc:	e00d      	b.n	80076fa <__sflush_r+0xae>
 80076de:	2301      	movs	r3, #1
 80076e0:	4628      	mov	r0, r5
 80076e2:	47b0      	blx	r6
 80076e4:	4602      	mov	r2, r0
 80076e6:	1c50      	adds	r0, r2, #1
 80076e8:	d1c9      	bne.n	800767e <__sflush_r+0x32>
 80076ea:	682b      	ldr	r3, [r5, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0c6      	beq.n	800767e <__sflush_r+0x32>
 80076f0:	2b1d      	cmp	r3, #29
 80076f2:	d001      	beq.n	80076f8 <__sflush_r+0xac>
 80076f4:	2b16      	cmp	r3, #22
 80076f6:	d11e      	bne.n	8007736 <__sflush_r+0xea>
 80076f8:	602f      	str	r7, [r5, #0]
 80076fa:	2000      	movs	r0, #0
 80076fc:	e022      	b.n	8007744 <__sflush_r+0xf8>
 80076fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007702:	b21b      	sxth	r3, r3
 8007704:	e01b      	b.n	800773e <__sflush_r+0xf2>
 8007706:	690f      	ldr	r7, [r1, #16]
 8007708:	2f00      	cmp	r7, #0
 800770a:	d0f6      	beq.n	80076fa <__sflush_r+0xae>
 800770c:	0793      	lsls	r3, r2, #30
 800770e:	680e      	ldr	r6, [r1, #0]
 8007710:	bf08      	it	eq
 8007712:	694b      	ldreq	r3, [r1, #20]
 8007714:	600f      	str	r7, [r1, #0]
 8007716:	bf18      	it	ne
 8007718:	2300      	movne	r3, #0
 800771a:	eba6 0807 	sub.w	r8, r6, r7
 800771e:	608b      	str	r3, [r1, #8]
 8007720:	f1b8 0f00 	cmp.w	r8, #0
 8007724:	dde9      	ble.n	80076fa <__sflush_r+0xae>
 8007726:	6a21      	ldr	r1, [r4, #32]
 8007728:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800772a:	4643      	mov	r3, r8
 800772c:	463a      	mov	r2, r7
 800772e:	4628      	mov	r0, r5
 8007730:	47b0      	blx	r6
 8007732:	2800      	cmp	r0, #0
 8007734:	dc08      	bgt.n	8007748 <__sflush_r+0xfc>
 8007736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800773a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800773e:	81a3      	strh	r3, [r4, #12]
 8007740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007748:	4407      	add	r7, r0
 800774a:	eba8 0800 	sub.w	r8, r8, r0
 800774e:	e7e7      	b.n	8007720 <__sflush_r+0xd4>
 8007750:	20400001 	.word	0x20400001

08007754 <_fflush_r>:
 8007754:	b538      	push	{r3, r4, r5, lr}
 8007756:	690b      	ldr	r3, [r1, #16]
 8007758:	4605      	mov	r5, r0
 800775a:	460c      	mov	r4, r1
 800775c:	b913      	cbnz	r3, 8007764 <_fflush_r+0x10>
 800775e:	2500      	movs	r5, #0
 8007760:	4628      	mov	r0, r5
 8007762:	bd38      	pop	{r3, r4, r5, pc}
 8007764:	b118      	cbz	r0, 800776e <_fflush_r+0x1a>
 8007766:	6a03      	ldr	r3, [r0, #32]
 8007768:	b90b      	cbnz	r3, 800776e <_fflush_r+0x1a>
 800776a:	f7fe fba1 	bl	8005eb0 <__sinit>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d0f3      	beq.n	800775e <_fflush_r+0xa>
 8007776:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007778:	07d0      	lsls	r0, r2, #31
 800777a:	d404      	bmi.n	8007786 <_fflush_r+0x32>
 800777c:	0599      	lsls	r1, r3, #22
 800777e:	d402      	bmi.n	8007786 <_fflush_r+0x32>
 8007780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007782:	f7fe fc8c 	bl	800609e <__retarget_lock_acquire_recursive>
 8007786:	4628      	mov	r0, r5
 8007788:	4621      	mov	r1, r4
 800778a:	f7ff ff5f 	bl	800764c <__sflush_r>
 800778e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007790:	07da      	lsls	r2, r3, #31
 8007792:	4605      	mov	r5, r0
 8007794:	d4e4      	bmi.n	8007760 <_fflush_r+0xc>
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	059b      	lsls	r3, r3, #22
 800779a:	d4e1      	bmi.n	8007760 <_fflush_r+0xc>
 800779c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800779e:	f7fe fc7f 	bl	80060a0 <__retarget_lock_release_recursive>
 80077a2:	e7dd      	b.n	8007760 <_fflush_r+0xc>

080077a4 <_sbrk_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4d06      	ldr	r5, [pc, #24]	@ (80077c0 <_sbrk_r+0x1c>)
 80077a8:	2300      	movs	r3, #0
 80077aa:	4604      	mov	r4, r0
 80077ac:	4608      	mov	r0, r1
 80077ae:	602b      	str	r3, [r5, #0]
 80077b0:	f7f9 febe 	bl	8001530 <_sbrk>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d102      	bne.n	80077be <_sbrk_r+0x1a>
 80077b8:	682b      	ldr	r3, [r5, #0]
 80077ba:	b103      	cbz	r3, 80077be <_sbrk_r+0x1a>
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	20000424 	.word	0x20000424

080077c4 <memcpy>:
 80077c4:	440a      	add	r2, r1
 80077c6:	4291      	cmp	r1, r2
 80077c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80077cc:	d100      	bne.n	80077d0 <memcpy+0xc>
 80077ce:	4770      	bx	lr
 80077d0:	b510      	push	{r4, lr}
 80077d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077da:	4291      	cmp	r1, r2
 80077dc:	d1f9      	bne.n	80077d2 <memcpy+0xe>
 80077de:	bd10      	pop	{r4, pc}

080077e0 <__assert_func>:
 80077e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077e2:	4614      	mov	r4, r2
 80077e4:	461a      	mov	r2, r3
 80077e6:	4b09      	ldr	r3, [pc, #36]	@ (800780c <__assert_func+0x2c>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4605      	mov	r5, r0
 80077ec:	68d8      	ldr	r0, [r3, #12]
 80077ee:	b14c      	cbz	r4, 8007804 <__assert_func+0x24>
 80077f0:	4b07      	ldr	r3, [pc, #28]	@ (8007810 <__assert_func+0x30>)
 80077f2:	9100      	str	r1, [sp, #0]
 80077f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077f8:	4906      	ldr	r1, [pc, #24]	@ (8007814 <__assert_func+0x34>)
 80077fa:	462b      	mov	r3, r5
 80077fc:	f000 f842 	bl	8007884 <fiprintf>
 8007800:	f000 f852 	bl	80078a8 <abort>
 8007804:	4b04      	ldr	r3, [pc, #16]	@ (8007818 <__assert_func+0x38>)
 8007806:	461c      	mov	r4, r3
 8007808:	e7f3      	b.n	80077f2 <__assert_func+0x12>
 800780a:	bf00      	nop
 800780c:	20000018 	.word	0x20000018
 8007810:	08007f44 	.word	0x08007f44
 8007814:	08007f51 	.word	0x08007f51
 8007818:	08007f7f 	.word	0x08007f7f

0800781c <_calloc_r>:
 800781c:	b570      	push	{r4, r5, r6, lr}
 800781e:	fba1 5402 	umull	r5, r4, r1, r2
 8007822:	b934      	cbnz	r4, 8007832 <_calloc_r+0x16>
 8007824:	4629      	mov	r1, r5
 8007826:	f7ff fb0b 	bl	8006e40 <_malloc_r>
 800782a:	4606      	mov	r6, r0
 800782c:	b928      	cbnz	r0, 800783a <_calloc_r+0x1e>
 800782e:	4630      	mov	r0, r6
 8007830:	bd70      	pop	{r4, r5, r6, pc}
 8007832:	220c      	movs	r2, #12
 8007834:	6002      	str	r2, [r0, #0]
 8007836:	2600      	movs	r6, #0
 8007838:	e7f9      	b.n	800782e <_calloc_r+0x12>
 800783a:	462a      	mov	r2, r5
 800783c:	4621      	mov	r1, r4
 800783e:	f7fe fbb0 	bl	8005fa2 <memset>
 8007842:	e7f4      	b.n	800782e <_calloc_r+0x12>

08007844 <__ascii_mbtowc>:
 8007844:	b082      	sub	sp, #8
 8007846:	b901      	cbnz	r1, 800784a <__ascii_mbtowc+0x6>
 8007848:	a901      	add	r1, sp, #4
 800784a:	b142      	cbz	r2, 800785e <__ascii_mbtowc+0x1a>
 800784c:	b14b      	cbz	r3, 8007862 <__ascii_mbtowc+0x1e>
 800784e:	7813      	ldrb	r3, [r2, #0]
 8007850:	600b      	str	r3, [r1, #0]
 8007852:	7812      	ldrb	r2, [r2, #0]
 8007854:	1e10      	subs	r0, r2, #0
 8007856:	bf18      	it	ne
 8007858:	2001      	movne	r0, #1
 800785a:	b002      	add	sp, #8
 800785c:	4770      	bx	lr
 800785e:	4610      	mov	r0, r2
 8007860:	e7fb      	b.n	800785a <__ascii_mbtowc+0x16>
 8007862:	f06f 0001 	mvn.w	r0, #1
 8007866:	e7f8      	b.n	800785a <__ascii_mbtowc+0x16>

08007868 <__ascii_wctomb>:
 8007868:	4603      	mov	r3, r0
 800786a:	4608      	mov	r0, r1
 800786c:	b141      	cbz	r1, 8007880 <__ascii_wctomb+0x18>
 800786e:	2aff      	cmp	r2, #255	@ 0xff
 8007870:	d904      	bls.n	800787c <__ascii_wctomb+0x14>
 8007872:	228a      	movs	r2, #138	@ 0x8a
 8007874:	601a      	str	r2, [r3, #0]
 8007876:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800787a:	4770      	bx	lr
 800787c:	700a      	strb	r2, [r1, #0]
 800787e:	2001      	movs	r0, #1
 8007880:	4770      	bx	lr
	...

08007884 <fiprintf>:
 8007884:	b40e      	push	{r1, r2, r3}
 8007886:	b503      	push	{r0, r1, lr}
 8007888:	4601      	mov	r1, r0
 800788a:	ab03      	add	r3, sp, #12
 800788c:	4805      	ldr	r0, [pc, #20]	@ (80078a4 <fiprintf+0x20>)
 800788e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007892:	6800      	ldr	r0, [r0, #0]
 8007894:	9301      	str	r3, [sp, #4]
 8007896:	f000 f837 	bl	8007908 <_vfiprintf_r>
 800789a:	b002      	add	sp, #8
 800789c:	f85d eb04 	ldr.w	lr, [sp], #4
 80078a0:	b003      	add	sp, #12
 80078a2:	4770      	bx	lr
 80078a4:	20000018 	.word	0x20000018

080078a8 <abort>:
 80078a8:	b508      	push	{r3, lr}
 80078aa:	2006      	movs	r0, #6
 80078ac:	f000 fa00 	bl	8007cb0 <raise>
 80078b0:	2001      	movs	r0, #1
 80078b2:	f7f9 fdc5 	bl	8001440 <_exit>

080078b6 <__sfputc_r>:
 80078b6:	6893      	ldr	r3, [r2, #8]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	b410      	push	{r4}
 80078be:	6093      	str	r3, [r2, #8]
 80078c0:	da08      	bge.n	80078d4 <__sfputc_r+0x1e>
 80078c2:	6994      	ldr	r4, [r2, #24]
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	db01      	blt.n	80078cc <__sfputc_r+0x16>
 80078c8:	290a      	cmp	r1, #10
 80078ca:	d103      	bne.n	80078d4 <__sfputc_r+0x1e>
 80078cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078d0:	f000 b932 	b.w	8007b38 <__swbuf_r>
 80078d4:	6813      	ldr	r3, [r2, #0]
 80078d6:	1c58      	adds	r0, r3, #1
 80078d8:	6010      	str	r0, [r2, #0]
 80078da:	7019      	strb	r1, [r3, #0]
 80078dc:	4608      	mov	r0, r1
 80078de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <__sfputs_r>:
 80078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e6:	4606      	mov	r6, r0
 80078e8:	460f      	mov	r7, r1
 80078ea:	4614      	mov	r4, r2
 80078ec:	18d5      	adds	r5, r2, r3
 80078ee:	42ac      	cmp	r4, r5
 80078f0:	d101      	bne.n	80078f6 <__sfputs_r+0x12>
 80078f2:	2000      	movs	r0, #0
 80078f4:	e007      	b.n	8007906 <__sfputs_r+0x22>
 80078f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078fa:	463a      	mov	r2, r7
 80078fc:	4630      	mov	r0, r6
 80078fe:	f7ff ffda 	bl	80078b6 <__sfputc_r>
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	d1f3      	bne.n	80078ee <__sfputs_r+0xa>
 8007906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007908 <_vfiprintf_r>:
 8007908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800790c:	460d      	mov	r5, r1
 800790e:	b09d      	sub	sp, #116	@ 0x74
 8007910:	4614      	mov	r4, r2
 8007912:	4698      	mov	r8, r3
 8007914:	4606      	mov	r6, r0
 8007916:	b118      	cbz	r0, 8007920 <_vfiprintf_r+0x18>
 8007918:	6a03      	ldr	r3, [r0, #32]
 800791a:	b90b      	cbnz	r3, 8007920 <_vfiprintf_r+0x18>
 800791c:	f7fe fac8 	bl	8005eb0 <__sinit>
 8007920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007922:	07d9      	lsls	r1, r3, #31
 8007924:	d405      	bmi.n	8007932 <_vfiprintf_r+0x2a>
 8007926:	89ab      	ldrh	r3, [r5, #12]
 8007928:	059a      	lsls	r2, r3, #22
 800792a:	d402      	bmi.n	8007932 <_vfiprintf_r+0x2a>
 800792c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800792e:	f7fe fbb6 	bl	800609e <__retarget_lock_acquire_recursive>
 8007932:	89ab      	ldrh	r3, [r5, #12]
 8007934:	071b      	lsls	r3, r3, #28
 8007936:	d501      	bpl.n	800793c <_vfiprintf_r+0x34>
 8007938:	692b      	ldr	r3, [r5, #16]
 800793a:	b99b      	cbnz	r3, 8007964 <_vfiprintf_r+0x5c>
 800793c:	4629      	mov	r1, r5
 800793e:	4630      	mov	r0, r6
 8007940:	f000 f938 	bl	8007bb4 <__swsetup_r>
 8007944:	b170      	cbz	r0, 8007964 <_vfiprintf_r+0x5c>
 8007946:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007948:	07dc      	lsls	r4, r3, #31
 800794a:	d504      	bpl.n	8007956 <_vfiprintf_r+0x4e>
 800794c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007950:	b01d      	add	sp, #116	@ 0x74
 8007952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007956:	89ab      	ldrh	r3, [r5, #12]
 8007958:	0598      	lsls	r0, r3, #22
 800795a:	d4f7      	bmi.n	800794c <_vfiprintf_r+0x44>
 800795c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800795e:	f7fe fb9f 	bl	80060a0 <__retarget_lock_release_recursive>
 8007962:	e7f3      	b.n	800794c <_vfiprintf_r+0x44>
 8007964:	2300      	movs	r3, #0
 8007966:	9309      	str	r3, [sp, #36]	@ 0x24
 8007968:	2320      	movs	r3, #32
 800796a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800796e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007972:	2330      	movs	r3, #48	@ 0x30
 8007974:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b24 <_vfiprintf_r+0x21c>
 8007978:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800797c:	f04f 0901 	mov.w	r9, #1
 8007980:	4623      	mov	r3, r4
 8007982:	469a      	mov	sl, r3
 8007984:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007988:	b10a      	cbz	r2, 800798e <_vfiprintf_r+0x86>
 800798a:	2a25      	cmp	r2, #37	@ 0x25
 800798c:	d1f9      	bne.n	8007982 <_vfiprintf_r+0x7a>
 800798e:	ebba 0b04 	subs.w	fp, sl, r4
 8007992:	d00b      	beq.n	80079ac <_vfiprintf_r+0xa4>
 8007994:	465b      	mov	r3, fp
 8007996:	4622      	mov	r2, r4
 8007998:	4629      	mov	r1, r5
 800799a:	4630      	mov	r0, r6
 800799c:	f7ff ffa2 	bl	80078e4 <__sfputs_r>
 80079a0:	3001      	adds	r0, #1
 80079a2:	f000 80a7 	beq.w	8007af4 <_vfiprintf_r+0x1ec>
 80079a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079a8:	445a      	add	r2, fp
 80079aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80079ac:	f89a 3000 	ldrb.w	r3, [sl]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 809f 	beq.w	8007af4 <_vfiprintf_r+0x1ec>
 80079b6:	2300      	movs	r3, #0
 80079b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079c0:	f10a 0a01 	add.w	sl, sl, #1
 80079c4:	9304      	str	r3, [sp, #16]
 80079c6:	9307      	str	r3, [sp, #28]
 80079c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80079ce:	4654      	mov	r4, sl
 80079d0:	2205      	movs	r2, #5
 80079d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079d6:	4853      	ldr	r0, [pc, #332]	@ (8007b24 <_vfiprintf_r+0x21c>)
 80079d8:	f7f8 fc1a 	bl	8000210 <memchr>
 80079dc:	9a04      	ldr	r2, [sp, #16]
 80079de:	b9d8      	cbnz	r0, 8007a18 <_vfiprintf_r+0x110>
 80079e0:	06d1      	lsls	r1, r2, #27
 80079e2:	bf44      	itt	mi
 80079e4:	2320      	movmi	r3, #32
 80079e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079ea:	0713      	lsls	r3, r2, #28
 80079ec:	bf44      	itt	mi
 80079ee:	232b      	movmi	r3, #43	@ 0x2b
 80079f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079f4:	f89a 3000 	ldrb.w	r3, [sl]
 80079f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80079fa:	d015      	beq.n	8007a28 <_vfiprintf_r+0x120>
 80079fc:	9a07      	ldr	r2, [sp, #28]
 80079fe:	4654      	mov	r4, sl
 8007a00:	2000      	movs	r0, #0
 8007a02:	f04f 0c0a 	mov.w	ip, #10
 8007a06:	4621      	mov	r1, r4
 8007a08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a0c:	3b30      	subs	r3, #48	@ 0x30
 8007a0e:	2b09      	cmp	r3, #9
 8007a10:	d94b      	bls.n	8007aaa <_vfiprintf_r+0x1a2>
 8007a12:	b1b0      	cbz	r0, 8007a42 <_vfiprintf_r+0x13a>
 8007a14:	9207      	str	r2, [sp, #28]
 8007a16:	e014      	b.n	8007a42 <_vfiprintf_r+0x13a>
 8007a18:	eba0 0308 	sub.w	r3, r0, r8
 8007a1c:	fa09 f303 	lsl.w	r3, r9, r3
 8007a20:	4313      	orrs	r3, r2
 8007a22:	9304      	str	r3, [sp, #16]
 8007a24:	46a2      	mov	sl, r4
 8007a26:	e7d2      	b.n	80079ce <_vfiprintf_r+0xc6>
 8007a28:	9b03      	ldr	r3, [sp, #12]
 8007a2a:	1d19      	adds	r1, r3, #4
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	9103      	str	r1, [sp, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bfbb      	ittet	lt
 8007a34:	425b      	neglt	r3, r3
 8007a36:	f042 0202 	orrlt.w	r2, r2, #2
 8007a3a:	9307      	strge	r3, [sp, #28]
 8007a3c:	9307      	strlt	r3, [sp, #28]
 8007a3e:	bfb8      	it	lt
 8007a40:	9204      	strlt	r2, [sp, #16]
 8007a42:	7823      	ldrb	r3, [r4, #0]
 8007a44:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a46:	d10a      	bne.n	8007a5e <_vfiprintf_r+0x156>
 8007a48:	7863      	ldrb	r3, [r4, #1]
 8007a4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a4c:	d132      	bne.n	8007ab4 <_vfiprintf_r+0x1ac>
 8007a4e:	9b03      	ldr	r3, [sp, #12]
 8007a50:	1d1a      	adds	r2, r3, #4
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	9203      	str	r2, [sp, #12]
 8007a56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a5a:	3402      	adds	r4, #2
 8007a5c:	9305      	str	r3, [sp, #20]
 8007a5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b34 <_vfiprintf_r+0x22c>
 8007a62:	7821      	ldrb	r1, [r4, #0]
 8007a64:	2203      	movs	r2, #3
 8007a66:	4650      	mov	r0, sl
 8007a68:	f7f8 fbd2 	bl	8000210 <memchr>
 8007a6c:	b138      	cbz	r0, 8007a7e <_vfiprintf_r+0x176>
 8007a6e:	9b04      	ldr	r3, [sp, #16]
 8007a70:	eba0 000a 	sub.w	r0, r0, sl
 8007a74:	2240      	movs	r2, #64	@ 0x40
 8007a76:	4082      	lsls	r2, r0
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	3401      	adds	r4, #1
 8007a7c:	9304      	str	r3, [sp, #16]
 8007a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a82:	4829      	ldr	r0, [pc, #164]	@ (8007b28 <_vfiprintf_r+0x220>)
 8007a84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a88:	2206      	movs	r2, #6
 8007a8a:	f7f8 fbc1 	bl	8000210 <memchr>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d03f      	beq.n	8007b12 <_vfiprintf_r+0x20a>
 8007a92:	4b26      	ldr	r3, [pc, #152]	@ (8007b2c <_vfiprintf_r+0x224>)
 8007a94:	bb1b      	cbnz	r3, 8007ade <_vfiprintf_r+0x1d6>
 8007a96:	9b03      	ldr	r3, [sp, #12]
 8007a98:	3307      	adds	r3, #7
 8007a9a:	f023 0307 	bic.w	r3, r3, #7
 8007a9e:	3308      	adds	r3, #8
 8007aa0:	9303      	str	r3, [sp, #12]
 8007aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aa4:	443b      	add	r3, r7
 8007aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aa8:	e76a      	b.n	8007980 <_vfiprintf_r+0x78>
 8007aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aae:	460c      	mov	r4, r1
 8007ab0:	2001      	movs	r0, #1
 8007ab2:	e7a8      	b.n	8007a06 <_vfiprintf_r+0xfe>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	3401      	adds	r4, #1
 8007ab8:	9305      	str	r3, [sp, #20]
 8007aba:	4619      	mov	r1, r3
 8007abc:	f04f 0c0a 	mov.w	ip, #10
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ac6:	3a30      	subs	r2, #48	@ 0x30
 8007ac8:	2a09      	cmp	r2, #9
 8007aca:	d903      	bls.n	8007ad4 <_vfiprintf_r+0x1cc>
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d0c6      	beq.n	8007a5e <_vfiprintf_r+0x156>
 8007ad0:	9105      	str	r1, [sp, #20]
 8007ad2:	e7c4      	b.n	8007a5e <_vfiprintf_r+0x156>
 8007ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ad8:	4604      	mov	r4, r0
 8007ada:	2301      	movs	r3, #1
 8007adc:	e7f0      	b.n	8007ac0 <_vfiprintf_r+0x1b8>
 8007ade:	ab03      	add	r3, sp, #12
 8007ae0:	9300      	str	r3, [sp, #0]
 8007ae2:	462a      	mov	r2, r5
 8007ae4:	4b12      	ldr	r3, [pc, #72]	@ (8007b30 <_vfiprintf_r+0x228>)
 8007ae6:	a904      	add	r1, sp, #16
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f7fd fd9f 	bl	800562c <_printf_float>
 8007aee:	4607      	mov	r7, r0
 8007af0:	1c78      	adds	r0, r7, #1
 8007af2:	d1d6      	bne.n	8007aa2 <_vfiprintf_r+0x19a>
 8007af4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007af6:	07d9      	lsls	r1, r3, #31
 8007af8:	d405      	bmi.n	8007b06 <_vfiprintf_r+0x1fe>
 8007afa:	89ab      	ldrh	r3, [r5, #12]
 8007afc:	059a      	lsls	r2, r3, #22
 8007afe:	d402      	bmi.n	8007b06 <_vfiprintf_r+0x1fe>
 8007b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b02:	f7fe facd 	bl	80060a0 <__retarget_lock_release_recursive>
 8007b06:	89ab      	ldrh	r3, [r5, #12]
 8007b08:	065b      	lsls	r3, r3, #25
 8007b0a:	f53f af1f 	bmi.w	800794c <_vfiprintf_r+0x44>
 8007b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b10:	e71e      	b.n	8007950 <_vfiprintf_r+0x48>
 8007b12:	ab03      	add	r3, sp, #12
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	462a      	mov	r2, r5
 8007b18:	4b05      	ldr	r3, [pc, #20]	@ (8007b30 <_vfiprintf_r+0x228>)
 8007b1a:	a904      	add	r1, sp, #16
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7fe f81d 	bl	8005b5c <_printf_i>
 8007b22:	e7e4      	b.n	8007aee <_vfiprintf_r+0x1e6>
 8007b24:	08007f80 	.word	0x08007f80
 8007b28:	08007f8a 	.word	0x08007f8a
 8007b2c:	0800562d 	.word	0x0800562d
 8007b30:	080078e5 	.word	0x080078e5
 8007b34:	08007f86 	.word	0x08007f86

08007b38 <__swbuf_r>:
 8007b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3a:	460e      	mov	r6, r1
 8007b3c:	4614      	mov	r4, r2
 8007b3e:	4605      	mov	r5, r0
 8007b40:	b118      	cbz	r0, 8007b4a <__swbuf_r+0x12>
 8007b42:	6a03      	ldr	r3, [r0, #32]
 8007b44:	b90b      	cbnz	r3, 8007b4a <__swbuf_r+0x12>
 8007b46:	f7fe f9b3 	bl	8005eb0 <__sinit>
 8007b4a:	69a3      	ldr	r3, [r4, #24]
 8007b4c:	60a3      	str	r3, [r4, #8]
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	071a      	lsls	r2, r3, #28
 8007b52:	d501      	bpl.n	8007b58 <__swbuf_r+0x20>
 8007b54:	6923      	ldr	r3, [r4, #16]
 8007b56:	b943      	cbnz	r3, 8007b6a <__swbuf_r+0x32>
 8007b58:	4621      	mov	r1, r4
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f000 f82a 	bl	8007bb4 <__swsetup_r>
 8007b60:	b118      	cbz	r0, 8007b6a <__swbuf_r+0x32>
 8007b62:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007b66:	4638      	mov	r0, r7
 8007b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b6a:	6823      	ldr	r3, [r4, #0]
 8007b6c:	6922      	ldr	r2, [r4, #16]
 8007b6e:	1a98      	subs	r0, r3, r2
 8007b70:	6963      	ldr	r3, [r4, #20]
 8007b72:	b2f6      	uxtb	r6, r6
 8007b74:	4283      	cmp	r3, r0
 8007b76:	4637      	mov	r7, r6
 8007b78:	dc05      	bgt.n	8007b86 <__swbuf_r+0x4e>
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	f7ff fde9 	bl	8007754 <_fflush_r>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d1ed      	bne.n	8007b62 <__swbuf_r+0x2a>
 8007b86:	68a3      	ldr	r3, [r4, #8]
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	60a3      	str	r3, [r4, #8]
 8007b8c:	6823      	ldr	r3, [r4, #0]
 8007b8e:	1c5a      	adds	r2, r3, #1
 8007b90:	6022      	str	r2, [r4, #0]
 8007b92:	701e      	strb	r6, [r3, #0]
 8007b94:	6962      	ldr	r2, [r4, #20]
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d004      	beq.n	8007ba6 <__swbuf_r+0x6e>
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	07db      	lsls	r3, r3, #31
 8007ba0:	d5e1      	bpl.n	8007b66 <__swbuf_r+0x2e>
 8007ba2:	2e0a      	cmp	r6, #10
 8007ba4:	d1df      	bne.n	8007b66 <__swbuf_r+0x2e>
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4628      	mov	r0, r5
 8007baa:	f7ff fdd3 	bl	8007754 <_fflush_r>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d0d9      	beq.n	8007b66 <__swbuf_r+0x2e>
 8007bb2:	e7d6      	b.n	8007b62 <__swbuf_r+0x2a>

08007bb4 <__swsetup_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4b29      	ldr	r3, [pc, #164]	@ (8007c5c <__swsetup_r+0xa8>)
 8007bb8:	4605      	mov	r5, r0
 8007bba:	6818      	ldr	r0, [r3, #0]
 8007bbc:	460c      	mov	r4, r1
 8007bbe:	b118      	cbz	r0, 8007bc8 <__swsetup_r+0x14>
 8007bc0:	6a03      	ldr	r3, [r0, #32]
 8007bc2:	b90b      	cbnz	r3, 8007bc8 <__swsetup_r+0x14>
 8007bc4:	f7fe f974 	bl	8005eb0 <__sinit>
 8007bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bcc:	0719      	lsls	r1, r3, #28
 8007bce:	d422      	bmi.n	8007c16 <__swsetup_r+0x62>
 8007bd0:	06da      	lsls	r2, r3, #27
 8007bd2:	d407      	bmi.n	8007be4 <__swsetup_r+0x30>
 8007bd4:	2209      	movs	r2, #9
 8007bd6:	602a      	str	r2, [r5, #0]
 8007bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bdc:	81a3      	strh	r3, [r4, #12]
 8007bde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007be2:	e033      	b.n	8007c4c <__swsetup_r+0x98>
 8007be4:	0758      	lsls	r0, r3, #29
 8007be6:	d512      	bpl.n	8007c0e <__swsetup_r+0x5a>
 8007be8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bea:	b141      	cbz	r1, 8007bfe <__swsetup_r+0x4a>
 8007bec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bf0:	4299      	cmp	r1, r3
 8007bf2:	d002      	beq.n	8007bfa <__swsetup_r+0x46>
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f7ff f8af 	bl	8006d58 <_free_r>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bfe:	89a3      	ldrh	r3, [r4, #12]
 8007c00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c04:	81a3      	strh	r3, [r4, #12]
 8007c06:	2300      	movs	r3, #0
 8007c08:	6063      	str	r3, [r4, #4]
 8007c0a:	6923      	ldr	r3, [r4, #16]
 8007c0c:	6023      	str	r3, [r4, #0]
 8007c0e:	89a3      	ldrh	r3, [r4, #12]
 8007c10:	f043 0308 	orr.w	r3, r3, #8
 8007c14:	81a3      	strh	r3, [r4, #12]
 8007c16:	6923      	ldr	r3, [r4, #16]
 8007c18:	b94b      	cbnz	r3, 8007c2e <__swsetup_r+0x7a>
 8007c1a:	89a3      	ldrh	r3, [r4, #12]
 8007c1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c24:	d003      	beq.n	8007c2e <__swsetup_r+0x7a>
 8007c26:	4621      	mov	r1, r4
 8007c28:	4628      	mov	r0, r5
 8007c2a:	f000 f883 	bl	8007d34 <__smakebuf_r>
 8007c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c32:	f013 0201 	ands.w	r2, r3, #1
 8007c36:	d00a      	beq.n	8007c4e <__swsetup_r+0x9a>
 8007c38:	2200      	movs	r2, #0
 8007c3a:	60a2      	str	r2, [r4, #8]
 8007c3c:	6962      	ldr	r2, [r4, #20]
 8007c3e:	4252      	negs	r2, r2
 8007c40:	61a2      	str	r2, [r4, #24]
 8007c42:	6922      	ldr	r2, [r4, #16]
 8007c44:	b942      	cbnz	r2, 8007c58 <__swsetup_r+0xa4>
 8007c46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c4a:	d1c5      	bne.n	8007bd8 <__swsetup_r+0x24>
 8007c4c:	bd38      	pop	{r3, r4, r5, pc}
 8007c4e:	0799      	lsls	r1, r3, #30
 8007c50:	bf58      	it	pl
 8007c52:	6962      	ldrpl	r2, [r4, #20]
 8007c54:	60a2      	str	r2, [r4, #8]
 8007c56:	e7f4      	b.n	8007c42 <__swsetup_r+0x8e>
 8007c58:	2000      	movs	r0, #0
 8007c5a:	e7f7      	b.n	8007c4c <__swsetup_r+0x98>
 8007c5c:	20000018 	.word	0x20000018

08007c60 <_raise_r>:
 8007c60:	291f      	cmp	r1, #31
 8007c62:	b538      	push	{r3, r4, r5, lr}
 8007c64:	4605      	mov	r5, r0
 8007c66:	460c      	mov	r4, r1
 8007c68:	d904      	bls.n	8007c74 <_raise_r+0x14>
 8007c6a:	2316      	movs	r3, #22
 8007c6c:	6003      	str	r3, [r0, #0]
 8007c6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c76:	b112      	cbz	r2, 8007c7e <_raise_r+0x1e>
 8007c78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c7c:	b94b      	cbnz	r3, 8007c92 <_raise_r+0x32>
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f000 f830 	bl	8007ce4 <_getpid_r>
 8007c84:	4622      	mov	r2, r4
 8007c86:	4601      	mov	r1, r0
 8007c88:	4628      	mov	r0, r5
 8007c8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c8e:	f000 b817 	b.w	8007cc0 <_kill_r>
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d00a      	beq.n	8007cac <_raise_r+0x4c>
 8007c96:	1c59      	adds	r1, r3, #1
 8007c98:	d103      	bne.n	8007ca2 <_raise_r+0x42>
 8007c9a:	2316      	movs	r3, #22
 8007c9c:	6003      	str	r3, [r0, #0]
 8007c9e:	2001      	movs	r0, #1
 8007ca0:	e7e7      	b.n	8007c72 <_raise_r+0x12>
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007ca8:	4620      	mov	r0, r4
 8007caa:	4798      	blx	r3
 8007cac:	2000      	movs	r0, #0
 8007cae:	e7e0      	b.n	8007c72 <_raise_r+0x12>

08007cb0 <raise>:
 8007cb0:	4b02      	ldr	r3, [pc, #8]	@ (8007cbc <raise+0xc>)
 8007cb2:	4601      	mov	r1, r0
 8007cb4:	6818      	ldr	r0, [r3, #0]
 8007cb6:	f7ff bfd3 	b.w	8007c60 <_raise_r>
 8007cba:	bf00      	nop
 8007cbc:	20000018 	.word	0x20000018

08007cc0 <_kill_r>:
 8007cc0:	b538      	push	{r3, r4, r5, lr}
 8007cc2:	4d07      	ldr	r5, [pc, #28]	@ (8007ce0 <_kill_r+0x20>)
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	4608      	mov	r0, r1
 8007cca:	4611      	mov	r1, r2
 8007ccc:	602b      	str	r3, [r5, #0]
 8007cce:	f7f9 fba7 	bl	8001420 <_kill>
 8007cd2:	1c43      	adds	r3, r0, #1
 8007cd4:	d102      	bne.n	8007cdc <_kill_r+0x1c>
 8007cd6:	682b      	ldr	r3, [r5, #0]
 8007cd8:	b103      	cbz	r3, 8007cdc <_kill_r+0x1c>
 8007cda:	6023      	str	r3, [r4, #0]
 8007cdc:	bd38      	pop	{r3, r4, r5, pc}
 8007cde:	bf00      	nop
 8007ce0:	20000424 	.word	0x20000424

08007ce4 <_getpid_r>:
 8007ce4:	f7f9 bb94 	b.w	8001410 <_getpid>

08007ce8 <__swhatbuf_r>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	460c      	mov	r4, r1
 8007cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf0:	2900      	cmp	r1, #0
 8007cf2:	b096      	sub	sp, #88	@ 0x58
 8007cf4:	4615      	mov	r5, r2
 8007cf6:	461e      	mov	r6, r3
 8007cf8:	da0d      	bge.n	8007d16 <__swhatbuf_r+0x2e>
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d00:	f04f 0100 	mov.w	r1, #0
 8007d04:	bf14      	ite	ne
 8007d06:	2340      	movne	r3, #64	@ 0x40
 8007d08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	6031      	str	r1, [r6, #0]
 8007d10:	602b      	str	r3, [r5, #0]
 8007d12:	b016      	add	sp, #88	@ 0x58
 8007d14:	bd70      	pop	{r4, r5, r6, pc}
 8007d16:	466a      	mov	r2, sp
 8007d18:	f000 f848 	bl	8007dac <_fstat_r>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	dbec      	blt.n	8007cfa <__swhatbuf_r+0x12>
 8007d20:	9901      	ldr	r1, [sp, #4]
 8007d22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d2a:	4259      	negs	r1, r3
 8007d2c:	4159      	adcs	r1, r3
 8007d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d32:	e7eb      	b.n	8007d0c <__swhatbuf_r+0x24>

08007d34 <__smakebuf_r>:
 8007d34:	898b      	ldrh	r3, [r1, #12]
 8007d36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d38:	079d      	lsls	r5, r3, #30
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	460c      	mov	r4, r1
 8007d3e:	d507      	bpl.n	8007d50 <__smakebuf_r+0x1c>
 8007d40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d44:	6023      	str	r3, [r4, #0]
 8007d46:	6123      	str	r3, [r4, #16]
 8007d48:	2301      	movs	r3, #1
 8007d4a:	6163      	str	r3, [r4, #20]
 8007d4c:	b003      	add	sp, #12
 8007d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d50:	ab01      	add	r3, sp, #4
 8007d52:	466a      	mov	r2, sp
 8007d54:	f7ff ffc8 	bl	8007ce8 <__swhatbuf_r>
 8007d58:	9f00      	ldr	r7, [sp, #0]
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	4639      	mov	r1, r7
 8007d5e:	4630      	mov	r0, r6
 8007d60:	f7ff f86e 	bl	8006e40 <_malloc_r>
 8007d64:	b948      	cbnz	r0, 8007d7a <__smakebuf_r+0x46>
 8007d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d6a:	059a      	lsls	r2, r3, #22
 8007d6c:	d4ee      	bmi.n	8007d4c <__smakebuf_r+0x18>
 8007d6e:	f023 0303 	bic.w	r3, r3, #3
 8007d72:	f043 0302 	orr.w	r3, r3, #2
 8007d76:	81a3      	strh	r3, [r4, #12]
 8007d78:	e7e2      	b.n	8007d40 <__smakebuf_r+0xc>
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	6020      	str	r0, [r4, #0]
 8007d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d82:	81a3      	strh	r3, [r4, #12]
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d8a:	b15b      	cbz	r3, 8007da4 <__smakebuf_r+0x70>
 8007d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d90:	4630      	mov	r0, r6
 8007d92:	f000 f81d 	bl	8007dd0 <_isatty_r>
 8007d96:	b128      	cbz	r0, 8007da4 <__smakebuf_r+0x70>
 8007d98:	89a3      	ldrh	r3, [r4, #12]
 8007d9a:	f023 0303 	bic.w	r3, r3, #3
 8007d9e:	f043 0301 	orr.w	r3, r3, #1
 8007da2:	81a3      	strh	r3, [r4, #12]
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	431d      	orrs	r5, r3
 8007da8:	81a5      	strh	r5, [r4, #12]
 8007daa:	e7cf      	b.n	8007d4c <__smakebuf_r+0x18>

08007dac <_fstat_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4d07      	ldr	r5, [pc, #28]	@ (8007dcc <_fstat_r+0x20>)
 8007db0:	2300      	movs	r3, #0
 8007db2:	4604      	mov	r4, r0
 8007db4:	4608      	mov	r0, r1
 8007db6:	4611      	mov	r1, r2
 8007db8:	602b      	str	r3, [r5, #0]
 8007dba:	f7f9 fb91 	bl	80014e0 <_fstat>
 8007dbe:	1c43      	adds	r3, r0, #1
 8007dc0:	d102      	bne.n	8007dc8 <_fstat_r+0x1c>
 8007dc2:	682b      	ldr	r3, [r5, #0]
 8007dc4:	b103      	cbz	r3, 8007dc8 <_fstat_r+0x1c>
 8007dc6:	6023      	str	r3, [r4, #0]
 8007dc8:	bd38      	pop	{r3, r4, r5, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000424 	.word	0x20000424

08007dd0 <_isatty_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	4d06      	ldr	r5, [pc, #24]	@ (8007dec <_isatty_r+0x1c>)
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	4604      	mov	r4, r0
 8007dd8:	4608      	mov	r0, r1
 8007dda:	602b      	str	r3, [r5, #0]
 8007ddc:	f7f9 fb90 	bl	8001500 <_isatty>
 8007de0:	1c43      	adds	r3, r0, #1
 8007de2:	d102      	bne.n	8007dea <_isatty_r+0x1a>
 8007de4:	682b      	ldr	r3, [r5, #0]
 8007de6:	b103      	cbz	r3, 8007dea <_isatty_r+0x1a>
 8007de8:	6023      	str	r3, [r4, #0]
 8007dea:	bd38      	pop	{r3, r4, r5, pc}
 8007dec:	20000424 	.word	0x20000424

08007df0 <_init>:
 8007df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007df2:	bf00      	nop
 8007df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007df6:	bc08      	pop	{r3}
 8007df8:	469e      	mov	lr, r3
 8007dfa:	4770      	bx	lr

08007dfc <_fini>:
 8007dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dfe:	bf00      	nop
 8007e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e02:	bc08      	pop	{r3}
 8007e04:	469e      	mov	lr, r3
 8007e06:	4770      	bx	lr
