Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 24 17:08:43 2020
| Host         : DESKTOP-IAE150N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.897        0.000                      0                 1155        0.126        0.000                      0                 1155        3.000        0.000                       0                   609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.350        0.000                      0                  496        0.204        0.000                      0                  496        3.000        0.000                       0                   225  
  clk_out1_clk_wiz_0        3.897        0.000                      0                  659        0.126        0.000                      0                  659        4.130        0.000                       0                   381  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.014ns (24.946%)  route 3.051ns (75.054%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560     5.081    Inst_btn_debounce/CLK
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/Q
                         net (fo=2, routed)           0.817     6.416    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.557     7.097    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.550     7.771    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.462     8.357    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.481 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.665     9.146    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    Inst_btn_debounce/CLK
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    Inst_btn_debounce/sig_cntrs_ary_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.014ns (24.946%)  route 3.051ns (75.054%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560     5.081    Inst_btn_debounce/CLK
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/Q
                         net (fo=2, routed)           0.817     6.416    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.557     7.097    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.550     7.771    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.462     8.357    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.481 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.665     9.146    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    Inst_btn_debounce/CLK
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    Inst_btn_debounce/sig_cntrs_ary_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.014ns (24.946%)  route 3.051ns (75.054%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560     5.081    Inst_btn_debounce/CLK
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/Q
                         net (fo=2, routed)           0.817     6.416    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.557     7.097    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.550     7.771    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.462     8.357    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.481 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.665     9.146    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    Inst_btn_debounce/CLK
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    Inst_btn_debounce/sig_cntrs_ary_reg[0][14]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.014ns (24.946%)  route 3.051ns (75.054%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560     5.081    Inst_btn_debounce/CLK
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/Q
                         net (fo=2, routed)           0.817     6.416    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.557     7.097    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.550     7.771    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.462     8.357    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.481 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.665     9.146    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    Inst_btn_debounce/CLK
    SLICE_X12Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    Inst_btn_debounce/sig_cntrs_ary_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 tmrCntr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.952ns (22.931%)  route 3.200ns (77.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.621     5.142    CLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  tmrCntr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tmrCntr_reg[18]/Q
                         net (fo=2, routed)           0.828     6.426    tmrCntr_reg[18]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.585     7.135    tmrVal[3]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  tmrVal[3]_i_4/O
                         net (fo=1, routed)           0.303     7.562    tmrVal[3]_i_4_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.686 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.661     8.347    eqOp2_in
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.471 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.823     9.294    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 tmrCntr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.952ns (22.931%)  route 3.200ns (77.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.621     5.142    CLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  tmrCntr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tmrCntr_reg[18]/Q
                         net (fo=2, routed)           0.828     6.426    tmrCntr_reg[18]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.585     7.135    tmrVal[3]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  tmrVal[3]_i_4/O
                         net (fo=1, routed)           0.303     7.562    tmrVal[3]_i_4_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.686 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.661     8.347    eqOp2_in
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.471 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.823     9.294    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 tmrCntr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.952ns (22.931%)  route 3.200ns (77.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.621     5.142    CLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  tmrCntr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tmrCntr_reg[18]/Q
                         net (fo=2, routed)           0.828     6.426    tmrCntr_reg[18]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.585     7.135    tmrVal[3]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  tmrVal[3]_i_4/O
                         net (fo=1, routed)           0.303     7.562    tmrVal[3]_i_4_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.686 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.661     8.347    eqOp2_in
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.471 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.823     9.294    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 tmrCntr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.952ns (22.931%)  route 3.200ns (77.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.621     5.142    CLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  tmrCntr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tmrCntr_reg[18]/Q
                         net (fo=2, routed)           0.828     6.426    tmrCntr_reg[18]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.585     7.135    tmrVal[3]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  tmrVal[3]_i_4/O
                         net (fo=1, routed)           0.303     7.562    tmrVal[3]_i_4_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.686 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.661     8.347    eqOp2_in
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.471 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.823     9.294    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.023%)  route 3.038ns (74.977%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.558     5.079    Inst_btn_debounce/CLK
    SLICE_X14Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/Q
                         net (fo=2, routed)           0.677     6.275    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[11]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.402     6.801    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.545     7.470    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.473     8.067    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.191 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940     9.131    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.439    14.780    Inst_btn_debounce/CLK
    SLICE_X14Y19         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X14Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    Inst_btn_debounce/sig_cntrs_ary_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.023%)  route 3.038ns (74.977%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.558     5.079    Inst_btn_debounce/CLK
    SLICE_X14Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/Q
                         net (fo=2, routed)           0.677     6.275    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[11]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.402     6.801    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.545     7.470    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.473     8.067    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.191 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940     9.131    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.439    14.780    Inst_btn_debounce/CLK
    SLICE_X14Y19         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X14Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    Inst_btn_debounce/sig_cntrs_ary_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.570%)  route 0.155ns (45.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    Inst_btn_debounce/CLK
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 f  Inst_btn_debounce/sig_out_reg_reg[4]/Q
                         net (fo=5, routed)           0.155     1.736    Inst_UART_TX_CTRL/btnDeBnc[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Inst_UART_TX_CTRL_n_2
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.121     1.577    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.570%)  route 0.155ns (45.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    Inst_btn_debounce/CLK
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 f  Inst_btn_debounce/sig_out_reg_reg[4]/Q
                         net (fo=5, routed)           0.155     1.736    Inst_UART_TX_CTRL/btnDeBnc[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Inst_UART_TX_CTRL_n_1
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.121     1.577    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.252%)  route 0.157ns (45.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    Inst_btn_debounce/CLK
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 f  Inst_btn_debounce/sig_out_reg_reg[4]/Q
                         net (fo=5, routed)           0.157     1.738    Inst_UART_TX_CTRL/btnDeBnc[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Inst_UART_TX_CTRL_n_3
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.120     1.576    FSM_sequential_uartState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    Inst_btn_debounce/CLK
    SLICE_X10Y16         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           0.119     1.727    btnDeBnc[0]
    SLICE_X10Y15         FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.059     1.518    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.855%)  route 0.148ns (51.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    Inst_btn_debounce/CLK
    SLICE_X11Y15         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           0.148     1.734    btnDeBnc[3]
    SLICE_X10Y15         FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.063     1.521    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.762%)  route 0.160ns (46.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    Inst_UART_TX_CTRL/CLK
    SLICE_X11Y19         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Inst_UART_TX_CTRL/bitIndex_reg[1]/Q
                         net (fo=3, routed)           0.160     1.742    Inst_UART_TX_CTRL/bitIndex_reg[1]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.787 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.787    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X10Y20         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.952    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y20         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X10Y20         FDSE (Hold_fdse_C_D)         0.120     1.574    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  uartData_reg[4]/Q
                         net (fo=2, routed)           0.149     1.755    uartData[4]
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  uartData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uartData[4]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  uartData_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.121     1.563    uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.117     1.726    tmrCntr_reg[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  tmrCntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    tmrCntr_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.854     1.981    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    tmrCntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tmrCntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  tmrCntr_reg[23]/Q
                         net (fo=2, routed)           0.117     1.724    tmrCntr_reg[23]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  tmrCntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    tmrCntr_reg[20]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    tmrCntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tmrCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  tmrCntr_reg[7]/Q
                         net (fo=2, routed)           0.117     1.728    tmrCntr_reg[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  tmrCntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    tmrCntr_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.856     1.983    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    tmrCntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y18      FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y18      FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y18      FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y21     Inst_UART_TX_CTRL/bitIndex_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y21     Inst_UART_TX_CTRL/bitIndex_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y21     Inst_UART_TX_CTRL/bitIndex_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y21     Inst_UART_TX_CTRL/bitIndex_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y21      Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y24      Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y24      Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y24      Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y24      Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y21      Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y20     Inst_UART_TX_CTRL/bitIndex_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y20     Inst_UART_TX_CTRL/bitTmr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y19     Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.583ns (48.392%)  route 2.755ns (51.608%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.626     5.147    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y32          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/Q
                         net (fo=5, routed)           1.032     6.697    Inst_vga_ctrl/Inst_MouseDisplay/Q[2]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.354 r  Inst_vga_ctrl/Inst_MouseDisplay/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    Inst_vga_ctrl/Inst_MouseDisplay/i__carry_i_10_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.669 r  Inst_vga_ctrl/Inst_MouseDisplay/i__carry_i_9/O[3]
                         net (fo=2, routed)           0.637     8.306    Inst_vga_ctrl/Inst_MouseDisplay/plusOp26[8]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.307     8.613 r  Inst_vga_ctrl/Inst_MouseDisplay/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.613    Inst_vga_ctrl/Inst_MouseDisplay/i__carry__0_i_4_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.070 r  Inst_vga_ctrl/Inst_MouseDisplay/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.086    10.156    Inst_vga_ctrl/Inst_MouseDisplay/geqOp
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.329    10.485 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    10.485    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.517    14.118    Inst_vga_ctrl/Inst_MouseDisplay/clk_out1
    SLICE_X2Y39          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    14.382    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.371ns (28.847%)  route 3.382ns (71.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT3 (Prop_lut3_I0_O)        0.325     9.213 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_1/O
                         net (fo=1, routed)           0.619     9.832    Inst_vga_ctrl/Inst_MouseCtl/y_new
    SLICE_X7Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_new_reg/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)       -0.274    14.019    Inst_vga_ctrl/Inst_MouseCtl/y_new_reg
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.378ns (29.247%)  route 3.334ns (70.753%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.571     9.791    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.088    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.378ns (29.247%)  route 3.334ns (70.753%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.571     9.791    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.088    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.378ns (29.247%)  route 3.334ns (70.753%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.571     9.791    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.088    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.378ns (29.247%)  route 3.334ns (70.753%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.571     9.791    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y28          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.088    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.378ns (29.128%)  route 3.353ns (70.872%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.590     9.810    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X6Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.125    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.378ns (29.128%)  route 3.353ns (70.872%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.590     9.810    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X6Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.125    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.378ns (29.128%)  route 3.353ns (70.872%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.558     5.079    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          1.183     6.781    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.152     6.933 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=4, routed)           0.909     7.842    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.376     8.218 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.670     8.888    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.332     9.220 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_2/O
                         net (fo=8, routed)           0.590     9.810    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X6Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.125    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.570ns (52.827%)  route 2.295ns (47.173%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.110 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.008     6.609    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.733 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.733    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.246 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.246    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.363    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.664     8.266    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[10]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.301     8.567 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.567    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.058 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.622     9.680    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y32          LUT5 (Prop_lut5_I3_O)        0.329    10.009 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.009    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.509    14.110    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.273    14.383    
                         clock uncertainty           -0.072    14.310    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.029    14.339    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.559     1.442    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X13Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.074     1.657    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.827     1.954    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y31         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.076     1.531    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.564     1.447    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X11Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/Q
                         net (fo=7, routed)           0.088     1.677    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X10Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.834     1.961    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.121     1.581    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseDisplay/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/mouse_cursor_red_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.591     1.474    Inst_vga_ctrl/Inst_MouseDisplay/clk_out1
    SLICE_X0Y36          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_vga_ctrl/Inst_MouseDisplay/red_out_reg[3]/Q
                         net (fo=2, routed)           0.076     1.692    Inst_vga_ctrl/blue_out[3]
    SLICE_X0Y36          FDRE                                         r  Inst_vga_ctrl/mouse_cursor_red_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.861     1.988    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y36          FDRE                                         r  Inst_vga_ctrl/mouse_cursor_red_dly_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.075     1.549    Inst_vga_ctrl/mouse_cursor_red_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/bg_blue_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.592     1.475    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y37          FDRE                                         r  Inst_vga_ctrl/bg_blue_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_vga_ctrl/bg_blue_dly_reg[3]/Q
                         net (fo=1, routed)           0.099     1.715    Inst_vga_ctrl/bg_blue_dly[3]
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.051     1.766 r  Inst_vga_ctrl/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Inst_vga_ctrl/vga_blue[3]
    SLICE_X0Y37          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.862     1.989    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y37          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.107     1.595    Inst_vga_ctrl/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.586     1.469    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.098     1.708    Inst_vga_ctrl/ypos[6]
    SLICE_X4Y31          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y31          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.055     1.537    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.129     1.740    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X2Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.858     1.985    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.059     1.566    Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.589     1.472    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y34          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.082     1.718    Inst_vga_ctrl/xpos[10]
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.858     1.985    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.057     1.542    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.588     1.471    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y33          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.082     1.717    Inst_vga_ctrl/xpos[0]
    SLICE_X7Y33          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.857     1.984    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y33          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.057     1.541    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.589     1.472    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y34          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.121     1.735    Inst_vga_ctrl/xpos[6]
    SLICE_X4Y35          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.859     1.986    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y35          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.070     1.557    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.589     1.472    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y34          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.082     1.718    Inst_vga_ctrl/xpos[9]
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.858     1.985    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.055     1.540    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y30     Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y29     Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y36     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y35     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y28     Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y29     Inst_vga_ctrl/Inst_MouseCtl/reset_timeout_cnt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y30      Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y31      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y39     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y32      Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y32      Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y32      Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y30     Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y29     Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y29     Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y29     Inst_vga_ctrl/Inst_MouseCtl/reset_timeout_cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y29     Inst_vga_ctrl/Inst_MouseCtl/reset_timeout_cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y30      Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y31      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y31      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y33      Inst_vga_ctrl/cntDyn_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y33      Inst_vga_ctrl/cntDyn_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



