`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:05 CST (May 26 2023 07:18:05 UTC)

module SobelFilter_Add_11U_8_4(in1, out1);
  input [10:0] in1;
  output [10:0] out1;
  wire [10:0] in1;
  wire [10:0] out1;
  wire inc_add_21_2_1_n_0, inc_add_21_2_1_n_1, inc_add_21_2_1_n_2,
       inc_add_21_2_1_n_4, inc_add_21_2_1_n_5, inc_add_21_2_1_n_7,
       inc_add_21_2_1_n_8, inc_add_21_2_1_n_10;
  wire inc_add_21_2_1_n_11, inc_add_21_2_1_n_12;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_21_2_1_g94(.A (in1[9]), .B (inc_add_21_2_1_n_12), .Y
       (out1[9]));
  XNOR2X1 inc_add_21_2_1_g95(.A (in1[7]), .B (inc_add_21_2_1_n_11), .Y
       (out1[7]));
  XNOR2X1 inc_add_21_2_1_g96(.A (in1[5]), .B (inc_add_21_2_1_n_7), .Y
       (out1[5]));
  XNOR2X1 inc_add_21_2_1_g97(.A (in1[10]), .B (inc_add_21_2_1_n_10), .Y
       (out1[10]));
  XNOR2X1 inc_add_21_2_1_g98(.A (in1[3]), .B (inc_add_21_2_1_n_5), .Y
       (out1[3]));
  XNOR2X1 inc_add_21_2_1_g99(.A (in1[8]), .B (inc_add_21_2_1_n_0), .Y
       (out1[8]));
  XOR2XL inc_add_21_2_1_g100(.A (in1[6]), .B (inc_add_21_2_1_n_8), .Y
       (out1[6]));
  NAND2BX1 inc_add_21_2_1_g101(.AN (inc_add_21_2_1_n_0), .B (in1[8]),
       .Y (inc_add_21_2_1_n_12));
  NAND2X1 inc_add_21_2_1_g102(.A (in1[6]), .B (inc_add_21_2_1_n_8), .Y
       (inc_add_21_2_1_n_11));
  NAND3BXL inc_add_21_2_1_g103(.AN (inc_add_21_2_1_n_0), .B (in1[9]),
       .C (in1[8]), .Y (inc_add_21_2_1_n_10));
  XNOR2X1 inc_add_21_2_1_g104(.A (in1[4]), .B (inc_add_21_2_1_n_4), .Y
       (out1[4]));
  NOR2X1 inc_add_21_2_1_g105(.A (inc_add_21_2_1_n_2), .B
       (inc_add_21_2_1_n_4), .Y (inc_add_21_2_1_n_8));
  NAND2BX1 inc_add_21_2_1_g106(.AN (inc_add_21_2_1_n_4), .B (in1[4]),
       .Y (inc_add_21_2_1_n_7));
  XNOR2X1 inc_add_21_2_1_g108(.A (in1[2]), .B (inc_add_21_2_1_n_1), .Y
       (out1[2]));
  NAND2BX1 inc_add_21_2_1_g109(.AN (inc_add_21_2_1_n_1), .B (in1[2]),
       .Y (inc_add_21_2_1_n_5));
  NAND3BXL inc_add_21_2_1_g111(.AN (inc_add_21_2_1_n_1), .B (in1[3]),
       .C (in1[2]), .Y (inc_add_21_2_1_n_4));
  XOR2XL inc_add_21_2_1_g112(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_21_2_1_g113(.A (in1[5]), .B (in1[4]), .Y
       (inc_add_21_2_1_n_2));
  NAND2X1 inc_add_21_2_1_g114(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_1_n_1));
  NAND4BBXL inc_add_21_2_1_g2(.AN (inc_add_21_2_1_n_2), .BN
       (inc_add_21_2_1_n_4), .C (in1[7]), .D (in1[6]), .Y
       (inc_add_21_2_1_n_0));
endmodule


