{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 17:08:22 2010 " "Info: Processing started: Thu Jul 15 17:08:22 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_control_I -c DDS_control_I --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_control_I -c DDS_control_I --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fifty_MHz_intclk " "Info: Assuming node \"fifty_MHz_intclk\" is an undefined clock" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_intclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fifty_MHz_intclk register sweep_key_flag register T\[31\] 103.52 MHz 9.66 ns Internal " "Info: Clock \"fifty_MHz_intclk\" has Internal fmax of 103.52 MHz between source register \"sweep_key_flag\" and destination register \"T\[31\]\" (period= 9.66 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.617 ns + Longest register register " "Info: + Longest register to register delay is 4.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sweep_key_flag 1 REG LCFF_X37_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sweep_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.275 ns) 0.609 ns always1~250 2 COMB LCCOMB_X37_Y18_N0 3 " "Info: 2: + IC(0.334 ns) + CELL(0.275 ns) = 0.609 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 3; COMB Node = 'always1~250'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { sweep_key_flag always1~250 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.393 ns) 1.742 ns T\[0\]~1111 3 COMB LCCOMB_X38_Y20_N0 2 " "Info: 3: + IC(0.740 ns) + CELL(0.393 ns) = 1.742 ns; Loc. = LCCOMB_X38_Y20_N0; Fanout = 2; COMB Node = 'T\[0\]~1111'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { always1~250 T[0]~1111 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.813 ns T\[1\]~1112 4 COMB LCCOMB_X38_Y20_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.813 ns; Loc. = LCCOMB_X38_Y20_N2; Fanout = 2; COMB Node = 'T\[1\]~1112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[0]~1111 T[1]~1112 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.884 ns T\[2\]~1113 5 COMB LCCOMB_X38_Y20_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.884 ns; Loc. = LCCOMB_X38_Y20_N4; Fanout = 2; COMB Node = 'T\[2\]~1113'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[1]~1112 T[2]~1113 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.955 ns T\[3\]~1114 6 COMB LCCOMB_X38_Y20_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.955 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 2; COMB Node = 'T\[3\]~1114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[2]~1113 T[3]~1114 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.026 ns T\[4\]~1115 7 COMB LCCOMB_X38_Y20_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.026 ns; Loc. = LCCOMB_X38_Y20_N8; Fanout = 2; COMB Node = 'T\[4\]~1115'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[3]~1114 T[4]~1115 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.097 ns T\[5\]~1116 8 COMB LCCOMB_X38_Y20_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.097 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 2; COMB Node = 'T\[5\]~1116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[4]~1115 T[5]~1116 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.168 ns T\[6\]~1117 9 COMB LCCOMB_X38_Y20_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.168 ns; Loc. = LCCOMB_X38_Y20_N12; Fanout = 2; COMB Node = 'T\[6\]~1117'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[5]~1116 T[6]~1117 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.327 ns T\[7\]~1118 10 COMB LCCOMB_X38_Y20_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.327 ns; Loc. = LCCOMB_X38_Y20_N14; Fanout = 2; COMB Node = 'T\[7\]~1118'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { T[6]~1117 T[7]~1118 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.398 ns T\[8\]~1119 11 COMB LCCOMB_X38_Y20_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.398 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 2; COMB Node = 'T\[8\]~1119'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[7]~1118 T[8]~1119 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.469 ns T\[9\]~1120 12 COMB LCCOMB_X38_Y20_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.469 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 2; COMB Node = 'T\[9\]~1120'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[8]~1119 T[9]~1120 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.540 ns T\[10\]~1121 13 COMB LCCOMB_X38_Y20_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.540 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'T\[10\]~1121'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[9]~1120 T[10]~1121 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.611 ns T\[11\]~1122 14 COMB LCCOMB_X38_Y20_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.611 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 2; COMB Node = 'T\[11\]~1122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[10]~1121 T[11]~1122 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.682 ns T\[12\]~1123 15 COMB LCCOMB_X38_Y20_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.682 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 2; COMB Node = 'T\[12\]~1123'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[11]~1122 T[12]~1123 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.753 ns T\[13\]~1124 16 COMB LCCOMB_X38_Y20_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.753 ns; Loc. = LCCOMB_X38_Y20_N26; Fanout = 2; COMB Node = 'T\[13\]~1124'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[12]~1123 T[13]~1124 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.824 ns T\[14\]~1125 17 COMB LCCOMB_X38_Y20_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.824 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 2; COMB Node = 'T\[14\]~1125'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[13]~1124 T[14]~1125 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.970 ns T\[15\]~1126 18 COMB LCCOMB_X38_Y20_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 2.970 ns; Loc. = LCCOMB_X38_Y20_N30; Fanout = 2; COMB Node = 'T\[15\]~1126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { T[14]~1125 T[15]~1126 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.041 ns T\[16\]~1127 19 COMB LCCOMB_X38_Y19_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.041 ns; Loc. = LCCOMB_X38_Y19_N0; Fanout = 2; COMB Node = 'T\[16\]~1127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[15]~1126 T[16]~1127 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.112 ns T\[17\]~1128 20 COMB LCCOMB_X38_Y19_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.112 ns; Loc. = LCCOMB_X38_Y19_N2; Fanout = 2; COMB Node = 'T\[17\]~1128'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[16]~1127 T[17]~1128 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.183 ns T\[18\]~1129 21 COMB LCCOMB_X38_Y19_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.183 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 2; COMB Node = 'T\[18\]~1129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[17]~1128 T[18]~1129 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.254 ns T\[19\]~1130 22 COMB LCCOMB_X38_Y19_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.254 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 2; COMB Node = 'T\[19\]~1130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[18]~1129 T[19]~1130 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.325 ns T\[20\]~1131 23 COMB LCCOMB_X38_Y19_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.325 ns; Loc. = LCCOMB_X38_Y19_N8; Fanout = 2; COMB Node = 'T\[20\]~1131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[19]~1130 T[20]~1131 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.396 ns T\[21\]~1132 24 COMB LCCOMB_X38_Y19_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.396 ns; Loc. = LCCOMB_X38_Y19_N10; Fanout = 2; COMB Node = 'T\[21\]~1132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[20]~1131 T[21]~1132 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.467 ns T\[22\]~1133 25 COMB LCCOMB_X38_Y19_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.467 ns; Loc. = LCCOMB_X38_Y19_N12; Fanout = 2; COMB Node = 'T\[22\]~1133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[21]~1132 T[22]~1133 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.626 ns T\[23\]~1134 26 COMB LCCOMB_X38_Y19_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.626 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'T\[23\]~1134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { T[22]~1133 T[23]~1134 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.697 ns T\[24\]~1135 27 COMB LCCOMB_X38_Y19_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.697 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'T\[24\]~1135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[23]~1134 T[24]~1135 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.768 ns T\[25\]~1136 28 COMB LCCOMB_X38_Y19_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.768 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'T\[25\]~1136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[24]~1135 T[25]~1136 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.839 ns T\[26\]~1137 29 COMB LCCOMB_X38_Y19_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.839 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'T\[26\]~1137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[25]~1136 T[26]~1137 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.910 ns T\[27\]~1138 30 COMB LCCOMB_X38_Y19_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.910 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'T\[27\]~1138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[26]~1137 T[27]~1138 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.981 ns T\[28\]~1139 31 COMB LCCOMB_X38_Y19_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.981 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 2; COMB Node = 'T\[28\]~1139'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[27]~1138 T[28]~1139 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.052 ns T\[29\]~1140 32 COMB LCCOMB_X38_Y19_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.052 ns; Loc. = LCCOMB_X38_Y19_N26; Fanout = 2; COMB Node = 'T\[29\]~1140'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[28]~1139 T[29]~1140 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.123 ns T\[30\]~1141 33 COMB LCCOMB_X38_Y19_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.123 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 1; COMB Node = 'T\[30\]~1141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { T[29]~1140 T[30]~1141 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.533 ns T\[31\]~420 34 COMB LCCOMB_X38_Y19_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.533 ns; Loc. = LCCOMB_X38_Y19_N30; Fanout = 1; COMB Node = 'T\[31\]~420'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { T[30]~1141 T[31]~420 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.617 ns T\[31\] 35 REG LCFF_X38_Y19_N31 5 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.617 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 5; REG Node = 'T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T[31]~420 T[31] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.543 ns ( 76.74 % ) " "Info: Total cell delay = 3.543 ns ( 76.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 23.26 % ) " "Info: Total interconnect delay = 1.074 ns ( 23.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { sweep_key_flag always1~250 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { sweep_key_flag always1~250 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } { 0.000ns 0.334ns 0.740ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns T\[31\] 3 REG LCFF_X38_Y19_N31 5 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 5; REG Node = 'T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"fifty_MHz_intclk\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns sweep_key_flag 3 REG LCFF_X37_Y18_N5 4 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl sweep_key_flag } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl sweep_key_flag } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { sweep_key_flag always1~250 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { sweep_key_flag always1~250 T[0]~1111 T[1]~1112 T[2]~1113 T[3]~1114 T[4]~1115 T[5]~1116 T[6]~1117 T[7]~1118 T[8]~1119 T[9]~1120 T[10]~1121 T[11]~1122 T[12]~1123 T[13]~1124 T[14]~1125 T[15]~1126 T[16]~1127 T[17]~1128 T[18]~1129 T[19]~1130 T[20]~1131 T[21]~1132 T[22]~1133 T[23]~1134 T[24]~1135 T[25]~1136 T[26]~1137 T[27]~1138 T[28]~1139 T[29]~1140 T[30]~1141 T[31]~420 T[31] } { 0.000ns 0.334ns 0.740ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl T[31] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl sweep_key_flag } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sweep_key_flag key_3_sweep fifty_MHz_intclk 4.566 ns register " "Info: tsu for register \"sweep_key_flag\" (data pin = \"key_3_sweep\", clock pin = \"fifty_MHz_intclk\") is 4.566 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.278 ns + Longest pin register " "Info: + Longest pin to register delay is 7.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_3_sweep 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.894 ns) + CELL(0.438 ns) 7.194 ns sweep_key_flag~32 2 COMB LCCOMB_X37_Y18_N4 1 " "Info: 2: + IC(5.894 ns) + CELL(0.438 ns) = 7.194 ns; Loc. = LCCOMB_X37_Y18_N4; Fanout = 1; COMB Node = 'sweep_key_flag~32'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { key_3_sweep sweep_key_flag~32 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.278 ns sweep_key_flag 3 REG LCFF_X37_Y18_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.278 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sweep_key_flag~32 sweep_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 19.02 % ) " "Info: Total cell delay = 1.384 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 80.98 % ) " "Info: Total interconnect delay = 5.894 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { key_3_sweep sweep_key_flag~32 sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.278 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~32 sweep_key_flag } { 0.000ns 0.000ns 5.894ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.676 ns - Shortest register " "Info: - Shortest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns sweep_key_flag 3 REG LCFF_X37_Y18_N5 4 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl sweep_key_flag } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { key_3_sweep sweep_key_flag~32 sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.278 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~32 sweep_key_flag } { 0.000ns 0.000ns 5.894ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl sweep_key_flag } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "fifty_MHz_intclk SDIO SDIO~reg0 9.155 ns register " "Info: tco from clock \"fifty_MHz_intclk\" to destination pin \"SDIO\" through register \"SDIO~reg0\" is 9.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk source 2.673 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_intclk\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns SDIO~reg0 3 REG LCFF_X36_Y18_N23 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X36_Y18_N23; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { fifty_MHz_intclk~clkctrl SDIO~reg0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.232 ns + Longest register pin " "Info: + Longest register to pin delay is 6.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDIO~reg0 1 REG LCFF_X36_Y18_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N23; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO~reg0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.632 ns) 6.232 ns SDIO 2 PIN PIN_K23 0 " "Info: 2: + IC(3.600 ns) + CELL(2.632 ns) = 6.232 ns; Loc. = PIN_K23; Fanout = 0; PIN Node = 'SDIO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 42.23 % ) " "Info: Total cell delay = 2.632 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 57.77 % ) " "Info: Total interconnect delay = 3.600 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { SDIO~reg0 SDIO } { 0.000ns 3.600ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { SDIO~reg0 SDIO } { 0.000ns 3.600ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LIMIT_REG\[3\] sw_begin_0 fifty_MHz_intclk 0.234 ns register " "Info: th for register \"LIMIT_REG\[3\]\" (data pin = \"sw_begin_0\", clock pin = \"fifty_MHz_intclk\") is 0.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_intclk destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_intclk\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_intclk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_intclk } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_intclk~clkctrl 2 COMB CLKCTRL_G2 143 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns LIMIT_REG\[3\] 3 REG LCFF_X33_Y17_N11 25 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 25; REG Node = 'LIMIT_REG\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[3] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw_begin_0 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'sw_begin_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_begin_0 } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.149 ns) 2.616 ns LIMIT_REG\[3\]~feeder 2 COMB LCCOMB_X33_Y17_N10 1 " "Info: 2: + IC(1.468 ns) + CELL(0.149 ns) = 2.616 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'LIMIT_REG\[3\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { sw_begin_0 LIMIT_REG[3]~feeder } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.700 ns LIMIT_REG\[3\] 3 REG LCFF_X33_Y17_N11 25 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.700 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 25; REG Node = 'LIMIT_REG\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "DDS_control_I.v" "" { Text "C:/altera/71/quartus/DDS_control_I/DDS_control_I.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 45.63 % ) " "Info: Total cell delay = 1.232 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 54.37 % ) " "Info: Total interconnect delay = 1.468 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { sw_begin_0 LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { sw_begin_0 sw_begin_0~combout LIMIT_REG[3]~feeder LIMIT_REG[3] } { 0.000ns 0.000ns 1.468ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { fifty_MHz_intclk fifty_MHz_intclk~clkctrl LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { fifty_MHz_intclk fifty_MHz_intclk~combout fifty_MHz_intclk~clkctrl LIMIT_REG[3] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { sw_begin_0 LIMIT_REG[3]~feeder LIMIT_REG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { sw_begin_0 sw_begin_0~combout LIMIT_REG[3]~feeder LIMIT_REG[3] } { 0.000ns 0.000ns 1.468ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 17:08:23 2010 " "Info: Processing ended: Thu Jul 15 17:08:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
