// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        loopWidth,
        conv_i_i276,
        conv_i_i260,
        conv_i_i244,
        conv_i_i226_cast_cast,
        conv_i_i_cast,
        select_ln321,
        conv_i6_i242_cast_cast_cast_cast,
        conv_i6_i224,
        conv_i6_i217,
        rampStart_1,
        Zplate_Hor_Control_Start,
        bckgndId_load,
        cmp2_i210,
        zext_ln1032,
        y,
        cmp6_i,
        select_ln1099_1,
        cmp50_i,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Ver_Control_Start,
        Zplate_Hor_Control_Delta,
        cmp11_i303,
        Zplate_Ver_Control_Delta,
        trunc_ln7,
        trunc_ln,
        colorFormatLocal,
        loopHeight,
        add_ln1488,
        cmp83_i,
        icmp_ln1592,
        icmp_ln1592_1,
        icmp_ln1592_2,
        or_ln1592,
        dpDynamicRange_load,
        dpYUVCoef_load,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_loc_1_out_i,
        hBarSel_4_loc_1_out_o,
        hBarSel_4_loc_1_out_o_ap_vld,
        lhs_out_i,
        lhs_out_o,
        lhs_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        zonePlateVDelta_loc_1_out_i,
        zonePlateVDelta_loc_1_out_o,
        zonePlateVDelta_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        p_0_2_0_0_0363_out_i,
        p_0_2_0_0_0363_out_o,
        p_0_2_0_0_0363_out_o_ap_vld,
        p_0_1_0_0_0361_out_i,
        p_0_1_0_0_0361_out_o,
        p_0_1_0_0_0361_out_o_ap_vld,
        p_0_0_0_0_0359_out_i,
        p_0_0_0_0_0359_out_o,
        p_0_0_0_0_0359_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        xBar_V,
        xBar_V_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        zonePlateVDelta,
        zonePlateVDelta_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] loopWidth;
input  [7:0] conv_i_i276;
input  [7:0] conv_i_i260;
input  [7:0] conv_i_i244;
input  [4:0] conv_i_i226_cast_cast;
input  [0:0] conv_i_i_cast;
input  [7:0] select_ln321;
input  [2:0] conv_i6_i242_cast_cast_cast_cast;
input  [7:0] conv_i6_i224;
input  [7:0] conv_i6_i217;
input  [7:0] rampStart_1;
input  [15:0] Zplate_Hor_Control_Start;
input  [7:0] bckgndId_load;
input  [0:0] cmp2_i210;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [0:0] cmp6_i;
input  [1:0] select_ln1099_1;
input  [0:0] cmp50_i;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Ver_Control_Start;
input  [15:0] Zplate_Hor_Control_Delta;
input  [0:0] cmp11_i303;
input  [15:0] Zplate_Ver_Control_Delta;
input  [13:0] trunc_ln7;
input  [13:0] trunc_ln;
input  [7:0] colorFormatLocal;
input  [15:0] loopHeight;
input  [7:0] add_ln1488;
input  [0:0] cmp83_i;
input  [0:0] icmp_ln1592;
input  [0:0] icmp_ln1592_1;
input  [0:0] icmp_ln1592_2;
input  [0:0] or_ln1592;
input  [7:0] dpDynamicRange_load;
input  [7:0] dpYUVCoef_load;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_loc_1_out_i;
output  [7:0] hBarSel_4_loc_1_out_o;
output   hBarSel_4_loc_1_out_o_ap_vld;
input  [10:0] lhs_out_i;
output  [10:0] lhs_out_o;
output   lhs_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVDelta_loc_1_out_i;
output  [15:0] zonePlateVDelta_loc_1_out_o;
output   zonePlateVDelta_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0363_out_i;
output  [7:0] p_0_2_0_0_0363_out_o;
output   p_0_2_0_0_0363_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0361_out_i;
output  [7:0] p_0_1_0_0_0361_out_o;
output   p_0_1_0_0_0361_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0359_out_i;
output  [7:0] p_0_0_0_0_0359_out_o;
output   p_0_0_0_0_0359_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
output  [10:0] xBar_V;
output   xBar_V_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [15:0] zonePlateVDelta;
output   zonePlateVDelta_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_loc_1_out_o;
reg hBarSel_4_loc_1_out_o_ap_vld;
reg[10:0] lhs_out_o;
reg lhs_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVDelta_loc_1_out_o;
reg zonePlateVDelta_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0363_out_o;
reg p_0_2_0_0_0363_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0361_out_o;
reg p_0_1_0_0_0361_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0359_out_o;
reg p_0_0_0_0_0359_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[10:0] xBar_V;
reg xBar_V_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[15:0] zonePlateVDelta;
reg zonePlateVDelta_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state8_pp0_stage0_iter9;
wire    ap_block_state9_pp0_stage0_iter10;
wire    ap_block_state10_pp0_stage0_iter11;
wire    ap_block_state11_pp0_stage0_iter12;
reg    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1129_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
wire   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
wire   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
wire   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
wire   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp2_i210_read_read_fu_610_p2;
wire   [7:0] bckgndId_load_read_read_fu_616_p2;
wire   [11:0] barWidth_cast_cast_fu_1057_p1;
wire   [15:0] zext_ln1032_cast_fu_1061_p1;
reg   [15:0] zext_ln1032_cast_reg_3118;
reg   [15:0] x_4_reg_3123;
reg   [15:0] x_4_reg_3123_pp0_iter1_reg;
reg   [15:0] x_4_reg_3123_pp0_iter2_reg;
reg   [15:0] x_4_reg_3123_pp0_iter3_reg;
reg   [15:0] x_4_reg_3123_pp0_iter4_reg;
reg   [15:0] x_4_reg_3123_pp0_iter5_reg;
reg   [15:0] x_4_reg_3123_pp0_iter6_reg;
reg   [15:0] x_4_reg_3123_pp0_iter7_reg;
reg   [15:0] x_4_reg_3123_pp0_iter8_reg;
wire   [0:0] trunc_ln520_fu_1113_p1;
reg   [0:0] trunc_ln520_reg_3131;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter1_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter2_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter3_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter4_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter5_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter6_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter7_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter8_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter9_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter10_reg;
reg   [0:0] trunc_ln520_reg_3131_pp0_iter11_reg;
wire   [16:0] zext_ln1302_fu_1117_p1;
reg   [0:0] icmp_ln520_reg_3149;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_3149_pp0_iter11_reg;
wire   [0:0] icmp_ln1027_fu_1135_p2;
reg   [0:0] icmp_ln1027_reg_3153;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_3153_pp0_iter11_reg;
wire   [0:0] icmp_ln1584_fu_1147_p2;
reg   [0:0] icmp_ln1584_reg_3159;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter1_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter2_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter3_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter4_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter5_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter6_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter7_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter8_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter9_reg;
reg   [0:0] icmp_ln1584_reg_3159_pp0_iter10_reg;
wire   [0:0] icmp_ln1285_fu_1186_p2;
reg   [0:0] icmp_ln1285_reg_3179;
reg   [0:0] icmp_ln1285_reg_3179_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_3179_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_3179_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_3179_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_1192_p2;
reg   [0:0] and_ln1292_reg_3183;
reg   [0:0] and_ln1292_reg_3183_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_3183_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_3183_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_3183_pp0_iter4_reg;
wire   [0:0] and_ln1219_fu_1222_p2;
reg   [0:0] and_ln1219_reg_3187;
reg   [0:0] and_ln1219_reg_3187_pp0_iter1_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter2_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter3_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter4_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter5_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter6_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter7_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter8_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter9_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter10_reg;
reg   [0:0] and_ln1219_reg_3187_pp0_iter11_reg;
wire   [0:0] icmp_ln1050_fu_1282_p2;
reg   [0:0] icmp_ln1050_reg_3191;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_3191_pp0_iter10_reg;
wire   [7:0] r_fu_1317_p3;
reg   [7:0] r_reg_3195;
reg   [7:0] r_reg_3195_pp0_iter2_reg;
reg   [7:0] r_reg_3195_pp0_iter3_reg;
reg   [7:0] r_reg_3195_pp0_iter4_reg;
reg   [7:0] r_reg_3195_pp0_iter5_reg;
reg   [7:0] r_reg_3195_pp0_iter6_reg;
reg   [7:0] r_reg_3195_pp0_iter7_reg;
reg   [7:0] r_reg_3195_pp0_iter8_reg;
reg   [7:0] r_reg_3195_pp0_iter9_reg;
reg   [7:0] r_reg_3195_pp0_iter10_reg;
reg   [7:0] r_reg_3195_pp0_iter11_reg;
wire   [7:0] g_fu_1349_p3;
reg   [7:0] g_reg_3202;
reg   [7:0] g_reg_3202_pp0_iter2_reg;
reg   [7:0] g_reg_3202_pp0_iter3_reg;
reg   [7:0] g_reg_3202_pp0_iter4_reg;
reg   [7:0] g_reg_3202_pp0_iter5_reg;
reg   [7:0] g_reg_3202_pp0_iter6_reg;
reg   [7:0] g_reg_3202_pp0_iter7_reg;
reg   [7:0] g_reg_3202_pp0_iter8_reg;
reg   [7:0] g_reg_3202_pp0_iter9_reg;
reg   [7:0] g_reg_3202_pp0_iter10_reg;
reg   [7:0] g_reg_3202_pp0_iter11_reg;
wire   [7:0] b_fu_1381_p3;
reg   [7:0] b_reg_3208;
reg   [7:0] b_reg_3208_pp0_iter2_reg;
reg   [7:0] b_reg_3208_pp0_iter3_reg;
reg   [7:0] b_reg_3208_pp0_iter4_reg;
reg   [7:0] b_reg_3208_pp0_iter5_reg;
reg   [7:0] b_reg_3208_pp0_iter6_reg;
reg   [7:0] b_reg_3208_pp0_iter7_reg;
reg   [7:0] b_reg_3208_pp0_iter8_reg;
reg   [7:0] b_reg_3208_pp0_iter9_reg;
reg   [7:0] b_reg_3208_pp0_iter10_reg;
reg   [7:0] b_reg_3208_pp0_iter11_reg;
wire   [0:0] icmp_ln1072_fu_1403_p2;
reg   [0:0] icmp_ln1072_reg_3216;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_3216_pp0_iter9_reg;
wire   [14:0] zext_ln1257_fu_1443_p1;
reg   [14:0] zext_ln1257_reg_3220;
wire   [15:0] zext_ln1257_1_fu_1446_p1;
reg   [15:0] zext_ln1257_1_reg_3226;
wire  signed [15:0] grp_reg_int_s_fu_1458_ap_return;
wire  signed [15:0] grp_fu_2869_p3;
wire  signed [15:0] grp_fu_2877_p3;
reg  signed [15:0] add_ln1259_reg_3253;
reg  signed [15:0] add_ln1259_reg_3253_pp0_iter6_reg;
reg  signed [15:0] add_ln1259_reg_3253_pp0_iter7_reg;
reg  signed [15:0] add_ln1259_reg_3253_pp0_iter8_reg;
reg  signed [15:0] add_ln1259_reg_3253_pp0_iter9_reg;
reg  signed [15:0] add_ln1259_reg_3253_pp0_iter10_reg;
wire   [15:0] grp_fu_2894_p3;
reg  signed [15:0] add_ln1258_1_reg_3259;
reg  signed [15:0] add_ln1258_1_reg_3259_pp0_iter7_reg;
reg  signed [15:0] add_ln1258_1_reg_3259_pp0_iter8_reg;
reg  signed [15:0] add_ln1258_1_reg_3259_pp0_iter9_reg;
reg  signed [15:0] add_ln1258_1_reg_3259_pp0_iter10_reg;
reg   [0:0] tmp_13_reg_3264;
reg   [7:0] trunc_ln320_1_reg_3269;
reg   [7:0] ref_tmp23_0_reg_3279;
reg   [7:0] ref_tmp23_1_reg_3284;
reg   [7:0] ref_tmp23_2_reg_3289;
wire   [7:0] trunc_ln320_fu_1679_p1;
reg   [7:0] trunc_ln320_reg_3294;
wire   [7:0] select_ln1592_fu_1683_p3;
reg   [7:0] select_ln1592_reg_3301;
wire   [7:0] b_1_fu_1788_p3;
reg   [7:0] b_1_reg_3307;
wire   [7:0] select_ln1266_fu_1806_p3;
reg   [7:0] select_ln1266_reg_3312;
reg   [7:0] ref_tmp16_0_reg_3317;
reg   [7:0] ref_tmp16_1_reg_3322;
reg   [7:0] ref_tmp16_2_reg_3327;
wire  signed [27:0] grp_fu_2919_p2;
reg  signed [27:0] mul_ln1311_reg_3332;
wire   [7:0] sub_ln1311_1_fu_1845_p2;
reg   [7:0] sub_ln1311_1_reg_3338;
wire   [7:0] select_ln320_fu_2789_p3;
reg   [7:0] select_ln320_reg_3398;
reg   [7:0] select_ln320_reg_3398_pp0_iter8_reg;
reg   [7:0] select_ln320_reg_3398_pp0_iter9_reg;
reg   [7:0] select_ln320_reg_3398_pp0_iter10_reg;
reg   [7:0] select_ln320_reg_3398_pp0_iter11_reg;
wire    grp_tpgPatternDPColorSquare_fu_933_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_933_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_933_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_933_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_933_ap_ce;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_933_ap_return_0;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_933_ap_return_1;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_933_ap_return_2;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter12_ignore_call0;
reg    ap_block_state14_pp0_stage0_iter13_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp230;
wire    grp_tpgPatternCheckerBoard_fu_976_ap_start;
wire    grp_tpgPatternCheckerBoard_fu_976_ap_done;
wire    grp_tpgPatternCheckerBoard_fu_976_ap_idle;
wire    grp_tpgPatternCheckerBoard_fu_976_ap_ready;
reg    grp_tpgPatternCheckerBoard_fu_976_ap_ce;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_976_ap_return_0;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_976_ap_return_1;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_976_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp231;
wire    grp_tpgPatternTartanColorBars_fu_1007_ap_start;
wire    grp_tpgPatternTartanColorBars_fu_1007_ap_done;
wire    grp_tpgPatternTartanColorBars_fu_1007_ap_idle;
wire    grp_tpgPatternTartanColorBars_fu_1007_ap_ready;
reg    grp_tpgPatternTartanColorBars_fu_1007_ap_ce;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1007_ap_return_0;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1007_ap_return_1;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1007_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp234;
wire    grp_tpgPatternCrossHatch_fu_1038_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1038_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1038_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1038_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1038_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1038_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1038_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1038_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp530;
wire   [15:0] grp_reg_int_s_fu_1458_d;
reg    grp_reg_int_s_fu_1458_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter12_ignore_call5;
reg    ap_block_state14_pp0_stage0_iter13_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp174;
reg    grp_tpgPatternDPColorSquare_fu_933_ap_start_reg;
reg    grp_tpgPatternCheckerBoard_fu_976_ap_start_reg;
reg    grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg;
reg    grp_tpgPatternCrossHatch_fu_1038_ap_start_reg;
wire   [63:0] zext_ln1236_fu_1153_p1;
wire   [63:0] zext_ln1240_fu_1164_p1;
wire   [63:0] zext_ln1244_fu_1175_p1;
wire   [63:0] zext_ln1215_fu_1855_p1;
wire   [63:0] zext_ln1183_fu_1876_p1;
wire   [63:0] zext_ln1162_fu_1892_p1;
wire   [63:0] zext_ln1141_fu_1908_p1;
wire   [63:0] zext_ln1120_fu_1924_p1;
wire   [63:0] zext_ln1099_fu_1940_p1;
wire   [63:0] zext_ln1310_fu_2804_p1;
wire   [15:0] zext_ln544_fu_2750_p1;
wire   [15:0] zext_ln1056_fu_1959_p1;
wire   [7:0] zext_ln1212_fu_1628_p1;
wire   [7:0] empty_63_fu_1610_p1;
wire   [10:0] sub_ln229_fu_1414_p2;
wire   [10:0] add_ln229_fu_1408_p2;
wire   [15:0] add_ln1296_fu_1491_p2;
wire   [15:0] add_ln1298_fu_1503_p2;
wire   [15:0] zext_ln648_fu_2381_p1;
wire   [15:0] add_ln1619_fu_1690_p2;
wire   [7:0] select_ln320_3_fu_2000_p3;
wire   [7:0] select_ln1592_3_fu_2037_p3;
wire   [7:0] tmp_4_fu_2272_p3;
wire   [7:0] select_ln321_2_fu_2368_p3;
wire   [7:0] select_ln321_4_fu_2524_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_2581_p1;
wire   [7:0] select_ln321_3_fu_2698_p3;
wire   [7:0] select_ln321_1_fu_2737_p3;
wire   [7:0] conv_i_i226_cast_cast_cast_fu_1081_p1;
wire   [7:0] conv_i_i_cast_cast_fu_1073_p3;
wire   [7:0] tmp_1_fu_2067_p5;
wire   [7:0] select_ln223_fu_2298_p3;
wire  signed [7:0] sext_ln320_fu_2577_p1;
wire   [7:0] select_ln1592_5_fu_2049_p3;
wire   [7:0] trunc_ln1_fu_2250_p3;
wire   [7:0] select_ln1487_fu_2362_p3;
wire   [7:0] add_ln1314_fu_2518_p2;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_2573_p1;
wire   [7:0] empty_fu_2694_p1;
wire   [7:0] select_ln320_1_fu_2731_p3;
wire   [7:0] conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1069_p1;
wire   [7:0] add_ln1056_fu_1953_p2;
wire   [27:0] ret_4_fu_2134_p3;
wire   [27:0] ret_5_fu_2180_p3;
wire   [27:0] ret_6_fu_2226_p3;
reg   [15:0] phi_mul_fu_446;
wire   [15:0] add_ln528_fu_1534_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_450;
wire   [15:0] x_5_fu_1141_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_454;
reg   [0:0] hdata_flag_1_fu_458;
reg   [0:0] rampVal_3_flag_1_fu_462;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] conv_i6_i242_cast_cast_cast_cast_cast_fu_1065_p1;
wire   [7:0] trunc_ln520_1_fu_1121_p1;
wire   [10:0] trunc_ln520_2_fu_1125_p1;
wire   [10:0] add_ln1240_fu_1158_p2;
wire   [10:0] add_ln1244_fu_1169_p2;
wire   [15:0] or_ln1285_fu_1180_p2;
wire   [15:0] or_ln1050_fu_1276_p2;
wire   [7:0] trunc_ln1236_fu_1293_p1;
wire   [8:0] add_ln1236_fu_1297_p2;
wire   [0:0] tmp_7_fu_1309_p3;
wire   [7:0] xor_ln1236_fu_1303_p2;
wire   [7:0] trunc_ln1240_fu_1325_p1;
wire   [8:0] add_ln1240_1_fu_1329_p2;
wire   [0:0] tmp_8_fu_1341_p3;
wire   [7:0] xor_ln1240_fu_1335_p2;
wire   [7:0] trunc_ln1244_fu_1357_p1;
wire   [8:0] add_ln1244_1_fu_1361_p2;
wire   [0:0] tmp_9_fu_1373_p3;
wire   [7:0] xor_ln1244_fu_1367_p2;
wire   [11:0] zext_ln1540_fu_1393_p1;
wire   [11:0] ret_fu_1397_p2;
wire  signed [16:0] grp_fu_2851_p3;
wire   [14:0] shl_ln2_fu_1464_p3;
wire   [14:0] grp_fu_2860_p3;
wire   [7:0] mul_ln1257_2_fu_1542_p0;
wire   [5:0] mul_ln1257_2_fu_1542_p1;
wire   [12:0] mul_ln1257_2_fu_1542_p2;
wire   [15:0] grp_fu_2885_p3;
wire   [16:0] zext_ln1257_6_fu_1552_p1;
wire   [16:0] zext_ln1257_4_fu_1548_p1;
wire   [15:0] zext_ln1257_7_fu_1555_p1;
wire   [16:0] add_ln1257_2_fu_1559_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1257_3_fu_1565_p2;
wire   [2:0] trunc_ln520_6_fu_1618_p1;
wire   [2:0] add_ln1212_fu_1622_p2;
wire   [15:0] select_ln1584_fu_1672_p3;
wire   [14:0] shl_ln1_fu_1708_p3;
wire   [16:0] zext_ln1258_1_fu_1719_p1;
wire   [16:0] zext_ln1258_fu_1715_p1;
wire  signed [15:0] zext_ln1259_1_fu_1731_p0;
wire   [15:0] grp_fu_2909_p3;
wire  signed [15:0] add_ln1259_3_fu_1734_p0;
wire   [16:0] zext_ln1259_1_fu_1731_p1;
wire  signed [16:0] sext_ln1259_1_fu_1728_p1;
wire   [16:0] add_ln1258_2_fu_1722_p2;
wire   [0:0] tmp_14_fu_1744_p3;
wire   [7:0] trunc_ln2_fu_1752_p4;
wire   [16:0] add_ln1259_2_fu_1738_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1259_3_fu_1734_p2;
wire   [0:0] tmp_15_fu_1770_p3;
wire   [7:0] trunc_ln3_fu_1778_p4;
wire   [0:0] xor_ln1266_fu_1796_p2;
wire   [0:0] or_ln1266_fu_1801_p2;
wire   [7:0] g_1_fu_1762_p3;
wire   [26:0] trunc_ln1311_fu_1826_p1;
wire   [26:0] sub_ln1311_fu_1829_p2;
wire   [7:0] trunc_ln1311_1_fu_1835_p4;
wire   [0:0] or_ln1183_fu_1865_p2;
wire   [1:0] select_ln1183_fu_1869_p3;
wire   [0:0] or_ln1162_fu_1881_p2;
wire   [1:0] select_ln1162_fu_1885_p3;
wire   [0:0] or_ln1141_fu_1897_p2;
wire   [1:0] select_ln1141_fu_1901_p3;
wire   [0:0] or_ln1120_fu_1913_p2;
wire   [1:0] select_ln1120_fu_1917_p3;
wire   [0:0] or_ln1099_fu_1929_p2;
wire   [1:0] select_ln1099_fu_1933_p3;
wire   [7:0] trunc_ln520_5_fu_1949_p1;
wire   [7:0] select_ln1592_1_fu_2025_p3;
wire   [7:0] select_ln1592_4_fu_2043_p3;
wire   [0:0] and_ln1616_fu_2055_p2;
wire   [7:0] tmp_1_fu_2067_p2;
wire   [7:0] tmp_1_fu_2067_p3;
wire   [1:0] tmp_1_fu_2067_p4;
wire   [0:0] tmp_10_fu_2110_p3;
wire   [0:0] trunc_ln1544_fu_2106_p1;
wire   [0:0] xor_ln1543_fu_2128_p2;
wire   [26:0] lshr_ln_fu_2118_p4;
wire   [0:0] tmp_11_fu_2156_p3;
wire   [0:0] trunc_ln1544_1_fu_2152_p1;
wire   [0:0] xor_ln1543_1_fu_2174_p2;
wire   [26:0] lshr_ln1543_1_fu_2164_p4;
wire   [0:0] tmp_12_fu_2202_p3;
wire   [0:0] trunc_ln1544_2_fu_2198_p1;
wire   [0:0] xor_ln1543_2_fu_2220_p2;
wire   [26:0] lshr_ln1543_2_fu_2210_p4;
wire   [6:0] tmp_2_fu_2240_p4;
wire   [6:0] tmp_3_fu_2262_p4;
wire   [6:0] tmp_5_fu_2280_p4;
wire   [0:0] and_ln1817_fu_2258_p2;
wire   [7:0] tmp_6_fu_2290_p3;
wire   [7:0] trunc_ln520_4_fu_2358_p1;
wire   [7:0] add_ln1500_fu_2375_p2;
wire   [0:0] tmp_16_fu_2495_p3;
wire   [7:0] trunc_ln1311_2_fu_2502_p4;
wire   [7:0] select_ln1311_fu_2511_p3;
wire   [7:0] trunc_ln520_3_fu_2727_p1;
wire   [7:0] add_ln1039_fu_2744_p2;
wire  signed [15:0] lshr_ln1_fu_2795_p1;
wire   [15:0] grp_fu_2901_p3;
wire   [10:0] lshr_ln1_fu_2795_p4;
wire   [15:0] grp_fu_2851_p0;
wire  signed [0:0] grp_fu_2851_p1;
wire   [15:0] grp_fu_2851_p2;
wire   [7:0] grp_fu_2860_p0;
wire   [6:0] grp_fu_2860_p1;
wire   [12:0] grp_fu_2860_p2;
wire   [7:0] grp_fu_2869_p0;
wire  signed [7:0] grp_fu_2869_p1;
wire   [7:0] grp_fu_2877_p0;
wire  signed [7:0] grp_fu_2877_p1;
wire   [14:0] grp_fu_2877_p2;
wire   [7:0] grp_fu_2885_p0;
wire   [7:0] grp_fu_2885_p1;
wire   [14:0] grp_fu_2885_p2;
wire   [7:0] grp_fu_2894_p0;
wire  signed [6:0] grp_fu_2894_p1;
wire   [15:0] grp_fu_2901_p2;
wire   [7:0] grp_fu_2909_p0;
wire  signed [5:0] grp_fu_2909_p1;
wire   [7:0] grp_fu_2919_p1;
reg    grp_fu_2851_ce;
reg    grp_fu_2860_ce;
reg    grp_fu_2869_ce;
reg    grp_fu_2877_ce;
reg    grp_fu_2885_ce;
reg    grp_fu_2894_ce;
reg    grp_fu_2901_ce;
reg    grp_fu_2909_ce;
reg    grp_fu_2919_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] grp_fu_2860_p00;
wire   [15:0] grp_fu_2877_p20;
wire   [15:0] grp_fu_2885_p20;
wire   [13:0] grp_fu_2909_p00;
wire   [12:0] mul_ln1257_2_fu_1542_p00;
reg    ap_condition_2749;
reg    ap_condition_2756;
reg    ap_condition_2760;
reg    ap_condition_2764;
reg    ap_condition_2754;
reg    ap_condition_2774;
reg    ap_condition_2777;
reg    ap_condition_2783;
reg    ap_condition_2786;
reg    ap_condition_2795;
reg    ap_condition_2799;
reg    ap_condition_2803;
reg    ap_condition_1681;
reg    ap_condition_1686;
reg    ap_condition_2813;
reg    ap_condition_2817;
reg    ap_condition_2821;
reg    ap_condition_2828;
reg    ap_condition_2832;
reg    ap_condition_2837;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 grp_tpgPatternDPColorSquare_fu_933_ap_start_reg = 1'b0;
#0 grp_tpgPatternCheckerBoard_fu_976_ap_start_reg = 1'b0;
#0 grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_1038_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_933(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_933_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_933_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_933_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_933_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_933_ap_ce),
    .y(y),
    .x(x_4_reg_3123_pp0_iter8_reg),
    .color(colorFormatLocal),
    .dpDynamicRange(dpDynamicRange_load),
    .dpYUVCoef(dpYUVCoef_load),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_933_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_933_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_933_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_976(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoard_fu_976_ap_start),
    .ap_done(grp_tpgPatternCheckerBoard_fu_976_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoard_fu_976_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoard_fu_976_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoard_fu_976_ap_ce),
    .y(y),
    .x(x_4_reg_3123_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCheckerBoard_fu_976_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoard_fu_976_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoard_fu_976_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1007(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColorBars_fu_1007_ap_start),
    .ap_done(grp_tpgPatternTartanColorBars_fu_1007_ap_done),
    .ap_idle(grp_tpgPatternTartanColorBars_fu_1007_ap_idle),
    .ap_ready(grp_tpgPatternTartanColorBars_fu_1007_ap_ready),
    .ap_ce(grp_tpgPatternTartanColorBars_fu_1007_ap_ce),
    .y(y),
    .x(x_4_reg_3123_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternTartanColorBars_fu_1007_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColorBars_fu_1007_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColorBars_fu_1007_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1038(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1038_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1038_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1038_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1038_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1038_ap_ce),
    .y(y),
    .x(x_4_reg_3123_pp0_iter7_reg),
    .width(loopWidth),
    .height(loopHeight),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1038_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1038_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_1038_ap_return_2)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_1458_d),
    .ap_return(grp_reg_int_s_fu_1458_ap_return),
    .ap_ce(grp_reg_int_s_fu_1458_ap_ce)
);

design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U44(
    .din0(mul_ln1257_2_fu_1542_p0),
    .din1(mul_ln1257_2_fu_1542_p1),
    .dout(mul_ln1257_2_fu_1542_p2)
);

design_1_v_tpg_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U45(
    .din0(8'd0),
    .din1(tmp_1_fu_2067_p2),
    .din2(tmp_1_fu_2067_p3),
    .din3(tmp_1_fu_2067_p4),
    .dout(tmp_1_fu_2067_p5)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2851_p0),
    .din1(grp_fu_2851_p1),
    .din2(grp_fu_2851_p2),
    .ce(grp_fu_2851_ce),
    .dout(grp_fu_2851_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2860_p0),
    .din1(grp_fu_2860_p1),
    .din2(grp_fu_2860_p2),
    .ce(grp_fu_2860_ce),
    .dout(grp_fu_2860_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2869_p0),
    .din1(grp_fu_2869_p1),
    .din2(16'd32896),
    .ce(grp_fu_2869_ce),
    .dout(grp_fu_2869_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2877_p0),
    .din1(grp_fu_2877_p1),
    .din2(grp_fu_2877_p2),
    .ce(grp_fu_2877_ce),
    .dout(grp_fu_2877_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2885_p0),
    .din1(grp_fu_2885_p1),
    .din2(grp_fu_2885_p2),
    .ce(grp_fu_2885_ce),
    .dout(grp_fu_2885_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2894_p0),
    .din1(grp_fu_2894_p1),
    .din2(grp_fu_2869_p3),
    .ce(grp_fu_2894_ce),
    .dout(grp_fu_2894_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_1458_ap_return),
    .din2(grp_fu_2901_p2),
    .ce(grp_fu_2901_ce),
    .dout(grp_fu_2901_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2909_p0),
    .din1(grp_fu_2909_p1),
    .din2(16'd32896),
    .ce(grp_fu_2909_ce),
    .dout(grp_fu_2909_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_2919_p1),
    .ce(grp_fu_2919_ce),
    .dout(grp_fu_2919_p2)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCheckerBoard_fu_976_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternCheckerBoard_fu_976_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCheckerBoard_fu_976_ap_ready == 1'b1)) begin
            grp_tpgPatternCheckerBoard_fu_976_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1038_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            grp_tpgPatternCrossHatch_fu_1038_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1038_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1038_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_933_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternDPColorSquare_fu_933_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_933_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_933_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternTartanColorBars_fu_1007_ap_ready == 1'b1)) begin
            grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            hdata_flag_1_fu_458 <= hdata_flag_0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            hdata_flag_1_fu_458 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            phi_mul_fu_446 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_446 <= add_ln528_fu_1534_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_2_flag_1_fu_454 <= rampVal_2_flag_0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            rampVal_2_flag_1_fu_454 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_3_flag_1_fu_462 <= rampVal_3_flag_0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            rampVal_3_flag_1_fu_462 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln520_fu_1129_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_450 <= x_5_fu_1141_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_450 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln1258_1_reg_3259 <= grp_fu_2894_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1258_1_reg_3259_pp0_iter10_reg <= add_ln1258_1_reg_3259_pp0_iter9_reg;
        add_ln1258_1_reg_3259_pp0_iter7_reg <= add_ln1258_1_reg_3259;
        add_ln1258_1_reg_3259_pp0_iter8_reg <= add_ln1258_1_reg_3259_pp0_iter7_reg;
        add_ln1258_1_reg_3259_pp0_iter9_reg <= add_ln1258_1_reg_3259_pp0_iter8_reg;
        add_ln1259_reg_3253_pp0_iter10_reg <= add_ln1259_reg_3253_pp0_iter9_reg;
        add_ln1259_reg_3253_pp0_iter6_reg <= add_ln1259_reg_3253;
        add_ln1259_reg_3253_pp0_iter7_reg <= add_ln1259_reg_3253_pp0_iter6_reg;
        add_ln1259_reg_3253_pp0_iter8_reg <= add_ln1259_reg_3253_pp0_iter7_reg;
        add_ln1259_reg_3253_pp0_iter9_reg <= add_ln1259_reg_3253_pp0_iter8_reg;
        and_ln1219_reg_3187_pp0_iter10_reg <= and_ln1219_reg_3187_pp0_iter9_reg;
        and_ln1219_reg_3187_pp0_iter11_reg <= and_ln1219_reg_3187_pp0_iter10_reg;
        and_ln1219_reg_3187_pp0_iter2_reg <= and_ln1219_reg_3187_pp0_iter1_reg;
        and_ln1219_reg_3187_pp0_iter3_reg <= and_ln1219_reg_3187_pp0_iter2_reg;
        and_ln1219_reg_3187_pp0_iter4_reg <= and_ln1219_reg_3187_pp0_iter3_reg;
        and_ln1219_reg_3187_pp0_iter5_reg <= and_ln1219_reg_3187_pp0_iter4_reg;
        and_ln1219_reg_3187_pp0_iter6_reg <= and_ln1219_reg_3187_pp0_iter5_reg;
        and_ln1219_reg_3187_pp0_iter7_reg <= and_ln1219_reg_3187_pp0_iter6_reg;
        and_ln1219_reg_3187_pp0_iter8_reg <= and_ln1219_reg_3187_pp0_iter7_reg;
        and_ln1219_reg_3187_pp0_iter9_reg <= and_ln1219_reg_3187_pp0_iter8_reg;
        and_ln1292_reg_3183_pp0_iter2_reg <= and_ln1292_reg_3183_pp0_iter1_reg;
        and_ln1292_reg_3183_pp0_iter3_reg <= and_ln1292_reg_3183_pp0_iter2_reg;
        and_ln1292_reg_3183_pp0_iter4_reg <= and_ln1292_reg_3183_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_3208_pp0_iter10_reg <= b_reg_3208_pp0_iter9_reg;
        b_reg_3208_pp0_iter11_reg <= b_reg_3208_pp0_iter10_reg;
        b_reg_3208_pp0_iter2_reg <= b_reg_3208;
        b_reg_3208_pp0_iter3_reg <= b_reg_3208_pp0_iter2_reg;
        b_reg_3208_pp0_iter4_reg <= b_reg_3208_pp0_iter3_reg;
        b_reg_3208_pp0_iter5_reg <= b_reg_3208_pp0_iter4_reg;
        b_reg_3208_pp0_iter6_reg <= b_reg_3208_pp0_iter5_reg;
        b_reg_3208_pp0_iter7_reg <= b_reg_3208_pp0_iter6_reg;
        b_reg_3208_pp0_iter8_reg <= b_reg_3208_pp0_iter7_reg;
        b_reg_3208_pp0_iter9_reg <= b_reg_3208_pp0_iter8_reg;
        g_reg_3202_pp0_iter10_reg <= g_reg_3202_pp0_iter9_reg;
        g_reg_3202_pp0_iter11_reg <= g_reg_3202_pp0_iter10_reg;
        g_reg_3202_pp0_iter2_reg <= g_reg_3202;
        g_reg_3202_pp0_iter3_reg <= g_reg_3202_pp0_iter2_reg;
        g_reg_3202_pp0_iter4_reg <= g_reg_3202_pp0_iter3_reg;
        g_reg_3202_pp0_iter5_reg <= g_reg_3202_pp0_iter4_reg;
        g_reg_3202_pp0_iter6_reg <= g_reg_3202_pp0_iter5_reg;
        g_reg_3202_pp0_iter7_reg <= g_reg_3202_pp0_iter6_reg;
        g_reg_3202_pp0_iter8_reg <= g_reg_3202_pp0_iter7_reg;
        g_reg_3202_pp0_iter9_reg <= g_reg_3202_pp0_iter8_reg;
        icmp_ln1027_reg_3153_pp0_iter10_reg <= icmp_ln1027_reg_3153_pp0_iter9_reg;
        icmp_ln1027_reg_3153_pp0_iter11_reg <= icmp_ln1027_reg_3153_pp0_iter10_reg;
        icmp_ln1027_reg_3153_pp0_iter2_reg <= icmp_ln1027_reg_3153_pp0_iter1_reg;
        icmp_ln1027_reg_3153_pp0_iter3_reg <= icmp_ln1027_reg_3153_pp0_iter2_reg;
        icmp_ln1027_reg_3153_pp0_iter4_reg <= icmp_ln1027_reg_3153_pp0_iter3_reg;
        icmp_ln1027_reg_3153_pp0_iter5_reg <= icmp_ln1027_reg_3153_pp0_iter4_reg;
        icmp_ln1027_reg_3153_pp0_iter6_reg <= icmp_ln1027_reg_3153_pp0_iter5_reg;
        icmp_ln1027_reg_3153_pp0_iter7_reg <= icmp_ln1027_reg_3153_pp0_iter6_reg;
        icmp_ln1027_reg_3153_pp0_iter8_reg <= icmp_ln1027_reg_3153_pp0_iter7_reg;
        icmp_ln1027_reg_3153_pp0_iter9_reg <= icmp_ln1027_reg_3153_pp0_iter8_reg;
        icmp_ln1050_reg_3191_pp0_iter10_reg <= icmp_ln1050_reg_3191_pp0_iter9_reg;
        icmp_ln1050_reg_3191_pp0_iter2_reg <= icmp_ln1050_reg_3191_pp0_iter1_reg;
        icmp_ln1050_reg_3191_pp0_iter3_reg <= icmp_ln1050_reg_3191_pp0_iter2_reg;
        icmp_ln1050_reg_3191_pp0_iter4_reg <= icmp_ln1050_reg_3191_pp0_iter3_reg;
        icmp_ln1050_reg_3191_pp0_iter5_reg <= icmp_ln1050_reg_3191_pp0_iter4_reg;
        icmp_ln1050_reg_3191_pp0_iter6_reg <= icmp_ln1050_reg_3191_pp0_iter5_reg;
        icmp_ln1050_reg_3191_pp0_iter7_reg <= icmp_ln1050_reg_3191_pp0_iter6_reg;
        icmp_ln1050_reg_3191_pp0_iter8_reg <= icmp_ln1050_reg_3191_pp0_iter7_reg;
        icmp_ln1050_reg_3191_pp0_iter9_reg <= icmp_ln1050_reg_3191_pp0_iter8_reg;
        icmp_ln1072_reg_3216_pp0_iter2_reg <= icmp_ln1072_reg_3216;
        icmp_ln1072_reg_3216_pp0_iter3_reg <= icmp_ln1072_reg_3216_pp0_iter2_reg;
        icmp_ln1072_reg_3216_pp0_iter4_reg <= icmp_ln1072_reg_3216_pp0_iter3_reg;
        icmp_ln1072_reg_3216_pp0_iter5_reg <= icmp_ln1072_reg_3216_pp0_iter4_reg;
        icmp_ln1072_reg_3216_pp0_iter6_reg <= icmp_ln1072_reg_3216_pp0_iter5_reg;
        icmp_ln1072_reg_3216_pp0_iter7_reg <= icmp_ln1072_reg_3216_pp0_iter6_reg;
        icmp_ln1072_reg_3216_pp0_iter8_reg <= icmp_ln1072_reg_3216_pp0_iter7_reg;
        icmp_ln1072_reg_3216_pp0_iter9_reg <= icmp_ln1072_reg_3216_pp0_iter8_reg;
        icmp_ln1285_reg_3179_pp0_iter2_reg <= icmp_ln1285_reg_3179_pp0_iter1_reg;
        icmp_ln1285_reg_3179_pp0_iter3_reg <= icmp_ln1285_reg_3179_pp0_iter2_reg;
        icmp_ln1285_reg_3179_pp0_iter4_reg <= icmp_ln1285_reg_3179_pp0_iter3_reg;
        icmp_ln1584_reg_3159_pp0_iter10_reg <= icmp_ln1584_reg_3159_pp0_iter9_reg;
        icmp_ln1584_reg_3159_pp0_iter2_reg <= icmp_ln1584_reg_3159_pp0_iter1_reg;
        icmp_ln1584_reg_3159_pp0_iter3_reg <= icmp_ln1584_reg_3159_pp0_iter2_reg;
        icmp_ln1584_reg_3159_pp0_iter4_reg <= icmp_ln1584_reg_3159_pp0_iter3_reg;
        icmp_ln1584_reg_3159_pp0_iter5_reg <= icmp_ln1584_reg_3159_pp0_iter4_reg;
        icmp_ln1584_reg_3159_pp0_iter6_reg <= icmp_ln1584_reg_3159_pp0_iter5_reg;
        icmp_ln1584_reg_3159_pp0_iter7_reg <= icmp_ln1584_reg_3159_pp0_iter6_reg;
        icmp_ln1584_reg_3159_pp0_iter8_reg <= icmp_ln1584_reg_3159_pp0_iter7_reg;
        icmp_ln1584_reg_3159_pp0_iter9_reg <= icmp_ln1584_reg_3159_pp0_iter8_reg;
        icmp_ln520_reg_3149_pp0_iter10_reg <= icmp_ln520_reg_3149_pp0_iter9_reg;
        icmp_ln520_reg_3149_pp0_iter11_reg <= icmp_ln520_reg_3149_pp0_iter10_reg;
        icmp_ln520_reg_3149_pp0_iter2_reg <= icmp_ln520_reg_3149_pp0_iter1_reg;
        icmp_ln520_reg_3149_pp0_iter3_reg <= icmp_ln520_reg_3149_pp0_iter2_reg;
        icmp_ln520_reg_3149_pp0_iter4_reg <= icmp_ln520_reg_3149_pp0_iter3_reg;
        icmp_ln520_reg_3149_pp0_iter5_reg <= icmp_ln520_reg_3149_pp0_iter4_reg;
        icmp_ln520_reg_3149_pp0_iter6_reg <= icmp_ln520_reg_3149_pp0_iter5_reg;
        icmp_ln520_reg_3149_pp0_iter7_reg <= icmp_ln520_reg_3149_pp0_iter6_reg;
        icmp_ln520_reg_3149_pp0_iter8_reg <= icmp_ln520_reg_3149_pp0_iter7_reg;
        icmp_ln520_reg_3149_pp0_iter9_reg <= icmp_ln520_reg_3149_pp0_iter8_reg;
        r_reg_3195_pp0_iter10_reg <= r_reg_3195_pp0_iter9_reg;
        r_reg_3195_pp0_iter11_reg <= r_reg_3195_pp0_iter10_reg;
        r_reg_3195_pp0_iter2_reg <= r_reg_3195;
        r_reg_3195_pp0_iter3_reg <= r_reg_3195_pp0_iter2_reg;
        r_reg_3195_pp0_iter4_reg <= r_reg_3195_pp0_iter3_reg;
        r_reg_3195_pp0_iter5_reg <= r_reg_3195_pp0_iter4_reg;
        r_reg_3195_pp0_iter6_reg <= r_reg_3195_pp0_iter5_reg;
        r_reg_3195_pp0_iter7_reg <= r_reg_3195_pp0_iter6_reg;
        r_reg_3195_pp0_iter8_reg <= r_reg_3195_pp0_iter7_reg;
        r_reg_3195_pp0_iter9_reg <= r_reg_3195_pp0_iter8_reg;
        select_ln320_reg_3398_pp0_iter10_reg <= select_ln320_reg_3398_pp0_iter9_reg;
        select_ln320_reg_3398_pp0_iter11_reg <= select_ln320_reg_3398_pp0_iter10_reg;
        select_ln320_reg_3398_pp0_iter8_reg <= select_ln320_reg_3398;
        select_ln320_reg_3398_pp0_iter9_reg <= select_ln320_reg_3398_pp0_iter8_reg;
        trunc_ln520_reg_3131_pp0_iter10_reg <= trunc_ln520_reg_3131_pp0_iter9_reg;
        trunc_ln520_reg_3131_pp0_iter11_reg <= trunc_ln520_reg_3131_pp0_iter10_reg;
        trunc_ln520_reg_3131_pp0_iter2_reg <= trunc_ln520_reg_3131_pp0_iter1_reg;
        trunc_ln520_reg_3131_pp0_iter3_reg <= trunc_ln520_reg_3131_pp0_iter2_reg;
        trunc_ln520_reg_3131_pp0_iter4_reg <= trunc_ln520_reg_3131_pp0_iter3_reg;
        trunc_ln520_reg_3131_pp0_iter5_reg <= trunc_ln520_reg_3131_pp0_iter4_reg;
        trunc_ln520_reg_3131_pp0_iter6_reg <= trunc_ln520_reg_3131_pp0_iter5_reg;
        trunc_ln520_reg_3131_pp0_iter7_reg <= trunc_ln520_reg_3131_pp0_iter6_reg;
        trunc_ln520_reg_3131_pp0_iter8_reg <= trunc_ln520_reg_3131_pp0_iter7_reg;
        trunc_ln520_reg_3131_pp0_iter9_reg <= trunc_ln520_reg_3131_pp0_iter8_reg;
        x_4_reg_3123_pp0_iter2_reg <= x_4_reg_3123_pp0_iter1_reg;
        x_4_reg_3123_pp0_iter3_reg <= x_4_reg_3123_pp0_iter2_reg;
        x_4_reg_3123_pp0_iter4_reg <= x_4_reg_3123_pp0_iter3_reg;
        x_4_reg_3123_pp0_iter5_reg <= x_4_reg_3123_pp0_iter4_reg;
        x_4_reg_3123_pp0_iter6_reg <= x_4_reg_3123_pp0_iter5_reg;
        x_4_reg_3123_pp0_iter7_reg <= x_4_reg_3123_pp0_iter6_reg;
        x_4_reg_3123_pp0_iter8_reg <= x_4_reg_3123_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln1259_reg_3253 <= grp_fu_2877_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1219_reg_3187 <= and_ln1219_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1219_reg_3187_pp0_iter1_reg <= and_ln1219_reg_3187;
        and_ln1292_reg_3183_pp0_iter1_reg <= and_ln1292_reg_3183;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1027_reg_3153 <= icmp_ln1027_fu_1135_p2;
        icmp_ln1027_reg_3153_pp0_iter1_reg <= icmp_ln1027_reg_3153;
        icmp_ln1050_reg_3191_pp0_iter1_reg <= icmp_ln1050_reg_3191;
        icmp_ln1285_reg_3179_pp0_iter1_reg <= icmp_ln1285_reg_3179;
        icmp_ln1584_reg_3159_pp0_iter1_reg <= icmp_ln1584_reg_3159;
        icmp_ln520_reg_3149 <= icmp_ln520_fu_1129_p2;
        icmp_ln520_reg_3149_pp0_iter1_reg <= icmp_ln520_reg_3149;
        trunc_ln520_reg_3131 <= trunc_ln520_fu_1113_p1;
        trunc_ln520_reg_3131_pp0_iter1_reg <= trunc_ln520_reg_3131;
        x_4_reg_3123 <= ap_sig_allocacmp_x_4;
        x_4_reg_3123_pp0_iter1_reg <= x_4_reg_3123;
        zext_ln1032_cast_reg_3118[7 : 0] <= zext_ln1032_cast_fu_1061_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_fu_1186_p2 == 1'd0) & (bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1292_reg_3183 <= and_ln1292_fu_1192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        bSerie_V <= ret_6_fu_2226_p3;
        gSerie_V <= ret_5_fu_2180_p3;
        rSerie_V <= ret_4_fu_2134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0))) begin
        b_1_reg_3307 <= b_1_fu_1788_p3;
        select_ln1266_reg_3312 <= select_ln1266_fu_1806_p3;
        select_ln320_reg_3398 <= select_ln320_fu_2789_p3;
        tmp_13_reg_3264 <= add_ln1257_2_fu_1559_p2[32'd16];
        trunc_ln320_1_reg_3269 <= {{add_ln1257_3_fu_1565_p2[15:8]}};
        zext_ln1257_1_reg_3226[7 : 0] <= zext_ln1257_1_fu_1446_p1[7 : 0];
        zext_ln1257_reg_3220[7 : 0] <= zext_ln1257_fu_1443_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_3208 <= b_fu_1381_p3;
        g_reg_3202 <= g_fu_1349_p3;
        r_reg_3195 <= r_fu_1317_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1050_reg_3191 <= icmp_ln1050_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3153 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1072_reg_3216 <= icmp_ln1072_fu_1403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1285_reg_3179 <= icmp_ln1285_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1584_reg_3159 <= icmp_ln1584_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        mul_ln1311_reg_3332 <= grp_fu_2919_p2;
        sub_ln1311_1_reg_3338 <= sub_ln1311_1_fu_1845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd12))) begin
        ref_tmp16_0_reg_3317 <= grp_tpgPatternCrossHatch_fu_1038_ap_return_0;
        ref_tmp16_1_reg_3322 <= grp_tpgPatternCrossHatch_fu_1038_ap_return_1;
        ref_tmp16_2_reg_3327 <= grp_tpgPatternCrossHatch_fu_1038_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd19))) begin
        ref_tmp23_0_reg_3279 <= grp_tpgPatternDPColorSquare_fu_933_ap_return_0;
        ref_tmp23_1_reg_3284 <= grp_tpgPatternDPColorSquare_fu_933_ap_return_1;
        ref_tmp23_2_reg_3289 <= grp_tpgPatternDPColorSquare_fu_933_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17))) begin
        select_ln1592_reg_3301 <= select_ln1592_fu_1683_p3;
        trunc_ln320_reg_3294 <= trunc_ln320_fu_1679_p1;
    end
end

always @ (*) begin
    if (((icmp_ln520_fu_1129_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_450;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2851_ce = 1'b1;
    end else begin
        grp_fu_2851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2860_ce = 1'b1;
    end else begin
        grp_fu_2860_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2869_ce = 1'b1;
    end else begin
        grp_fu_2869_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2877_ce = 1'b1;
    end else begin
        grp_fu_2877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2885_ce = 1'b1;
    end else begin
        grp_fu_2885_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2894_ce = 1'b1;
    end else begin
        grp_fu_2894_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2901_ce = 1'b1;
    end else begin
        grp_fu_2901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2909_ce = 1'b1;
    end else begin
        grp_fu_2909_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2919_ce = 1'b1;
    end else begin
        grp_fu_2919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp174) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_1458_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_1458_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp231) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCheckerBoard_fu_976_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoard_fu_976_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCrossHatch_fu_1038_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1038_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp230) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternDPColorSquare_fu_933_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_933_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp234) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternTartanColorBars_fu_1007_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColorBars_fu_1007_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2749)) begin
        if ((icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd1)) begin
            hBarSel_2 = empty_63_fu_1610_p1;
        end else if (((icmp_ln1072_reg_3216_pp0_iter9_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1212_fu_1628_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_reg_3216_pp0_iter9_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2749)) begin
        if ((icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd1)) begin
            hBarSel_4_loc_1_out_o = empty_63_fu_1610_p1;
        end else if (((icmp_ln1072_reg_3216_pp0_iter9_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd0))) begin
            hBarSel_4_loc_1_out_o = zext_ln1212_fu_1628_p1;
        end else begin
            hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
        end
    end else begin
        hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_reg_3216_pp0_iter9_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter9_reg == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3149_pp0_iter11_reg == 1'd1))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        hdata_loc_1_out_o = zext_ln648_fu_2381_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2754)) begin
        if ((1'b1 == ap_condition_2764)) begin
            lhs_out_o = 11'd0;
        end else if ((1'b1 == ap_condition_2760)) begin
            lhs_out_o = add_ln229_fu_1408_p2;
        end else if ((1'b1 == ap_condition_2756)) begin
            lhs_out_o = sub_ln229_fu_1414_p2;
        end else begin
            lhs_out_o = lhs_out_i;
        end
    end else begin
        lhs_out_o = lhs_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1135_p2 == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_fu_1403_p2 == 1'd1) & (icmp_ln1027_reg_3153 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_fu_1403_p2 == 1'd0) & (icmp_ln1027_reg_3153 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lhs_out_o_ap_vld = 1'b1;
    end else begin
        lhs_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2803)) begin
            p_0_0_0_0_0359_out_o = conv_i6_i217;
        end else if ((1'b1 == ap_condition_2799)) begin
            p_0_0_0_0_0359_out_o = conv_i6_i224;
        end else if ((1'b1 == ap_condition_2795)) begin
            p_0_0_0_0_0359_out_o = conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1069_p1;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = select_ln320_1_fu_2731_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = empty_fu_2694_p1;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd3) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = rampStart_1;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd7) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = 8'd0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd8) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = 8'd255;
        end else if ((1'b1 == ap_condition_2786)) begin
            p_0_0_0_0_0359_out_o = tpgBarSelRgb_r_load_cast_fu_2573_p1;
        end else if ((1'b1 == ap_condition_2783)) begin
            p_0_0_0_0_0359_out_o = tpgBarSelYuv_y_q0;
        end else if (((bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = add_ln1314_fu_2518_p2;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = grp_tpgPatternTartanColorBars_fu_1007_ap_return_0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = ref_tmp16_0_reg_3317;
        end else if ((1'b1 == ap_condition_2777)) begin
            p_0_0_0_0_0359_out_o = r_reg_3195_pp0_iter11_reg;
        end else if ((1'b1 == ap_condition_2774)) begin
            p_0_0_0_0_0359_out_o = select_ln320_reg_3398_pp0_iter11_reg;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = select_ln1487_fu_2362_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = grp_tpgPatternCheckerBoard_fu_976_ap_return_0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = trunc_ln1_fu_2250_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = select_ln1592_5_fu_2049_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd18) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = select_ln320_3_fu_2000_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_0_0_0_0359_out_o = ref_tmp23_0_reg_3279;
        end else begin
            p_0_0_0_0_0359_out_o = p_0_0_0_0_0359_out_i;
        end
    end else begin
        p_0_0_0_0_0359_out_o = p_0_0_0_0_0359_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd7) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd8) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd3) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd18) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
        p_0_0_0_0_0359_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0359_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if ((bckgndId_load_read_read_fu_616_p2 == 8'd1)) begin
            p_0_1_0_0_0361_out_o = select_ln321_1_fu_2737_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd2)) begin
            p_0_1_0_0_0361_out_o = select_ln321_3_fu_2698_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd3)) begin
            p_0_1_0_0_0361_out_o = select_ln321;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd4) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = 8'd0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd4) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = redYuv_q0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd5) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = 8'd255;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd5) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = grnYuv_q0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd6) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = 8'd0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd6) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = bluYuv_q0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd7) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = 8'd0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd7) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = blkYuv_q0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd8) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = 8'd255;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd8) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = whiYuv_q0;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = sext_ln320_fu_2577_p1;
        end else if ((1'b1 == ap_condition_1686)) begin
            p_0_1_0_0_0361_out_o = tpgBarSelYuv_v_q0;
        end else if ((1'b1 == ap_condition_1681)) begin
            p_0_1_0_0_0361_out_o = tpgBarSelYuv_u_q0;
        end else if ((bckgndId_load == 8'd10)) begin
            p_0_1_0_0_0361_out_o = select_ln321_4_fu_2524_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd11)) begin
            p_0_1_0_0_0361_out_o = grp_tpgPatternTartanColorBars_fu_1007_ap_return_1;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd12)) begin
            p_0_1_0_0_0361_out_o = ref_tmp16_1_reg_3322;
        end else if (((bckgndId_load == 8'd13) & (cmp2_i210_read_read_fu_610_p2 == 1'd1))) begin
            p_0_1_0_0_0361_out_o = g_reg_3202_pp0_iter11_reg;
        end else if (((bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0))) begin
            p_0_1_0_0_0361_out_o = select_ln1266_reg_3312;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd14)) begin
            p_0_1_0_0_0361_out_o = select_ln321_2_fu_2368_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd15)) begin
            p_0_1_0_0_0361_out_o = grp_tpgPatternCheckerBoard_fu_976_ap_return_1;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd16)) begin
            p_0_1_0_0_0361_out_o = select_ln223_fu_2298_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd17)) begin
            p_0_1_0_0_0361_out_o = tmp_1_fu_2067_p5;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd18)) begin
            p_0_1_0_0_0361_out_o = select_ln320_3_fu_2000_p3;
        end else if ((bckgndId_load_read_read_fu_616_p2 == 8'd19)) begin
            p_0_1_0_0_0361_out_o = ref_tmp23_1_reg_3284;
        end else begin
            p_0_1_0_0_0361_out_o = p_0_1_0_0_0361_out_i;
        end
    end else begin
        p_0_1_0_0_0361_out_o = p_0_1_0_0_0361_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd4) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd4) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd5) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd5) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd6) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd6) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd7) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd7) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd8) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd8) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1219_reg_3187_pp0_iter11_reg) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd3) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd18) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'd1 == and_ln1219_reg_3187_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
        p_0_1_0_0_0361_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0361_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2803)) begin
            p_0_2_0_0_0363_out_o = conv_i_i_cast_cast_fu_1073_p3;
        end else if ((1'b1 == ap_condition_2799)) begin
            p_0_2_0_0_0363_out_o = conv_i_i226_cast_cast_cast_fu_1081_p1;
        end else if ((1'b1 == ap_condition_2795)) begin
            p_0_2_0_0_0363_out_o = conv_i_i244;
        end else if ((1'b1 == ap_condition_2817)) begin
            p_0_2_0_0_0363_out_o = conv_i_i260;
        end else if ((1'b1 == ap_condition_2813)) begin
            p_0_2_0_0_0363_out_o = conv_i_i276;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln321_1_fu_2737_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln321_3_fu_2698_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd3) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln321;
        end else if ((1'b1 == ap_condition_2786)) begin
            p_0_2_0_0_0363_out_o = tpgBarSelRgb_b_load_cast_fu_2581_p1;
        end else if ((1'b1 == ap_condition_2783)) begin
            p_0_2_0_0_0363_out_o = tpgBarSelYuv_v_q0;
        end else if (((bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln321_4_fu_2524_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = grp_tpgPatternTartanColorBars_fu_1007_ap_return_2;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = ref_tmp16_2_reg_3327;
        end else if ((1'b1 == ap_condition_2777)) begin
            p_0_2_0_0_0363_out_o = b_reg_3208_pp0_iter11_reg;
        end else if ((1'b1 == ap_condition_2774)) begin
            p_0_2_0_0_0363_out_o = b_1_reg_3307;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln321_2_fu_2368_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = grp_tpgPatternCheckerBoard_fu_976_ap_return_2;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = tmp_4_fu_2272_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln1592_3_fu_2037_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd18) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = select_ln320_3_fu_2000_p3;
        end else if (((bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            p_0_2_0_0_0363_out_o = ref_tmp23_2_reg_3289;
        end else begin
            p_0_2_0_0_0363_out_o = p_0_2_0_0_0363_out_i;
        end
    end else begin
        p_0_2_0_0_0363_out_o = p_0_2_0_0_0363_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd12) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd19) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd3) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd16) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd18) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd14) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd11) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd15) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
        p_0_2_0_0_0363_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0363_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2821)) begin
        if ((icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter10_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_1953_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3149_pp0_iter11_reg == 1'd1))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_1690_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3149_pp0_iter11_reg == 1'd1))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        rampVal_3_loc_1_out_o = zext_ln544_fu_2750_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_616_p2 == 8'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2821)) begin
        if ((icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_3118;
        end else if (((icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter10_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_1959_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1050_reg_3191_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_3153_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2754)) begin
        if ((1'b1 == ap_condition_2764)) begin
            xBar_V = 11'd0;
        end else if ((1'b1 == ap_condition_2760)) begin
            xBar_V = add_ln229_fu_1408_p2;
        end else if ((1'b1 == ap_condition_2756)) begin
            xBar_V = sub_ln229_fu_1414_p2;
        end else begin
            xBar_V = 'bx;
        end
    end else begin
        xBar_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1135_p2 == 1'd1) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_fu_1403_p2 == 1'd1) & (icmp_ln1027_reg_3153 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_fu_1403_p2 == 1'd0) & (icmp_ln1027_reg_3153 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        xBar_V_ap_vld = 1'b1;
    end else begin
        xBar_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load == 8'd10))) begin
        if (((icmp_ln1285_reg_3179_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_2828)) begin
            zonePlateVAddr = add_ln1296_fu_1491_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter3_reg == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2832)) begin
        if ((icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_1491_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load == 8'd10))) begin
        if ((1'b1 == ap_condition_2837)) begin
            zonePlateVDelta = Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_2828)) begin
            zonePlateVDelta = add_ln1298_fu_1503_p2;
        end else begin
            zonePlateVDelta = 'bx;
        end
    end else begin
        zonePlateVDelta = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_fu_1186_p2 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        zonePlateVDelta_ap_vld = 1'b1;
    end else begin
        zonePlateVDelta_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (bckgndId_load == 8'd10))) begin
        if ((1'b1 == ap_condition_2837)) begin
            zonePlateVDelta_loc_1_out_o = Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_2828)) begin
            zonePlateVDelta_loc_1_out_o = add_ln1298_fu_1503_p2;
        end else begin
            zonePlateVDelta_loc_1_out_o = zonePlateVDelta_loc_1_out_i;
        end
    end else begin
        zonePlateVDelta_loc_1_out_o = zonePlateVDelta_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_fu_1186_p2 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        zonePlateVDelta_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVDelta_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1039_fu_2744_p2 = (select_ln320_1_fu_2731_p3 + 8'd1);

assign add_ln1056_fu_1953_p2 = (trunc_ln520_5_fu_1949_p1 + 8'd1);

assign add_ln1212_fu_1622_p2 = (trunc_ln520_6_fu_1618_p1 + 3'd1);

assign add_ln1236_fu_1297_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1240_1_fu_1329_p2 = (tpgSinTableArray_9bit_q1 + 9'd128);

assign add_ln1240_fu_1158_p2 = (trunc_ln520_2_fu_1125_p1 + 11'd682);

assign add_ln1244_1_fu_1361_p2 = (tpgSinTableArray_9bit_q0 + 9'd128);

assign add_ln1244_fu_1169_p2 = ($signed(trunc_ln520_2_fu_1125_p1) + $signed(11'd1364));

assign add_ln1257_2_fu_1559_p2 = (zext_ln1257_6_fu_1552_p1 + zext_ln1257_4_fu_1548_p1);

assign add_ln1257_3_fu_1565_p2 = (grp_fu_2885_p3 + zext_ln1257_7_fu_1555_p1);

assign add_ln1258_2_fu_1722_p2 = (zext_ln1258_1_fu_1719_p1 + zext_ln1258_fu_1715_p1);

assign add_ln1259_2_fu_1738_p2 = ($signed(zext_ln1259_1_fu_1731_p1) + $signed(sext_ln1259_1_fu_1728_p1));

assign add_ln1259_3_fu_1734_p0 = grp_fu_2909_p3;

assign add_ln1259_3_fu_1734_p2 = ($signed(add_ln1259_3_fu_1734_p0) + $signed(add_ln1259_reg_3253_pp0_iter10_reg));

assign add_ln1296_fu_1491_p2 = (zonePlateVAddr_loc_1_out_i + zonePlateVDelta_loc_1_out_i);

assign add_ln1298_fu_1503_p2 = (Zplate_Ver_Control_Delta + zonePlateVDelta_loc_1_out_i);

assign add_ln1314_fu_2518_p2 = ($signed(select_ln1311_fu_2511_p3) + $signed(8'd144));

assign add_ln1500_fu_2375_p2 = (select_ln1487_fu_2362_p3 + 8'd1);

assign add_ln1619_fu_1690_p2 = (select_ln1584_fu_1672_p3 + 16'd1);

assign add_ln229_fu_1408_p2 = (lhs_out_i + 11'd1);

assign add_ln528_fu_1534_p2 = (phi_mul_fu_446 + Zplate_Hor_Control_Start);

assign and_ln1219_fu_1222_p2 = (trunc_ln520_fu_1113_p1 & cmp50_i);

assign and_ln1292_fu_1192_p2 = (icmp_ln1027_fu_1135_p2 & cmp11_i303);

assign and_ln1616_fu_2055_p2 = (trunc_ln520_reg_3131_pp0_iter11_reg & cmp83_i);

assign and_ln1817_fu_2258_p2 = (trunc_ln520_reg_3131_pp0_iter11_reg & cmp83_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp174 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp230 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp231 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp234 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp530 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1681 = ((1'd0 == and_ln1219_reg_3187_pp0_iter11_reg) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0));
end

always @ (*) begin
    ap_condition_1686 = ((1'd1 == and_ln1219_reg_3187_pp0_iter11_reg) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0));
end

always @ (*) begin
    ap_condition_2749 = ((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_2754 = ((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2756 = ((icmp_ln1072_fu_1403_p2 == 1'd0) & (icmp_ln1027_reg_3153 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2760 = ((icmp_ln1072_fu_1403_p2 == 1'd1) & (icmp_ln1027_reg_3153 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2764 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (icmp_ln1027_fu_1135_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2774 = ((bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_condition_2777 = ((bckgndId_load == 8'd13) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_condition_2783 = ((bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_condition_2786 = ((bckgndId_load_read_read_fu_616_p2 == 8'd9) & (cmp2_i210_read_read_fu_610_p2 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_condition_2795 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2799 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2803 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2813 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2817 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (bckgndId_load_read_read_fu_616_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2821 = ((1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_616_p2 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2828 = ((1'd1 == and_ln1292_reg_3183_pp0_iter4_reg) & (icmp_ln1285_reg_3179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_2832 = ((1'b0 == ap_block_pp0_stage0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_2837 = ((icmp_ln520_fu_1129_p2 == 1'd0) & (icmp_ln1285_fu_1186_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_1_fu_1788_p3 = ((tmp_15_fu_1770_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln3_fu_1778_p4);

assign b_fu_1381_p3 = ((tmp_9_fu_1373_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1244_fu_1367_p2);

assign barWidth_cast_cast_fu_1057_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_616_p2 = bckgndId_load;

assign bckgndYUV_din = {{{p_0_2_0_0_0363_out_i}, {p_0_1_0_0_0361_out_i}}, {p_0_0_0_0_0359_out_i}};

assign blkYuv_address0 = zext_ln1162_fu_1892_p1;

assign bluYuv_address0 = zext_ln1141_fu_1908_p1;

assign cmp2_i210_read_read_fu_610_p2 = cmp2_i210;

assign conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1069_p1 = $unsigned(conv_i6_i242_cast_cast_cast_cast_cast_fu_1065_p1);

assign conv_i6_i242_cast_cast_cast_cast_cast_fu_1065_p1 = $signed(conv_i6_i242_cast_cast_cast_cast);

assign conv_i_i226_cast_cast_cast_fu_1081_p1 = conv_i_i226_cast_cast;

assign conv_i_i_cast_cast_fu_1073_p3 = ((conv_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_63_fu_1610_p1 = s[7:0];

assign empty_fu_2694_p1 = rampVal_loc_1_out_i[7:0];

assign g_1_fu_1762_p3 = ((tmp_14_fu_1744_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln2_fu_1752_p4);

assign g_fu_1349_p3 = ((tmp_8_fu_1341_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1240_fu_1335_p2);

assign grnYuv_address0 = zext_ln1120_fu_1924_p1;

assign grp_fu_2851_p0 = zext_ln1302_fu_1117_p1;

assign grp_fu_2851_p1 = 17'd131071;

assign grp_fu_2851_p2 = zext_ln1302_fu_1117_p1;

assign grp_fu_2860_p0 = grp_fu_2860_p00;

assign grp_fu_2860_p00 = r_reg_3195;

assign grp_fu_2860_p1 = 15'd77;

assign grp_fu_2860_p2 = 15'd4224;

assign grp_fu_2869_p0 = zext_ln1257_1_fu_1446_p1;

assign grp_fu_2869_p1 = 16'd65451;

assign grp_fu_2877_p0 = zext_ln1257_1_fu_1446_p1;

assign grp_fu_2877_p1 = 16'd65429;

assign grp_fu_2877_p2 = grp_fu_2877_p20;

assign grp_fu_2877_p20 = shl_ln2_fu_1464_p3;

assign grp_fu_2885_p0 = zext_ln1257_1_reg_3226;

assign grp_fu_2885_p1 = 16'd150;

assign grp_fu_2885_p2 = grp_fu_2885_p20;

assign grp_fu_2885_p20 = grp_fu_2860_p3;

assign grp_fu_2894_p0 = zext_ln1257_reg_3220;

assign grp_fu_2894_p1 = 15'd32725;

assign grp_fu_2901_p2 = (phi_mul_fu_446 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_2909_p0 = grp_fu_2909_p00;

assign grp_fu_2909_p00 = b_reg_3208_pp0_iter7_reg;

assign grp_fu_2909_p1 = 14'd16363;

assign grp_fu_2919_p1 = 28'd221;

assign grp_reg_int_s_fu_1458_d = {{grp_fu_2851_p3[16:1]}};

assign grp_tpgPatternCheckerBoard_fu_976_ap_start = grp_tpgPatternCheckerBoard_fu_976_ap_start_reg;

assign grp_tpgPatternCrossHatch_fu_1038_ap_start = grp_tpgPatternCrossHatch_fu_1038_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_933_ap_start = grp_tpgPatternDPColorSquare_fu_933_ap_start_reg;

assign grp_tpgPatternTartanColorBars_fu_1007_ap_start = grp_tpgPatternTartanColorBars_fu_1007_ap_start_reg;

assign hdata_flag_1_out = hdata_flag_1_fu_458;

assign hdata_new_1_out = add_ln1500_fu_2375_p2;

assign icmp_ln1027_fu_1135_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_1282_p2 = ((or_ln1050_fu_1276_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1403_p2 = ((ret_fu_1397_p2 < barWidth_cast_cast_fu_1057_p1) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_1186_p2 = ((or_ln1285_fu_1180_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_1147_p2 = ((trunc_ln520_1_fu_1121_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1129_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign lshr_ln1543_1_fu_2164_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1543_2_fu_2210_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2795_p1 = grp_fu_2901_p3;

assign lshr_ln1_fu_2795_p4 = {{lshr_ln1_fu_2795_p1[15:5]}};

assign lshr_ln_fu_2118_p4 = {{rSerie_V[27:1]}};

assign mul_ln1257_2_fu_1542_p0 = mul_ln1257_2_fu_1542_p00;

assign mul_ln1257_2_fu_1542_p00 = b_reg_3208_pp0_iter5_reg;

assign mul_ln1257_2_fu_1542_p1 = 13'd29;

assign or_ln1050_fu_1276_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1099_fu_1929_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg | cmp6_i);

assign or_ln1120_fu_1913_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg | cmp6_i);

assign or_ln1141_fu_1897_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg | cmp6_i);

assign or_ln1162_fu_1881_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg | cmp6_i);

assign or_ln1183_fu_1865_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg | cmp6_i);

assign or_ln1266_fu_1801_p2 = (xor_ln1266_fu_1796_p2 | cmp6_i);

assign or_ln1285_fu_1180_p2 = (y | ap_sig_allocacmp_x_4);

assign r_fu_1317_p3 = ((tmp_7_fu_1309_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1236_fu_1303_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_454;

assign rampVal_2_new_1_out = (select_ln1584_fu_1672_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_462;

assign rampVal_3_new_1_out = add_ln1039_fu_2744_p2;

assign redYuv_address0 = zext_ln1099_fu_1940_p1;

assign ret_4_fu_2134_p3 = {{xor_ln1543_fu_2128_p2}, {lshr_ln_fu_2118_p4}};

assign ret_5_fu_2180_p3 = {{xor_ln1543_1_fu_2174_p2}, {lshr_ln1543_1_fu_2164_p4}};

assign ret_6_fu_2226_p3 = {{xor_ln1543_2_fu_2220_p2}, {lshr_ln1543_2_fu_2210_p4}};

assign ret_fu_1397_p2 = (zext_ln1540_fu_1393_p1 + 12'd1);

assign select_ln1099_fu_1933_p3 = ((or_ln1099_fu_1929_p2[0:0] == 1'b1) ? select_ln1099_1 : 2'd1);

assign select_ln1120_fu_1917_p3 = ((or_ln1120_fu_1913_p2[0:0] == 1'b1) ? select_ln1099_1 : 2'd1);

assign select_ln1141_fu_1901_p3 = ((or_ln1141_fu_1897_p2[0:0] == 1'b1) ? select_ln1099_1 : 2'd1);

assign select_ln1162_fu_1885_p3 = ((or_ln1162_fu_1881_p2[0:0] == 1'b1) ? select_ln1099_1 : 2'd1);

assign select_ln1183_fu_1869_p3 = ((or_ln1183_fu_1865_p2[0:0] == 1'b1) ? select_ln1099_1 : 2'd1);

assign select_ln1266_fu_1806_p3 = ((or_ln1266_fu_1801_p2[0:0] == 1'b1) ? g_1_fu_1762_p3 : b_1_fu_1788_p3);

assign select_ln1311_fu_2511_p3 = ((tmp_16_fu_2495_p3[0:0] == 1'b1) ? sub_ln1311_1_reg_3338 : trunc_ln1311_2_fu_2502_p4);

assign select_ln1487_fu_2362_p3 = ((icmp_ln1027_reg_3153_pp0_iter11_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_4_fu_2358_p1);

assign select_ln1584_fu_1672_p3 = ((icmp_ln1584_reg_3159_pp0_iter10_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1592_1_fu_2025_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? trunc_ln320_reg_3294 : select_ln1592_reg_3301);

assign select_ln1592_3_fu_2037_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : trunc_ln320_reg_3294);

assign select_ln1592_4_fu_2043_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? 8'd0 : select_ln1592_reg_3301);

assign select_ln1592_5_fu_2049_p3 = ((icmp_ln1592_2[0:0] == 1'b1) ? trunc_ln320_reg_3294 : select_ln1592_4_fu_2043_p3);

assign select_ln1592_fu_1683_p3 = ((icmp_ln1592[0:0] == 1'b1) ? 8'd0 : trunc_ln320_fu_1679_p1);

assign select_ln223_fu_2298_p3 = ((and_ln1817_fu_2258_p2[0:0] == 1'b1) ? tmp_4_fu_2272_p3 : tmp_6_fu_2290_p3);

assign select_ln320_1_fu_2731_p3 = ((icmp_ln1027_reg_3153_pp0_iter11_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_3_fu_2727_p1);

assign select_ln320_3_fu_2000_p3 = ((trunc_ln520_reg_3131_pp0_iter11_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln320_fu_2789_p3 = ((tmp_13_reg_3264[0:0] == 1'b1) ? 8'd255 : trunc_ln320_1_reg_3269);

assign select_ln321_1_fu_2737_p3 = ((cmp2_i210[0:0] == 1'b1) ? select_ln320_1_fu_2731_p3 : 8'd128);

assign select_ln321_2_fu_2368_p3 = ((cmp2_i210[0:0] == 1'b1) ? select_ln1487_fu_2362_p3 : 8'd128);

assign select_ln321_3_fu_2698_p3 = ((cmp2_i210[0:0] == 1'b1) ? empty_fu_2694_p1 : 8'd128);

assign select_ln321_4_fu_2524_p3 = ((cmp2_i210[0:0] == 1'b1) ? add_ln1314_fu_2518_p2 : 8'd128);

assign sext_ln1259_1_fu_1728_p1 = add_ln1259_reg_3253_pp0_iter10_reg;

assign sext_ln320_fu_2577_p1 = $signed(tpgBarSelRgb_g_q0);

assign shl_ln1_fu_1708_p3 = {{b_reg_3208_pp0_iter10_reg}, {7'd0}};

assign shl_ln2_fu_1464_p3 = {{r_reg_3195_pp0_iter3_reg}, {7'd0}};

assign sub_ln1311_1_fu_1845_p2 = (8'd0 - trunc_ln1311_1_fu_1835_p4);

assign sub_ln1311_fu_1829_p2 = (27'd0 - trunc_ln1311_fu_1826_p1);

assign sub_ln229_fu_1414_p2 = (add_ln229_fu_1408_p2 - barWidth);

assign tmp_10_fu_2110_p3 = rSerie_V[32'd3];

assign tmp_11_fu_2156_p3 = gSerie_V[32'd3];

assign tmp_12_fu_2202_p3 = bSerie_V[32'd3];

assign tmp_14_fu_1744_p3 = add_ln1258_2_fu_1722_p2[32'd16];

assign tmp_15_fu_1770_p3 = add_ln1259_2_fu_1738_p2[32'd16];

assign tmp_16_fu_2495_p3 = mul_ln1311_reg_3332[32'd27];

assign tmp_1_fu_2067_p2 = ((icmp_ln1592_2[0:0] == 1'b1) ? 8'd0 : select_ln1592_1_fu_2025_p3);

assign tmp_1_fu_2067_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : trunc_ln320_reg_3294);

assign tmp_1_fu_2067_p4 = ((and_ln1616_fu_2055_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign tmp_2_fu_2240_p4 = {{rSerie_V[27:21]}};

assign tmp_3_fu_2262_p4 = {{bSerie_V[27:21]}};

assign tmp_4_fu_2272_p3 = {{xor_ln1543_2_fu_2220_p2}, {tmp_3_fu_2262_p4}};

assign tmp_5_fu_2280_p4 = {{gSerie_V[27:21]}};

assign tmp_6_fu_2290_p3 = {{xor_ln1543_1_fu_2174_p2}, {tmp_5_fu_2280_p4}};

assign tmp_7_fu_1309_p3 = add_ln1236_fu_1297_p2[32'd8];

assign tmp_8_fu_1341_p3 = add_ln1240_1_fu_1329_p2[32'd8];

assign tmp_9_fu_1373_p3 = add_ln1244_1_fu_1361_p2[32'd8];

assign tpgBarSelRgb_b_address0 = zext_ln1215_fu_1855_p1;

assign tpgBarSelRgb_b_load_cast_fu_2581_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_address0 = zext_ln1215_fu_1855_p1;

assign tpgBarSelRgb_r_address0 = zext_ln1215_fu_1855_p1;

assign tpgBarSelRgb_r_load_cast_fu_2573_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelYuv_u_address0 = zext_ln1215_fu_1855_p1;

assign tpgBarSelYuv_v_address0 = zext_ln1215_fu_1855_p1;

assign tpgBarSelYuv_y_address0 = zext_ln1215_fu_1855_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1244_fu_1175_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1240_fu_1164_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1236_fu_1153_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_2804_p1;

assign trunc_ln1236_fu_1293_p1 = tpgSinTableArray_9bit_q2[7:0];

assign trunc_ln1240_fu_1325_p1 = tpgSinTableArray_9bit_q1[7:0];

assign trunc_ln1244_fu_1357_p1 = tpgSinTableArray_9bit_q0[7:0];

assign trunc_ln1311_1_fu_1835_p4 = {{sub_ln1311_fu_1829_p2[26:19]}};

assign trunc_ln1311_2_fu_2502_p4 = {{mul_ln1311_reg_3332[26:19]}};

assign trunc_ln1311_fu_1826_p1 = grp_fu_2919_p2[26:0];

assign trunc_ln1544_1_fu_2152_p1 = gSerie_V[0:0];

assign trunc_ln1544_2_fu_2198_p1 = bSerie_V[0:0];

assign trunc_ln1544_fu_2106_p1 = rSerie_V[0:0];

assign trunc_ln1_fu_2250_p3 = {{xor_ln1543_fu_2128_p2}, {tmp_2_fu_2240_p4}};

assign trunc_ln2_fu_1752_p4 = {{add_ln1258_2_fu_1722_p2[15:8]}};

assign trunc_ln320_fu_1679_p1 = select_ln1584_fu_1672_p3[7:0];

assign trunc_ln3_fu_1778_p4 = {{add_ln1259_3_fu_1734_p2[15:8]}};

assign trunc_ln520_1_fu_1121_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln520_2_fu_1125_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln520_3_fu_2727_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln520_4_fu_2358_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_1949_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln520_6_fu_1618_p1 = hBarSel_4_loc_1_out_i[2:0];

assign trunc_ln520_fu_1113_p1 = ap_sig_allocacmp_x_4[0:0];

assign whiYuv_address0 = zext_ln1183_fu_1876_p1;

assign x_5_fu_1141_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign xor_ln1236_fu_1303_p2 = (trunc_ln1236_fu_1293_p1 ^ 8'd128);

assign xor_ln1240_fu_1335_p2 = (trunc_ln1240_fu_1325_p1 ^ 8'd128);

assign xor_ln1244_fu_1367_p2 = (trunc_ln1244_fu_1357_p1 ^ 8'd128);

assign xor_ln1266_fu_1796_p2 = (trunc_ln520_reg_3131_pp0_iter10_reg ^ 1'd1);

assign xor_ln1543_1_fu_2174_p2 = (trunc_ln1544_1_fu_2152_p1 ^ tmp_11_fu_2156_p3);

assign xor_ln1543_2_fu_2220_p2 = (trunc_ln1544_2_fu_2198_p1 ^ tmp_12_fu_2202_p3);

assign xor_ln1543_fu_2128_p2 = (trunc_ln1544_fu_2106_p1 ^ tmp_10_fu_2110_p3);

assign zext_ln1032_cast_fu_1061_p1 = zext_ln1032;

assign zext_ln1056_fu_1959_p1 = add_ln1056_fu_1953_p2;

assign zext_ln1099_fu_1940_p1 = select_ln1099_fu_1933_p3;

assign zext_ln1120_fu_1924_p1 = select_ln1120_fu_1917_p3;

assign zext_ln1141_fu_1908_p1 = select_ln1141_fu_1901_p3;

assign zext_ln1162_fu_1892_p1 = select_ln1162_fu_1885_p3;

assign zext_ln1183_fu_1876_p1 = select_ln1183_fu_1869_p3;

assign zext_ln1212_fu_1628_p1 = add_ln1212_fu_1622_p2;

assign zext_ln1215_fu_1855_p1 = hBarSel_4_loc_1_out_i;

assign zext_ln1236_fu_1153_p1 = trunc_ln520_2_fu_1125_p1;

assign zext_ln1240_fu_1164_p1 = add_ln1240_fu_1158_p2;

assign zext_ln1244_fu_1175_p1 = add_ln1244_fu_1169_p2;

assign zext_ln1257_1_fu_1446_p1 = g_reg_3202;

assign zext_ln1257_4_fu_1548_p1 = mul_ln1257_2_fu_1542_p2;

assign zext_ln1257_6_fu_1552_p1 = grp_fu_2885_p3;

assign zext_ln1257_7_fu_1555_p1 = mul_ln1257_2_fu_1542_p2;

assign zext_ln1257_fu_1443_p1 = r_reg_3195;

assign zext_ln1258_1_fu_1719_p1 = $unsigned(add_ln1258_1_reg_3259_pp0_iter10_reg);

assign zext_ln1258_fu_1715_p1 = shl_ln1_fu_1708_p3;

assign zext_ln1259_1_fu_1731_p0 = grp_fu_2909_p3;

assign zext_ln1259_1_fu_1731_p1 = $unsigned(zext_ln1259_1_fu_1731_p0);

assign zext_ln1302_fu_1117_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1310_fu_2804_p1 = lshr_ln1_fu_2795_p4;

assign zext_ln1540_fu_1393_p1 = lhs_out_i;

assign zext_ln544_fu_2750_p1 = add_ln1039_fu_2744_p2;

assign zext_ln648_fu_2381_p1 = add_ln1500_fu_2375_p2;

always @ (posedge ap_clk) begin
    zext_ln1032_cast_reg_3118[15:8] <= 8'b00000000;
    zext_ln1257_reg_3220[14:8] <= 7'b0000000;
    zext_ln1257_1_reg_3226[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
