

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 12:35:00 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.149 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      7|        -|        -|     -|
|Expression           |        -|      -|        0|      330|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|      210|     -|
|Memory               |       12|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      589|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       12|     12|      589|      700|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_27ns_19s_39_1_1_U22  |mul_27ns_19s_39_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_39_1_1_U23  |mul_27ns_19s_39_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_39_1_1_U24  |mul_27ns_19s_39_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_39_1_1_U25  |mul_27ns_19s_39_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_39_1_1_U26  |mul_27ns_19s_39_1_1  |        0|   1|  0|  42|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   5|  0| 210|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_12ns_19s_31_1_1_U27  |mul_mul_12ns_19s_31_1_1  |  i0 * i1  |
    |mul_mul_12ns_19s_31_1_1_U33  |mul_mul_12ns_19s_31_1_1  |  i0 * i1  |
    |mul_mul_19s_19s_32_1_1_U28   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U29   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U30   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U31   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U32   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_table  |       12|  0|   0|    0|  8192|   27|     1|       221184|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                                 |       12|  0|   0|    0|  8192|   27|     1|       221184|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_149_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_2_fu_155_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_3_fu_161_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_4_fu_285_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_5_fu_273_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_6_fu_279_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_7_fu_289_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_fu_143_p2          |     +    |   0|  0|  19|          19|          19|
    |sub_ln703_1_fu_201_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_2_fu_219_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_3_fu_237_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_4_fu_255_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_fu_183_p2          |     -    |   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|   2|           1|           1|
    |icmp_ln144_fu_336_p2         |   icmp   |   0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|   2|           1|           1|
    |index_1_fu_342_p3            |  select  |   0|  0|  13|           1|           2|
    |index_fu_314_p3              |  select  |   0|  0|  18|           1|           1|
    |ap_enable_pp0                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 330|         257|         255|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_6_reg_597      |  19|   0|   19|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln144_reg_607       |   1|   0|    1|          0|
    |mean_V_reg_557           |  18|   0|   18|          0|
    |shl_ln728_1_reg_537      |  16|   0|   19|          3|
    |shl_ln728_2_reg_542      |  16|   0|   19|          3|
    |shl_ln728_3_reg_547      |  16|   0|   19|          3|
    |shl_ln728_4_reg_552      |  16|   0|   19|          3|
    |shl_ln_reg_532           |  16|   0|   19|          3|
    |sub_ln703_1_reg_572      |  19|   0|   19|          0|
    |sub_ln703_2_reg_582      |  19|   0|   19|          0|
    |sub_ln703_3_reg_587      |  19|   0|   19|          0|
    |sub_ln703_4_reg_592      |  19|   0|   19|          0|
    |sub_ln703_reg_562        |  19|   0|   19|          0|
    |trunc_ln141_reg_602      |  13|   0|   13|          0|
    |trunc_ln708_1_reg_577    |  19|   0|   19|          0|
    |trunc_ln_reg_567         |  19|   0|   19|          0|
    |sub_ln703_1_reg_572      |  64|  32|   19|          0|
    |sub_ln703_2_reg_582      |  64|  32|   19|          0|
    |sub_ln703_3_reg_587      |  64|  32|   19|          0|
    |sub_ln703_4_reg_592      |  64|  32|   19|          0|
    |sub_ln703_reg_562        |  64|  32|   19|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 589| 160|  379|         15|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                  |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                  p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                  p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                  p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                  p_read4                                  |    scalar    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 6 'read' 'p_read49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 7 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 8 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 9 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 10 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_21, i3"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read16, i3"   --->   Operation 12 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read27, i3"   --->   Operation 13 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read38, i3"   --->   Operation 14 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read49, i3"   --->   Operation 15 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i19 %shl_ln728_1, i19 %shl_ln"   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i19 %shl_ln728_3, i19 %shl_ln728_4"   --->   Operation 17 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 18 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i19 %add_ln703_1, i19 %shl_ln728_2"   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i19 %add_ln703_2, i19 %add_ln703"   --->   Operation 19 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i19 %add_ln703_3"   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i31, i31 %sext_ln1118"   --->   Operation 21 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V, i32, i32"   --->   Operation 22 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i18 %mean_V"   --->   Operation 23 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%sub_ln703 = sub i19 %shl_ln, i19 %sext_ln708"   --->   Operation 24 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %sub_ln703"   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708 = mul i32 %sext_ln1118_1, i32 %sext_ln1118_1"   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708, i32, i32"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.80ns)   --->   "%sub_ln703_1 = sub i19 %shl_ln728_1, i19 %sext_ln708"   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i19 %sub_ln703_1"   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_1 = mul i32 %sext_ln1118_2, i32 %sext_ln1118_2"   --->   Operation 30 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_1, i32, i32"   --->   Operation 31 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%sub_ln703_2 = sub i19 %shl_ln728_2, i19 %sext_ln708"   --->   Operation 32 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i19 %sub_ln703_2"   --->   Operation 33 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_2 = mul i32 %sext_ln1118_3, i32 %sext_ln1118_3"   --->   Operation 34 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_2, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%sub_ln703_3 = sub i19 %shl_ln728_3, i19 %sext_ln708"   --->   Operation 36 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %sub_ln703_3"   --->   Operation 37 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_3 = mul i32 %sext_ln1118_4, i32 %sext_ln1118_4"   --->   Operation 38 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_3, i32, i32"   --->   Operation 39 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%sub_ln703_4 = sub i19 %shl_ln728_4, i19 %sext_ln708"   --->   Operation 40 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %sub_ln703_4"   --->   Operation 41 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_4 = mul i32 %sext_ln1118_5, i32 %sext_ln1118_5"   --->   Operation 42 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_4, i32, i32"   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i19 %trunc_ln708_3, i19 %trunc_ln708_4"   --->   Operation 44 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 45 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i19 %add_ln703_5, i19 %trunc_ln708_2"   --->   Operation 45 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i19 %trunc_ln708_1, i19 %trunc_ln"   --->   Operation 46 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i19 %add_ln703_6, i19 %add_ln703_4"   --->   Operation 47 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i19 %add_ln703_7"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i31, i31 %sext_ln1118_6"   --->   Operation 49 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V_1, i32, i32"   --->   Operation 50 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %r_V_1, i32" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.29ns)   --->   "%index = select i1 %tmp, i18, i18 %trunc_ln708_s" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 52 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i18 %index" [firmware/nnet_utils/nnet_layernorm.h:141]   --->   Operation 53 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %index, i32, i32" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.63ns)   --->   "%icmp_ln144 = icmp_ne  i5 %tmp_1, i5" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 55 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 56 [1/1] (0.32ns)   --->   "%index_1 = select i1 %icmp_ln144, i13, i13 %trunc_ln141" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 56 'select' 'index_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i13 %index_1" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 57 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i27 %invert_sqr_table, i64, i64 %zext_ln145" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 58 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.15ns)   --->   "%deno_inver_V = load i13 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 59 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 8192> <ROM>

State 5 <SV = 4> <Delay = 3.96>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (1.15ns)   --->   "%deno_inver_V = load i13 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 61 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 8192> <ROM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i27 %deno_inver_V"   --->   Operation 62 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %sub_ln703"   --->   Operation 63 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.80ns)   --->   "%mul_ln708_5 = mul i39 %zext_ln1118, i39 %sext_ln1118_7"   --->   Operation 64 'mul' 'mul_ln708_5' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln708_5, i32, i32"   --->   Operation 65 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %sub_ln703_1"   --->   Operation 66 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.80ns)   --->   "%mul_ln708_6 = mul i39 %zext_ln1118, i39 %sext_ln1118_8"   --->   Operation 67 'mul' 'mul_ln708_6' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln708_6, i32, i32"   --->   Operation 68 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i19 %sub_ln703_2"   --->   Operation 69 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.80ns)   --->   "%mul_ln708_7 = mul i39 %zext_ln1118, i39 %sext_ln1118_9"   --->   Operation 70 'mul' 'mul_ln708_7' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln708_7, i32, i32"   --->   Operation 71 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i19 %sub_ln703_3"   --->   Operation 72 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.80ns)   --->   "%mul_ln708_8 = mul i39 %zext_ln1118, i39 %sext_ln1118_10"   --->   Operation 73 'mul' 'mul_ln708_8' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln708_8, i32, i32"   --->   Operation 74 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %sub_ln703_4"   --->   Operation 75 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.80ns)   --->   "%mul_ln708_9 = mul i39 %zext_ln1118, i39 %sext_ln1118_11"   --->   Operation 76 'mul' 'mul_ln708_9' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln708_9, i32, i32"   --->   Operation 77 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80, i16 %trunc_ln708_6" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln708_7" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln708_8" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln708_9" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 81 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln708_5" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 82 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 83 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read49              (read          ) [ 000000]
p_read38              (read          ) [ 000000]
p_read27              (read          ) [ 000000]
p_read16              (read          ) [ 000000]
p_read_21             (read          ) [ 000000]
shl_ln                (bitconcatenate) [ 011000]
shl_ln728_1           (bitconcatenate) [ 011000]
shl_ln728_2           (bitconcatenate) [ 011000]
shl_ln728_3           (bitconcatenate) [ 011000]
shl_ln728_4           (bitconcatenate) [ 011000]
add_ln703             (add           ) [ 000000]
add_ln703_1           (add           ) [ 000000]
add_ln703_2           (add           ) [ 000000]
add_ln703_3           (add           ) [ 000000]
sext_ln1118           (sext          ) [ 000000]
r_V                   (mul           ) [ 000000]
mean_V                (partselect    ) [ 011000]
sext_ln708            (sext          ) [ 000000]
sub_ln703             (sub           ) [ 010111]
sext_ln1118_1         (sext          ) [ 000000]
mul_ln708             (mul           ) [ 000000]
trunc_ln              (partselect    ) [ 010100]
sub_ln703_1           (sub           ) [ 010111]
sext_ln1118_2         (sext          ) [ 000000]
mul_ln708_1           (mul           ) [ 000000]
trunc_ln708_1         (partselect    ) [ 010100]
sub_ln703_2           (sub           ) [ 010111]
sext_ln1118_3         (sext          ) [ 000000]
mul_ln708_2           (mul           ) [ 000000]
trunc_ln708_2         (partselect    ) [ 000000]
sub_ln703_3           (sub           ) [ 010111]
sext_ln1118_4         (sext          ) [ 000000]
mul_ln708_3           (mul           ) [ 000000]
trunc_ln708_3         (partselect    ) [ 000000]
sub_ln703_4           (sub           ) [ 010111]
sext_ln1118_5         (sext          ) [ 000000]
mul_ln708_4           (mul           ) [ 000000]
trunc_ln708_4         (partselect    ) [ 000000]
add_ln703_5           (add           ) [ 000000]
add_ln703_6           (add           ) [ 010100]
add_ln703_4           (add           ) [ 000000]
add_ln703_7           (add           ) [ 000000]
sext_ln1118_6         (sext          ) [ 000000]
r_V_1                 (mul           ) [ 000000]
trunc_ln708_s         (partselect    ) [ 000000]
tmp                   (bitselect     ) [ 000000]
index                 (select        ) [ 000000]
trunc_ln141           (trunc         ) [ 010010]
tmp_1                 (partselect    ) [ 000000]
icmp_ln144            (icmp          ) [ 010010]
index_1               (select        ) [ 000000]
zext_ln145            (zext          ) [ 000000]
invert_sqr_table_addr (getelementptr ) [ 010001]
specpipeline_ln0      (specpipeline  ) [ 000000]
deno_inver_V          (load          ) [ 000000]
zext_ln1118           (zext          ) [ 000000]
sext_ln1118_7         (sext          ) [ 000000]
mul_ln708_5           (mul           ) [ 000000]
trunc_ln708_6         (partselect    ) [ 000000]
sext_ln1118_8         (sext          ) [ 000000]
mul_ln708_6           (mul           ) [ 000000]
trunc_ln708_7         (partselect    ) [ 000000]
sext_ln1118_9         (sext          ) [ 000000]
mul_ln708_7           (mul           ) [ 000000]
trunc_ln708_8         (partselect    ) [ 000000]
sext_ln1118_10        (sext          ) [ 000000]
mul_ln708_8           (mul           ) [ 000000]
trunc_ln708_9         (partselect    ) [ 000000]
sext_ln1118_11        (sext          ) [ 000000]
mul_ln708_9           (mul           ) [ 000000]
trunc_ln708_5         (partselect    ) [ 000000]
mrv                   (insertvalue   ) [ 000000]
mrv_1                 (insertvalue   ) [ 000000]
mrv_2                 (insertvalue   ) [ 000000]
mrv_3                 (insertvalue   ) [ 000000]
mrv_4                 (insertvalue   ) [ 000000]
ret_ln152             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_read49_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read49/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read38_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read27_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read16_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_21_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="invert_sqr_table_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver_V/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="shl_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="19" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln728_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="19" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="shl_ln728_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="19" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shl_ln728_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="19" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln728_4_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="19" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln703_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="0"/>
<pin id="145" dir="0" index="1" bw="19" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln703_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="0" index="1" bw="19" slack="0"/>
<pin id="152" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln703_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="19" slack="0"/>
<pin id="157" dir="0" index="1" bw="19" slack="0"/>
<pin id="158" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln703_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="0"/>
<pin id="163" dir="0" index="1" bw="19" slack="0"/>
<pin id="164" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln1118_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="19" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mean_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="18" slack="0"/>
<pin id="173" dir="0" index="1" bw="31" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln708_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="1"/>
<pin id="182" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_ln703_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="1"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln1118_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="19" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln703_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="1"/>
<pin id="203" dir="0" index="1" bw="18" slack="0"/>
<pin id="204" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1118_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="19" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln708_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln703_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="1"/>
<pin id="221" dir="0" index="1" bw="18" slack="0"/>
<pin id="222" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1118_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln708_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln703_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="1"/>
<pin id="239" dir="0" index="1" bw="18" slack="0"/>
<pin id="240" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1118_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln708_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="19" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln703_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="1"/>
<pin id="257" dir="0" index="1" bw="18" slack="0"/>
<pin id="258" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1118_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln708_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln703_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="0"/>
<pin id="275" dir="0" index="1" bw="19" slack="0"/>
<pin id="276" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln703_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="19" slack="0"/>
<pin id="282" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln703_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="19" slack="1"/>
<pin id="287" dir="0" index="1" bw="19" slack="1"/>
<pin id="288" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln703_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="19" slack="1"/>
<pin id="291" dir="0" index="1" bw="19" slack="0"/>
<pin id="292" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln1118_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="0"/>
<pin id="296" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln708_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="31" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="31" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="index_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="18" slack="0"/>
<pin id="317" dir="0" index="2" bw="18" slack="0"/>
<pin id="318" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln141_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="18" slack="0"/>
<pin id="324" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="18" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln144_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="index_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="13" slack="0"/>
<pin id="345" dir="0" index="2" bw="13" slack="1"/>
<pin id="346" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln145_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1118_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="27" slack="0"/>
<pin id="355" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln1118_7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="19" slack="3"/>
<pin id="359" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln708_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="0"/>
<pin id="362" dir="0" index="1" bw="19" slack="0"/>
<pin id="363" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_5/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln708_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="39" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln1118_8_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="19" slack="3"/>
<pin id="378" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln708_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="27" slack="0"/>
<pin id="381" dir="0" index="1" bw="19" slack="0"/>
<pin id="382" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_6/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln708_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="39" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln1118_9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="19" slack="3"/>
<pin id="397" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mul_ln708_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="27" slack="0"/>
<pin id="400" dir="0" index="1" bw="19" slack="0"/>
<pin id="401" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_7/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln708_8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="39" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln1118_10_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="19" slack="3"/>
<pin id="416" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln708_8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="27" slack="0"/>
<pin id="419" dir="0" index="1" bw="19" slack="0"/>
<pin id="420" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_8/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln708_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="39" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln1118_11_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="19" slack="3"/>
<pin id="435" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln708_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="27" slack="0"/>
<pin id="438" dir="0" index="1" bw="19" slack="0"/>
<pin id="439" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_9/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln708_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="39" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mrv_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="80" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mrv_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="80" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mrv_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="80" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mrv_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="80" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mrv_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="80" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="482" class="1007" name="r_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="0" index="1" bw="19" slack="0"/>
<pin id="485" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="489" class="1007" name="mul_ln708_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="19" slack="0"/>
<pin id="491" dir="0" index="1" bw="19" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/2 "/>
</bind>
</comp>

<comp id="496" class="1007" name="mul_ln708_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="0" index="1" bw="19" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/2 "/>
</bind>
</comp>

<comp id="503" class="1007" name="mul_ln708_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="19" slack="0"/>
<pin id="505" dir="0" index="1" bw="19" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/2 "/>
</bind>
</comp>

<comp id="510" class="1007" name="mul_ln708_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="19" slack="0"/>
<pin id="512" dir="0" index="1" bw="19" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/2 "/>
</bind>
</comp>

<comp id="517" class="1007" name="mul_ln708_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="0"/>
<pin id="519" dir="0" index="1" bw="19" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_4/2 "/>
</bind>
</comp>

<comp id="524" class="1007" name="r_V_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="0"/>
<pin id="526" dir="0" index="1" bw="19" slack="0"/>
<pin id="527" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="shl_ln_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="19" slack="1"/>
<pin id="534" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="537" class="1005" name="shl_ln728_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="19" slack="1"/>
<pin id="539" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="shl_ln728_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="19" slack="1"/>
<pin id="544" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="shl_ln728_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="19" slack="1"/>
<pin id="549" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="shl_ln728_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="19" slack="1"/>
<pin id="554" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="mean_V_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="1"/>
<pin id="559" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="562" class="1005" name="sub_ln703_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="3"/>
<pin id="564" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="19" slack="1"/>
<pin id="569" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="572" class="1005" name="sub_ln703_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="3"/>
<pin id="574" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="trunc_ln708_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="19" slack="1"/>
<pin id="579" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="sub_ln703_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="19" slack="3"/>
<pin id="584" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sub_ln703_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="19" slack="3"/>
<pin id="589" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln703_4_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="19" slack="3"/>
<pin id="594" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln703_6_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="19" slack="1"/>
<pin id="599" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln141_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="13" slack="1"/>
<pin id="604" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln144_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="612" class="1005" name="invert_sqr_table_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="1"/>
<pin id="614" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="78" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="72" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="111" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="103" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="127" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="135" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="119" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="143" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="180" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="180" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="180" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="246" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="264" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="228" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="293"><net_src comp="285" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="298" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="314" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="356"><net_src comp="97" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="383"><net_src comp="353" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="402"><net_src comp="353" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="421"><net_src comp="353" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="54" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="440"><net_src comp="353" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="366" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="385" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="404" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="423" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="442" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="167" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="493"><net_src comp="188" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="188" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="500"><net_src comp="206" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="206" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="507"><net_src comp="224" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="224" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="503" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="514"><net_src comp="242" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="242" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="510" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="521"><net_src comp="260" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="260" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="517" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="528"><net_src comp="18" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="294" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="531"><net_src comp="524" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="535"><net_src comp="103" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="540"><net_src comp="111" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="545"><net_src comp="119" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="550"><net_src comp="127" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="555"><net_src comp="135" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="560"><net_src comp="171" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="565"><net_src comp="183" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="570"><net_src comp="192" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="575"><net_src comp="201" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="580"><net_src comp="210" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="585"><net_src comp="219" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="590"><net_src comp="237" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="595"><net_src comp="255" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="600"><net_src comp="279" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="605"><net_src comp="322" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="610"><net_src comp="336" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="615"><net_src comp="90" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: invert_sqr_table | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read1 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read2 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read3 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read4 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : invert_sqr_table | {4 5 }
  - Chain level:
	State 1
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		add_ln703_3 : 3
		sext_ln1118 : 4
		r_V : 5
		mean_V : 6
	State 2
		sub_ln703 : 1
		sext_ln1118_1 : 2
		mul_ln708 : 3
		trunc_ln : 4
		sub_ln703_1 : 1
		sext_ln1118_2 : 2
		mul_ln708_1 : 3
		trunc_ln708_1 : 4
		sub_ln703_2 : 1
		sext_ln1118_3 : 2
		mul_ln708_2 : 3
		trunc_ln708_2 : 4
		sub_ln703_3 : 1
		sext_ln1118_4 : 2
		mul_ln708_3 : 3
		trunc_ln708_3 : 4
		sub_ln703_4 : 1
		sext_ln1118_5 : 2
		mul_ln708_4 : 3
		trunc_ln708_4 : 4
		add_ln703_5 : 5
		add_ln703_6 : 6
	State 3
		add_ln703_7 : 1
		sext_ln1118_6 : 2
		r_V_1 : 3
		trunc_ln708_s : 4
		tmp : 4
		index : 5
		trunc_ln141 : 6
		tmp_1 : 6
		icmp_ln144 : 7
	State 4
		zext_ln145 : 1
		invert_sqr_table_addr : 2
		deno_inver_V : 3
	State 5
		zext_ln1118 : 1
		mul_ln708_5 : 2
		trunc_ln708_6 : 3
		mul_ln708_6 : 2
		trunc_ln708_7 : 3
		mul_ln708_7 : 2
		trunc_ln708_8 : 3
		mul_ln708_8 : 2
		trunc_ln708_9 : 3
		mul_ln708_9 : 2
		trunc_ln708_5 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln152 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln708_5_fu_360  |    1    |    0    |    42   |
|          |   mul_ln708_6_fu_379  |    1    |    0    |    42   |
|          |   mul_ln708_7_fu_398  |    1    |    0    |    42   |
|          |   mul_ln708_8_fu_417  |    1    |    0    |    42   |
|          |   mul_ln708_9_fu_436  |    1    |    0    |    42   |
|    mul   |       r_V_fu_482      |    1    |    0    |    0    |
|          |    mul_ln708_fu_489   |    1    |    0    |    0    |
|          |   mul_ln708_1_fu_496  |    1    |    0    |    0    |
|          |   mul_ln708_2_fu_503  |    1    |    0    |    0    |
|          |   mul_ln708_3_fu_510  |    1    |    0    |    0    |
|          |   mul_ln708_4_fu_517  |    1    |    0    |    0    |
|          |      r_V_1_fu_524     |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln703_fu_143   |    0    |    0    |    19   |
|          |   add_ln703_1_fu_149  |    0    |    0    |    19   |
|          |   add_ln703_2_fu_155  |    0    |    0    |    19   |
|    add   |   add_ln703_3_fu_161  |    0    |    0    |    19   |
|          |   add_ln703_5_fu_273  |    0    |    0    |    19   |
|          |   add_ln703_6_fu_279  |    0    |    0    |    19   |
|          |   add_ln703_4_fu_285  |    0    |    0    |    19   |
|          |   add_ln703_7_fu_289  |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln703_fu_183   |    0    |    0    |    26   |
|          |   sub_ln703_1_fu_201  |    0    |    0    |    26   |
|    sub   |   sub_ln703_2_fu_219  |    0    |    0    |    26   |
|          |   sub_ln703_3_fu_237  |    0    |    0    |    26   |
|          |   sub_ln703_4_fu_255  |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|  select  |      index_fu_314     |    0    |    0    |    18   |
|          |     index_1_fu_342    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln144_fu_336   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |  p_read49_read_fu_60  |    0    |    0    |    0    |
|          |  p_read38_read_fu_66  |    0    |    0    |    0    |
|   read   |  p_read27_read_fu_72  |    0    |    0    |    0    |
|          |  p_read16_read_fu_78  |    0    |    0    |    0    |
|          |  p_read_21_read_fu_84 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_103     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_111  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln728_2_fu_119  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_127  |    0    |    0    |    0    |
|          |   shl_ln728_4_fu_135  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1118_fu_167  |    0    |    0    |    0    |
|          |   sext_ln708_fu_180   |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_188 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_206 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_224 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_242 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_5_fu_260 |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_294 |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_357 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_376 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_395 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_414 |    0    |    0    |    0    |
|          | sext_ln1118_11_fu_433 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     mean_V_fu_171     |    0    |    0    |    0    |
|          |    trunc_ln_fu_192    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_210 |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_228 |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_246 |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_264 |    0    |    0    |    0    |
|partselect|  trunc_ln708_s_fu_298 |    0    |    0    |    0    |
|          |      tmp_1_fu_326     |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_366 |    0    |    0    |    0    |
|          |  trunc_ln708_7_fu_385 |    0    |    0    |    0    |
|          |  trunc_ln708_8_fu_404 |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_423 |    0    |    0    |    0    |
|          |  trunc_ln708_5_fu_442 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_307      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln141_fu_322  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln145_fu_348   |    0    |    0    |    0    |
|          |   zext_ln1118_fu_353  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_452      |    0    |    0    |    0    |
|          |      mrv_1_fu_458     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_464     |    0    |    0    |    0    |
|          |      mrv_3_fu_470     |    0    |    0    |    0    |
|          |      mrv_4_fu_476     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |    0    |   534   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln703_6_reg_597     |   19   |
|      icmp_ln144_reg_607     |    1   |
|invert_sqr_table_addr_reg_612|   13   |
|        mean_V_reg_557       |   18   |
|     shl_ln728_1_reg_537     |   19   |
|     shl_ln728_2_reg_542     |   19   |
|     shl_ln728_3_reg_547     |   19   |
|     shl_ln728_4_reg_552     |   19   |
|        shl_ln_reg_532       |   19   |
|     sub_ln703_1_reg_572     |   19   |
|     sub_ln703_2_reg_582     |   19   |
|     sub_ln703_3_reg_587     |   19   |
|     sub_ln703_4_reg_592     |   19   |
|      sub_ln703_reg_562      |   19   |
|     trunc_ln141_reg_602     |   13   |
|    trunc_ln708_1_reg_577    |   19   |
|       trunc_ln_reg_567      |   19   |
+-----------------------------+--------+
|            Total            |   292  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    0   |   292  |   543  |
+-----------+--------+--------+--------+--------+
