16:00:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
16:00:44 INFO  : XSCT server has started successfully.
16:00:44 INFO  : plnx-install-location is set to ''
16:00:44 INFO  : Successfully done setting XSCT server connection channel  
16:00:45 INFO  : Successfully done setting workspace for the tool. 
16:00:45 INFO  : Successfully done query RDI_DATADIR 
16:00:46 INFO  : Registering command handlers for Vitis TCF services
16:01:46 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:01:46 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:12:43 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:15:37 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:19:19 INFO  : 'jtag frequency' command is executed.
16:19:19 INFO  : Context for 'APU' is selected.
16:19:19 INFO  : System reset is completed.
16:19:22 INFO  : 'after 3000' command is executed.
16:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:19:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:19:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:38 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:19:38 INFO  : 'jtag frequency' command is executed.
16:19:38 INFO  : Context for 'APU' is selected.
16:19:38 INFO  : System reset is completed.
16:19:41 INFO  : 'after 3000' command is executed.
16:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:19:42 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:19:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:47 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:10 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:20:10 INFO  : 'jtag frequency' command is executed.
16:20:10 INFO  : Context for 'APU' is selected.
16:20:10 INFO  : System reset is completed.
16:20:13 INFO  : 'after 3000' command is executed.
16:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:20:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:20:15 INFO  : Context for 'APU' is selected.
16:20:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:15 INFO  : Context for 'APU' is selected.
16:20:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:20:15 INFO  : 'ps7_init' command is executed.
16:20:15 INFO  : 'ps7_post_config' command is executed.
16:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:15 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:16 INFO  : Memory regions updated for context APU
16:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:16 INFO  : 'con' command is executed.
16:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:16 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:28:19 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:30:16 INFO  : Disconnected from the channel tcfchan#4.
16:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:30:16 INFO  : 'jtag frequency' command is executed.
16:30:16 INFO  : Context for 'APU' is selected.
16:30:17 INFO  : System reset is completed.
16:30:20 INFO  : 'after 3000' command is executed.
16:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:30:21 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:30:21 INFO  : Context for 'APU' is selected.
16:30:21 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:21 INFO  : Context for 'APU' is selected.
16:30:21 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:30:22 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:30:22 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:26 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:30:26 INFO  : 'jtag frequency' command is executed.
16:30:26 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : System reset is completed.
16:30:29 INFO  : 'after 3000' command is executed.
16:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:30:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:30:31 INFO  : 'ps7_init' command is executed.
16:30:31 INFO  : 'ps7_post_config' command is executed.
16:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:31 INFO  : Memory regions updated for context APU
16:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:31 INFO  : 'con' command is executed.
16:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:36:00 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:36:55 INFO  : Disconnected from the channel tcfchan#7.
16:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:56 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:36:56 INFO  : 'jtag frequency' command is executed.
16:36:56 INFO  : Context for 'APU' is selected.
16:36:56 INFO  : System reset is completed.
16:36:59 INFO  : 'after 3000' command is executed.
16:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:37:00 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:37:01 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:37:01 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:05 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:37:05 INFO  : 'jtag frequency' command is executed.
16:37:05 INFO  : Context for 'APU' is selected.
16:37:05 INFO  : System reset is completed.
16:37:08 INFO  : 'after 3000' command is executed.
16:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:37:09 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:37:09 INFO  : Context for 'APU' is selected.
16:37:09 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:09 INFO  : Context for 'APU' is selected.
16:37:09 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:37:10 INFO  : 'ps7_init' command is executed.
16:37:10 INFO  : 'ps7_post_config' command is executed.
16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:10 INFO  : Memory regions updated for context APU
16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : 'con' command is executed.
16:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:10 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:39:22 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:40:04 INFO  : Disconnected from the channel tcfchan#9.
16:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:04 INFO  : 'jtag frequency' command is executed.
16:40:04 INFO  : Context for 'APU' is selected.
16:40:04 INFO  : System reset is completed.
16:40:07 INFO  : 'after 3000' command is executed.
16:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:08 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:09 INFO  : Context for 'APU' is selected.
16:40:09 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:09 INFO  : Context for 'APU' is selected.
16:40:09 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:09 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:09 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:16 INFO  : 'jtag frequency' command is executed.
16:40:16 INFO  : Context for 'APU' is selected.
16:40:16 INFO  : System reset is completed.
16:40:19 INFO  : 'after 3000' command is executed.
16:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:20 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:20 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:21 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:21 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:25 INFO  : 'jtag frequency' command is executed.
16:40:25 INFO  : Context for 'APU' is selected.
16:40:25 INFO  : System reset is completed.
16:40:28 INFO  : 'after 3000' command is executed.
16:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:30 INFO  : Context for 'APU' is selected.
16:40:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:30 INFO  : Context for 'APU' is selected.
16:40:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:30 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:30 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:41:11 INFO  : 'jtag frequency' command is executed.
16:41:11 INFO  : Context for 'APU' is selected.
16:41:11 INFO  : System reset is completed.
16:41:14 INFO  : 'after 3000' command is executed.
16:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:41:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:41:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:41:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:20 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:41:36 INFO  : 'jtag frequency' command is executed.
16:41:36 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : System reset is completed.
16:41:39 INFO  : 'after 3000' command is executed.
16:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:41:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:41:40 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:40 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:41:41 INFO  : 'ps7_init' command is executed.
16:41:41 INFO  : 'ps7_post_config' command is executed.
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:41 INFO  : Memory regions updated for context APU
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : 'con' command is executed.
16:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:41 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:42:12 INFO  : Disconnected from the channel tcfchan#11.
16:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:42:13 INFO  : 'jtag frequency' command is executed.
16:42:13 INFO  : Context for 'APU' is selected.
16:42:13 INFO  : System reset is completed.
16:42:16 INFO  : 'after 3000' command is executed.
16:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:42:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:42:17 INFO  : 'ps7_init' command is executed.
16:42:18 INFO  : 'ps7_post_config' command is executed.
16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:18 INFO  : Memory regions updated for context APU
16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : 'con' command is executed.
16:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:18 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:43:05 INFO  : Disconnected from the channel tcfchan#13.
16:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:06 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:43:06 INFO  : 'jtag frequency' command is executed.
16:43:06 INFO  : Context for 'APU' is selected.
16:43:06 INFO  : System reset is completed.
16:43:09 INFO  : 'after 3000' command is executed.
16:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:43:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:43:10 INFO  : Context for 'APU' is selected.
16:43:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:10 INFO  : Context for 'APU' is selected.
16:43:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:43:11 INFO  : 'ps7_init' command is executed.
16:43:11 INFO  : 'ps7_post_config' command is executed.
16:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:11 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:11 INFO  : Memory regions updated for context APU
16:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:11 INFO  : 'con' command is executed.
16:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:11 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
17:22:52 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:23:27 INFO  : Disconnected from the channel tcfchan#14.
17:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:23:28 INFO  : 'jtag frequency' command is executed.
17:23:28 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : System reset is completed.
17:23:32 INFO  : 'after 3000' command is executed.
17:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:23:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:23:33 INFO  : Context for 'APU' is selected.
17:23:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:33 INFO  : Context for 'APU' is selected.
17:23:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:23:34 INFO  : 'ps7_init' command is executed.
17:23:34 INFO  : 'ps7_post_config' command is executed.
17:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:34 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:35 INFO  : Memory regions updated for context APU
17:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:35 INFO  : 'con' command is executed.
17:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:35 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
17:32:38 ERROR : Failed to read platform from project 'design_1app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/platform.spr}'. Click on details for more information.
17:32:46 ERROR : Failed to read platform from project 'design_1app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/platform.spr}'. Click on details for more information.
17:32:50 INFO  : Disconnected from the channel tcfchan#16.
17:34:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
17:34:33 INFO  : XSCT server has started successfully.
17:34:33 INFO  : Successfully done setting XSCT server connection channel  
17:34:33 INFO  : plnx-install-location is set to ''
17:34:34 INFO  : Successfully done setting workspace for the tool. 
17:34:35 INFO  : Registering command handlers for Vitis TCF services
17:34:38 INFO  : Successfully done query RDI_DATADIR 
17:37:23 INFO  : Hardware specification for platform project 'design_1' is updated.
17:37:48 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:37:59 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:37:59 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:37:59 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
17:37:59 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:38:15 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
17:38:53 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:39:19 INFO  : 'jtag frequency' command is executed.
17:39:19 INFO  : Context for 'APU' is selected.
17:39:20 INFO  : System reset is completed.
17:39:23 INFO  : 'after 3000' command is executed.
17:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:39:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:39:26 INFO  : 'ps7_init' command is executed.
17:39:26 INFO  : 'ps7_post_config' command is executed.
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 ERROR : Memory write error at 0x100000. MMU section translation fault
17:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
----------------End of Script----------------

17:39:26 ERROR : Memory write error at 0x100000. MMU section translation fault
17:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:32 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:39:32 INFO  : 'jtag frequency' command is executed.
17:39:32 INFO  : Context for 'APU' is selected.
17:39:33 INFO  : System reset is completed.
17:39:36 INFO  : 'after 3000' command is executed.
17:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:39:37 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:39:37 INFO  : Context for 'APU' is selected.
17:39:37 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:38 INFO  : Context for 'APU' is selected.
17:39:38 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:39:39 INFO  : 'ps7_init' command is executed.
17:39:39 INFO  : 'ps7_post_config' command is executed.
17:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:39 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:40 INFO  : Memory regions updated for context APU
17:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:40 INFO  : 'con' command is executed.
17:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:40 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
18:22:41 INFO  : Hardware specification for platform project 'design_1' is updated.
18:23:21 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
18:23:38 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:23:38 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:23:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
18:23:38 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:24:09 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
