#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Aug  5 15:18:14 2014
# Process ID: 12324
# Log file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/zynq_system_wrapper.rds
# Journal file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:zynq:zc702:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository
# } [current_fileset]
# add_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2013.4/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'sfleming:HHB:pl_resident_timer:1.0'. The one found in IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0' will take precedence over the same IP in repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository'.
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_cache_module_0_0/constraints/cache_module_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_hwHB_0_0/constraints/hwHB_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_5/zynq_system_xbar_5_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_6/zynq_system_xbar_6_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_48/zynq_system_auto_pc_48_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_49/zynq_system_auto_pc_49_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd]
# read_verilog /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.data/wt [current_project]
# set_property parent.project_dir /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example [current_project]
# synth_design -top zynq_system_wrapper -part xc7z020clg484-1
Command: synth_design -top zynq_system_wrapper -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 15:18:43 2014...
