{"sha": "e46e313075557699ec4817065e563c11b5e29848", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTQ2ZTMxMzA3NTU1NzY5OWVjNDgxNzA2NWU1NjNjMTFiNWUyOTg0OA==", "commit": {"author": {"name": "Dale Johannesen", "email": "dalej@apple.com", "date": "2003-01-09T02:01:57Z"}, "committer": {"name": "Dale Johannesen", "email": "dalej@gcc.gnu.org", "date": "2003-01-09T02:01:57Z"}, "message": "rs6000.md: Replace *store_multiple_string with *stmsi[3-8].\n\n2003-01-08  Dale Johannesen  <dalej@apple.com>\n\n        * config/rs6000/rs6000.md:  Replace *store_multiple_string\n        with *stmsi[3-8].\n\nFrom-SVN: r61067", "tree": {"sha": "0da1abf0e0eddb0e0596a1c03289139770f2f07e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0da1abf0e0eddb0e0596a1c03289139770f2f07e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e46e313075557699ec4817065e563c11b5e29848", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e46e313075557699ec4817065e563c11b5e29848", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e46e313075557699ec4817065e563c11b5e29848", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e46e313075557699ec4817065e563c11b5e29848/comments", "author": null, "committer": null, "parents": [{"sha": "c40e5172f128dc3842e7e2e29eea5b02c466d604", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c40e5172f128dc3842e7e2e29eea5b02c466d604", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c40e5172f128dc3842e7e2e29eea5b02c466d604"}], "stats": {"total": 113, "additions": 108, "deletions": 5}, "files": [{"sha": "0d795daa8f5137c59939d31fe273ac61e937d464", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e46e313075557699ec4817065e563c11b5e29848/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e46e313075557699ec4817065e563c11b5e29848/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e46e313075557699ec4817065e563c11b5e29848", "patch": "@@ -1,3 +1,8 @@\n+2003-01-08  Dale Johannesen  <dalej@apple.com>\n+\n+        * config/rs6000/rs6000.md:  Replace *store_multiple_string\n+        with *stmsi[3-8].\n+\n 2003-01-08  Jeff Sturm  <jsturm@one-point.com>\n \n \tPR target/9210"}, {"sha": "267f697cfd473d747b7fbe5d34cb06e6d992c335", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 103, "deletions": 5, "changes": 108, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e46e313075557699ec4817065e563c11b5e29848/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e46e313075557699ec4817065e563c11b5e29848/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=e46e313075557699ec4817065e563c11b5e29848", "patch": "@@ -9635,15 +9635,113 @@\n   \"{stsi|stswi} %2,%P1,%O0\"\n   [(set_attr \"type\" \"store\")])\n \n-(define_insn \"*store_multiple_string\"\n+(define_insn \"*stmsi8\"\n   [(match_parallel 0 \"store_multiple_operation\"\n-\t\t   [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n-\t\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n-\t\t    (clobber (match_scratch:SI 3 \"X\"))])]\n-  \"TARGET_STRING && ! TARGET_POWER\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 12)))\n+\t  (match_operand:SI 6 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 16)))\n+\t  (match_operand:SI 7 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 20)))\n+\t  (match_operand:SI 8 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 24)))\n+\t  (match_operand:SI 9 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 28)))\n+\t  (match_operand:SI 10 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 9\"\n+  \"{stsi|stswi} %2,%1,%O0\"\n+  [(set_attr \"type\" \"store\")])\n+\n+(define_insn \"*stmsi7\"\n+  [(match_parallel 0 \"store_multiple_operation\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 12)))\n+\t  (match_operand:SI 6 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 16)))\n+\t  (match_operand:SI 7 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 20)))\n+\t  (match_operand:SI 8 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 24)))\n+\t  (match_operand:SI 9 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 8\"\n+  \"{stsi|stswi} %2,%1,%O0\"\n+  [(set_attr \"type\" \"store\")])\n+\n+(define_insn \"*stmsi6\"\n+  [(match_parallel 0 \"store_multiple_operation\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 12)))\n+\t  (match_operand:SI 6 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 16)))\n+\t  (match_operand:SI 7 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 20)))\n+\t  (match_operand:SI 8 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 7\"\n+  \"{stsi|stswi} %2,%1,%O0\"\n+  [(set_attr \"type\" \"store\")])\n+\n+(define_insn \"*stmsi5\"\n+  [(match_parallel 0 \"store_multiple_operation\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 12)))\n+\t  (match_operand:SI 6 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 16)))\n+\t  (match_operand:SI 7 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 6\"\n+  \"{stsi|stswi} %2,%1,%O0\"\n+  [(set_attr \"type\" \"store\")])\n+\n+(define_insn \"*stmsi4\"\n+  [(match_parallel 0 \"store_multiple_operation\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 12)))\n+\t  (match_operand:SI 6 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 5\"\n   \"{stsi|stswi} %2,%1,%O0\"\n   [(set_attr \"type\" \"store\")])\n \n+(define_insn \"*stmsi3\"\n+  [(match_parallel 0 \"store_multiple_operation\"\n+    [(set (mem:SI (match_operand:SI 1 \"gpc_reg_operand\" \"b\"))\n+\t  (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n+     (clobber (match_scratch:SI 3 \"X\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 4)))\n+\t  (match_operand:SI 4 \"gpc_reg_operand\" \"r\"))\n+     (set (mem:SI (plus:SI (match_dup 1) (const_int 8)))\n+\t  (match_operand:SI 5 \"gpc_reg_operand\" \"r\"))])]\n+  \"TARGET_STRING && !TARGET_POWER && XVECLEN (operands[0], 0) == 4\"\n+  \"{stsi|stswi} %2,%1,%O0\"\n+  [(set_attr \"type\" \"store\")])\n \f\n ;; String/block move insn.\n ;; Argument 0 is the destination"}]}