Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d2869faabb874ad2bd47d3a9dcb85c87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot package_sim_behav xil_defaultlib.package_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.div_clk1
Compiling module xil_defaultlib.produce_random
Compiling module xil_defaultlib.produce_password
Compiling module xil_defaultlib.produce_boxnum
Compiling module xil_defaultlib.en_tube
Compiling module xil_defaultlib.hex_to_dec
Compiling module xil_defaultlib.trans_dig
Compiling module xil_defaultlib.delay1s
Compiling module xil_defaultlib.flicker_light
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.package_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot package_sim_behav
