$date
	Wed Feb 22 09:47:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 6 ( opcode [5:0] $end
$var wire 3 ) op_alu [2:0] $end
$scope module caminodatos $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 6 * opcode [5:0] $end
$var wire 3 + op_alu [2:0] $end
$var wire 16 , instruccion [15:0] $end
$var wire 1 - alu_ffz $end
$var wire 10 . SalSum_EntMuxInc [9:0] $end
$var wire 10 / SalPC [9:0] $end
$var wire 8 0 SalMuxInm_EntBR [7:0] $end
$var wire 10 1 SalMuxInc_EntPC [9:0] $end
$var wire 8 2 SalALU [7:0] $end
$var wire 8 3 Reg2 [7:0] $end
$var wire 8 4 Reg1 [7:0] $end
$scope module ALU $end
$var wire 8 5 y [7:0] $end
$var wire 1 - zero $end
$var wire 3 6 op_alu [2:0] $end
$var wire 8 7 b [7:0] $end
$var wire 8 8 a [7:0] $end
$var reg 8 9 s [7:0] $end
$upscope $end
$scope module BancoReg $end
$var wire 1 ! clk $end
$var wire 4 : ra1 [3:0] $end
$var wire 4 ; ra2 [3:0] $end
$var wire 4 < wa3 [3:0] $end
$var wire 1 % we3 $end
$var wire 8 = wd3 [7:0] $end
$var wire 8 > rd2 [7:0] $end
$var wire 8 ? rd1 [7:0] $end
$upscope $end
$scope module FFZ $end
$var wire 1 ! clk $end
$var wire 1 - d $end
$var wire 1 " reset $end
$var wire 1 $ carga $end
$var reg 1 # q $end
$upscope $end
$scope module Memoria $end
$var wire 1 ! clk $end
$var wire 16 @ rd [15:0] $end
$var wire 10 A a [9:0] $end
$upscope $end
$scope module MuxInc $end
$var wire 10 B d0 [9:0] $end
$var wire 10 C y [9:0] $end
$var wire 1 ' s $end
$var wire 10 D d1 [9:0] $end
$upscope $end
$scope module MuxInm $end
$var wire 8 E d0 [7:0] $end
$var wire 8 F d1 [7:0] $end
$var wire 8 G y [7:0] $end
$var wire 1 & s $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 10 H d [9:0] $end
$var wire 1 " reset $end
$var reg 10 I q [9:0] $end
$upscope $end
$scope module Sumador $end
$var wire 10 J a [9:0] $end
$var wire 10 K b [9:0] $end
$var wire 10 L y [9:0] $end
$upscope $end
$upscope $end
$scope module unidadcontrol $end
$var wire 6 M opcode [5:0] $end
$var wire 1 # z $end
$var reg 3 N op_alu [2:0] $end
$var reg 1 ' s_inc $end
$var reg 1 & s_inm $end
$var reg 1 % we3 $end
$var reg 1 $ wez $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 N
b0 M
b1 L
b1 K
b0 J
b0 I
b1 H
b1 G
b1 F
b0 E
b1 D
b1 C
b10001 B
b0 A
b10001 @
b0 ?
b0 >
b1 =
b1 <
b1 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b1 1
b1 0
b0 /
b1 .
1-
b10001 ,
b0 +
b0 *
b0 )
b0 (
1'
1&
1%
0$
0#
1"
1!
$end
#1000
0"
#3000
0!
#6000
b101 0
b101 =
b101 G
b10 1
b10 C
b10 H
b101 F
b10 <
b101 ;
b1010010 B
b10 .
b10 D
b10 L
b1010010 ,
b1010010 @
b1 /
b1 A
b1 I
b1 J
1!
#9000
0!
#12000
b0 0
b0 =
b0 G
b11 1
b11 C
b11 H
b0 F
b11 <
b0 ;
b11 B
b11 .
b11 D
b11 L
b11 ,
b11 @
b10 /
b10 A
b10 I
b10 J
1!
#15000
0!
#18000
0-
b100 2
b100 5
b100 9
b100 E
b11 )
b11 +
b11 6
b11 N
1$
0&
b100 0
b100 =
b100 G
b1 3
b1 7
b1 >
b101 4
b101 8
b101 ?
b100 1
b100 C
b100 H
b101100 (
b101100 *
b101100 M
b100001 F
b10 <
b1 ;
b10 :
b1000010010 B
b100 .
b100 D
b100 L
b1011001000010010 ,
b1011001000010010 @
b11 /
b11 A
b11 I
b11 J
1!
#21000
0!
#24000
1-
b0 0
b0 =
b0 G
b0 2
b0 5
b0 9
b0 E
b0 )
b0 +
b0 6
b0 N
0$
0%
b0 3
b0 7
b0 >
b0 4
b0 8
b0 ?
b101 1
b101 C
b101 H
b1001 (
b1001 *
b1001 M
b1000000 F
b111 <
b0 ;
b100 :
b111 B
b101 .
b101 D
b101 L
b10010000000111 ,
b10010000000111 @
b100 /
b100 A
b100 I
b100 J
1!
#27000
0!
#30000
0-
b101 0
b101 =
b101 G
b101 2
b101 5
b101 9
b101 E
b10 )
b10 +
b10 6
b10 N
1$
1%
b100 3
b100 7
b100 >
b1 4
b1 8
b1 ?
b110 1
b110 C
b110 H
b101000 (
b101000 *
b101000 M
b10010 F
b11 <
b10 ;
b1 :
b100100011 B
b110 .
b110 D
b110 L
b1010000100100011 ,
b1010000100100011 @
b101 /
b101 A
b101 I
b101 J
1!
#33000
0!
#36000
1-
b0 0
b0 =
b0 G
b0 2
b0 5
b0 9
b0 E
b0 )
b0 +
b0 6
b0 N
0$
0%
0'
b0 3
b0 7
b0 >
b0 4
b0 8
b0 ?
b11 1
b11 C
b11 H
b1000 (
b1000 *
b1000 M
b0 F
b0 ;
b0 :
b11 B
b111 .
b111 D
b111 L
b10000000000011 ,
b10000000000011 @
b110 /
b110 A
b110 I
b110 J
1!
#39000
0!
#42000
0-
b11 0
b11 =
b11 G
b11 2
b11 5
b11 9
b11 E
b11 )
b11 +
b11 6
b11 N
1$
1%
1'
b1 3
b1 7
b1 >
b100 4
b100 8
b100 ?
b100 1
b100 C
b100 H
b101100 (
b101100 *
b101100 M
b100001 F
b10 <
b1 ;
b10 :
b1000010010 B
b100 .
b100 D
b100 L
b1011001000010010 ,
b1011001000010010 @
b11 /
b11 A
b11 I
b11 J
1!
#45000
0!
#48000
1-
b0 0
b0 =
b0 G
b0 2
b0 5
b0 9
b0 E
b0 )
b0 +
b0 6
b0 N
0$
0%
b0 3
b0 7
b0 >
b0 4
b0 8
b0 ?
b101 1
b101 C
b101 H
b1001 (
b1001 *
b1001 M
b1000000 F
b111 <
b0 ;
b100 :
b111 B
b101 .
b101 D
b101 L
b10010000000111 ,
b10010000000111 @
b100 /
b100 A
b100 I
b100 J
1!
#51000
0!
#54000
0-
b100 0
b100 =
b100 G
b100 2
b100 5
b100 9
b100 E
b10 )
b10 +
b10 6
b10 N
1$
1%
b11 3
b11 7
b11 >
b1 4
b1 8
b1 ?
b110 1
b110 C
b110 H
b101000 (
b101000 *
b101000 M
b10010 F
b11 <
b10 ;
b1 :
b100100011 B
b110 .
b110 D
b110 L
b1010000100100011 ,
b1010000100100011 @
b101 /
b101 A
b101 I
b101 J
1!
