Drill report for 7clock.kicad_pcb
Created on 2024-08-10T20:36:19+0300

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file '7clock.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (190 holes)
    T2  0.500mm  0.0197"  (2 holes)
    T3  0.950mm  0.0374"  (40 holes)
    T4  1.850mm  0.0728"  (2 holes)

    Total plated holes count 234


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
