<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LD3B (scalar plus scalar) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LD3B (scalar plus scalar)</h2><p>Contiguous load three-byte structures to three vectors (scalar index)</p>
      <p class="aml">This instruction performs a contiguous load of three-byte structures, each
to the same element number in three vector registers from
the memory address generated by a 64-bit scalar base  and
   a 64-bit scalar index
  register 
  and added to the base address.
  After each structure access the index value is
  incremented by three.
  The index register is not updated by the instruction. </p>
      <p class="aml">Each predicate element applies to the same
element number in each of the three vector registers,
or equivalently to the three consecutive  bytes in
memory that make up each structure.
Inactive elements will not cause a read from Device memory
or signal a fault, and the corresponding element is set to zero
in each of the three destination vector registers.</p>
    
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">!= 11111</td><td class="l">1</td><td>1</td><td class="r">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Zt</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2" class="droppedname">msz</td><td colspan="2" class="droppedname">opc</td><td colspan="5" class="droppedname">Rm</td><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ld3b_z_p_br_contiguous"/><p class="asm-code">LD3B  { <a href="#Zt1__5" title="Is the name of the first scalable vector register to be transferred, encoded in the &quot;Zt&quot; field.">&lt;Zt1&gt;</a>.B, <a href="#Zt2__4" title="Is the name of the second scalable vector register to be transferred, encoded as &quot;Zt&quot; plus 1 modulo 32.">&lt;Zt2&gt;</a>.B, <a href="#Zt3__2" title="Is the name of the third scalable vector register to be transferred, encoded as &quot;Zt&quot; plus 2 modulo 32.">&lt;Zt3&gt;</a>.B }, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/Z, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Xm__4" title="Is the 64-bit name of the general-purpose offset register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if Rm == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Zt);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let g : integer = UInt(Pg);
let esize : integer{} = 8;
let nreg : integer{} = 3;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt1&gt;</td><td><a id="Zt1__5"/>
        
          <p class="aml">Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt2&gt;</td><td><a id="Zt2__4"/>
        
          <p class="aml">Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt3&gt;</td><td><a id="Zt3__2"/>
        
          <p class="aml">Is the name of the third scalable vector register to be transferred, encoded as "Zt" plus 2 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__4"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
var base : bits(64);
let mask : bits(PL) = P{}(g);
var offset : bits(64);
var addr : bits(64);
let mbytes : integer{} = esize DIV 8;
var values : array [[3]] of bits(VL);
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
let predicated : boolean = TRUE;
let tagchecked : boolean = TRUE;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSVE(MemOp_LOAD, nontemporal, contiguous,
                                                  predicated, tagchecked);

if !<a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then
    if n == 31 &amp;&amp; <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_CHECKSPNONEACTIVE" title="">Unpredictable_CHECKSPNONEACTIVE</a>) then
        CheckSPAlignment();
    end;
else
    if n == 31 then CheckSPAlignment(); end;
end;

base = if n == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
offset = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(m);
addr = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(base, UInt(offset) * mbytes, accdesc);

for e = 0 to elements-1 do
    for r = 0 to nreg-1 do
        if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
            values[[r]][e*:esize] = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(addr, accdesc);
        else
            values[[r]][e*:esize] = Zeros{esize};
        end;
        addr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(addr, mbytes, accdesc);
    end;
end;

for r = 0 to nreg-1 do
    <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}((t+r) MOD 32) = values[[r]];
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
