<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Raghav Vasappanavara: Personal Site and Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <nav>
        <div class="nav-container">
            <div class="logo">RV</div>
            <ul class="nav-links">
                <li><a href="#home">Home</a></li>
                <li><a href="#about">About</a></li>
                <li><a href="#experience">Experience</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#contact">Contact</a></li>
                <li><a href="https://github.com/rvasappa-ucsd" target="_blank">GitHub</a></li>
            </ul>
        </div>
    </nav>

    <header class="hero" id="home">
        <div class="hero-content">
            <div class="hero-text">
                <h1>Raghav Vasappanavara</h1>
                <p class="tagline">Sr Architect @ Cadence Design Systems | AI/ML in Silicon Engineering</p>
                <p class="description">
                    A passionate engineer and problem solver with close to 2 decades of chip design experience. 
                    Architecting and developing AI assistant/agentic frameworks for chip design, ML-based physical 
                    design workflows, and LLM infrastructure for EDA domains. Driving innovation in ASIC/FPGA 
                    methodologies and building seamless design execution frameworks at scale.
                </p>
                <div class="hero-buttons">
                    <a href="#experience" class="btn btn-primary">View Experience</a>
                    <a href="#contact" class="btn btn-secondary">Get in Touch</a>
                </div>
            </div>
            <div class="hero-image">
                <div class="profile-placeholder">
                    <span>RV</span>
                </div>
            </div>
        </div>
    </header>

    <section class="highlights" id="about">
        <div class="container">
            <h2>What I Do</h2>
            <div class="cards">
                <article class="card">
                    <div class="card-icon">ü§ñ</div>
                    <h3>AI/ML Architecture</h3>
                    <p>Architecting and implementing Agentic AI frameworks for silicon engineering, developing AI assistants for chip design through hands-on show-and-tell approaches.</p>
                </article>
                <article class="card">
                    <div class="card-icon">üíª</div>
                    <h3>EDA & Physical Design</h3>
                    <p>Developing ML-based physical design workflows for PPA tuning at scale across SOC and IP products, transforming chip design execution.</p>
                </article>
                <article class="card">
                    <div class="card-icon">üèóÔ∏è</div>
                    <h3>Design Methodology</h3>
                    <p>Building multi-vendor/multi-foundry CAD frameworks enabling predictable tapeouts with 4x efficiency improvements.</p>
                </article>
            </div>
        </div>
    </section>

    <section class="experience" id="experience">
        <div class="container">
            <h2>Professional Experience</h2>

            <div class="timeline">
                <article class="timeline-item">
                    <div class="timeline-marker"></div>
                    <div class="timeline-content">
                        <h3>Sr Design Engineering Architect</h3>
                        <p class="company">Cadence Design Systems</p>
                        <time>May 2024 - Present ¬∑ 1 yr 6 mos</time>
                        <ul>
                            <li>Responsible for Agentic AI Architecture and implementation for silicon engineering groups in partnership with CDNS EDA</li>
                            <li>Leading the development of AI assistant frameworks for chip design using Large Language Models (LLM)</li>
                            <li>Architecting ML-based workflows for physical design automation and optimization</li>
                        </ul>
                    </div>
                </article>

                <article class="timeline-item">
                    <div class="timeline-marker"></div>
                    <div class="timeline-content">
                        <h3>Principal Engineer</h3>
                        <p class="company">Intel Corporation</p>
                        <time>September 2018 - May 2024 ¬∑ 5 yrs 9 mos</time>
                        <ul>
                            <li>Core Architect and lead developer of Multi-vendor/Multi-foundry Physical design CAD framework</li>
                            <li>Achieved ~4x efficiency improvement compared to previous generation of tools, flows, and methodology</li>
                            <li>Drove technical pathfinding on Design System Innovations and methodology transformation</li>
                        </ul>
                        <div class="awards">
                            <p><strong>üèÜ Intel DTTC 2021 Excellence Award</strong> for TFM Transformation</p>
                            <p><strong>üèÜ SEG Excellence Award (2020)</strong> by Jim Keller, SVP</p>
                        </div>
                    </div>
                </article>

                <article class="timeline-item">
                    <div class="timeline-marker"></div>
                    <div class="timeline-content">
                        <h3>Staff Engineer</h3>
                        <p class="company">Qualcomm</p>
                        <time>May 2017 - August 2018 ¬∑ 1 yr 4 mos</time>
                        <ul>
                            <li>Led end-to-end power-aware flow for smart speaker SOC resulting in first-pass silicon</li>
                            <li>Led EDA vendors and CAD support with "zero" escalations for entire physical design cycle</li>
                        </ul>
                    </div>
                </article>

                <article class="timeline-item">
                    <div class="timeline-marker"></div>
                    <div class="timeline-content">
                        <h3>Sr Design Engineer</h3>
                        <p class="company">Xilinx</p>
                        <time>May 2010 - May 2017 ¬∑ 7 yrs 1 mo</time>
                        <ul>
                            <li>Developed Full Chip SOC Top Down / Integration Flow and methodology</li>
                            <li>Contributed to three generations of tapeouts for Xilinx products</li>
                        </ul>
                    </div>
                </article>

                <article class="timeline-item">
                    <div class="timeline-marker"></div>
                    <div class="timeline-content">
                        <h3>ASIC Design Engineer</h3>
                        <p class="company">Open-Silicon, Inc.</p>
                        <time>2007 - 2010 ¬∑ 3 yrs</time>
                        <ul>
                            <li>Worked on ASIC Block RTL2GDS Execution and High-Speed IP Core Hardening</li>
                            <li>Built Library characterization flow from scratch</li>
                        </ul>
                    </div>
                </article>
            </div>
        </div>
    </section>

    <section class="skills" id="skills">
        <div class="container">
            <h2>Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3>AI & Machine Learning</h3>
                    <ul>
                        <li>Large Language Models (LLM)</li>
                        <li>PyTorch</li>
                        <li>GPU Computing</li>
                        <li>ML for EDA</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>EDA & CAD</h3>
                    <ul>
                        <li>Physical Design</li>
                        <li>VLSI CAD</li>
                        <li>SOC Integration</li>
                        <li>Signoff Methodologies</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Architecture & Leadership</h3>
                    <ul>
                        <li>TFM (Tools, Flows, Methods)</li>
                        <li>Cross-functional Teams</li>
                        <li>EDA on Cloud</li>
                        <li>Design System Innovation</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Technical</h3>
                    <ul>
                        <li>Python/Perl/TCL</li>
                        <li>Low-power Design</li>
                        <li>Multi-foundry Flows</li>
                        <li>Perforce/Git</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <section class="contact-section" id="contact">
        <div class="container">
            <h2>Get In Touch</h2>
            <p style="text-align: center; max-width: 800px; margin: 0 auto 3rem; font-size: 1.1rem; color: #666;">
                Interested in collaboration, discussing AI/ML in EDA, or learning more about my work? 
                Feel free to connect with me through LinkedIn or GitHub.
            </p>

            <div class="contact-cards">
                <article class="card">
                    <div class="card-icon">üíº</div>
                    <h3>LinkedIn</h3>
                    <p><a href="https://linkedin.com/in/rvasappa" target="_blank" class="contact-link">linkedin.com/in/rvasappa</a></p>
                </article>
                <article class="card">
                    <div class="card-icon">üíª</div>
                    <h3>GitHub</h3>
                    <p><a href="https://github.com/rvasappa-ucsd" target="_blank" class="contact-link">github.com/rvasappa-ucsd</a></p>
                </article>
                <article class="card">
                    <div class="card-icon">üè¢</div>
                    <h3>Company</h3>
                    <p>Cadence Design Systems<br>Silicon Solutions Group</p>
                </article>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <p>&copy; 2025 Raghav Vasappanavara. All rights reserved.</p>
            <div class="social-links">
                <a href="https://linkedin.com/in/rvasappa" target="_blank">LinkedIn</a>
                <a href="https://github.com/rvasappa-ucsd" target="_blank">GitHub</a>
            </div>
        </div>
    </footer>
</body>
</html>
