// Seed: 2968194959
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  logic id_4, id_5;
  specify
    if (id_1) (id_6 *> id_7) = (~{id_4{id_1}}, id_5 ? id_5 : 1, id_6);
    (id_8 => id_9) = 1;
    (id_10 => id_11) = (id_3, id_5, id_9 ? 1 : 1'h0);
  endspecify
endmodule
