<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1329</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1329-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1329.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-49</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:226px;left:80px;white-space:nowrap" class="ft02">19DH</p>
<p style="position:absolute;top:226px;left:141px;white-space:nowrap" class="ft02">413</p>
<p style="position:absolute;top:226px;left:187px;white-space:nowrap" class="ft02">MSR_THERM2_CTL</p>
<p style="position:absolute;top:226px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:250px;left:186px;white-space:nowrap" class="ft02">15:0</p>
<p style="position:absolute;top:250px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:274px;left:186px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:274px;left:450px;white-space:nowrap" class="ft05">TM_SELECT (R/W)&#160;<br/>Mode&#160;of&#160;automatic thermal monitor:<br/>0 =&#160;&#160;Thermal Monitor 1 (thermally-initiated&#160;on-die modulation of&#160;</p>
<p style="position:absolute;top:333px;left:482px;white-space:nowrap" class="ft02">the stop-clock duty cycle)</p>
<p style="position:absolute;top:352px;left:450px;white-space:nowrap" class="ft06">1 =&#160;&#160;Thermal Monitor&#160;2 (thermally-initiated&#160;frequency&#160;transitions)<br/>If&#160;bit 3&#160;of&#160;the&#160;IA32_MISC_ENABLE&#160;register&#160;is&#160;cleared,&#160;TM_SELECT&#160;</p>
<p style="position:absolute;top:388px;left:450px;white-space:nowrap" class="ft02">has no&#160;effect. Neither TM1&#160;nor TM2&#160;are&#160;enabled.</p>
<p style="position:absolute;top:412px;left:186px;white-space:nowrap" class="ft02">63:16</p>
<p style="position:absolute;top:412px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:436px;left:80px;white-space:nowrap" class="ft02">1A0H</p>
<p style="position:absolute;top:436px;left:141px;white-space:nowrap" class="ft02">416</p>
<p style="position:absolute;top:436px;left:186px;white-space:nowrap" class="ft02">IA32_MISC_ENABLE</p>
<p style="position:absolute;top:436px;left:450px;white-space:nowrap" class="ft05">Enable Misc. Processor&#160;Features (R/W)&#160;<br/>Allows&#160;a&#160;variety of&#160;processor functions&#160;to&#160;be&#160;enabled&#160;and&#160;disabled.</p>
<p style="position:absolute;top:481px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:481px;left:450px;white-space:nowrap" class="ft05">Fast-Strings&#160;Enable<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:526px;left:186px;white-space:nowrap" class="ft02">2:1</p>
<p style="position:absolute;top:526px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:550px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:550px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:550px;left:450px;white-space:nowrap" class="ft04">Automatic Thermal&#160;Control Circuit&#160;Enable&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:595px;left:186px;white-space:nowrap" class="ft02">6:4</p>
<p style="position:absolute;top:595px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:619px;left:186px;white-space:nowrap" class="ft02">7</p>
<p style="position:absolute;top:619px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:619px;left:450px;white-space:nowrap" class="ft04">Performance&#160;Monitoring Available (R)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft02">8</p>
<p style="position:absolute;top:664px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:688px;left:186px;white-space:nowrap" class="ft02">9</p>
<p style="position:absolute;top:688px;left:450px;white-space:nowrap" class="ft05">Hardware&#160;Prefetcher&#160;Disable&#160;(R/W)<br/>When&#160;set,&#160;disables the hardware&#160;prefetcher&#160;operation&#160;on streams&#160;</p>
<p style="position:absolute;top:726px;left:450px;white-space:nowrap" class="ft04">of&#160;data. When&#160;clear&#160;(default), enables the&#160;prefetch&#160;queue.<br/>Disabling of&#160;the&#160;hardware&#160;prefetcher&#160;may impact processor&#160;</p>
<p style="position:absolute;top:763px;left:450px;white-space:nowrap" class="ft02">performance.</p>
<p style="position:absolute;top:787px;left:186px;white-space:nowrap" class="ft02">10</p>
<p style="position:absolute;top:787px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:787px;left:450px;white-space:nowrap" class="ft05">FERR# Multiplexing Enable&#160;(R/W)<br/>1&#160;=&#160;&#160;FERR# asserted&#160;by the processor to&#160;indicate&#160;a pending break&#160;</p>
<p style="position:absolute;top:825px;left:482px;white-space:nowrap" class="ft02">event within the processor&#160;</p>
<p style="position:absolute;top:844px;left:450px;white-space:nowrap" class="ft06">0 =&#160;&#160;Indicates&#160;compatible&#160;FERR# signaling behavior<br/>This bit must&#160;be set to&#160;1 to&#160;support XAPIC interrupt model usage.</p>
<p style="position:absolute;top:888px;left:186px;white-space:nowrap" class="ft02">11</p>
<p style="position:absolute;top:888px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:888px;left:450px;white-space:nowrap" class="ft04">Branch&#160;Trace Storage Unavailable (RO)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:933px;left:186px;white-space:nowrap" class="ft02">12</p>
<p style="position:absolute;top:933px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:933px;left:450px;white-space:nowrap" class="ft04">Processor Event Based&#160;Sampling Unavailable (RO)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:137px;left:184px;white-space:nowrap" class="ft03">Table&#160;35-3.&#160;&#160;MSRs&#160;in&#160;Processors&#160;Based&#160;on&#160;Intel®&#160;Core™ Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:178px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:178px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:162px;left:374px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:178px;left:376px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:178px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:202px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:202px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
