Assembler report for Mercury
Wed Nov 09 19:43:36 2011
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.sof
  6. Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.pof
  7. Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.rbf
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Nov 09 19:43:36 2011 ;
; Revision Name         ; Mercury                               ;
; Top-level Entity Name ; Mercury                               ;
; Family                ; Cyclone III                           ;
; Device                ; EP3C25Q240C8                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use configuration device                                                    ; On       ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; On       ; Off           ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; Off      ; Off           ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------+
; Assembler Generated Files               ;
+-----------------------------------------+
; File Name                               ;
+-----------------------------------------+
; C:/HPSDR/trunk/Mercury_V3.1/Mercury.sof ;
; C:/HPSDR/trunk/Mercury_V3.1/Mercury.pof ;
; C:/HPSDR/trunk/Mercury_V3.1/Mercury.rbf ;
+-----------------------------------------+


+-------------------------------------------------------------------+
; Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.sof ;
+----------------+--------------------------------------------------+
; Option         ; Setting                                          ;
+----------------+--------------------------------------------------+
; Device         ; EP3C25Q240C8                                     ;
; JTAG usercode  ; 0xFFFFFFFF                                       ;
; Checksum       ; 0x010DB119                                       ;
+----------------+--------------------------------------------------+


+-------------------------------------------------------------------+
; Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.pof ;
+--------------------+----------------------------------------------+
; Option             ; Setting                                      ;
+--------------------+----------------------------------------------+
; Device             ; EPCS16                                       ;
; JTAG usercode      ; 0x00000000                                   ;
; Checksum           ; 0x1BA15994                                   ;
; Compression Ratio  ; 1                                            ;
+--------------------+----------------------------------------------+


+-------------------------------------------------------------------+
; Assembler Device Options: C:/HPSDR/trunk/Mercury_V3.1/Mercury.rbf ;
+---------------------+---------------------------------------------+
; Option              ; Setting                                     ;
+---------------------+---------------------------------------------+
; Raw Binary File     ;                                             ;
;  Compression Ratio  ; 1                                           ;
+---------------------+---------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 09 19:43:20 2011
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Mercury -c Mercury
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'Mercury.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {C122_clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {C122_clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {C122_clk}] -hold 0.030
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 8 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000      AUX_CLK
    Info:    8.138     C122_clk
    Info:    1.000 clk_lrclk_gen:clrgen|BCLK
    Info:    1.000 clk_lrclk_gen:lrgen|BCLK
    Info:    1.000    OSC_10MHZ
    Info: 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info: 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info:    1.000       spc[1]
Info: Starting Vectorless Power Activity Estimation
Info: Completed Vectorless Power Activity Estimation
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Wed Nov 09 19:43:36 2011
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


