// Seed: 1564035549
module module_0 ();
  wire id_1;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  logic [7:0] id_3 = id_3[{1{1}}>=~1 : 1];
  reg id_4;
  assign id_1 = 1;
  always begin : LABEL_0
    id_2 <= id_4;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input logic id_2,
    output logic id_3
);
  always_ff id_3 <= id_2;
  module_0 modCall_1 ();
endmodule
