$date
	Mon Feb 22 18:19:11 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var reg 1 ! d $end
$upscope $end
$scope module stimulus $end
$var reg 1 " clk $end
$upscope $end
$scope module stimulus $end
$var wire 1 # q $end
$upscope $end
$scope module stimulus $end
$var reg 1 $ clk_en $end
$upscope $end
$scope module stimulus $end
$var reg 1 % rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
x#
0"
1!
$end
#10000
1%
#20000
1#
1"
#30000
0%
#40000
0"
#50000
0!
#60000
0#
1"
#70000
1!
#80000
0"
#90000
0!
#100000
1"
