

================================================================
== Vitis HLS Report for 'expand_seed_Pipeline_READ_SEEDS'
================================================================
* Date:           Mon Nov 17 18:41:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.135 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_SEEDS  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [vole.cpp:19]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %seed_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln19 = store i3 0, i3 %i" [vole.cpp:19]   --->   Operation 7 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [vole.cpp:19]   --->   Operation 8 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_12 = load i3 %i" [vole.cpp:19]   --->   Operation 9 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.57ns)   --->   "%icmp_ln19 = icmp_eq  i3 %i_12, i3 4" [vole.cpp:19]   --->   Operation 10 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln19 = add i3 %i_12, i3 1" [vole.cpp:19]   --->   Operation 11 'add' 'add_ln19' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %PROCESS_CHUNKS.exitStub" [vole.cpp:19]   --->   Operation 12 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln19 = store i3 %add_ln19, i3 %i" [vole.cpp:19]   --->   Operation 13 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %i_12" [vole.cpp:19]   --->   Operation 14 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [vole.cpp:19]   --->   Operation 15 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [vole.cpp:19]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [vole.cpp:19]   --->   Operation 17 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] ( I:1.40ns O:1.40ns )   --->   "%seed_strm_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %seed_strm" [vole.cpp:20]   --->   Operation 18 'read' 'seed_strm_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sd_addr = getelementptr i128 %sd, i64 0, i64 %zext_ln19" [vole.cpp:20]   --->   Operation 19 'getelementptr' 'sd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] ( I:0.73ns O:0.73ns )   --->   "%store_ln20 = store i128 %seed_strm_read, i2 %sd_addr" [vole.cpp:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [vole.cpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.346ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', vole.cpp:19) of constant 0 on local variable 'i', vole.cpp:19 [5]  (0.387 ns)
	'load' operation 3 bit ('i', vole.cpp:19) on local variable 'i', vole.cpp:19 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', vole.cpp:19) [9]  (0.572 ns)
	'store' operation 0 bit ('store_ln19', vole.cpp:19) of variable 'add_ln19', vole.cpp:19 on local variable 'i', vole.cpp:19 [20]  (0.387 ns)

 <State 2>: 2.135ns
The critical path consists of the following:
	fifo read operation ('seed_strm_read', vole.cpp:20) on port 'seed_strm' (vole.cpp:20) [17]  (1.405 ns)
	'store' operation 0 bit ('store_ln20', vole.cpp:20) of variable 'seed_strm_read', vole.cpp:20 on array 'sd' [19]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
