============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Dec 18 2021  02:00:01 pm
  Module:                 Subsystem
  Technology library:     D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C 5.0.0
  Operating conditions:   slow_3_00V_175C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Instance              Cells  Cell Area  Net Area  Total Area 
-------------------------------------------------------------------------
Subsystem                         13478     392472    168963      561435 
  Filter_1_1                      13106     377344    162951      540294 
    mul_524_34                      813      26899     10473       37372 
    mul_664_34                      729      24004      9319       33323 
    mul_888_34                      708      23635      9123       32758 
    const_mul_799_42                810      20718      9323       30041 
    mul_740_32                      576      18866      7607       26474 
    mul_408_34                      609      18043      7586       25629 
    const_mul_579_42                663      17607      7465       25072 
    const_mul_570_65                653      17110      7397       24507 
    const_mul_790_65                578      16661      6639       23300 
    const_mul_446_65                547      16493      6229       22722 
    const_mul_944_65                596      15296      6660       21956 
    mul_550_32                      458      14656      5968       20625 
    mul_430_32                      451      14528      5906       20435 
    const_mul_454_42                499      13926      5582       19509 
    add_987_48                      172       3914      1672        5586 
    add_870_48                      165       3678      1555        5233 
    add_644_48                      156       3412      1460        4872 
    sub_810_48                      149       2965      1419        4385 
    sub_963_52                      143       3021      1335        4356 
    add_514_48                      144       2780      1404        4184 
    sub_620_52                      148       2802      1354        4156 
    sub_488_52                      153       2689      1391        4080 
    sub_842_52                      146       2679      1336        4015 
    sub_589_48                      138       2509      1266        3775 
    sub_464_48                      129       2286      1163        3449 
    add_830_52                       96       1816       811        2628 
    inc_add_901_33_7                 79       1651       632        2282 
    add_608_52                       44       1565       272        1838 
    inc_add_875_39_11                55       1397       418        1816 
    inc_add_649_39_16                53       1315       382        1697 
    inc_add_992_39_8                 47       1164       338        1502 
    inc_add_575_37_19                40       1114       283        1397 
    add_478_52                       20       1199       151        1351 
    inc_add_948_37_10                34       1074       228        1302 
    inc_add_449_37_22                35       1056       217        1273 
    inc_add_804_33_14                38        986       272        1257 
    inc_add_969_41_9                 34       1019       225        1243 
    inc_add_458_33_21                29        983       188        1171 
    inc_add_811_77_13                35        921       235        1156 
    inc_add_583_33_18                33        903       228        1131 
    inc_add_795_37_15                27        936       170        1105 
    inc_add_594_39_17                19        828       129         957 
    inc_add_676_33_5                 20        790       141         931 
    inc_add_530_33_3                 20        790       141         931 
    inc_add_481_41_20                19        750       133         883 
    inc_add_836_41_12                18        710       126         836 
    inc_add_554_35_4                 18        710       126         836 
    inc_add_752_35_6                 19        622       129         752 
    inc_add_435_35_2                 16        630       111         741 
    inc_add_414_33_1                 16        630       111         741 
  Subsystem_timigcontroller_d1_2     25        725       271         996 
