$date
	Sun Oct 23 03:08:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#892092
b1010 !
1"
#892094
b1010 &
b1010 %
1$
#892095
0"
#892098
b101 &
b101 %
#892102
b10000 &
b10000 %
#892106
b1000 &
b1000 %
#892110
b100 &
b100 %
#892114
b10 &
b10 %
#892118
b1 &
1#
b1 %
#892122
b0 &
b0 %
0#
0$
#1824063
b1110 !
1"
#1824066
b1110 &
b1110 %
1$
#1824067
0"
#1824070
b111 &
b111 %
#1824074
b10110 &
b10110 %
#1824078
b1011 &
b1011 %
#1824082
b100010 &
b100010 %
#1824086
b10001 &
b10001 %
#1824090
b110100 &
b110100 %
#1824094
b11010 &
b11010 %
#1824098
b1101 &
b1101 %
#1824102
b101000 &
b101000 %
#1824106
b10100 &
b10100 %
#1824110
b1010 &
b1010 %
#1824114
b101 &
b101 %
#1824118
b10000 &
b10000 %
#1824122
b1000 &
b1000 %
#1824126
b100 &
b100 %
#1824130
b10 &
b10 %
#1824134
b1 &
1#
b1 %
#1824138
b0 &
b0 %
0#
0$
#2899291
b11000 !
1"
#2899294
b11000 &
b11000 %
1$
#2899295
0"
#2899298
b1100 &
b1100 %
#2899302
b110 &
b110 %
#2899306
b11 &
b11 %
#2899310
b1010 &
b1010 %
#2899314
b101 &
b101 %
#2899318
b10000 &
b10000 %
#2899322
b1000 &
b1000 %
#2899326
b100 &
b100 %
#2899330
b10 &
b10 %
#2899334
b1 &
1#
b1 %
#2899338
b0 &
b0 %
0#
0$
#4500012
