#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Aug 23 09:18:05 2017
# Process ID: 4032
# Current directory: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log base_mb_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_mb_wrapper.tcl
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/base_mb_wrapper.vds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramFiles/vivado/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 310.438 ; gain = 71.992
Command: synth_design -top base_mb_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 391.316 ; gain = 181.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_mb_wrapper' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'base_mb' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1360' bound to instance 'base_mb_i' of component 'base_mb' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'base_mb' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1375]
INFO: [Synth 8-3491] module 'base_mb_axi_gpio_0_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'base_mb_axi_gpio_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1627]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_gpio_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_mb_axi_uartlite_0_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'base_mb_axi_uartlite_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_uartlite_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'base_mb_clk_wiz_1_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'base_mb_clk_wiz_1_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1675]
INFO: [Synth 8-638] synthesizing module 'base_mb_clk_wiz_1_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'base_mb_mdm_1_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'base_mb_mdm_1_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'base_mb_mdm_1_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'base_mb_microblaze_0_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'base_mb_microblaze_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1696]
INFO: [Synth 8-638] synthesizing module 'base_mb_microblaze_0_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'base_mb_microblaze_0_axi_periph_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:945]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_18U4BL6' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_18U4BL6' (1#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_AM0Y5L' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_AM0Y5L' (2#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_AQ37SM' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:815]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_AQ37SM' (3#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:815]
INFO: [Synth 8-3491] module 'base_mb_xbar_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'base_mb_xbar_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'base_mb_xbar_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_mb_microblaze_0_axi_periph_0' (4#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:945]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Q0A2Y' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:242]
INFO: [Synth 8-3491] module 'base_mb_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'base_mb_dlmb_bram_if_cntlr_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:452]
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_bram_if_cntlr_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_mb_dlmb_v10_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'base_mb_dlmb_v10_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:506]
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_v10_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_mb_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'base_mb_ilmb_bram_if_cntlr_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:534]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_bram_if_cntlr_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_mb_ilmb_v10_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'base_mb_ilmb_v10_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:588]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_v10_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_mb_lmb_bram_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'base_mb_lmb_bram_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:616]
INFO: [Synth 8-638] synthesizing module 'base_mb_lmb_bram_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_Q0A2Y' (5#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:242]
INFO: [Synth 8-3491] module 'base_mb_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'base_mb_rst_clk_wiz_1_100M_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1839]
INFO: [Synth 8-638] synthesizing module 'base_mb_rst_clk_wiz_1_100M_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/realtime/base_mb_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'base_mb' (6#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1375]
INFO: [Synth 8-256] done synthesizing module 'base_mb_wrapper' (7#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:25]
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 429.656 ; gain = 220.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 429.656 ; gain = 220.258
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_axi_gpio_0_0' instantiated as 'base_mb_i/axi_gpio_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1627]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_axi_uartlite_0_0' instantiated as 'base_mb_i/axi_uartlite_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1650]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_clk_wiz_1_0' instantiated as 'base_mb_i/clk_wiz_1' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1675]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_dlmb_bram_if_cntlr_0' instantiated as 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:452]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_dlmb_v10_0' instantiated as 'base_mb_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:506]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_ilmb_bram_if_cntlr_0' instantiated as 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:534]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_ilmb_v10_0' instantiated as 'base_mb_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:588]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_lmb_bram_0' instantiated as 'base_mb_i/microblaze_0_local_memory/lmb_bram' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:616]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_mdm_1_0' instantiated as 'base_mb_i/mdm_1' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1683]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_microblaze_0_0' instantiated as 'base_mb_i/microblaze_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1696]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_rst_clk_wiz_1_100M_0' instantiated as 'base_mb_i/rst_clk_wiz_1_100M' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1839]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_mb_xbar_0' instantiated as 'base_mb_i/microblaze_0_axi_periph/xbar' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.srcs/sources_1/bd/base_mb/hdl/base_mb.vhd:1295]
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp/base_mb_microblaze_0_0_in_context.xdc] for cell 'base_mb_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp/base_mb_microblaze_0_0_in_context.xdc] for cell 'base_mb_i/microblaze_0'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_2/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_2/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_3/base_mb_ilmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_3/base_mb_ilmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_4/base_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_4/base_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_5/base_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_5/base_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_6/base_mb_lmb_bram_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_6/base_mb_lmb_bram_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_7/base_mb_mdm_1_0_in_context.xdc] for cell 'base_mb_i/mdm_1'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_7/base_mb_mdm_1_0_in_context.xdc] for cell 'base_mb_i/mdm_1'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc] for cell 'base_mb_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc] for cell 'base_mb_i/clk_wiz_1'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_9/base_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_9/base_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_10/base_mb_axi_uartlite_0_0_in_context.xdc] for cell 'base_mb_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_10/base_mb_axi_uartlite_0_0_in_context.xdc] for cell 'base_mb_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_11/base_mb_axi_gpio_0_0_in_context.xdc] for cell 'base_mb_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_11/base_mb_axi_gpio_0_0_in_context.xdc] for cell 'base_mb_i/axi_gpio_0'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_12/base_mb_xbar_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_12/base_mb_xbar_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 839.914 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_mb_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/.Xil/Vivado-4032-DESKTOP-66RT4UP/dcp_8/base_mb_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for base_mb_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/mdm_1/Dbg_Clk_0' to pin 'base_mb_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/mdm_1/Dbg_Update_0' to pin 'base_mb_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/clk_wiz_1/clk_out1' to pin 'base_mb_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |base_mb_axi_gpio_0_0         |         1|
|2     |base_mb_axi_uartlite_0_0     |         1|
|3     |base_mb_clk_wiz_1_0          |         1|
|4     |base_mb_mdm_1_0              |         1|
|5     |base_mb_microblaze_0_0       |         1|
|6     |base_mb_xbar_0               |         1|
|7     |base_mb_rst_clk_wiz_1_100M_0 |         1|
|8     |base_mb_dlmb_bram_if_cntlr_0 |         1|
|9     |base_mb_dlmb_v10_0           |         1|
|10    |base_mb_ilmb_bram_if_cntlr_0 |         1|
|11    |base_mb_ilmb_v10_0           |         1|
|12    |base_mb_lmb_bram_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |base_mb_axi_gpio_0_0_bbox         |     1|
|2     |base_mb_axi_uartlite_0_0_bbox     |     1|
|3     |base_mb_clk_wiz_1_0_bbox          |     1|
|4     |base_mb_dlmb_bram_if_cntlr_0_bbox |     1|
|5     |base_mb_dlmb_v10_0_bbox           |     1|
|6     |base_mb_ilmb_bram_if_cntlr_0_bbox |     1|
|7     |base_mb_ilmb_v10_0_bbox           |     1|
|8     |base_mb_lmb_bram_0_bbox           |     1|
|9     |base_mb_mdm_1_0_bbox              |     1|
|10    |base_mb_microblaze_0_0_bbox       |     1|
|11    |base_mb_rst_clk_wiz_1_100M_0_bbox |     1|
|12    |base_mb_xbar_0_bbox               |     1|
|13    |IBUF                              |     2|
|14    |OBUF                              |     9|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------+------+
|      |Instance                      |Module                              |Cells |
+------+------------------------------+------------------------------------+------+
|1     |top                           |                                    |  1102|
|2     |  base_mb_i                   |base_mb                             |  1091|
|3     |    microblaze_0_axi_periph   |base_mb_microblaze_0_axi_periph_0   |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_Q0A2Y |   494|
+------+------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 839.914 ; gain = 88.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 839.914 ; gain = 630.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 839.914 ; gain = 529.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/MicroBlaze/project_1/project_1.runs/synth_1/base_mb_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 839.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 09:18:55 2017...
