
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/649.fotonik3d_s-8225B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 1024
CSPT Entries: 128
RR_ENTRIES: 32
RST_ENTRIES: 8
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2903792 heartbeat IPC: 3.44377 cumulative IPC: 3.44377 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5807591 heartbeat IPC: 3.44376 cumulative IPC: 3.44377 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8711342 heartbeat IPC: 3.44382 cumulative IPC: 3.44379 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11615170 heartbeat IPC: 3.44373 cumulative IPC: 3.44377 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14518894 heartbeat IPC: 3.44385 cumulative IPC: 3.44379 (Simulation time: 0 hr 2 min 2 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14518894 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24521008 heartbeat IPC: 0.999789 cumulative IPC: 0.999789 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 34517695 heartbeat IPC: 1.00033 cumulative IPC: 1.00006 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 44520357 heartbeat IPC: 0.999734 cumulative IPC: 0.999951 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 54518941 heartbeat IPC: 1.00014 cumulative IPC: 0.999999 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64520219 heartbeat IPC: 0.999872 cumulative IPC: 0.999973 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74516318 heartbeat IPC: 1.00039 cumulative IPC: 1.00004 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 84513143 heartbeat IPC: 1.00032 cumulative IPC: 1.00008 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 94509385 heartbeat IPC: 1.00038 cumulative IPC: 1.00012 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 104508732 heartbeat IPC: 1.00007 cumulative IPC: 1.00011 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 114506611 heartbeat IPC: 1.00021 cumulative IPC: 1.00012 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 124505561 heartbeat IPC: 1.0001 cumulative IPC: 1.00012 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 134505413 heartbeat IPC: 1.00001 cumulative IPC: 1.00011 (Simulation time: 0 hr 5 min 31 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 144499605 heartbeat IPC: 1.00058 cumulative IPC: 1.00015 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 154497881 heartbeat IPC: 1.00017 cumulative IPC: 1.00015 (Simulation time: 0 hr 6 min 6 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 164495989 heartbeat IPC: 1.00019 cumulative IPC: 1.00015 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 174497600 heartbeat IPC: 0.999839 cumulative IPC: 1.00013 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 184489818 heartbeat IPC: 1.00078 cumulative IPC: 1.00017 (Simulation time: 0 hr 6 min 58 sec) 
Heartbeat CPU 0 instructions: 230000000 cycles: 194490214 heartbeat IPC: 0.99996 cumulative IPC: 1.00016 (Simulation time: 0 hr 7 min 15 sec) 
Heartbeat CPU 0 instructions: 240000003 cycles: 204483214 heartbeat IPC: 1.0007 cumulative IPC: 1.00019 (Simulation time: 0 hr 7 min 33 sec) 
Heartbeat CPU 0 instructions: 250000000 cycles: 214484176 heartbeat IPC: 0.999904 cumulative IPC: 1.00017 (Simulation time: 0 hr 7 min 50 sec) 
Finished CPU 0 instructions: 200000003 cycles: 199965283 cumulative IPC: 1.00017 (Simulation time: 0 hr 7 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00017 instructions: 200000003 cycles: 199965283
ITLB TOTAL     ACCESS:   28072052  HIT:   28072052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   28072052  HIT:   28072052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   35092332	FORWARD:          0	MERGED:    7020280	TO_CACHE:   28072052

DTLB TOTAL     ACCESS:   32491329  HIT:   32444462  MISS:      46867  HIT %:    99.8558  MISS %:   0.144245   MPKI: 0.234335
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   32491329  HIT:   32444462  MISS:      46867  HIT %:    99.8558  MISS %:   0.144245   MPKI: 0.234335
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 89.3166 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.00422692
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   50273058	FORWARD:          0	MERGED:   17778935	TO_CACHE:   32494123

STLB TOTAL     ACCESS:    2438072  HIT:    2410622  MISS:      27450  HIT %:    98.8741  MISS %:    1.12589   MPKI: 0.13725
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:      46867  HIT:      19417  MISS:      27450  HIT %:      41.43  MISS %:      58.57   MPKI: 0.13725
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2391205  HIT:    2391205  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 136.908 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.000908505
STLB MSHR FULL: 0
STLB RQ	ACCESS:    2689809	FORWARD:          0	MERGED:     251738	TO_CACHE:    2438071

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   52818371  HIT:   50157354  MISS:    2661017  HIT %:    94.9619  MISS %:    5.03805   MPKI: 13.3051
L1D Test counter:          0
L1D LOAD      ACCESS:   36163248  HIT:   36077336  MISS:     154624  HIT %:    99.7624  MISS %:   0.237567   MPKI: 0.42956
L1D RFO       ACCESS:   14035018  HIT:   14032385  MISS:       2633  HIT %:    99.9812  MISS %:  0.0187602   MPKI: 0.013165
L1D PREFETCH  ACCESS:    2620105  HIT:      47633  MISS:    2572472  HIT %:    1.81798  MISS %:     98.182   MPKI: 12.8624
L1D PREFETCH  REQUESTED:    5285884  ISSUED:    5285884  USEFUL:    2558199  USELESS:      14269
L1D USEFUL LOAD PREFETCHES:    2558199 PREFETCH ISSUED TO LOWER LEVEL:    2590646  ACCURACY: 98.7475
L1D TIMELY PREFETCHES:    2558199 LATE PREFETCHES: 18172 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 1540 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 0.77312 MSHR LATE: 0.09086 PQ LATE: 0.0077 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2590646 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 143.82 cycles
L1D AVERAGE MISS LATENCY LOAD: 93.8596 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 145.612 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.84126
L1D MSHR FULL: 7.75553e-06
L1D RQ	ACCESS:   70165917	FORWARD:          0	MERGED:   33933623	TO_CACHE:   36231962
L1D WQ	ACCESS:   14041096	FORWARD:        332	MERGED:          0	TO_CACHE:   14041096
L1D PQ	ACCESS:    2642942	FORWARD:          0	MERGED:          0	TO_CACHE:    2642942

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 3299973
L1D ROI Sum of L1D PQ occupancy: 34729797
L1D PREFETCHES PUSHED FROM L2C: 0
405c2a: 34
404bb2: 53
40452b: 54
404533: 56
405d70: 67
404b43: 136
405c30: 411
405d6a: 426
405afe: 433
40451c: 437
404a26: 438
404a74: 438
405cd4: 438
405b8e: 438
405bd6: 438
405bdd: 438
404b33: 438
404bb7: 438
404580: 438
404bfc: 438
40450c: 438
4043c6: 438
404552: 438
405ac3: 438
404578: 438
404375: 438
405ce9: 438
404561: 438
405e1a: 438
405bc0: 438
404ba3: 438
405acd: 438
405d1d: 438
405d00: 438
405b0d: 438
405d16: 438
404be8: 438
405ce0: 438
405d32: 8902
405bf2: 9787
405df2: 12678
405cb2: 12920
405cac: 13611
405dec: 13643
L1I TOTAL     ACCESS:   35092330  HIT:   35092330  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   35092330  HIT:   35092330  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   45635154	FORWARD:          0	MERGED:   10542822	TO_CACHE:   35092332

BTB TOTAL     ACCESS:    3509173  HIT:    3509164  MISS:          9  HIT %:    99.9997  MISS %: 0.000256471   MPKI: 4.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3506545  HIT:    3506542  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    4445919  HIT:    2651155  MISS:    1794764  HIT %:    59.6312  MISS %:    40.3688   MPKI: 8.97382
L2C Test counter:          0
L2C LOAD      ACCESS:      67740  HIT:      31012  MISS:      36728  HIT %:    45.7809  MISS %:    54.2191   MPKI: 0.18364
L2C DATA LOAD MPKI: 0.18364
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       2633  HIT:       1871  MISS:        762  HIT %:    71.0596  MISS %:    28.9404   MPKI: 0.00381
L2C PREFETCH  ACCESS:    2590644  HIT:     836920  MISS:    1753724  HIT %:    32.3055  MISS %:    67.6945   MPKI: 8.76862
L2C DATA PREFETCH MPKI: 8.76862
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1757438  HIT:    1757438  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      27464  HIT:      23914  MISS:       3550  HIT %:     87.074  MISS %:     12.926   MPKI: 0.01775
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       3481  USELESS:    1750874
L2C USEFUL LOAD PREFETCHES:       3481 PREFETCH ISSUED TO LOWER LEVEL:    1753726  ACCURACY: 0.198492
L2C TIMELY PREFETCHES:       3481 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 0.18364 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 193.386 cycles
L2C AVERAGE MISS LATENCY LOAD: 191.669 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 193.481 cycles
L2C AVERAGE MSHR OCCUPANCY: 0.653321
L2C MSHR FULL: 0
L2C RQ	ACCESS:      97837	FORWARD:          0	MERGED:          0	TO_CACHE:      97837
L2C WQ	ACCESS:    1757438	FORWARD:          0	MERGED:          0	TO_CACHE:    1757438
L2C PQ	ACCESS:    2590646	FORWARD:          0	MERGED:          0	TO_CACHE:    2590646

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3550
L2C Data Evicting Data 1787664
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 3550
L2C Dense regions hint from L2: 0
405c30: 2
405d6a: 8
404ba3: 17
404375: 17
404a26: 17
4043c6: 17
405bdd: 18
405d16: 18
404a74: 19
405d1d: 19
405d00: 19
405bd6: 19
405bc0: 20
405acd: 21
405ac3: 21
405d70: 37
404bb2: 52
40452b: 53
404533: 55
404b43: 64
404be8: 67
404bfc: 75
40451c: 88
404578: 100
404580: 101
404552: 105
404561: 112
40450c: 116
404b33: 126
405bf2: 157
405d32: 256
405afe: 375
405b0d: 381
405df2: 8159
405cb2: 8174
405dec: 8895
405cac: 8928
PSCL5 TOTAL     ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      26934  HIT:      26924  MISS:         10  HIT %:    99.9629  MISS %:  0.0371278   MPKI: 5e-05
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      26934  HIT:      26924  MISS:         10  HIT %:    99.9629  MISS %:  0.0371278   MPKI: 5e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      27450  HIT:      27357  MISS:         93  HIT %:    99.6612  MISS %:   0.338798   MPKI: 0.000465
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      27450  HIT:      27357  MISS:         93  HIT %:    99.6612  MISS %:   0.338798   MPKI: 0.000465
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3548965  HIT:    1779488  MISS:    1769477  HIT %:     50.141  MISS %:     49.859   MPKI: 8.84738
LLC Test counter:          0
LLC LOAD      ACCESS:      36728  HIT:       1866  MISS:      34862  HIT %:    5.08059  MISS %:    94.9194   MPKI: 0.17431
LLC RFO       ACCESS:        762  HIT:        762  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:    1753725  HIT:      22659  MISS:    1731066  HIT %:    1.29205  MISS %:     98.708   MPKI: 8.65533
LLC WRITEBACK ACCESS:    1754200  HIT:    1754200  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:       3550  HIT:          1  MISS:       3549  HIT %:   0.028169  MISS %:    99.9718   MPKI: 0.017745
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        477  USELESS:    1730738
LLC USEFUL LOAD PREFETCHES:        477 PREFETCH ISSUED TO LOWER LEVEL:    1731067  ACCURACY: 0.0275553
LLC TIMELY PREFETCHES:        477 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 0.17431 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 165.706 cycles
LLC AVERAGE MISS LATENCY LOAD: 170.265 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 165.607 cycles
LLC AVERAGE MSHR OCCUPANCY: 0.196394
LLC MSHR FULL: 0
LLC RQ	ACCESS:      41040	FORWARD:          0	MERGED:          0	TO_CACHE:      41040
LLC WQ	ACCESS:    1754200	FORWARD:          0	MERGED:          0	TO_CACHE:    1754200
LLC PQ	ACCESS:    1753726	FORWARD:          0	MERGED:          0	TO_CACHE:    1753726

LLC Dense regions hint to LLC: 0
404b43: 2
405c30: 2
404b33: 5
40452b: 6
405d6a: 8
40451c: 9
404ba3: 9
40450c: 11
4043c6: 13
404375: 13
404a26: 13
405d16: 13
405bd6: 13
405bdd: 13
405bc0: 13
404a74: 14
405acd: 14
405d00: 14
405ac3: 14
405d1d: 15
404533: 26
404bb2: 27
404bfc: 33
404be8: 34
404552: 35
405d70: 37
404561: 39
404580: 40
404578: 40
405bf2: 85
405d32: 96
405df2: 8159
405cb2: 8174
405dec: 8895
405cac: 8928

RAW hits: 3180
Loads Generated: 70169098
Loads sent to L1D: 70165917
Stores Generated: 14041090
Stores sent to L1D: 14041096
Major fault: 0 Minor fault: 34487
Allocated PAGES: 34487
Total Load insts: 87706968
Total Non-spec loads: 8750111
Percentage of speculative loads: 90.0235
L1D response latency: 119.038 cycles
Load retirement latency: 205.352 cycles


stream: 
stream:times selected: 7873564
stream:pref_filled: 3160792
stream:pref_useful: 3144306
stream:pref_late: 15589
stream:misses: 312
stream:misses_by_poll: 0

CS: 
CS:times selected: 7222906
CS:pref_filled: 28574
CS:pref_useful: 27682
CS:pref_late: 1857
CS:misses: 148457
CS:misses_by_poll: 100

CPLX: 
CPLX:times selected: 650567
CPLX:pref_filled: 31258
CPLX:pref_useful: 30932
CPLX:pref_late: 625
CPLX:misses: 10887
CPLX:misses_by_poll: 39

NL_L1: 
NL:times selected: 71
NL:pref_filled: 1
NL:pref_useful: 1
NL:pref_late: 0
NL:misses: 2
NL:misses_by_poll: 0

total selections: 15747108
total_filled: 2572472
total_useful: 2558199
total_late: 18258
total_polluted: 139
total_misses_after_warmup: 154624
conflicts: 3
Degree Incremented Times: 540355
Degree Decremented Times: 0

L1 IP Table Write Accesses: 36231456
L1 IP Table Read Accesses: 36231453
L1 RST Write Accesses: 5981328
L1 RST Read Accesses: 11962656
L1 CSPT Write Accesses: 5981328
L1 CSPT Read Accesses: 7084413
L1 RR Filter Tag Write Accesses: 2642942
L1 RR Filter Tag Read Accesses: 1346846656
L1 IP Table Tag Write Accesses: 36231960
L1 IP Table Tag Read Accesses: 36231960
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 53866372
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 51129498
test: 197587

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     160739  ROW_BUFFER_MISS:    1608738
 DBUS_CONGESTED:        856
 WQ ROW_BUFFER_HIT:    1205733  ROW_BUFFER_MISS:     547432  FULL:          0

 AVG_CONGESTED_CYCLE: 6
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 5635138
0banks busy for write cycles: 31020
1banks busy for read cycles: 97226648
1banks busy for write cycles: 1497584
2banks busy for read cycles: 54702178
2banks busy for write cycles: 1781801
3banks busy for read cycles: 3690547
3banks busy for write cycles: 1404806
4banks busy for read cycles: 515333
4banks busy for write cycles: 742162
5banks busy for read cycles: 326346
5banks busy for write cycles: 733779
6banks busy for read cycles: 294983
6banks busy for write cycles: 817064
7banks busy for read cycles: 2576032
7banks busy for write cycles: 3689468
8banks busy for read cycles: 1038530
8banks busy for write cycles: 23261865

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 49.4315
Branch types
NOT_BRANCH: 196487440 98.2437%
BRANCH_DIRECT_JUMP: 876 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3509611 1.75481%
BRANCH_DIRECT_CALL: 876 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 876 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 34487
