

================================================================
== Vitis HLS Report for 'Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Tue Mar  7 18:09:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:62]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln62 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:62]   --->   Operation 19 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln62_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:62]   --->   Operation 20 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %dct_1d.exit, void %for.cond36.i.exitStub" [dct.cpp:62]   --->   Operation 21 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [dct.cpp:23->dct.cpp:63]   --->   Operation 22 'load' 'k_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:42]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln62 = add i4 %i_load, i4 1" [dct.cpp:62]   --->   Operation 24 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k_load, i4 8" [dct.cpp:23->dct.cpp:63]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln23, i4 0, i4 %k_load" [dct.cpp:42]   --->   Operation 26 'select' 'select_ln42' <Predicate = (!icmp_ln62)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln42_6 = select i1 %icmp_ln23, i4 %add_ln62, i4 %i_load" [dct.cpp:42]   --->   Operation 27 'select' 'select_ln42_6' <Predicate = (!icmp_ln62)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %select_ln42_6" [dct.cpp:29->dct.cpp:63]   --->   Operation 28 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %add_ln62" [dct.cpp:42]   --->   Operation 29 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i4 %i_load" [dct.cpp:42]   --->   Operation 30 'trunc' 'trunc_ln42_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln42_7 = select i1 %icmp_ln23, i3 %trunc_ln42, i3 %trunc_ln42_3" [dct.cpp:42]   --->   Operation 31 'select' 'select_ln42_7' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %select_ln42_7" [dct.cpp:42]   --->   Operation 32 'zext' 'zext_ln42' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 33 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:42]   --->   Operation 34 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 35 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:42]   --->   Operation 36 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %select_ln42" [dct.cpp:23->dct.cpp:63]   --->   Operation 37 'zext' 'zext_ln23' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_4, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 38 'getelementptr' 'dct_1d_short_short_dct_coeff_table_4_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%coeff_11 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 39 'load' 'coeff_11' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_7, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 40 'getelementptr' 'dct_1d_short_short_dct_coeff_table_7_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%coeff_14 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 41 'load' 'coeff_14' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln42, i4 1" [dct.cpp:23->dct.cpp:63]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln62_1, i7 %indvar_flatten" [dct.cpp:23->dct.cpp:63]   --->   Operation 43 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln42_6, i4 %i" [dct.cpp:23->dct.cpp:63]   --->   Operation 44 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %k" [dct.cpp:23->dct.cpp:63]   --->   Operation 45 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 46 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:42]   --->   Operation 47 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 48 'getelementptr' 'col_inbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:42]   --->   Operation 49 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:42]   --->   Operation 50 'load' 'col_inbuf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i16 %col_inbuf_4_load" [dct.cpp:42]   --->   Operation 51 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 52 'getelementptr' 'col_inbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:42]   --->   Operation 53 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 54 'getelementptr' 'col_inbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:42]   --->   Operation 55 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:42]   --->   Operation 56 'load' 'col_inbuf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i16 %col_inbuf_7_load" [dct.cpp:42]   --->   Operation 57 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_addr = getelementptr i14 %dct_1d_short_short_dct_coeff_table, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 58 'getelementptr' 'dct_1d_short_short_dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 59 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_1, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 60 'getelementptr' 'dct_1d_short_short_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%coeff_8 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 61 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_2, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 62 'getelementptr' 'dct_1d_short_short_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%coeff_9 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 63 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_3, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 64 'getelementptr' 'dct_1d_short_short_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%coeff_10 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 65 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%coeff_11 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 66 'load' 'coeff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln15_9 = sext i15 %coeff_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 67 'sext' 'sext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 68 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_5, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 69 'getelementptr' 'dct_1d_short_short_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%coeff_12 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 70 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_6, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 71 'getelementptr' 'dct_1d_short_short_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%coeff_13 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 72 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%coeff_14 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 73 'load' 'coeff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln15_12 = sext i15 %coeff_14" [dct.cpp:15->dct.cpp:63]   --->   Operation 74 'sext' 'sext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 75 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29, i3 0" [dct.cpp:29->dct.cpp:63]   --->   Operation 76 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:42]   --->   Operation 77 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %col_inbuf_load" [dct.cpp:42]   --->   Operation 78 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 79 'getelementptr' 'col_inbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:42]   --->   Operation 80 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:42]   --->   Operation 81 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %col_inbuf_2_load" [dct.cpp:42]   --->   Operation 82 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 83 'getelementptr' 'col_inbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:42]   --->   Operation 84 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:42]   --->   Operation 85 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i16 %col_inbuf_5_load" [dct.cpp:42]   --->   Operation 86 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:42]   --->   Operation 87 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i16 %col_inbuf_6_load" [dct.cpp:42]   --->   Operation 88 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %select_ln42" [dct.cpp:29->dct.cpp:63]   --->   Operation 89 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln29_15 = add i6 %tmp_3, i6 %zext_ln29" [dct.cpp:29->dct.cpp:63]   --->   Operation 90 'add' 'add_ln29_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 91 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i14 %coeff" [dct.cpp:15->dct.cpp:63]   --->   Operation 92 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 93 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%coeff_8 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 94 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%coeff_9 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 95 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln15_7 = sext i15 %coeff_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 96 'sext' 'sext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 97 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%coeff_10 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 98 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 99 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 99 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%coeff_12 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 100 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln15_10 = sext i15 %coeff_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 101 'sext' 'sext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 102 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%coeff_13 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 103 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln15_11 = sext i15 %coeff_13" [dct.cpp:15->dct.cpp:63]   --->   Operation 104 'sext' 'sext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 105 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 106 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 107 [1/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:42]   --->   Operation 107 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i16 %col_inbuf_1_load" [dct.cpp:42]   --->   Operation 108 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:42]   --->   Operation 109 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i16 %col_inbuf_3_load" [dct.cpp:42]   --->   Operation 110 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 111 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i15 %coeff_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 112 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (1.05ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 113 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 114 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln15_8 = sext i15 %coeff_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 115 'sext' 'sext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 116 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 117 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 118 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 119 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 120 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_11 = add i29 %mul_ln15_14, i29 4096" [dct.cpp:29->dct.cpp:63]   --->   Operation 121 'add' 'add_ln29_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 122 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 122 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [2/3] (1.05ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 123 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 124 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 125 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 126 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 127 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 128 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_10 = add i29 %mul_ln15_11, i29 %mul_ln15_12" [dct.cpp:29->dct.cpp:63]   --->   Operation 129 'add' 'add_ln29_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_11 = add i29 %mul_ln15_14, i29 4096" [dct.cpp:29->dct.cpp:63]   --->   Operation 130 'add' 'add_ln29_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_12 = add i29 %add_ln29_11, i29 %mul_ln15_13" [dct.cpp:29->dct.cpp:63]   --->   Operation 131 'add' 'add_ln29_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 132 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 132 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 133 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 134 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 135 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i29 %mul_ln15, i29 %mul_ln15_8" [dct.cpp:29->dct.cpp:63]   --->   Operation 136 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_8 = add i29 %mul_ln15_9, i29 %mul_ln15_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 137 'add' 'add_ln29_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_10 = add i29 %mul_ln15_11, i29 %mul_ln15_12" [dct.cpp:29->dct.cpp:63]   --->   Operation 138 'add' 'add_ln29_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_12 = add i29 %add_ln29_11, i29 %mul_ln15_13" [dct.cpp:29->dct.cpp:63]   --->   Operation 139 'add' 'add_ln29_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (2.46ns)   --->   "%add_ln29_13 = add i29 %add_ln29_12, i29 %add_ln29_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 140 'add' 'add_ln29_13' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i29 %mul_ln15, i29 %mul_ln15_8" [dct.cpp:29->dct.cpp:63]   --->   Operation 141 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_8 = add i29 %mul_ln15_9, i29 %mul_ln15_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 142 'add' 'add_ln29_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_9 = add i29 %add_ln29_8, i29 %add_ln29" [dct.cpp:29->dct.cpp:63]   --->   Operation 143 'add' 'add_ln29_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i29 %add_ln29_13, i29 %add_ln29_9" [dct.cpp:29->dct.cpp:63]   --->   Operation 144 'add' 'add_ln29_14' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln29_14, i32 13, i32 28" [dct.cpp:29->dct.cpp:63]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 146 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 147 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i6 %add_ln29_15" [dct.cpp:29->dct.cpp:63]   --->   Operation 148 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln29_2" [dct.cpp:29->dct.cpp:63]   --->   Operation 149 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/directives.tcl:11->dct.cpp:63]   --->   Operation 150 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:14->dct.cpp:63]   --->   Operation 151 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 %trunc_ln, i6 %col_outbuf_addr" [dct.cpp:29->dct.cpp:63]   --->   Operation 152 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i" [dct.cpp:23->dct.cpp:63]   --->   Operation 153 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('k') [18]  (0 ns)
	'load' operation ('k_load', dct.cpp:23->dct.cpp:63) on local variable 'k' [31]  (0 ns)
	'icmp' operation ('icmp_ln23', dct.cpp:23->dct.cpp:63) [36]  (1.3 ns)
	'select' operation ('select_ln42', dct.cpp:42) [37]  (1.02 ns)
	'add' operation ('add_ln23', dct.cpp:23->dct.cpp:63) [118]  (1.74 ns)
	'store' operation ('store_ln23', dct.cpp:23->dct.cpp:63) of variable 'add_ln23', dct.cpp:23->dct.cpp:63 on local variable 'k' [121]  (1.59 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'load' operation ('col_inbuf_4_load', dct.cpp:42) on array 'col_inbuf_4' [58]  (2.32 ns)
	'mul' operation of DSP[95] ('mul_ln15_11', dct.cpp:15->dct.cpp:63) [95]  (2.15 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('col_inbuf_load', dct.cpp:42) on array 'col_inbuf' [46]  (2.32 ns)
	'mul' operation of DSP[79] ('mul_ln15', dct.cpp:15->dct.cpp:63) [79]  (2.15 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('col_inbuf_1_load', dct.cpp:42) on array 'col_inbuf_1' [49]  (2.32 ns)
	'mul' operation of DSP[108] ('mul_ln15_8', dct.cpp:15->dct.cpp:63) [83]  (1.05 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[112] ('add_ln29_11', dct.cpp:29->dct.cpp:63) [112]  (2.1 ns)
	'add' operation of DSP[113] ('add_ln29_12', dct.cpp:29->dct.cpp:63) [113]  (2.1 ns)

 <State 6>: 4.56ns
The critical path consists of the following:
	'add' operation of DSP[111] ('add_ln29_10', dct.cpp:29->dct.cpp:63) [111]  (2.1 ns)
	'add' operation ('add_ln29_13', dct.cpp:29->dct.cpp:63) [114]  (2.46 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'add' operation of DSP[108] ('add_ln29', dct.cpp:29->dct.cpp:63) [108]  (2.1 ns)
	'add' operation ('add_ln29_9', dct.cpp:29->dct.cpp:63) [110]  (0 ns)
	'add' operation ('add_ln29_14', dct.cpp:29->dct.cpp:63) [115]  (4.28 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('col_outbuf_addr', dct.cpp:29->dct.cpp:63) [73]  (0 ns)
	'store' operation ('store_ln29', dct.cpp:29->dct.cpp:63) of variable 'trunc_ln', dct.cpp:29->dct.cpp:63 on array 'col_outbuf' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
