@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":243:28:243:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":261:28:261:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":285:28:285:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":303:28:303:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":327:28:327:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":345:28:345:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":369:28:369:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":387:28:387:31|Incomplete case statement - add more cases or a when others
@W: CD638 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":92:15:92:18|Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":92:21:92:27|Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Pruning unused register state_out_1(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Pruning unused bits 11 to 5 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(80) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(81) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(82) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(83) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(84) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(85) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(86) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(87) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":236:20:236:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":266:12:266:15|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":355:20:355:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":382:20:382:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":408:20:408:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":434:20:434:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":460:20:460:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":486:20:486:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":523:20:523:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":568:20:568:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":598:20:598:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":604:20:604:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":616:20:616:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":622:20:622:23|Incomplete case statement - add more cases or a when others
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Pruning unused register state_2. Make sure that there are no unused intermediate registers.
@W: CD275 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":56:12:56:15|Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2690:4:2690:10|Removing instance AND2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2682:4:2682:22|Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2675:4:2675:10|Removing instance XNOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2645:4:2645:10|Removing instance XOR2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2629:4:2629:10|Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2626:4:2626:10|Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2593:4:2593:11|Removing instance XNOR3_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2589:4:2589:12|Removing instance DFN1C0_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2566:4:2566:19|Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2440:4:2440:10|Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2429:4:2429:10|Removing instance AND2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2425:4:2425:9|Removing instance AO1_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2343:4:2343:10|Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2333:4:2333:10|Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2319:4:2319:9|Removing instance AO1_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2236:4:2236:10|Removing instance AND2_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2160:4:2160:10|Removing instance XOR2_84 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2150:4:2150:10|Removing instance AND2_77 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2120:4:2120:10|Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2113:4:2113:9|Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2060:4:2060:23|Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1974:4:1974:11|Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1952:4:1952:23|Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1909:4:1909:10|Removing instance XOR2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1860:4:1860:15|Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1761:4:1761:10|Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1758:4:1758:10|Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1750:4:1750:22|Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1708:4:1708:10|Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1689:4:1689:10|Removing instance AND2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1685:4:1685:10|Removing instance XOR2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1603:4:1603:10|Removing instance XNOR3_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1565:4:1565:10|Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1548:4:1548:10|Removing instance AND2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1541:4:1541:10|Removing instance AND2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1519:4:1519:10|Removing instance AND2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1504:4:1504:11|Removing instance XNOR3_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1473:4:1473:10|Removing instance AND2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1456:4:1456:10|Removing instance AND2_51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1418:4:1418:11|Removing instance XNOR3_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1363:4:1363:10|Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1315:4:1315:10|Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1257:4:1257:10|Removing instance AND2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1226:4:1226:11|Removing instance XNOR3_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1198:4:1198:10|Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1188:4:1188:10|Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1142:4:1142:19|Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1065:4:1065:10|Removing instance XOR2_72 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1058:4:1058:10|Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":990:4:990:10|Removing instance AND2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":971:4:971:10|Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":897:4:897:10|Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":894:4:894:10|Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":861:4:861:10|Removing instance AND2_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":832:4:832:10|Removing instance XOR2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":814:4:814:9|Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":803:4:803:10|Removing instance AND2_61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":784:4:784:9|Removing instance AO1_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":745:4:745:10|Removing instance AND2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":704:4:704:10|Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":677:4:677:11|Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":630:4:630:10|Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":503:4:503:11|Removing instance XNOR3_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":485:4:485:10|Removing instance AND2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":478:4:478:9|Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":466:4:466:10|Removing instance XNOR3_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":132:8:132:9|All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":29:4:29:13|Input port bit 85 of acc_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":32:4:32:13|Input port bit 85 of mag_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":35:4:35:14|Input port bit 85 of gyro_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":38:4:38:18|Input port bit 85 of pressure_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":41:4:41:16|Input port bit 85 of status_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":44:4:44:19|Input port bit 85 of pres_cal1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":45:4:45:19|Input port bit 85 of pres_cal2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":48:4:48:14|Input port bit 85 of ch_0_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":49:4:49:14|Input port bit 85 of ch_1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":50:4:50:14|Input port bit 85 of ch_2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":51:4:51:14|Input port bit 85 of ch_3_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":52:4:52:14|Input port bit 85 of ch_4_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":53:4:53:14|Input port bit 85 of ch_5_packet(87 downto 0) is unused 
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bit 4 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bit 6 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

