[INFO][FLOW] Using platform directory ./platforms/nangate45
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLef.py --inputLef ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef   --outputLef objects/nangate45/mult_approx/merged_spacing.lef
mergeLef.py : Merging LEFs
NangateOpenCellLibrary.macro.mod.lef: SITEs matched found: 0
NangateOpenCellLibrary.macro.mod.lef: MACROs matched found: 134
mergeLef.py : Merging LEFs complete
./util/modifyLefSpacing.py -i objects/nangate45/mult_approx/merged_spacing.lef -o objects/nangate45/mult_approx/merged_spacing.lef
modifyLefSpacing.py : Modify lef spacing in technology lef file
WARNING: Replacement pattern not found
modifyLefSpacing.py : Finished
echo "lef:./objects/nangate45/mult_approx/merged_spacing.lef" > objects/nangate45/mult_approx/TritonRoute.param
echo "def:./results/nangate45/mult_approx/4_cts.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "guide:./results/nangate45/mult_approx/route.guide" >> objects/nangate45/mult_approx/TritonRoute.param
echo "output:./results/nangate45/mult_approx/5_route.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputTA:./objects/nangate45/mult_approx/5_route_TA.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputguide:./results/nangate45/mult_approx/output_guide.mod" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputDRC:./reports/nangate45/mult_approx/5_route_drc.rpt" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputMaze:./results/nangate45/mult_approx/maze.log" >> objects/nangate45/mult_approx/TritonRoute.param
echo "threads:4" >> objects/nangate45/mult_approx/TritonRoute.param
echo "cpxthreads:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "verbose:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "gap:0" >> objects/nangate45/mult_approx/TritonRoute.param
echo "timeout:2400" >> objects/nangate45/mult_approx/TritonRoute.param
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLib.pl nangate45_merged \
                           ./platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib    \
                           > objects/nangate45/mult_approx/merged.lib.tmp
./util/markDontUse.py -p "FILLCELL_X1 AOI211_X1 OAI211_X1" -i objects/nangate45/mult_approx/merged.lib.tmp -o objects/nangate45/mult_approx/merged.lib
Opening file for replace: objects/nangate45/mult_approx/merged.lib.tmp
Marked 3 cells as dont_use
Commented 0 lines containing "original_pin"
Writing replaced file: objects/nangate45/mult_approx/merged.lib
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" yosys -c scripts/synth.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/1_1_yosys.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/src/mult_approx/ALM11_SOA.v
Parsing SystemVerilog input from `./designs/src/mult_approx/ALM11_SOA.v' to AST representation.
Storing AST representation for module `$abstract\ALM11_SOA'.
Storing AST representation for module `$abstract\AntiLog'.
Storing AST representation for module `$abstract\PriorityEncoder_16_old'.
Storing AST representation for module `$abstract\PriorityEncoder_16'.
Storing AST representation for module `$abstract\OR_tree'.
Storing AST representation for module `$abstract\LOD4'.
Storing AST representation for module `$abstract\Muxes2in1Array4'.
Storing AST representation for module `$abstract\LOD16'.
Storing AST representation for module `$abstract\Barrel16L'.
Storing AST representation for module `$abstract\Barrel16R'.
Storing AST representation for module `$abstract\Barrel32L'.
Storing AST representation for module `$abstract\FAd'.
Storing AST representation for module `$abstract\carry_lookahead_inc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./designs/src/mult_approx/mult_top.v
Parsing SystemVerilog input from `./designs/src/mult_approx/mult_top.v' to AST representation.
Storing AST representation for module `$abstract\mult_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./platforms/nangate45/NangateOpenCellLibrary.blackbox.v
Parsing Verilog input from `./platforms/nangate45/NangateOpenCellLibrary.blackbox.v' to AST representation.
Storing AST representation for module `$abstract\AND2_X1'.
Storing AST representation for module `$abstract\AND2_X2'.
Storing AST representation for module `$abstract\AND2_X4'.
Storing AST representation for module `$abstract\AND3_X1'.
Storing AST representation for module `$abstract\AND3_X2'.
Storing AST representation for module `$abstract\AND3_X4'.
Storing AST representation for module `$abstract\AND4_X1'.
Storing AST representation for module `$abstract\AND4_X2'.
Storing AST representation for module `$abstract\AND4_X4'.
Storing AST representation for module `$abstract\ANTENNA_X1'.
Storing AST representation for module `$abstract\AOI211_X1'.
Storing AST representation for module `$abstract\AOI211_X2'.
Storing AST representation for module `$abstract\AOI211_X4'.
Storing AST representation for module `$abstract\AOI21_X1'.
Storing AST representation for module `$abstract\AOI21_X2'.
Storing AST representation for module `$abstract\AOI21_X4'.
Storing AST representation for module `$abstract\AOI221_X1'.
Storing AST representation for module `$abstract\AOI221_X2'.
Storing AST representation for module `$abstract\AOI221_X4'.
Storing AST representation for module `$abstract\AOI222_X1'.
Storing AST representation for module `$abstract\AOI222_X2'.
Storing AST representation for module `$abstract\AOI222_X4'.
Storing AST representation for module `$abstract\AOI22_X1'.
Storing AST representation for module `$abstract\AOI22_X2'.
Storing AST representation for module `$abstract\AOI22_X4'.
Storing AST representation for module `$abstract\BUF_X1'.
Storing AST representation for module `$abstract\BUF_X16'.
Storing AST representation for module `$abstract\BUF_X2'.
Storing AST representation for module `$abstract\BUF_X32'.
Storing AST representation for module `$abstract\BUF_X4'.
Storing AST representation for module `$abstract\BUF_X8'.
Storing AST representation for module `$abstract\CLKBUF_X1'.
Storing AST representation for module `$abstract\CLKBUF_X2'.
Storing AST representation for module `$abstract\CLKBUF_X3'.
Storing AST representation for module `$abstract\CLKGATETST_X1'.
Storing AST representation for module `$abstract\CLKGATETST_X2'.
Storing AST representation for module `$abstract\CLKGATETST_X4'.
Storing AST representation for module `$abstract\CLKGATETST_X8'.
Storing AST representation for module `$abstract\CLKGATE_X1'.
Storing AST representation for module `$abstract\CLKGATE_X2'.
Storing AST representation for module `$abstract\CLKGATE_X4'.
Storing AST representation for module `$abstract\CLKGATE_X8'.
Storing AST representation for module `$abstract\DFFRS_X1'.
Storing AST representation for module `$abstract\DFFRS_X2'.
Storing AST representation for module `$abstract\DFFR_X1'.
Storing AST representation for module `$abstract\DFFR_X2'.
Storing AST representation for module `$abstract\DFFS_X1'.
Storing AST representation for module `$abstract\DFFS_X2'.
Storing AST representation for module `$abstract\DFF_X1'.
Storing AST representation for module `$abstract\DFF_X2'.
Storing AST representation for module `$abstract\DLH_X1'.
Storing AST representation for module `$abstract\DLH_X2'.
Storing AST representation for module `$abstract\DLL_X1'.
Storing AST representation for module `$abstract\DLL_X2'.
Storing AST representation for module `$abstract\FA_X1'.
Storing AST representation for module `$abstract\FILLCELL_X1'.
Storing AST representation for module `$abstract\FILLCELL_X2'.
Storing AST representation for module `$abstract\FILLCELL_X4'.
Storing AST representation for module `$abstract\FILLCELL_X8'.
Storing AST representation for module `$abstract\FILLCELL_X16'.
Storing AST representation for module `$abstract\FILLCELL_X32'.
Storing AST representation for module `$abstract\HA_X1'.
Storing AST representation for module `$abstract\INV_X1'.
Storing AST representation for module `$abstract\INV_X16'.
Storing AST representation for module `$abstract\INV_X2'.
Storing AST representation for module `$abstract\INV_X32'.
Storing AST representation for module `$abstract\INV_X4'.
Storing AST representation for module `$abstract\INV_X8'.
Storing AST representation for module `$abstract\LOGIC0_X1'.
Storing AST representation for module `$abstract\LOGIC1_X1'.
Storing AST representation for module `$abstract\MUX2_X1'.
Storing AST representation for module `$abstract\MUX2_X2'.
Storing AST representation for module `$abstract\NAND2_X1'.
Storing AST representation for module `$abstract\NAND2_X2'.
Storing AST representation for module `$abstract\NAND2_X4'.
Storing AST representation for module `$abstract\NAND3_X1'.
Storing AST representation for module `$abstract\NAND3_X2'.
Storing AST representation for module `$abstract\NAND3_X4'.
Storing AST representation for module `$abstract\NAND4_X1'.
Storing AST representation for module `$abstract\NAND4_X2'.
Storing AST representation for module `$abstract\NAND4_X4'.
Storing AST representation for module `$abstract\NOR2_X1'.
Storing AST representation for module `$abstract\NOR2_X2'.
Storing AST representation for module `$abstract\NOR2_X4'.
Storing AST representation for module `$abstract\NOR3_X1'.
Storing AST representation for module `$abstract\NOR3_X2'.
Storing AST representation for module `$abstract\NOR3_X4'.
Storing AST representation for module `$abstract\NOR4_X1'.
Storing AST representation for module `$abstract\NOR4_X2'.
Storing AST representation for module `$abstract\NOR4_X4'.
Storing AST representation for module `$abstract\OAI211_X1'.
Storing AST representation for module `$abstract\OAI211_X2'.
Storing AST representation for module `$abstract\OAI211_X4'.
Storing AST representation for module `$abstract\OAI21_X1'.
Storing AST representation for module `$abstract\OAI21_X2'.
Storing AST representation for module `$abstract\OAI21_X4'.
Storing AST representation for module `$abstract\OAI221_X1'.
Storing AST representation for module `$abstract\OAI221_X2'.
Storing AST representation for module `$abstract\OAI221_X4'.
Storing AST representation for module `$abstract\OAI222_X1'.
Storing AST representation for module `$abstract\OAI222_X2'.
Storing AST representation for module `$abstract\OAI222_X4'.
Storing AST representation for module `$abstract\OAI22_X1'.
Storing AST representation for module `$abstract\OAI22_X2'.
Storing AST representation for module `$abstract\OAI22_X4'.
Storing AST representation for module `$abstract\OAI33_X1'.
Storing AST representation for module `$abstract\OR2_X1'.
Storing AST representation for module `$abstract\OR2_X2'.
Storing AST representation for module `$abstract\OR2_X4'.
Storing AST representation for module `$abstract\OR3_X1'.
Storing AST representation for module `$abstract\OR3_X2'.
Storing AST representation for module `$abstract\OR3_X4'.
Storing AST representation for module `$abstract\OR4_X1'.
Storing AST representation for module `$abstract\OR4_X2'.
Storing AST representation for module `$abstract\OR4_X4'.
Storing AST representation for module `$abstract\SDFFRS_X1'.
Storing AST representation for module `$abstract\SDFFRS_X2'.
Storing AST representation for module `$abstract\SDFFR_X1'.
Storing AST representation for module `$abstract\SDFFR_X2'.
Storing AST representation for module `$abstract\SDFFS_X1'.
Storing AST representation for module `$abstract\SDFFS_X2'.
Storing AST representation for module `$abstract\SDFF_X1'.
Storing AST representation for module `$abstract\SDFF_X2'.
Storing AST representation for module `$abstract\TBUF_X1'.
Storing AST representation for module `$abstract\TBUF_X16'.
Storing AST representation for module `$abstract\TBUF_X2'.
Storing AST representation for module `$abstract\TBUF_X4'.
Storing AST representation for module `$abstract\TBUF_X8'.
Storing AST representation for module `$abstract\TINV_X1'.
Storing AST representation for module `$abstract\TLAT_X1'.
Storing AST representation for module `$abstract\XNOR2_X1'.
Storing AST representation for module `$abstract\XNOR2_X2'.
Storing AST representation for module `$abstract\XOR2_X1'.
Storing AST representation for module `$abstract\XOR2_X2'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_clkgate.v
Parsing Verilog input from `./platforms/nangate45/cells_clkgate.v' to AST representation.
Storing AST representation for module `$abstract\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

6. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_top'.
Generating RTLIL representation for module `\mult_top'.

6.1. Analyzing design hierarchy..
Top module:  \mult_top

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ALM11_SOA'.
Generating RTLIL representation for module `\ALM11_SOA'.

6.3. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\AntiLog'.
Generating RTLIL representation for module `\AntiLog'.

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel16L'.
Generating RTLIL representation for module `\Barrel16L'.

6.6. Executing AST frontend in derive mode using pre-parsed AST for module `\PriorityEncoder_16'.
Generating RTLIL representation for module `\PriorityEncoder_16'.

6.7. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD16'.
Generating RTLIL representation for module `\LOD16'.

6.8. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA
Used module:         \AntiLog
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:         \LOD16

6.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Muxes2in1Array4'.
Generating RTLIL representation for module `\Muxes2in1Array4'.

6.10. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD4'.
Generating RTLIL representation for module `\LOD4'.

6.11. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_tree'.
Generating RTLIL representation for module `\OR_tree'.

6.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel16R'.
Generating RTLIL representation for module `\Barrel16R'.

6.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel32L'.
Generating RTLIL representation for module `\Barrel32L'.

6.14. Executing AST frontend in derive mode using pre-parsed AST for module `\carry_lookahead_inc'.
Generating RTLIL representation for module `\carry_lookahead_inc'.

6.15. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4

6.16. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4
Removing unused module `$abstract\OPENROAD_CLKGATE'.
Removing unused module `$abstract\mult_top'.
Removing unused module `$abstract\carry_lookahead_inc'.
Removing unused module `$abstract\FAd'.
Removing unused module `$abstract\Barrel32L'.
Removing unused module `$abstract\Barrel16R'.
Removing unused module `$abstract\Barrel16L'.
Removing unused module `$abstract\LOD16'.
Removing unused module `$abstract\Muxes2in1Array4'.
Removing unused module `$abstract\LOD4'.
Removing unused module `$abstract\OR_tree'.
Removing unused module `$abstract\PriorityEncoder_16'.
Removing unused module `$abstract\PriorityEncoder_16_old'.
Removing unused module `$abstract\AntiLog'.
Removing unused module `$abstract\ALM11_SOA'.
Removed 15 unused modules.
Mapping positional arguments of cell PriorityEncoder_16.code3 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code2 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code1 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code0 (OR_tree).

7. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: fakeram45_*
Port declaration: output rd_out
Port declaration: input addr_in
Port declaration: input we_in
Port declaration: input wd_in
Port declaration: input w_mask_in
Port declaration: input clk
Port declaration: input ce_in

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4

8.1.2. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \ALM11_SOA
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/ALM11_SOA.v:452$86 in module Barrel32L.
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/ALM11_SOA.v:423$70 in module Barrel16R.
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/ALM11_SOA.v:394$22 in module Barrel16L.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Barrel32L.$proc$./designs/src/mult_approx/ALM11_SOA.v:452$86'.
     1/1: $1\data_o[31:0]
Creating decoders for process `\Barrel16R.$proc$./designs/src/mult_approx/ALM11_SOA.v:423$70'.
     1/1: $1\data_o[15:0]
Creating decoders for process `\Barrel16L.$proc$./designs/src/mult_approx/ALM11_SOA.v:394$22'.
     1/1: $1\tmp[15:0]
Creating decoders for process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Barrel32L.\data_o' from process `\Barrel32L.$proc$./designs/src/mult_approx/ALM11_SOA.v:452$86'.
No latch inferred for signal `\Barrel16R.\data_o' from process `\Barrel16R.$proc$./designs/src/mult_approx/ALM11_SOA.v:423$70'.
No latch inferred for signal `\Barrel16L.\tmp' from process `\Barrel16L.$proc$./designs/src/mult_approx/ALM11_SOA.v:394$22'.

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult_top.\p' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\mult_top.\X_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\mult_top.\Y_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$167' with positive edge clock.

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Barrel32L.$proc$./designs/src/mult_approx/ALM11_SOA.v:452$86'.
Removing empty process `Barrel32L.$proc$./designs/src/mult_approx/ALM11_SOA.v:452$86'.
Found and cleaned up 1 empty switch in `\Barrel16R.$proc$./designs/src/mult_approx/ALM11_SOA.v:423$70'.
Removing empty process `Barrel16R.$proc$./designs/src/mult_approx/ALM11_SOA.v:423$70'.
Found and cleaned up 1 empty switch in `\Barrel16L.$proc$./designs/src/mult_approx/ALM11_SOA.v:394$22'.
Removing empty process `Barrel16L.$proc$./designs/src/mult_approx/ALM11_SOA.v:394$22'.
Removing empty process `mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
Cleaned up 3 empty switches.

8.3. Executing FLATTEN pass (flatten design).
Using template ALM11_SOA for cells of type ALM11_SOA.
Using template AntiLog for cells of type AntiLog.
Using template Barrel16L for cells of type Barrel16L.
Using template LOD16 for cells of type LOD16.
Using template PriorityEncoder_16 for cells of type PriorityEncoder_16.
Using template Barrel16R for cells of type Barrel16R.
Using template carry_lookahead_inc for cells of type carry_lookahead_inc.
Using template Barrel32L for cells of type Barrel32L.
Using template LOD4 for cells of type LOD4.
Using template Muxes2in1Array4 for cells of type Muxes2in1Array4.
Using template OR_tree for cells of type OR_tree.
<suppressed ~37 debug messages>
No more expansions possible.
Deleting now unused module Barrel32L.
Deleting now unused module Barrel16R.
Deleting now unused module OR_tree.
Deleting now unused module LOD4.
Deleting now unused module Muxes2in1Array4.
Deleting now unused module LOD16.
Deleting now unused module PriorityEncoder_16.
Deleting now unused module Barrel16L.
Deleting now unused module AntiLog.
Deleting now unused module ALM11_SOA.
Deleting now unused module carry_lookahead_inc.

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~100 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 8 unused cells and 263 unused wires.
<suppressed ~16 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 9) from port B of cell mult_top.$techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$8 ($add).
Removed top 1 bits (of 9) from port B of cell mult_top.$techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$7 ($add).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$163_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$162_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$161_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$160_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$159_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$158_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$157_CMP0 ($eq).
Removed top 1 bits (of 16) from mux cell mult_top.$techmap\mult.BShifty.$procmux$149 ($pmux).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$163_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$162_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$161_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$160_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$159_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$158_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$157_CMP0 ($eq).
Removed top 1 bits (of 16) from mux cell mult_top.$techmap\mult.BShiftx.$procmux$149 ($pmux).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$146_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$145_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$144_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$143_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$142_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$141_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$140_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$129_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$128_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$127_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$126_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$125_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$124_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$123_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$122_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$121_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$120_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$119_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$118_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$117_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$116_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$115_CMP0 ($eq).
Removed top 1 bits (of 6) from wire mult_top.mult.BShiftx.data_o.
Removed top 1 bits (of 16) from wire mult_top.mult.BShiftx.tmp.
Removed top 1 bits (of 6) from wire mult_top.mult.BShifty.data_o.
Removed top 1 bits (of 16) from wire mult_top.mult.BShifty.tmp.
Removed top 17 bits (of 32) from wire mult_top.mult.anti_log.L1shift.data_i.
Removed top 1 bits (of 5) from wire mult_top.mult.anti_log.L1shift.shift_i.
Removed top 1 bits (of 5) from wire mult_top.mult.anti_log.inc_inst.i_add1.
Removed top 2 bits (of 6) from wire mult_top.mult.anti_log.inc_inst.w_C.
Removed top 1 bits (of 5) from wire mult_top.mult.anti_log.k_enc.
Removed top 1 bits (of 9) from wire mult_top.mult.op1.
Removed top 1 bits (of 9) from wire mult_top.mult.op2.

8.9. Executing PEEPOPT pass (run peephole optimizers).

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

8.11. Executing TECHMAP pass (map to technology primitives).

8.11.1. Executing Verilog-2005 frontend: /OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.11.2. Continuing TECHMAP pass.
No more expansions possible.

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult_top:
  creating $macc model for $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$7 ($add).
  creating $macc model for $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$8 ($add).
  merging $macc model for $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$7 into $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$8.
  creating $alu model for $macc $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$8.
  creating $alu cell for $techmap\mult.$add$./designs/src/mult_approx/ALM11_SOA.v:0$8: $auto$alumacc.cc:485:replace_alu$179
  created 1 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.9. Rerunning OPT passes. (Maybe there is more to do..)

8.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

8.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.16. Finished OPT passes. (There is nothing left to do.)

8.15. Executing FSM pass (extract and optimize FSM).

8.15.1. Executing FSM_DETECT pass (finding FSMs in design).

8.15.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.15.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.15.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.16. Executing OPT pass (performing simple optimizations).

8.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.16.5. Finished fast OPT passes.

8.17. Executing MEMORY pass.

8.17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.17.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.17.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~44 debug messages>

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.19.5. Finished fast OPT passes.

8.20. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

8.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.6. Executing OPT_SHARE pass.

8.21.7. Executing OPT_RMDFF pass (remove dff with constant values).

8.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.10. Finished OPT passes. (There is nothing left to do.)

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=15\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=16 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_lcu\WIDTH=9 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~575 debug messages>

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~1557 debug messages>

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~1113 debug messages>
Removed a total of 371 cells.

8.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 224 unused cells and 519 unused wires.
<suppressed ~225 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing ABC pass (technology mapping using ABC).

8.24.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 1214 gates and 1248 wires to a netlist network with 32 inputs and 32 outputs.

8.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.24.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       36
ABC RESULTS:            ANDNOT cells:      385
ABC RESULTS:               MUX cells:       20
ABC RESULTS:              NAND cells:       31
ABC RESULTS:               NOR cells:       70
ABC RESULTS:               NOT cells:       18
ABC RESULTS:                OR cells:      404
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               XOR cells:       73
ABC RESULTS:        internal signals:     1184
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

8.25. Executing OPT pass (performing simple optimizations).

8.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

8.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 652 unused wires.
<suppressed ~141 debug messages>

8.25.5. Finished fast OPT passes.

8.26. Executing HIERARCHY pass (managing design hierarchy).

8.26.1. Analyzing design hierarchy..
Top module:  \mult_top

8.26.2. Analyzing design hierarchy..
Top module:  \mult_top
Removed 0 unused modules.

8.27. Printing statistics.

=== mult_top ===

   Number of wires:               1110
   Number of wire bits:           1619
   Number of public wires:          44
   Number of public wire bits:     553
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1162
     $_ANDNOT_                     385
     $_AND_                         36
     $_DFF_P_                       64
     $_MUX_                         20
     $_NAND_                        31
     $_NOR_                         70
     $_NOT_                         18
     $_ORNOT_                       51
     $_OR_                         403
     $_XNOR_                        11
     $_XOR_                         73

8.28. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 37 unused wires.
<suppressed ~37 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_latch.v
Parsing Verilog input from `./platforms/nangate45/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    \DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    \DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    \DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    \DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    \DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\mult_top':
  mapped 64 $_DFF_P_ cells to \DFF_X1 cells.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.9. Finished OPT passes. (There is nothing left to do.)

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 1098 gates and 1130 wires to a netlist network with 32 inputs and 32 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "AOI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "OAI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib" has 88 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 11 dont_use).  Time =     0.13 sec
ABC: Memory =    8.83 MB. Time =     0.13 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /OpenROAD-flow/flow/./objects/nangate45/mult_approx/abc.constr 
ABC: Setting driving cell to be "BUF_X1".
ABC: Setting output load to be 3.898000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 40000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 40000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 40000 
ABC: Current delay (1224.46 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    560 (  5.0 %)   Cap =  4.4 ff (  1.1 %)   Area =      662.61 ( 94.8 %)   Delay =  1319.17 ps  ( 22.5 %)               
ABC: Path  0 --       2 : 0    2 pi        A =   0.00  Df =   8.5   -2.3 ps  S =  10.3 ps  Cin =  0.0 ff  Cout =   3.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      65 : 1   10 BUF_X1    A =   0.80  Df =  78.1  -20.3 ps  S =  50.8 ps  Cin =  0.9 ff  Cout =  21.1 ff  Cmax =  60.7 ff  G = 2229  
ABC: Path  2 --      69 : 1   10 BUF_X1    A =   0.80  Df = 155.8  -37.9 ps  S =  50.9 ps  Cin =  0.9 ff  Cout =  21.1 ff  Cmax =  60.7 ff  G = 2238  
ABC: Path  3 --      81 : 1   10 BUF_X1    A =   0.80  Df = 234.6  -56.1 ps  S =  52.0 ps  Cin =  0.9 ff  Cout =  21.5 ff  Cmax =  60.7 ff  G = 2280  
ABC: Path  4 --     157 : 2    3 XNOR2_X1  A =   1.60  Df = 296.9  -65.9 ps  S =  34.1 ps  Cin =  2.3 ff  Cout =   5.0 ff  Cmax =  26.0 ff  G =  202  
ABC: Path  5 --     158 : 4    5 NOR4_X1   A =   1.33  Df = 436.3 -143.2 ps  S =  96.4 ps  Cin =  1.6 ff  Cout =   7.4 ff  Cmax =  10.5 ff  G =  454  
ABC: Path  6 --     247 : 4    1 AOI22_X1  A =   1.33  Df = 466.9 -128.5 ps  S =  22.1 ps  Cin =  1.6 ff  Cout =   0.9 ff  Cmax =  24.6 ff  G =   57  
ABC: Path  7 --     248 : 4    1 AND4_X1   A =   1.60  Df = 510.2 -115.1 ps  S =  10.1 ps  Cin =  0.9 ff  Cout =   0.9 ff  Cmax =  60.3 ff  G =   98  
ABC: Path  8 --     252 : 3    4 AND3_X1   A =   1.33  Df = 546.2  -58.2 ps  S =  18.9 ps  Cin =  0.9 ff  Cout =   5.8 ff  Cmax =  60.4 ff  G =  614  
ABC: Path  9 --     366 : 2    3 XOR2_X1   A =   1.60  Df = 604.6   -5.8 ps  S =  47.6 ps  Cin =  2.3 ff  Cout =   6.8 ff  Cmax =  25.3 ff  G =  282  
ABC: Path 10 --     367 : 3    1 AOI21_X1  A =   1.06  Df = 637.7   -7.1 ps  S =  20.9 ps  Cin =  1.6 ff  Cout =   1.6 ff  Cmax =  25.3 ff  G =  100  
ABC: Path 11 --     368 : 3    2 OAI21_X1  A =   1.06  Df = 674.4  -12.5 ps  S =  28.5 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  26.1 ff  G =  236  
ABC: Path 12 --     370 : 3    2 AOI21_X1  A =   1.06  Df = 702.2   -3.4 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 13 --     380 : 2    6 XNOR2_X1  A =   1.60  Df = 771.6   -3.9 ps  S =  53.6 ps  Cin =  2.3 ff  Cout =   9.2 ff  Cmax =  26.0 ff  G =  383  
ABC: Path 14 --     382 : 2    9 NOR2_X1   A =   0.80  Df = 874.7  -59.8 ps  S =  81.9 ps  Cin =  1.6 ff  Cout =  16.0 ff  Cmax =  26.7 ff  G =  987  
ABC: Path 15 --     389 : 2    6 XNOR2_X1  A =   1.60  Df = 960.1  -28.9 ps  S =  65.5 ps  Cin =  2.3 ff  Cout =  11.8 ff  Cmax =  26.0 ff  G =  483  
ABC: Path 16 --     480 : 4    7 OAI211_X2 A =   2.39  Df =1007.5  -21.7 ps  S =  39.4 ps  Cin =  3.1 ff  Cout =  11.2 ff  Cmax =  50.8 ff  G =  351  
ABC: Path 17 --     482 : 3    5 NAND3_X1  A =   1.06  Df =1049.8  -17.8 ps  S =  31.0 ps  Cin =  1.6 ff  Cout =   6.8 ff  Cmax =  58.4 ff  G =  408  
ABC: Path 18 --     490 : 4    2 OR4_X1    A =   1.60  Df =1162.3  -24.2 ps  S =  18.8 ps  Cin =  0.9 ff  Cout =   3.3 ff  Cmax =  60.6 ff  G =  348  
ABC: Path 19 --     495 : 6    2 OAI33_X1  A =   1.86  Df =1244.2  -80.1 ps  S =  69.3 ps  Cin =  1.5 ff  Cout =   3.3 ff  Cmax =  11.5 ff  G =  200  
ABC: Path 20 --     496 : 3    1 OAI21_X1  A =   1.06  Df =1264.2  -64.1 ps  S =  20.9 ps  Cin =  1.6 ff  Cout =   1.6 ff  Cmax =  26.1 ff  G =  100  
ABC: Path 21 --     497 : 3    1 AOI21_X1  A =   1.06  Df =1319.2  -44.7 ps  S =  32.6 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  25.3 ff  G =  250  
ABC: Start-point = pi1 (\Y_vec [15]).  End-point = po6 (\P_vec [6]).
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       13
ABC RESULTS:           AND3_X1 cells:       15
ABC RESULTS:           AND4_X1 cells:        7
ABC RESULTS:         AOI211_X2 cells:        2
ABC RESULTS:          AOI21_X1 cells:       38
ABC RESULTS:         AOI221_X1 cells:        9
ABC RESULTS:         AOI222_X1 cells:        4
ABC RESULTS:          AOI22_X1 cells:       16
ABC RESULTS:            BUF_X1 cells:       18
ABC RESULTS:         CLKBUF_X1 cells:        2
ABC RESULTS:            INV_X1 cells:        8
ABC RESULTS:           MUX2_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:       68
ABC RESULTS:          NAND3_X1 cells:       40
ABC RESULTS:          NAND4_X1 cells:       22
ABC RESULTS:           NOR2_X1 cells:       55
ABC RESULTS:           NOR3_X1 cells:       31
ABC RESULTS:           NOR4_X1 cells:       23
ABC RESULTS:         OAI211_X2 cells:        5
ABC RESULTS:          OAI21_X1 cells:       37
ABC RESULTS:         OAI221_X1 cells:        6
ABC RESULTS:         OAI222_X1 cells:        4
ABC RESULTS:          OAI22_X1 cells:       16
ABC RESULTS:          OAI33_X1 cells:        3
ABC RESULTS:            OR2_X1 cells:       16
ABC RESULTS:            OR3_X1 cells:        8
ABC RESULTS:            OR4_X1 cells:        7
ABC RESULTS:          XNOR2_X1 cells:       54
ABC RESULTS:           XOR2_X1 cells:       31
ABC RESULTS:        internal signals:     1066
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

14. Executing SETUNDEF pass (replace undef values with defined constants).

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 1130 unused wires.
<suppressed ~1 debug messages>

17. Executing HILOMAP pass (mapping to constant drivers).

18. Executing INSBUF pass (insert buffer cells for connected wires).

19. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
Warning: Wire mult_top.\p [31] is used but has no driver.
Warning: Wire mult_top.\p [30] is used but has no driver.
Warning: Wire mult_top.\p [29] is used but has no driver.
Warning: Wire mult_top.\p [28] is used but has no driver.
Warning: Wire mult_top.\p [27] is used but has no driver.
Warning: Wire mult_top.\p [26] is used but has no driver.
Warning: Wire mult_top.\p [25] is used but has no driver.
Warning: Wire mult_top.\p [24] is used but has no driver.
Warning: Wire mult_top.\p [23] is used but has no driver.
Warning: Wire mult_top.\p [22] is used but has no driver.
Warning: Wire mult_top.\p [21] is used but has no driver.
Warning: Wire mult_top.\p [20] is used but has no driver.
Warning: Wire mult_top.\p [19] is used but has no driver.
Warning: Wire mult_top.\p [18] is used but has no driver.
Warning: Wire mult_top.\p [17] is used but has no driver.
Warning: Wire mult_top.\p [16] is used but has no driver.
Warning: Wire mult_top.\p [15] is used but has no driver.
Warning: Wire mult_top.\p [14] is used but has no driver.
Warning: Wire mult_top.\p [13] is used but has no driver.
Warning: Wire mult_top.\p [12] is used but has no driver.
Warning: Wire mult_top.\p [11] is used but has no driver.
Warning: Wire mult_top.\p [10] is used but has no driver.
Warning: Wire mult_top.\p [9] is used but has no driver.
Warning: Wire mult_top.\p [8] is used but has no driver.
Warning: Wire mult_top.\p [7] is used but has no driver.
Warning: Wire mult_top.\p [6] is used but has no driver.
Warning: Wire mult_top.\p [5] is used but has no driver.
Warning: Wire mult_top.\p [4] is used but has no driver.
Warning: Wire mult_top.\p [3] is used but has no driver.
Warning: Wire mult_top.\p [2] is used but has no driver.
Warning: Wire mult_top.\p [1] is used but has no driver.
Warning: Wire mult_top.\p [0] is used but has no driver.
found and reported 32 problems.

20. Printing statistics.

=== mult_top ===

   Number of wires:                660
   Number of wire bits:            721
   Number of public wires:          68
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                624
     AND2_X1                        13
     AND3_X1                        15
     AND4_X1                         7
     AOI211_X2                       2
     AOI21_X1                       38
     AOI221_X1                       9
     AOI222_X1                       4
     AOI22_X1                       16
     BUF_X1                         18
     CLKBUF_X1                       2
     DFF_X1                         64
     INV_X1                          8
     MUX2_X1                         2
     NAND2_X1                       68
     NAND3_X1                       40
     NAND4_X1                       22
     NOR2_X1                        55
     NOR3_X1                        31
     NOR4_X1                        23
     OAI211_X2                       5
     OAI21_X1                       37
     OAI221_X1                       6
     OAI222_X1                       4
     OAI22_X1                       16
     OAI33_X1                        3
     OR2_X1                         16
     OR3_X1                          8
     OR4_X1                          7
     XNOR2_X1                       54
     XOR2_X1                        31

   Chip area for module '\mult_top': 952.014000

21. Executing Verilog backend.
Dumping module `\mult_top'.

Warnings: 40 unique messages, 104 total
End of script. Logfile hash: c49ad07aed, CPU: user 2.54s system 0.04s, MEM: 34.97 MB peak
Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)
Time spent: 14% 17x opt_expr (0 sec), 13% 18x opt_clean (0 sec), ...
0:03.30elapsed 95%CPU 35808memKB
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp results/nangate45/mult_approx/1_1_yosys.v results/nangate45/mult_approx/1_synth.v
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp designs/nangate45/mult_approx/constraint.sdc results/nangate45/mult_approx/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_1_floorplan.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
number instances in verilog is 624
Info: Added 427 rows of 3158 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1199_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1157_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1199_/CK (DFF_X1)
   1.28    0.01    0.08    0.08 ^ _1199_/Q (DFF_X1)
           0.01    0.00    0.08 ^ _0615_/A (BUF_X1)
   9.31    0.02    0.04    0.12 ^ _0615_/Z (BUF_X1)
           0.02    0.00    0.12 ^ _0617_/A (BUF_X1)
  25.72    0.06    0.08    0.21 ^ _0617_/Z (BUF_X1)
           0.06    0.00    0.21 ^ _0621_/A (BUF_X1)
  25.72    0.06    0.09    0.30 ^ _0621_/Z (BUF_X1)
           0.06    0.00    0.30 ^ _0651_/A (XNOR2_X1)
   7.35    0.04    0.06    0.36 ^ _0651_/ZN (XNOR2_X1)
           0.04    0.00    0.36 ^ _0655_/A1 (NAND4_X1)
   3.59    0.03    0.04    0.41 v _0655_/ZN (NAND4_X1)
           0.03    0.00    0.41 v _0667_/A2 (NOR4_X1)
   7.33    0.10    0.13    0.54 ^ _0667_/ZN (NOR4_X1)
           0.10    0.00    0.54 ^ _0695_/A1 (AND2_X1)
  10.37    0.03    0.07    0.61 ^ _0695_/ZN (AND2_X1)
           0.03    0.00    0.61 ^ _0700_/A3 (NAND3_X1)
   5.80    0.02    0.04    0.65 v _0700_/ZN (NAND3_X1)
           0.02    0.00    0.65 v _0780_/A3 (NOR3_X1)
   2.07    0.03    0.06    0.70 ^ _0780_/ZN (NOR3_X1)
           0.03    0.00    0.70 ^ _0792_/A1 (NOR3_X1)
   7.40    0.02    0.02    0.73 v _0792_/ZN (NOR3_X1)
           0.02    0.00    0.73 v _0893_/B (XOR2_X1)
   7.97    0.05    0.07    0.79 ^ _0893_/Z (XOR2_X1)
           0.05    0.00    0.79 ^ _0894_/B2 (AOI21_X1)
   1.87    0.01    0.02    0.81 v _0894_/ZN (AOI21_X1)
           0.01    0.00    0.81 v _0895_/B2 (OAI21_X1)
   4.58    0.03    0.05    0.86 ^ _0895_/ZN (OAI21_X1)
           0.03    0.00    0.86 ^ _0897_/B1 (AOI21_X1)
   4.63    0.02    0.03    0.89 v _0897_/ZN (AOI21_X1)
           0.02    0.00    0.89 v _0907_/B (XNOR2_X1)
  11.23    0.03    0.06    0.95 v _0907_/ZN (XNOR2_X1)
           0.03    0.00    0.95 v _0909_/A2 (NOR2_X1)
  20.56    0.10    0.13    1.08 ^ _0909_/ZN (NOR2_X1)
           0.10    0.00    1.08 ^ _0916_/A (XNOR2_X1)
  13.33    0.05    0.07    1.15 v _0916_/ZN (XNOR2_X1)
           0.05    0.00    1.15 v _0973_/A (BUF_X1)
  22.61    0.03    0.07    1.22 v _0973_/Z (BUF_X1)
           0.03    0.00    1.22 v _0998_/A2 (NOR4_X1)
   6.19    0.09    0.12    1.34 ^ _0998_/ZN (NOR4_X1)
           0.09    0.00    1.34 ^ _0999_/A2 (NAND2_X1)
   3.03    0.03    0.03    1.37 v _0999_/ZN (NAND2_X1)
           0.03    0.00    1.37 v _1011_/A2 (AND3_X1)
   3.15    0.01    0.04    1.41 v _1011_/ZN (AND3_X1)
           0.01    0.00    1.41 v _1013_/A3 (OR3_X1)
   1.19    0.01    0.08    1.49 v _1013_/ZN (OR3_X1)
           0.01    0.00    1.49 v _1014_/A3 (AND3_X1)
   1.37    0.01    0.04    1.53 v _1014_/ZN (AND3_X1)
           0.01    0.00    1.53 v _1157_/D (DFF_X1)
                           1.53   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _1157_/CK (DFF_X1)
                  -0.04   39.96   library setup time
                          39.96   data required time
-----------------------------------------------------------------------
                          39.96   data required time
                          -1.53   data arrival time
-----------------------------------------------------------------------
                          38.43   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 952 u^2 0% utilization.
0:01.20elapsed 76%CPU 66928memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement_random.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_2_floorplan_io.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 624 components and 3612 component-terminals.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.82elapsed 99%CPU 65700memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_3_tdms_place.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 624 components and 3612 component-terminals.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping global_placement
0:00.82elapsed 99%CPU 65484memKB
./util/fixIoPins.py --inputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --outputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:18 South:14 East:19 North:14
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_4_mplace.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 624 components and 3612 component-terminals.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping macro_placement
0:00.82elapsed 99%CPU 65540memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_5_tapcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 624 components and 3612 component-terminals.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 427
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 854
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 858
Running tapcell... Done!
0:00.97elapsed 99%CPU 74844memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_6_pdn.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2336 components and 7036 component-terminals.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is mult_top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:01.80elapsed 99%CPU 126216memKB
cp results/nangate45/mult_approx/2_6_floorplan_pdn.def results/nangate45/mult_approx/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_1_place_gp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2336 components and 7036 component-terminals.
Notice 0:     Created 2 special nets and 4672 connections.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] NumInstances = 2336
[INFO] NumPlaceInstances = 624
[INFO] NumFixedInstances = 1712
[INFO] NumDummyInstances = 0
[INFO] NumNets = 721
[INFO] NumPins = 2429
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1240000, 1240000)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] CoreArea = 1434767824000
[INFO] NonPlaceInstsArea = 1821568000
[INFO] PlaceInstsArea = 6463800000
[INFO] Util(%) = 0.451085
[INFO] StdInstsArea = 6463800000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 1.01677e-07 HPWL: 84543990
[InitialPlace]  Iter: 2 CG Error: 1.08276e-07 HPWL: 64500009
[InitialPlace]  Iter: 3 CG Error: 9.0265e-08 HPWL: 64484772
[InitialPlace]  Iter: 4 CG Error: 9.97372e-08 HPWL: 64498928
[InitialPlace]  Iter: 5 CG Error: 6.55555e-08 HPWL: 64483872
[INFO] FillerInit: NumGCells = 43609
[INFO] FillerInit: NumGNets = 721
[INFO] FillerInit: NumGPins = 2429
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 10358653
[INFO] IdealBinArea = 34528840
[INFO] IdealBinCnt = 41552
[INFO] TotalBinArea = 1434767824000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (9376, 9341)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.753276 HPWL: 61115112
[NesterovSolve] Iter: 10 overflow: 0.539136 HPWL: 66691654
[NesterovSolve] Iter: 20 overflow: 0.528678 HPWL: 66719466
[NesterovSolve] Iter: 30 overflow: 0.518816 HPWL: 67086924
[NesterovSolve] Iter: 40 overflow: 0.545237 HPWL: 66298642
[NesterovSolve] Iter: 50 overflow: 0.52898 HPWL: 66346232
[NesterovSolve] Iter: 60 overflow: 0.535499 HPWL: 66278619
[NesterovSolve] Iter: 70 overflow: 0.534838 HPWL: 66458063
[NesterovSolve] Iter: 80 overflow: 0.536552 HPWL: 66271217
[NesterovSolve] Iter: 90 overflow: 0.535554 HPWL: 66378740
[NesterovSolve] Iter: 100 overflow: 0.54209 HPWL: 66207697
[NesterovSolve] Iter: 110 overflow: 0.532261 HPWL: 66273663
[NesterovSolve] Iter: 120 overflow: 0.543306 HPWL: 66147017
[NesterovSolve] Iter: 130 overflow: 0.534593 HPWL: 66353404
[NesterovSolve] Iter: 140 overflow: 0.537871 HPWL: 66226430
[NesterovSolve] Iter: 150 overflow: 0.536268 HPWL: 66381821
[NesterovSolve] Iter: 160 overflow: 0.535449 HPWL: 66497963
[NesterovSolve] Iter: 170 overflow: 0.533459 HPWL: 66654200
[NesterovSolve] Iter: 180 overflow: 0.531556 HPWL: 66796641
[NesterovSolve] Iter: 190 overflow: 0.527056 HPWL: 66773324
[NesterovSolve] Iter: 200 overflow: 0.522716 HPWL: 66449819
[NesterovSolve] Iter: 210 overflow: 0.512078 HPWL: 66549158
[NesterovSolve] Iter: 220 overflow: 0.505059 HPWL: 66803502
[NesterovSolve] Iter: 230 overflow: 0.480872 HPWL: 66612539
[NesterovSolve] Iter: 240 overflow: 0.472817 HPWL: 66630464
[NesterovSolve] Iter: 250 overflow: 0.44709 HPWL: 67000233
[NesterovSolve] Iter: 260 overflow: 0.431171 HPWL: 67262789
[NesterovSolve] Iter: 270 overflow: 0.41087 HPWL: 67724468
[NesterovSolve] Iter: 280 overflow: 0.372882 HPWL: 68231640
[NesterovSolve] Iter: 290 overflow: 0.344926 HPWL: 68621770
[NesterovSolve] Iter: 300 overflow: 0.316163 HPWL: 69083828
[NesterovSolve] Iter: 310 overflow: 0.282171 HPWL: 69532920
[NesterovSolve] Iter: 320 overflow: 0.247952 HPWL: 70012929
[NesterovSolve] Iter: 330 overflow: 0.208743 HPWL: 70537677
[NesterovSolve] Iter: 340 overflow: 0.169142 HPWL: 71061430
[NesterovSolve] Iter: 350 overflow: 0.135969 HPWL: 71586331
[NesterovSolve] Iter: 360 overflow: 0.109319 HPWL: 71978251
[NesterovSolve] Finished with Overflow: 0.0985878
0:05.78elapsed 99%CPU 94308memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_2_place_iop.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2336 components and 7036 component-terminals.
Notice 0:     Created 2 special nets and 4672 connections.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

Tentative 0 to setup sections
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

 > Successfully assigned I/O pins
 > IO placement done.
0:00.92elapsed 99%CPU 80676memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_3_resizer.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2336 components and 7036 component-terminals.
Notice 0:     Created 2 special nets and 4672 connections.
Notice 0:     Created 721 nets and 2364 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1157_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _1215_/CK (DFF_X1)
   0.09    0.09 ^ _1215_/Q (DFF_X1)
   0.08    0.17 ^ _0592_/Z (BUF_X1)
   0.09    0.26 ^ _0596_/Z (BUF_X1)
   0.07    0.33 ^ _0597_/ZN (XNOR2_X1)
   0.05    0.39 v _0672_/ZN (NAND4_X1)
   0.16    0.55 ^ _0682_/ZN (NOR4_X1)
   0.05    0.60 v _0820_/ZN (AOI222_X1)
   0.05    0.65 v _0880_/ZN (AND4_X1)
   0.05    0.70 ^ _0883_/ZN (AOI21_X1)
   0.02    0.72 v _0890_/ZN (AOI21_X1)
   0.04    0.76 ^ _0892_/ZN (OAI21_X1)
   0.02    0.78 v _0894_/ZN (AOI21_X1)
   0.05    0.83 ^ _0895_/ZN (OAI21_X1)
   0.03    0.86 v _0897_/ZN (AOI21_X1)
   0.06    0.92 v _0907_/ZN (XNOR2_X1)
   0.12    1.04 ^ _0909_/ZN (NOR2_X1)
   0.06    1.10 v _0916_/ZN (XNOR2_X1)
   0.07    1.17 v _0973_/Z (BUF_X1)
   0.12    1.29 ^ _0998_/ZN (NOR4_X1)
   0.03    1.31 v _0999_/ZN (NAND2_X1)
   0.05    1.36 v _1011_/ZN (AND3_X1)
   0.08    1.43 v _1013_/ZN (OR3_X1)
   0.04    1.47 v _1014_/ZN (AND3_X1)
   0.00    1.47 v _1157_/D (DFF_X1)
           1.47   data arrival time

  40.00   40.00   clock clk (rise edge)
   0.00   40.00   clock network delay (ideal)
   0.00   40.00   clock reconvergence pessimism
          40.00 ^ _1157_/CK (DFF_X1)
  -0.04   39.96   library setup time
          39.96   data required time
---------------------------------------------------------
          39.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
          38.49   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1407 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2336

==========================================================================
pin_count
--------------------------------------------------------------------------
2364

Perform port buffering...
Perform buffer insertion...
Found 3 capacitance violations.
Inserted 3 buffers in 3 nets.
Perform resizing after buffer insertion...
Resized 220 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1199_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1199_/CK (DFF_X1)
   2.09    0.01    0.09    0.09 ^ _1199_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _0615_/A (BUF_X2)
  17.38    0.02    0.04    0.12 ^ _0615_/Z (BUF_X2)
           0.02    0.00    0.12 ^ _0617_/A (BUF_X4)
  43.63    0.03    0.05    0.17 ^ _0617_/Z (BUF_X4)
           0.03    0.00    0.17 ^ _0621_/A (BUF_X4)
  46.05    0.03    0.05    0.22 ^ _0621_/Z (BUF_X4)
           0.03    0.00    0.22 ^ _0651_/A (XNOR2_X2)
   8.75    0.03    0.05    0.27 ^ _0651_/ZN (XNOR2_X2)
           0.03    0.00    0.27 ^ _0655_/A1 (NAND4_X2)
   6.58    0.02    0.04    0.31 v _0655_/ZN (NAND4_X2)
           0.02    0.00    0.31 v _0667_/A2 (NOR4_X2)
   8.79    0.07    0.10    0.41 ^ _0667_/ZN (NOR4_X2)
           0.07    0.00    0.41 ^ _0695_/A1 (AND2_X1)
   8.85    0.02    0.06    0.47 ^ _0695_/ZN (AND2_X1)
           0.02    0.00    0.47 ^ _0700_/A3 (NAND3_X1)
   5.07    0.02    0.03    0.50 v _0700_/ZN (NAND3_X1)
           0.02    0.00    0.50 v _0780_/A3 (NOR3_X1)
   3.67    0.04    0.07    0.57 ^ _0780_/ZN (NOR3_X1)
           0.04    0.00    0.57 ^ _0792_/A1 (NOR3_X2)
   9.49    0.01    0.02    0.59 v _0792_/ZN (NOR3_X2)
           0.01    0.00    0.59 v _0893_/B (XOR2_X2)
  12.50    0.04    0.06    0.65 ^ _0893_/Z (XOR2_X2)
           0.04    0.00    0.65 ^ _0894_/B2 (AOI21_X1)
   3.62    0.02    0.03    0.68 v _0894_/ZN (AOI21_X1)
           0.02    0.00    0.68 v _0895_/B2 (OAI21_X2)
   7.83    0.03    0.05    0.72 ^ _0895_/ZN (OAI21_X2)
           0.03    0.00    0.72 ^ _0897_/B1 (AOI21_X2)
   8.43    0.01    0.03    0.75 v _0897_/ZN (AOI21_X2)
           0.01    0.00    0.75 v _0898_/B2 (OAI21_X2)
   9.04    0.03    0.05    0.80 ^ _0898_/ZN (OAI21_X2)
           0.03    0.00    0.80 ^ _0902_/B2 (AOI221_X1)
   1.79    0.02    0.03    0.82 v _0902_/ZN (AOI221_X1)
           0.02    0.00    0.82 v _0903_/B (MUX2_X2)
  24.76    0.02    0.08    0.91 v _0903_/Z (MUX2_X2)
           0.02    0.00    0.91 v _0904_/A (BUF_X8)
  54.68    0.01    0.04    0.95 v _0904_/Z (BUF_X8)
           0.01    0.00    0.95 v _1007_/C2 (OAI211_X4)
  19.84    0.04    0.05    1.00 ^ _1007_/ZN (OAI211_X4)
           0.04    0.00    1.00 ^ _1009_/A2 (NAND3_X2)
   7.30    0.02    0.03    1.03 v _1009_/ZN (NAND3_X2)
           0.02    0.00    1.03 v _1017_/A2 (OR4_X1)
   3.63    0.02    0.11    1.14 v _1017_/ZN (OR4_X1)
           0.02    0.00    1.14 v _1022_/B1 (OAI33_X1)
   3.94    0.07    0.09    1.23 ^ _1022_/ZN (OAI33_X1)
           0.07    0.00    1.23 ^ _1023_/B1 (OAI21_X1)
   1.73    0.02    0.02    1.25 v _1023_/ZN (OAI21_X1)
           0.02    0.00    1.25 v _1024_/A (AOI21_X1)
   1.47    0.02    0.04    1.30 ^ _1024_/ZN (AOI21_X1)
           0.02    0.00    1.30 ^ _1158_/D (DFF_X1)
                           1.30   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _1158_/CK (DFF_X1)
                  -0.03   39.97   library setup time
                          39.97   data required time
-----------------------------------------------------------------------
                          39.97   data required time
                          -1.30   data arrival time
-----------------------------------------------------------------------
                          38.67   slack (MET)


Startpoint: _1188_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1175_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1188_/CK (DFF_X2)
  11.96    0.02    0.12    0.12 ^ _1188_/Q (DFF_X2)
           0.02    0.00    0.12 ^ _0640_/B3 (OAI33_X1)
   1.90    0.01    0.02    0.14 v _0640_/ZN (OAI33_X1)
           0.01    0.00    0.14 v _0641_/A (BUF_X2)
  17.15    0.01    0.03    0.18 v _0641_/Z (BUF_X2)
           0.01    0.00    0.18 v _1130_/A1 (NOR3_X1)
   1.33    0.02    0.03    0.21 ^ _1130_/ZN (NOR3_X1)
           0.02    0.00    0.21 ^ _1175_/D (DFF_X1)
                           0.21   data arrival time

           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _1175_/CK (DFF_X1)
                   0.01    0.01   library hold time
                           0.01   data required time
-----------------------------------------------------------------------
                           0.01   data required time
                          -0.21   data arrival time
-----------------------------------------------------------------------
                           0.20   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1627 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2339

==========================================================================
pin_count
--------------------------------------------------------------------------
2370

0:05.15elapsed 99%CPU 106380memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_4_opendp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2339 components and 7048 component-terminals.
Notice 0:     Created 2 special nets and 4678 connections.
Notice 0:     Created 724 nets and 2370 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Design Stats
--------------------------------
total instances          2339
multi row instances         0
fixed instances          1712
nets                      726
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1172.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement      610.5 u
average displacement      0.3 u
max displacement          3.2 u
original HPWL         26905.6 u
legalized HPWL        27050.8 u
delta HPWL                  1 %

Mirrored 341 instances
HPWL before           27050.8 u
HPWL after            26804.5 u
HPWL delta                 -1 %
0:00.99elapsed 99%CPU 131560memKB
cp results/nangate45/mult_approx/3_4_place_dp.def results/nangate45/mult_approx/3_place.def
cp results/nangate45/mult_approx/2_floorplan.sdc results/nangate45/mult_approx/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_1_cts.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_place.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2339 components and 7048 component-terminals.
Notice 0:     Created 2 special nets and 4678 connections.
Notice 0:     Created 724 nets and 2370 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 64 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 64
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(366880, 516770), (683060, 1040060)]
 Normalized sink region: [(18.344, 25.8385), (34.153, 52.003)]
    Width:  15.809
    Height: 26.1645
 Level 1
    Direction: Vertical
    # sinks per sub-region: 32
    Sub-region size: 15.809 X 13.0823
    Segment length (rounded): 6
    Key: 2280 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 16
    Sub-region size: 7.9045 X 13.0823
    Segment length (rounded): 4
    Key: 1138 outSlew: 2 load: 1 length: 4 isBuffered: 1
 Level 3
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 7.9045 X 6.54113
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 64
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 97060 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 15 clock buffers.
    Minimum number of buffers in the clock path: 4.
    Maximum number of buffers in the clock path: 4.
    Created 15 clock nets.
    Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:3, 13:1.
    Max level of the clock tree: 3.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances          2354
multi row instances         0
fixed instances          1712
nets                      741
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1185.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement       13.3 u
average displacement      0.0 u
max displacement          2.6 u
original HPWL         27734.7 u
legalized HPWL        27979.7 u
delta HPWL                  1 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances          2354
multi row instances         0
fixed instances          1712
nets                      741
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1185.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL         27979.7 u
legalized HPWL        27979.7 u
delta HPWL                  0 %

0:05.08elapsed 99%CPU 162608memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_2_cts_fillcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2354 components and 7108 component-terminals.
Notice 0:     Created 2 special nets and 4708 connections.
Notice 0:     Created 739 nets and 2400 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Placed 47815 filler instances.
0:01.12elapsed 99%CPU 198192memKB
cp results/nangate45/mult_approx/4_2_cts_fillcell.def results/nangate45/mult_approx/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/5_1_fastroute.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 50169 components and 102738 component-terminals.
Notice 0:     Created 2 special nets and 100338 connections.
Notice 0:     Created 739 nets and 2400 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_cts.def

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Max routing length: -1um
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 3449
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
Checking sinks/source...
Checking sinks/source... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 14
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 112081 obstacles in layer 1
[INFO] Processing 22 obstacles in layer 4
[INFO] Processing 30 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
[INFO] Elapsed time: 0.141991
Running FastRoute...

[INFO] WIRELEN : 13783, WIRELEN1 : 0
[INFO] NumSeg  : 1923
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 13769, WIRELEN1 : 13769
[INFO] NumSeg  : 1914
[INFO] NumShift: 58
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 13769
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 5
[Overflow Report] H   Overflow  : 8
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 8

Second L Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 13769
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 5
[Overflow Report] H   Overflow  : 8
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 8

First Z Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 13769
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 5
[Overflow Report] H   Overflow  : 8
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 8

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 13771
[Overflow Report] Max H Overflow: 2
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 2
[Overflow Report] H   Overflow  : 3
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 3

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 13777
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 13775
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 1
[Overflow Report] H   Overflow  : 1
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 1

Running extra iterations to remove overflow...
Update congestion history type 1
[INFO] iteration 1, enlarge 20, costheight 9, threshold 10 via cost 2 
[INFO] log_coef 2.000000, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 13775
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 1
[Overflow Report] H   Overflow  : 1
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 1

Update congestion history type 1
[INFO] iteration 2, enlarge 25, costheight 19, threshold 6 via cost 0 
[INFO] log_coef 2.000000, healingTrigger 1 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 13776
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 13776
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 4.190000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 3494
[INFO] Via related stiner nodes 291
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 7514
    Layer 3 usage: 6002
    Layer 4 usage: 268
    Layer 5 usage: 14
    Layer 6 usage: 0
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 436002
    Layer 3 capacity: 610344
    Layer 4 capacity: 242784
    Layer 5 capacity: 261954
    Layer 6 capacity: 261660
    Layer 7 capacity: 75544
    Layer 8 capacity: 87024
    Layer 9 capacity: 294
    Layer 10 capacity: 294

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 1.72%
    Layer 3 use percentage: 0.98%
    Layer 4 use percentage: 0.11%
    Layer 5 use percentage: 0.01%
    Layer 6 use percentage: 0.00%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.00%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 13798
[Overflow Report] Total Capacity: 1975900
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 13798
[INFO] Final number of vias : 4391
[INFO] Final usage 3D       : 26971
Getting results...
Getting results... Done!

Running FastRoute... Done!
 > Fixing long segments...
[WARNING] Max routing length not defined. Skipping...
[INFO] Total wirelength: 34622.699219 um
[INFO] Elapsed time: 4.262373
Writing guides...
[INFO] Num routed nets: 675
Writing guides... Done!
0:05.55elapsed 99%CPU 231144memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/mult_approx/TritonRoute.param) 2>&1 | tee ./logs/nangate45/mult_approx/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components

design:      mult_top
die area:    ( 0 0 ) ( 1240000 1240000 )
trackPts:    20
defvias:     6
#components: 50169
#terminals:  65
#snets:      2
#nets:       739

reading guide ...

#guides:     6207
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
#unique instances = 128

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 116789
via1 shape region query size = 14124
metal2 shape region query size = 9456
via2 shape region query size = 14124
metal3 shape region query size = 9441
via3 shape region query size = 14124
metal4 shape region query size = 5060
via4 shape region query size = 3300
metal5 shape region query size = 660
via5 shape region query size = 3300
metal6 shape region query size = 660
via6 shape region query size = 1650
metal7 shape region query size = 360
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 480 pins
  complete 100 unique inst patterns
  complete 116 unique inst patterns
  complete 642 groups
Expt1 runtime (pin-level access point gen): 0.859326
Expt2 runtime (design-level access pattern gen): 0.344832
#scanned instances     = 50169
#unique  instances     = 128
#stdCellGenAp          = 3163
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2193
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2400
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 48.33 (MB), peak = 48.50 (MB)

post process guides ...
GCELLGRID X -1 DO 295 STEP 4200 ;
GCELLGRID Y -1 DO 295 STEP 4200 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 2172
via1 guide region query size = 0
metal2 guide region query size = 2088
via2 guide region query size = 0
metal3 guide region query size = 1219
via3 guide region query size = 0
metal4 guide region query size = 33
via4 guide region query size = 0
metal5 guide region query size = 3
via5 guide region query size = 0
metal6 guide region query size = 0
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 2121 vertical wires in 6 frboxes and 3394 horizontal wires in 6 frboxes.
Done with 674 vertical wires in 6 frboxes and 927 horizontal wires in 6 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 115.05 (MB), peak = 116.84 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.07 (MB), peak = 116.84 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 125.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 142.75 (MB)
    completing 30% with 832 violations
    elapsed time = 00:00:02, memory = 120.44 (MB)
    completing 40% with 832 violations
    elapsed time = 00:00:04, memory = 140.75 (MB)
    completing 50% with 832 violations
    elapsed time = 00:00:04, memory = 150.74 (MB)
    completing 60% with 840 violations
    elapsed time = 00:00:05, memory = 131.95 (MB)
    completing 70% with 840 violations
    elapsed time = 00:00:07, memory = 146.72 (MB)
    completing 80% with 925 violations
    elapsed time = 00:00:07, memory = 126.81 (MB)
    completing 90% with 925 violations
    elapsed time = 00:00:09, memory = 146.31 (MB)
    completing 100% with 498 violations
    elapsed time = 00:00:09, memory = 110.06 (MB)
  number of violations = 611
cpu time = 00:00:39, elapsed time = 00:00:10, memory = 628.70 (MB), peak = 645.64 (MB)
total wire length = 29581 um
total wire length on LAYER metal1 = 60 um
total wire length on LAYER metal2 = 16178 um
total wire length on LAYER metal3 = 12756 um
total wire length on LAYER metal4 = 559 um
total wire length on LAYER metal5 = 26 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5082
up-via summary (total 5082):

-----------------------
 FR_MASTERSLICE       0
         metal1    2441
         metal2    2575
         metal3      60
         metal4       6
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5082


start 1st optimization iteration ...
    completing 10% with 611 violations
    elapsed time = 00:00:00, memory = 651.64 (MB)
    completing 20% with 611 violations
    elapsed time = 00:00:02, memory = 668.74 (MB)
    completing 30% with 544 violations
    elapsed time = 00:00:03, memory = 642.92 (MB)
    completing 40% with 544 violations
    elapsed time = 00:00:04, memory = 666.86 (MB)
    completing 50% with 544 violations
    elapsed time = 00:00:05, memory = 670.96 (MB)
    completing 60% with 434 violations
    elapsed time = 00:00:06, memory = 651.05 (MB)
    completing 70% with 434 violations
    elapsed time = 00:00:07, memory = 667.05 (MB)
    completing 80% with 381 violations
    elapsed time = 00:00:08, memory = 645.07 (MB)
    completing 90% with 381 violations
    elapsed time = 00:00:09, memory = 666.82 (MB)
    completing 100% with 362 violations
    elapsed time = 00:00:10, memory = 628.83 (MB)
  number of violations = 362
cpu time = 00:00:42, elapsed time = 00:00:10, memory = 628.96 (MB), peak = 673.26 (MB)
total wire length = 29525 um
total wire length on LAYER metal1 = 52 um
total wire length on LAYER metal2 = 16142 um
total wire length on LAYER metal3 = 12756 um
total wire length on LAYER metal4 = 547 um
total wire length on LAYER metal5 = 25 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5173
up-via summary (total 5173):

-----------------------
 FR_MASTERSLICE       0
         metal1    2406
         metal2    2713
         metal3      49
         metal4       5
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5173


start 2nd optimization iteration ...
    completing 10% with 362 violations
    elapsed time = 00:00:00, memory = 628.96 (MB)
    completing 20% with 362 violations
    elapsed time = 00:00:00, memory = 651.91 (MB)
    completing 30% with 391 violations
    elapsed time = 00:00:00, memory = 652.21 (MB)
    completing 40% with 391 violations
    elapsed time = 00:00:00, memory = 652.72 (MB)
    completing 50% with 391 violations
    elapsed time = 00:00:01, memory = 653.05 (MB)
    completing 60% with 388 violations
    elapsed time = 00:00:01, memory = 653.28 (MB)
    completing 70% with 388 violations
    elapsed time = 00:00:01, memory = 653.28 (MB)
    completing 80% with 396 violations
    elapsed time = 00:00:02, memory = 653.28 (MB)
    completing 90% with 396 violations
    elapsed time = 00:00:02, memory = 654.61 (MB)
    completing 100% with 262 violations
    elapsed time = 00:00:02, memory = 654.87 (MB)
  number of violations = 262
cpu time = 00:00:11, elapsed time = 00:00:03, memory = 654.87 (MB), peak = 673.26 (MB)
total wire length = 29494 um
total wire length on LAYER metal1 = 51 um
total wire length on LAYER metal2 = 16146 um
total wire length on LAYER metal3 = 12723 um
total wire length on LAYER metal4 = 546 um
total wire length on LAYER metal5 = 25 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5160
up-via summary (total 5160):

-----------------------
 FR_MASTERSLICE       0
         metal1    2404
         metal2    2700
         metal3      51
         metal4       5
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5160


start 3rd optimization iteration ...
    completing 10% with 262 violations
    elapsed time = 00:00:00, memory = 654.87 (MB)
    completing 20% with 262 violations
    elapsed time = 00:00:01, memory = 656.11 (MB)
    completing 30% with 206 violations
    elapsed time = 00:00:02, memory = 656.11 (MB)
    completing 40% with 206 violations
    elapsed time = 00:00:03, memory = 658.95 (MB)
    completing 50% with 206 violations
    elapsed time = 00:00:03, memory = 658.95 (MB)
    completing 60% with 188 violations
    elapsed time = 00:00:03, memory = 658.95 (MB)
    completing 70% with 188 violations
    elapsed time = 00:00:04, memory = 660.21 (MB)
    completing 80% with 113 violations
    elapsed time = 00:00:05, memory = 660.21 (MB)
    completing 90% with 113 violations
    elapsed time = 00:00:05, memory = 660.21 (MB)
    completing 100% with 80 violations
    elapsed time = 00:00:06, memory = 661.03 (MB)
  number of violations = 80
cpu time = 00:00:23, elapsed time = 00:00:06, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29525 um
total wire length on LAYER metal1 = 193 um
total wire length on LAYER metal2 = 16117 um
total wire length on LAYER metal3 = 12558 um
total wire length on LAYER metal4 = 586 um
total wire length on LAYER metal5 = 68 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5367
up-via summary (total 5367):

-----------------------
 FR_MASTERSLICE       0
         metal1    2446
         metal2    2835
         metal3      75
         metal4      11
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5367


start 4th optimization iteration ...
    completing 10% with 80 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 80 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 51 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 40% with 51 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 50% with 51 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 60% with 32 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 70% with 32 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 80% with 12 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 90% with 12 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
    completing 100% with 9 violations
    elapsed time = 00:00:01, memory = 661.03 (MB)
  number of violations = 9
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 268 um
total wire length on LAYER metal2 = 16114 um
total wire length on LAYER metal3 = 12467 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 91 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5428
up-via summary (total 5428):

-----------------------
 FR_MASTERSLICE       0
         metal1    2460
         metal2    2878
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5428


start 5th optimization iteration ...
    completing 10% with 9 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 9 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 6 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 6 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 6 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 6 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 6 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 661.03 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 661.03 (MB), peak = 674.94 (MB)
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436


complete detail routing
total wire length = 29530 um
total wire length on LAYER metal1 = 283 um
total wire length on LAYER metal2 = 16115 um
total wire length on LAYER metal3 = 12457 um
total wire length on LAYER metal4 = 587 um
total wire length on LAYER metal5 = 86 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5436
up-via summary (total 5436):

-----------------------
 FR_MASTERSLICE       0
         metal1    2462
         metal2    2884
         metal3      77
         metal4      13
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5436

cpu time = 00:02:26, elapsed time = 00:00:38, memory = 661.03 (MB), peak = 674.94 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


Runtime taken (hrt): 41.7776
0:41.84elapsed 366%CPU 691140memKB
cp results/nangate45/mult_approx/4_cts.sdc results/nangate45/mult_approx/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/6_report.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/5_route.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 50169 components and 102738 component-terminals.
Notice 0:     Created 2 special nets and 100338 connections.
Notice 0:     Created 739 nets and 2400 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/5_route.def

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1204_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1175_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00    0.01 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    6.75                           clknet_1_0_0_clk (net)
                  0.02    0.00    0.06 ^ clkbuf_2_0_0_clk/A (CLKBUF_X1)
                  0.01    0.04    0.09 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X1)
     2    3.59                           clknet_2_0_0_clk (net)
                  0.01    0.00    0.09 ^ clkbuf_3_1_0_clk/A (CLKBUF_X1)
                  0.02    0.05    0.14 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X1)
     6    8.29                           clknet_3_1_0_clk (net)
                  0.02    0.00    0.14 ^ _1204_/CK (DFF_X2)
                  0.02    0.13    0.27 ^ _1204_/Q (DFF_X2)
     3   11.90                           Y_vec[4] (net)
                  0.02    0.00    0.27 ^ _0614_/A2 (OR3_X1)
                  0.01    0.03    0.30 ^ _0614_/ZN (OR3_X1)
     1    1.84                           _0515_ (net)
                  0.01    0.00    0.30 ^ _0640_/A3 (OAI33_X1)
                  0.01    0.01    0.32 v _0640_/ZN (OAI33_X1)
     1    2.38                           _0013_ (net)
                  0.01    0.00    0.32 v _0641_/A (BUF_X2)
                  0.01    0.03    0.35 v _0641_/Z (BUF_X2)
     8   18.36                           _0014_ (net)
                  0.02    0.00    0.35 v _1130_/A1 (NOR3_X1)
                  0.02    0.03    0.39 ^ _1130_/ZN (NOR3_X1)
     1    1.32                           P_vec[23] (net)
                  0.02    0.00    0.39 ^ _1175_/D (DFF_X1)
                                  0.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00    0.01 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    6.75                           clknet_1_0_0_clk (net)
                  0.02    0.00    0.06 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.04    0.09 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    3.70                           clknet_2_1_0_clk (net)
                  0.01    0.00    0.09 ^ clkbuf_3_2_0_clk/A (CLKBUF_X1)
                  0.04    0.06    0.16 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X1)
     9   15.91                           clknet_3_2_0_clk (net)
                  0.04    0.00    0.16 ^ _1175_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.02    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _1215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00    0.01 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    5.83                           clknet_1_1_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.01    0.04    0.09 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    3.23                           clknet_2_3_0_clk (net)
                  0.01    0.00    0.09 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.05    0.07    0.16 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
    13   18.06                           clknet_3_7_0_clk (net)
                  0.05    0.00    0.16 ^ _1215_/CK (DFF_X1)
                  0.02    0.11    0.27 ^ _1215_/Q (DFF_X1)
     2    8.17                           Y_vec[15] (net)
                  0.02    0.00    0.27 ^ _0592_/A (BUF_X4)
                  0.03    0.04    0.31 ^ _0592_/Z (BUF_X4)
    10   44.39                           _0493_ (net)
                  0.03    0.01    0.32 ^ _0596_/A (BUF_X4)
                  0.03    0.05    0.37 ^ _0596_/Z (BUF_X4)
    10   45.01                           _0497_ (net)
                  0.03    0.00    0.38 ^ _0676_/A (XOR2_X2)
                  0.05    0.09    0.46 ^ _0676_/Z (XOR2_X2)
     8   18.07                           _0049_ (net)
                  0.05    0.00    0.47 ^ _0708_/A1 (NOR4_X1)
                  0.02    0.02    0.49 v _0708_/ZN (NOR4_X1)
     2    5.33                           _0081_ (net)
                  0.02    0.00    0.49 v _0709_/A3 (AND3_X1)
                  0.01    0.05    0.54 v _0709_/ZN (AND3_X1)
     5    7.81                           _0082_ (net)
                  0.01    0.00    0.54 v _0810_/A3 (NAND3_X1)
                  0.01    0.02    0.56 ^ _0810_/ZN (NAND3_X1)
     1    1.89                           _0183_ (net)
                  0.01    0.00    0.56 ^ _0816_/A1 (NAND4_X1)
                  0.02    0.03    0.59 v _0816_/ZN (NAND4_X1)
     1    2.10                           _0189_ (net)
                  0.02    0.00    0.59 v _0817_/A4 (OR4_X2)
                  0.02    0.12    0.71 v _0817_/ZN (OR4_X2)
     4    8.77                           _0190_ (net)
                  0.02    0.00    0.71 v _0891_/B (XNOR2_X2)
                  0.01    0.04    0.75 v _0891_/ZN (XNOR2_X2)
     2    6.19                           _0264_ (net)
                  0.01    0.00    0.75 v _0892_/B2 (OAI21_X1)
                  0.04    0.06    0.81 ^ _0892_/ZN (OAI21_X1)
     2    6.69                           _0265_ (net)
                  0.04    0.00    0.81 ^ _0894_/B1 (AOI21_X1)
                  0.02    0.03    0.84 v _0894_/ZN (AOI21_X1)
     1    3.56                           _0267_ (net)
                  0.02    0.00    0.84 v _0895_/B2 (OAI21_X2)
                  0.03    0.05    0.88 ^ _0895_/ZN (OAI21_X2)
     2    7.66                           _0268_ (net)
                  0.03    0.00    0.88 ^ _0897_/B1 (AOI21_X2)
                  0.01    0.02    0.91 v _0897_/ZN (AOI21_X2)
     2    8.33                           _0270_ (net)
                  0.01    0.00    0.91 v _0898_/B2 (OAI21_X2)
                  0.03    0.05    0.96 ^ _0898_/ZN (OAI21_X2)
     2    8.79                           _0271_ (net)
                  0.03    0.00    0.96 ^ _0902_/B2 (AOI221_X1)
                  0.02    0.03    0.98 v _0902_/ZN (AOI221_X1)
     1    1.69                           _0275_ (net)
                  0.02    0.00    0.98 v _0903_/B (MUX2_X2)
                  0.02    0.08    1.06 v _0903_/Z (MUX2_X2)
     5   23.92                           _0276_ (net)
                  0.02    0.00    1.07 v _0904_/A (BUF_X8)
                  0.01    0.04    1.10 v _0904_/Z (BUF_X8)
    10   51.91                           _0277_ (net)
                  0.01    0.00    1.11 v _1007_/C2 (OAI211_X4)
                  0.03    0.05    1.16 ^ _1007_/ZN (OAI211_X4)
     7   18.57                           _0375_ (net)
                  0.03    0.00    1.16 ^ _1009_/A2 (NAND3_X2)
                  0.02    0.03    1.19 v _1009_/ZN (NAND3_X2)
     5    7.28                           _0377_ (net)
                  0.02    0.00    1.19 v _1017_/A2 (OR4_X1)
                  0.02    0.11    1.30 v _1017_/ZN (OR4_X1)
     2    3.64                           _0384_ (net)
                  0.02    0.00    1.30 v _1022_/B1 (OAI33_X1)
                  0.07    0.09    1.39 ^ _1022_/ZN (OAI33_X1)
     2    3.96                           _0389_ (net)
                  0.07    0.00    1.39 ^ _1023_/B1 (OAI21_X1)
                  0.02    0.02    1.41 v _1023_/ZN (OAI21_X1)
     1    1.81                           _0390_ (net)
                  0.02    0.00    1.41 v _1024_/A (AOI21_X1)
                  0.02    0.04    1.45 ^ _1024_/ZN (AOI21_X1)
     1    1.46                           P_vec[6] (net)
                  0.02    0.00    1.45 ^ _1158_/D (DFF_X1)
                                  1.45   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01   40.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00   40.01 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.02    0.04   40.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    6.75                           clknet_1_0_0_clk (net)
                  0.02    0.00   40.06 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.04   40.09 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    3.70                           clknet_2_1_0_clk (net)
                  0.01    0.00   40.09 ^ clkbuf_3_3_0_clk/A (CLKBUF_X1)
                  0.02    0.05   40.14 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X1)
     6    7.58                           clknet_3_3_0_clk (net)
                  0.02    0.00   40.14 ^ _1158_/CK (DFF_X1)
                          0.00   40.14   clock reconvergence pessimism
                         -0.03   40.11   library setup time
                                 40.11   data required time
-----------------------------------------------------------------------------
                                 40.11   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                 38.65   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00    0.01 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    5.83                           clknet_1_1_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.01    0.04    0.09 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    3.23                           clknet_2_3_0_clk (net)
                  0.01    0.00    0.09 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.05    0.07    0.16 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
    13   18.06                           clknet_3_7_0_clk (net)
                  0.05    0.00    0.16 ^ _1215_/CK (DFF_X1)
                  0.02    0.11    0.27 ^ _1215_/Q (DFF_X1)
     2    8.17                           Y_vec[15] (net)
                  0.02    0.00    0.27 ^ _0592_/A (BUF_X4)
                  0.03    0.04    0.31 ^ _0592_/Z (BUF_X4)
    10   44.39                           _0493_ (net)
                  0.03    0.01    0.32 ^ _0596_/A (BUF_X4)
                  0.03    0.05    0.37 ^ _0596_/Z (BUF_X4)
    10   45.01                           _0497_ (net)
                  0.03    0.00    0.38 ^ _0676_/A (XOR2_X2)
                  0.05    0.09    0.46 ^ _0676_/Z (XOR2_X2)
     8   18.07                           _0049_ (net)
                  0.05    0.00    0.47 ^ _0708_/A1 (NOR4_X1)
                  0.02    0.02    0.49 v _0708_/ZN (NOR4_X1)
     2    5.33                           _0081_ (net)
                  0.02    0.00    0.49 v _0709_/A3 (AND3_X1)
                  0.01    0.05    0.54 v _0709_/ZN (AND3_X1)
     5    7.81                           _0082_ (net)
                  0.01    0.00    0.54 v _0810_/A3 (NAND3_X1)
                  0.01    0.02    0.56 ^ _0810_/ZN (NAND3_X1)
     1    1.89                           _0183_ (net)
                  0.01    0.00    0.56 ^ _0816_/A1 (NAND4_X1)
                  0.02    0.03    0.59 v _0816_/ZN (NAND4_X1)
     1    2.10                           _0189_ (net)
                  0.02    0.00    0.59 v _0817_/A4 (OR4_X2)
                  0.02    0.12    0.71 v _0817_/ZN (OR4_X2)
     4    8.77                           _0190_ (net)
                  0.02    0.00    0.71 v _0891_/B (XNOR2_X2)
                  0.01    0.04    0.75 v _0891_/ZN (XNOR2_X2)
     2    6.19                           _0264_ (net)
                  0.01    0.00    0.75 v _0892_/B2 (OAI21_X1)
                  0.04    0.06    0.81 ^ _0892_/ZN (OAI21_X1)
     2    6.69                           _0265_ (net)
                  0.04    0.00    0.81 ^ _0894_/B1 (AOI21_X1)
                  0.02    0.03    0.84 v _0894_/ZN (AOI21_X1)
     1    3.56                           _0267_ (net)
                  0.02    0.00    0.84 v _0895_/B2 (OAI21_X2)
                  0.03    0.05    0.88 ^ _0895_/ZN (OAI21_X2)
     2    7.66                           _0268_ (net)
                  0.03    0.00    0.88 ^ _0897_/B1 (AOI21_X2)
                  0.01    0.02    0.91 v _0897_/ZN (AOI21_X2)
     2    8.33                           _0270_ (net)
                  0.01    0.00    0.91 v _0898_/B2 (OAI21_X2)
                  0.03    0.05    0.96 ^ _0898_/ZN (OAI21_X2)
     2    8.79                           _0271_ (net)
                  0.03    0.00    0.96 ^ _0902_/B2 (AOI221_X1)
                  0.02    0.03    0.98 v _0902_/ZN (AOI221_X1)
     1    1.69                           _0275_ (net)
                  0.02    0.00    0.98 v _0903_/B (MUX2_X2)
                  0.02    0.08    1.06 v _0903_/Z (MUX2_X2)
     5   23.92                           _0276_ (net)
                  0.02    0.00    1.07 v _0904_/A (BUF_X8)
                  0.01    0.04    1.10 v _0904_/Z (BUF_X8)
    10   51.91                           _0277_ (net)
                  0.01    0.00    1.11 v _1007_/C2 (OAI211_X4)
                  0.03    0.05    1.16 ^ _1007_/ZN (OAI211_X4)
     7   18.57                           _0375_ (net)
                  0.03    0.00    1.16 ^ _1009_/A2 (NAND3_X2)
                  0.02    0.03    1.19 v _1009_/ZN (NAND3_X2)
     5    7.28                           _0377_ (net)
                  0.02    0.00    1.19 v _1017_/A2 (OR4_X1)
                  0.02    0.11    1.30 v _1017_/ZN (OR4_X1)
     2    3.64                           _0384_ (net)
                  0.02    0.00    1.30 v _1022_/B1 (OAI33_X1)
                  0.07    0.09    1.39 ^ _1022_/ZN (OAI33_X1)
     2    3.96                           _0389_ (net)
                  0.07    0.00    1.39 ^ _1023_/B1 (OAI21_X1)
                  0.02    0.02    1.41 v _1023_/ZN (OAI21_X1)
     1    1.81                           _0390_ (net)
                  0.02    0.00    1.41 v _1024_/A (AOI21_X1)
                  0.02    0.04    1.45 ^ _1024_/ZN (AOI21_X1)
     1    1.46                           P_vec[6] (net)
                  0.02    0.00    1.45 ^ _1158_/D (DFF_X1)
                                  1.45   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01   40.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.00                           clknet_0_clk (net)
                  0.01    0.00   40.01 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.02    0.04   40.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    6.75                           clknet_1_0_0_clk (net)
                  0.02    0.00   40.06 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.04   40.09 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    3.70                           clknet_2_1_0_clk (net)
                  0.01    0.00   40.09 ^ clkbuf_3_3_0_clk/A (CLKBUF_X1)
                  0.02    0.05   40.14 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X1)
     6    7.58                           clknet_3_3_0_clk (net)
                  0.02    0.00   40.14 ^ _1158_/CK (DFF_X1)
                          0.00   40.14   clock reconvergence pessimism
                         -0.03   40.11   library setup time
                                 40.11   data required time
-----------------------------------------------------------------------------
                                 40.11   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                 38.65   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_1191_/CK ^
   0.17
_1174_/CK ^
   0.14      0.00       0.03


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.64e-06   5.12e-07   5.78e-06   1.39e-05  28.5%
Combinational          4.68e-06   7.78e-06   2.25e-05   3.49e-05  71.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-05   8.29e-06   2.83e-05   4.89e-05 100.0%
                          25.2%      17.0%      57.8%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 358692 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
50169

==========================================================================
pin_count
--------------------------------------------------------------------------
2400
[INFO] Deleted 0 routing obstructions
0:05.82elapsed 99%CPU 122168memKB
mkdir -p ./objects/nangate45/mult_approx
sed '/OR_DEFAULT/d' ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > ./objects/nangate45/mult_approx/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/OpenROAD-flow/flow/objects/nangate45/mult_approx/klayout_tech.lef</lef-files> <lef-files>/OpenROAD-flow/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' platforms/nangate45/FreePDK45.lyt > objects/nangate45/mult_approx/klayout.lyt
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=mult_top \
        -rd in_def=./results/nangate45/mult_approx/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/mult_approx/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/mult_approx/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/mult_approx/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'mult_top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/mult_approx/6_1_merged.gds'
0:03.08elapsed 65%CPU 329128memKB
cp results/nangate45/mult_approx/6_1_merged.gds results/nangate45/mult_approx/6_final.gds
0.0489
0.0283
0.00829
0.0123
952.014
0.0709
()
[INFO][FLOW] Using platform directory ./platforms/nangate45
rm -f  ./results/nangate45/mult_approx/1_*.v ./results/nangate45/mult_approx/1_synth.sdc
rm -f  ./reports/nangate45/mult_approx/synth_*
rm -f  ./logs/nangate45/mult_approx/1_*
rm -rf _tmp_yosys-abc-*
rm -f ./results/nangate45/mult_approx/2_*floorplan*.def ./results/nangate45/mult_approx/2_floorplan.sdc
rm -f ./reports/nangate45/mult_approx/2_*
rm -f ./logs/nangate45/mult_approx/2_*
rm -f ./results/nangate45/mult_approx/3_*place*.def
rm -f ./results/nangate45/mult_approx/3_place.sdc
rm -f ./reports/nangate45/mult_approx/3_*
rm -f ./logs/nangate45/mult_approx/3_*
rm -rf ./results/nangate45/mult_approx/4_*cts*.def ./results/nangate45/mult_approx/4_cts.sdc
rm -f  ./reports/nangate45/mult_approx/4_*
rm -f  ./logs/nangate45/mult_approx/4_*
rm -rf output*/ results*.out.dmp layer_*.mps
rm -rf *.gdid *.log *.met *.sav *.res.dmp
rm -rf ./results/nangate45/mult_approx/route.guide ./objects/nangate45/mult_approx/TritonRoute.param
rm -rf ./results/nangate45/mult_approx/5_route.def ./results/nangate45/mult_approx/5_route.sdc ./objects/nangate45/mult_approx/5_route_TA.def
rm -f  ./reports/nangate45/mult_approx/5_*
rm -f  ./logs/nangate45/mult_approx/5_*
rm -rf ./results/nangate45/mult_approx/6_*.gds ./results/nangate45/mult_approx/6_*.def ./results/nangate45/mult_approx/6_*.v
rm -rf ./reports/nangate45/mult_approx/6_*.rpt
rm -f  ./logs/nangate45/mult_approx/6_*
rm -rf ./objects/nangate45/mult_approx
[INFO][FLOW] Using platform directory ./platforms/nangate45
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLef.py --inputLef ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef   --outputLef objects/nangate45/mult_approx/merged_spacing.lef
mergeLef.py : Merging LEFs
NangateOpenCellLibrary.macro.mod.lef: SITEs matched found: 0
NangateOpenCellLibrary.macro.mod.lef: MACROs matched found: 134
mergeLef.py : Merging LEFs complete
./util/modifyLefSpacing.py -i objects/nangate45/mult_approx/merged_spacing.lef -o objects/nangate45/mult_approx/merged_spacing.lef
modifyLefSpacing.py : Modify lef spacing in technology lef file
WARNING: Replacement pattern not found
modifyLefSpacing.py : Finished
echo "lef:./objects/nangate45/mult_approx/merged_spacing.lef" > objects/nangate45/mult_approx/TritonRoute.param
echo "def:./results/nangate45/mult_approx/4_cts.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "guide:./results/nangate45/mult_approx/route.guide" >> objects/nangate45/mult_approx/TritonRoute.param
echo "output:./results/nangate45/mult_approx/5_route.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputTA:./objects/nangate45/mult_approx/5_route_TA.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputguide:./results/nangate45/mult_approx/output_guide.mod" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputDRC:./reports/nangate45/mult_approx/5_route_drc.rpt" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputMaze:./results/nangate45/mult_approx/maze.log" >> objects/nangate45/mult_approx/TritonRoute.param
echo "threads:4" >> objects/nangate45/mult_approx/TritonRoute.param
echo "cpxthreads:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "verbose:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "gap:0" >> objects/nangate45/mult_approx/TritonRoute.param
echo "timeout:2400" >> objects/nangate45/mult_approx/TritonRoute.param
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLib.pl nangate45_merged \
                           ./platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib    \
                           > objects/nangate45/mult_approx/merged.lib.tmp
./util/markDontUse.py -p "FILLCELL_X1 AOI211_X1 OAI211_X1" -i objects/nangate45/mult_approx/merged.lib.tmp -o objects/nangate45/mult_approx/merged.lib
Opening file for replace: objects/nangate45/mult_approx/merged.lib.tmp
Marked 3 cells as dont_use
Commented 0 lines containing "original_pin"
Writing replaced file: objects/nangate45/mult_approx/merged.lib
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" yosys -c scripts/synth.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/1_1_yosys.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/src/mult_approx/MITCHEL.v
Parsing SystemVerilog input from `./designs/src/mult_approx/MITCHEL.v' to AST representation.
Storing AST representation for module `$abstract\MITCHEL'.
Storing AST representation for module `$abstract\AntiLog'.
Storing AST representation for module `$abstract\PriorityEncoder_16_old'.
Storing AST representation for module `$abstract\PriorityEncoder_16'.
Storing AST representation for module `$abstract\OR_tree'.
Storing AST representation for module `$abstract\LOD4'.
Storing AST representation for module `$abstract\Muxes2in1Array4'.
Storing AST representation for module `$abstract\LOD16'.
Storing AST representation for module `$abstract\Barrel16L'.
Storing AST representation for module `$abstract\Barrel16R'.
Storing AST representation for module `$abstract\Barrel32L'.
Storing AST representation for module `$abstract\FAd'.
Storing AST representation for module `$abstract\carry_lookahead_adder'.
Storing AST representation for module `$abstract\FA'.
Storing AST representation for module `$abstract\carry_lookahead_inc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./designs/src/mult_approx/mult_top.v
Parsing SystemVerilog input from `./designs/src/mult_approx/mult_top.v' to AST representation.
Storing AST representation for module `$abstract\mult_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./platforms/nangate45/NangateOpenCellLibrary.blackbox.v
Parsing Verilog input from `./platforms/nangate45/NangateOpenCellLibrary.blackbox.v' to AST representation.
Storing AST representation for module `$abstract\AND2_X1'.
Storing AST representation for module `$abstract\AND2_X2'.
Storing AST representation for module `$abstract\AND2_X4'.
Storing AST representation for module `$abstract\AND3_X1'.
Storing AST representation for module `$abstract\AND3_X2'.
Storing AST representation for module `$abstract\AND3_X4'.
Storing AST representation for module `$abstract\AND4_X1'.
Storing AST representation for module `$abstract\AND4_X2'.
Storing AST representation for module `$abstract\AND4_X4'.
Storing AST representation for module `$abstract\ANTENNA_X1'.
Storing AST representation for module `$abstract\AOI211_X1'.
Storing AST representation for module `$abstract\AOI211_X2'.
Storing AST representation for module `$abstract\AOI211_X4'.
Storing AST representation for module `$abstract\AOI21_X1'.
Storing AST representation for module `$abstract\AOI21_X2'.
Storing AST representation for module `$abstract\AOI21_X4'.
Storing AST representation for module `$abstract\AOI221_X1'.
Storing AST representation for module `$abstract\AOI221_X2'.
Storing AST representation for module `$abstract\AOI221_X4'.
Storing AST representation for module `$abstract\AOI222_X1'.
Storing AST representation for module `$abstract\AOI222_X2'.
Storing AST representation for module `$abstract\AOI222_X4'.
Storing AST representation for module `$abstract\AOI22_X1'.
Storing AST representation for module `$abstract\AOI22_X2'.
Storing AST representation for module `$abstract\AOI22_X4'.
Storing AST representation for module `$abstract\BUF_X1'.
Storing AST representation for module `$abstract\BUF_X16'.
Storing AST representation for module `$abstract\BUF_X2'.
Storing AST representation for module `$abstract\BUF_X32'.
Storing AST representation for module `$abstract\BUF_X4'.
Storing AST representation for module `$abstract\BUF_X8'.
Storing AST representation for module `$abstract\CLKBUF_X1'.
Storing AST representation for module `$abstract\CLKBUF_X2'.
Storing AST representation for module `$abstract\CLKBUF_X3'.
Storing AST representation for module `$abstract\CLKGATETST_X1'.
Storing AST representation for module `$abstract\CLKGATETST_X2'.
Storing AST representation for module `$abstract\CLKGATETST_X4'.
Storing AST representation for module `$abstract\CLKGATETST_X8'.
Storing AST representation for module `$abstract\CLKGATE_X1'.
Storing AST representation for module `$abstract\CLKGATE_X2'.
Storing AST representation for module `$abstract\CLKGATE_X4'.
Storing AST representation for module `$abstract\CLKGATE_X8'.
Storing AST representation for module `$abstract\DFFRS_X1'.
Storing AST representation for module `$abstract\DFFRS_X2'.
Storing AST representation for module `$abstract\DFFR_X1'.
Storing AST representation for module `$abstract\DFFR_X2'.
Storing AST representation for module `$abstract\DFFS_X1'.
Storing AST representation for module `$abstract\DFFS_X2'.
Storing AST representation for module `$abstract\DFF_X1'.
Storing AST representation for module `$abstract\DFF_X2'.
Storing AST representation for module `$abstract\DLH_X1'.
Storing AST representation for module `$abstract\DLH_X2'.
Storing AST representation for module `$abstract\DLL_X1'.
Storing AST representation for module `$abstract\DLL_X2'.
Storing AST representation for module `$abstract\FA_X1'.
Storing AST representation for module `$abstract\FILLCELL_X1'.
Storing AST representation for module `$abstract\FILLCELL_X2'.
Storing AST representation for module `$abstract\FILLCELL_X4'.
Storing AST representation for module `$abstract\FILLCELL_X8'.
Storing AST representation for module `$abstract\FILLCELL_X16'.
Storing AST representation for module `$abstract\FILLCELL_X32'.
Storing AST representation for module `$abstract\HA_X1'.
Storing AST representation for module `$abstract\INV_X1'.
Storing AST representation for module `$abstract\INV_X16'.
Storing AST representation for module `$abstract\INV_X2'.
Storing AST representation for module `$abstract\INV_X32'.
Storing AST representation for module `$abstract\INV_X4'.
Storing AST representation for module `$abstract\INV_X8'.
Storing AST representation for module `$abstract\LOGIC0_X1'.
Storing AST representation for module `$abstract\LOGIC1_X1'.
Storing AST representation for module `$abstract\MUX2_X1'.
Storing AST representation for module `$abstract\MUX2_X2'.
Storing AST representation for module `$abstract\NAND2_X1'.
Storing AST representation for module `$abstract\NAND2_X2'.
Storing AST representation for module `$abstract\NAND2_X4'.
Storing AST representation for module `$abstract\NAND3_X1'.
Storing AST representation for module `$abstract\NAND3_X2'.
Storing AST representation for module `$abstract\NAND3_X4'.
Storing AST representation for module `$abstract\NAND4_X1'.
Storing AST representation for module `$abstract\NAND4_X2'.
Storing AST representation for module `$abstract\NAND4_X4'.
Storing AST representation for module `$abstract\NOR2_X1'.
Storing AST representation for module `$abstract\NOR2_X2'.
Storing AST representation for module `$abstract\NOR2_X4'.
Storing AST representation for module `$abstract\NOR3_X1'.
Storing AST representation for module `$abstract\NOR3_X2'.
Storing AST representation for module `$abstract\NOR3_X4'.
Storing AST representation for module `$abstract\NOR4_X1'.
Storing AST representation for module `$abstract\NOR4_X2'.
Storing AST representation for module `$abstract\NOR4_X4'.
Storing AST representation for module `$abstract\OAI211_X1'.
Storing AST representation for module `$abstract\OAI211_X2'.
Storing AST representation for module `$abstract\OAI211_X4'.
Storing AST representation for module `$abstract\OAI21_X1'.
Storing AST representation for module `$abstract\OAI21_X2'.
Storing AST representation for module `$abstract\OAI21_X4'.
Storing AST representation for module `$abstract\OAI221_X1'.
Storing AST representation for module `$abstract\OAI221_X2'.
Storing AST representation for module `$abstract\OAI221_X4'.
Storing AST representation for module `$abstract\OAI222_X1'.
Storing AST representation for module `$abstract\OAI222_X2'.
Storing AST representation for module `$abstract\OAI222_X4'.
Storing AST representation for module `$abstract\OAI22_X1'.
Storing AST representation for module `$abstract\OAI22_X2'.
Storing AST representation for module `$abstract\OAI22_X4'.
Storing AST representation for module `$abstract\OAI33_X1'.
Storing AST representation for module `$abstract\OR2_X1'.
Storing AST representation for module `$abstract\OR2_X2'.
Storing AST representation for module `$abstract\OR2_X4'.
Storing AST representation for module `$abstract\OR3_X1'.
Storing AST representation for module `$abstract\OR3_X2'.
Storing AST representation for module `$abstract\OR3_X4'.
Storing AST representation for module `$abstract\OR4_X1'.
Storing AST representation for module `$abstract\OR4_X2'.
Storing AST representation for module `$abstract\OR4_X4'.
Storing AST representation for module `$abstract\SDFFRS_X1'.
Storing AST representation for module `$abstract\SDFFRS_X2'.
Storing AST representation for module `$abstract\SDFFR_X1'.
Storing AST representation for module `$abstract\SDFFR_X2'.
Storing AST representation for module `$abstract\SDFFS_X1'.
Storing AST representation for module `$abstract\SDFFS_X2'.
Storing AST representation for module `$abstract\SDFF_X1'.
Storing AST representation for module `$abstract\SDFF_X2'.
Storing AST representation for module `$abstract\TBUF_X1'.
Storing AST representation for module `$abstract\TBUF_X16'.
Storing AST representation for module `$abstract\TBUF_X2'.
Storing AST representation for module `$abstract\TBUF_X4'.
Storing AST representation for module `$abstract\TBUF_X8'.
Storing AST representation for module `$abstract\TINV_X1'.
Storing AST representation for module `$abstract\TLAT_X1'.
Storing AST representation for module `$abstract\XNOR2_X1'.
Storing AST representation for module `$abstract\XNOR2_X2'.
Storing AST representation for module `$abstract\XOR2_X1'.
Storing AST representation for module `$abstract\XOR2_X2'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_clkgate.v
Parsing Verilog input from `./platforms/nangate45/cells_clkgate.v' to AST representation.
Storing AST representation for module `$abstract\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

6. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_top'.
Generating RTLIL representation for module `\mult_top'.

6.1. Analyzing design hierarchy..
Top module:  \mult_top

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\MITCHEL'.
Generating RTLIL representation for module `\MITCHEL'.

6.3. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\AntiLog'.
Generating RTLIL representation for module `\AntiLog'.

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel16L'.
Generating RTLIL representation for module `\Barrel16L'.

6.6. Executing AST frontend in derive mode using pre-parsed AST for module `\PriorityEncoder_16'.
Generating RTLIL representation for module `\PriorityEncoder_16'.

6.7. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD16'.
Generating RTLIL representation for module `\LOD16'.

6.8. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL
Used module:         \AntiLog
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:         \LOD16

6.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Muxes2in1Array4'.
Generating RTLIL representation for module `\Muxes2in1Array4'.

6.10. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD4'.
Generating RTLIL representation for module `\LOD4'.

6.11. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_tree'.
Generating RTLIL representation for module `\OR_tree'.
./designs/src/mult_approx/MITCHEL.v:0: Warning: Range select [3:2] out of bounds on signal `\tmp2': Setting all 2 result bits to undef.

6.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel16R'.
Generating RTLIL representation for module `\Barrel16R'.

6.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Barrel32L'.
Generating RTLIL representation for module `\Barrel32L'.

6.14. Executing AST frontend in derive mode using pre-parsed AST for module `\carry_lookahead_inc'.
Generating RTLIL representation for module `\carry_lookahead_inc'.

6.15. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4

6.16. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4
Removing unused module `$abstract\OPENROAD_CLKGATE'.
Removing unused module `$abstract\mult_top'.
Removing unused module `$abstract\carry_lookahead_inc'.
Removing unused module `$abstract\FA'.
Removing unused module `$abstract\carry_lookahead_adder'.
Removing unused module `$abstract\FAd'.
Removing unused module `$abstract\Barrel32L'.
Removing unused module `$abstract\Barrel16R'.
Removing unused module `$abstract\Barrel16L'.
Removing unused module `$abstract\LOD16'.
Removing unused module `$abstract\Muxes2in1Array4'.
Removing unused module `$abstract\LOD4'.
Removing unused module `$abstract\OR_tree'.
Removing unused module `$abstract\PriorityEncoder_16'.
Removing unused module `$abstract\PriorityEncoder_16_old'.
Removing unused module `$abstract\AntiLog'.
Removing unused module `$abstract\MITCHEL'.
Removed 17 unused modules.
Mapping positional arguments of cell PriorityEncoder_16.code3 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code2 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code1 (OR_tree).
Mapping positional arguments of cell PriorityEncoder_16.code0 (OR_tree).

7. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: fakeram45_*
Port declaration: output rd_out
Port declaration: input addr_in
Port declaration: input we_in
Port declaration: input wd_in
Port declaration: input w_mask_in
Port declaration: input clk
Port declaration: input ce_in

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4

8.1.2. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \MITCHEL
Used module:         \AntiLog
Used module:             \Barrel16R
Used module:             \Barrel32L
Used module:             \carry_lookahead_inc
Used module:         \Barrel16L
Used module:         \PriorityEncoder_16
Used module:             \OR_tree
Used module:         \LOD16
Used module:             \Muxes2in1Array4
Used module:             \LOD4
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/MITCHEL.v:432$84 in module Barrel32L.
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/MITCHEL.v:403$68 in module Barrel16R.
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/MITCHEL.v:375$20 in module Barrel16L.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Barrel32L.$proc$./designs/src/mult_approx/MITCHEL.v:432$84'.
     1/1: $1\data_o[31:0]
Creating decoders for process `\Barrel16R.$proc$./designs/src/mult_approx/MITCHEL.v:403$68'.
     1/1: $1\data_o[15:0]
Creating decoders for process `\Barrel16L.$proc$./designs/src/mult_approx/MITCHEL.v:375$20'.
     1/1: $1\data_o[15:0]
Creating decoders for process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Barrel32L.\data_o' from process `\Barrel32L.$proc$./designs/src/mult_approx/MITCHEL.v:432$84'.
No latch inferred for signal `\Barrel16R.\data_o' from process `\Barrel16R.$proc$./designs/src/mult_approx/MITCHEL.v:403$68'.
No latch inferred for signal `\Barrel16L.\data_o' from process `\Barrel16L.$proc$./designs/src/mult_approx/MITCHEL.v:375$20'.

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult_top.\p' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\mult_top.\X_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\mult_top.\Y_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$165' with positive edge clock.

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Barrel32L.$proc$./designs/src/mult_approx/MITCHEL.v:432$84'.
Removing empty process `Barrel32L.$proc$./designs/src/mult_approx/MITCHEL.v:432$84'.
Found and cleaned up 1 empty switch in `\Barrel16R.$proc$./designs/src/mult_approx/MITCHEL.v:403$68'.
Removing empty process `Barrel16R.$proc$./designs/src/mult_approx/MITCHEL.v:403$68'.
Found and cleaned up 1 empty switch in `\Barrel16L.$proc$./designs/src/mult_approx/MITCHEL.v:375$20'.
Removing empty process `Barrel16L.$proc$./designs/src/mult_approx/MITCHEL.v:375$20'.
Removing empty process `mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
Cleaned up 3 empty switches.

8.3. Executing FLATTEN pass (flatten design).
Using template MITCHEL for cells of type MITCHEL.
Using template AntiLog for cells of type AntiLog.
Using template Barrel16L for cells of type Barrel16L.
Using template LOD16 for cells of type LOD16.
Using template PriorityEncoder_16 for cells of type PriorityEncoder_16.
Using template Barrel16R for cells of type Barrel16R.
Using template carry_lookahead_inc for cells of type carry_lookahead_inc.
Using template Barrel32L for cells of type Barrel32L.
Using template LOD4 for cells of type LOD4.
Using template Muxes2in1Array4 for cells of type Muxes2in1Array4.
Using template OR_tree for cells of type OR_tree.
<suppressed ~37 debug messages>
No more expansions possible.
Deleting now unused module Barrel32L.
Deleting now unused module Barrel16R.
Deleting now unused module OR_tree.
Deleting now unused module LOD4.
Deleting now unused module Muxes2in1Array4.
Deleting now unused module LOD16.
Deleting now unused module PriorityEncoder_16.
Deleting now unused module Barrel16L.
Deleting now unused module AntiLog.
Deleting now unused module MITCHEL.
Deleting now unused module carry_lookahead_inc.

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~108 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 8 unused cells and 263 unused wires.
<suppressed ~25 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 20) from port A of cell mult_top.$techmap\mult.$add$./designs/src/mult_approx/MITCHEL.v:0$6 ($add).
Removed top 1 bits (of 20) from port B of cell mult_top.$techmap\mult.$add$./designs/src/mult_approx/MITCHEL.v:0$6 ($add).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$161_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$160_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$159_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$158_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$157_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$156_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShifty.$procmux$155_CMP0 ($eq).
Removed top 1 bits (of 16) from mux cell mult_top.$techmap\mult.BShifty.$procmux$147 ($pmux).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$161_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$160_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$159_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$158_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$157_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$156_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.BShiftx.$procmux$155_CMP0 ($eq).
Removed top 1 bits (of 16) from mux cell mult_top.$techmap\mult.BShiftx.$procmux$147 ($pmux).
Removed top 3 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$144_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$143_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$142_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$141_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$140_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$139_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mult_top.$techmap\mult.anti_log.Rshift.$procmux$138_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$127_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$126_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$125_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$124_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$123_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$122_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$121_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$120_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$119_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$118_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$117_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$116_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$115_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$114_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.anti_log.L1shift.$procmux$113_CMP0 ($eq).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEy.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEy.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEy.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEy.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEy.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEy.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEy.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEy.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEy.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEy.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEy.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEy.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEx.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEx.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEx.code3.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEx.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEx.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEx.code2.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEx.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEx.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEx.code1.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port Y of cell mult_top.$techmap\mult.PEx.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port A of cell mult_top.$techmap\mult.PEx.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed top 2 bits (of 4) from port B of cell mult_top.$techmap\mult.PEx.code0.$or$./designs/src/mult_approx/MITCHEL.v:0$65 ($or).
Removed cell mult_top.$techmap\mult.LODy.Inst_MUX214_1.$ternary$./designs/src/mult_approx/MITCHEL.v:0$53 ($mux).
Removed cell mult_top.$techmap\mult.LODy.Inst_MUX214_1.$ternary$./designs/src/mult_approx/MITCHEL.v:0$52 ($mux).
Removed cell mult_top.$techmap\mult.LODy.Inst_MUX214_3.$ternary$./designs/src/mult_approx/MITCHEL.v:0$53 ($mux).
Removed cell mult_top.$techmap\mult.LODy.Inst_MUX214_3.$ternary$./designs/src/mult_approx/MITCHEL.v:0$52 ($mux).
Removed cell mult_top.$techmap\mult.LODx.Inst_MUX214_1.$ternary$./designs/src/mult_approx/MITCHEL.v:0$53 ($mux).
Removed cell mult_top.$techmap\mult.LODx.Inst_MUX214_1.$ternary$./designs/src/mult_approx/MITCHEL.v:0$52 ($mux).
Removed cell mult_top.$techmap\mult.LODx.Inst_MUX214_3.$ternary$./designs/src/mult_approx/MITCHEL.v:0$53 ($mux).
Removed cell mult_top.$techmap\mult.LODx.Inst_MUX214_3.$ternary$./designs/src/mult_approx/MITCHEL.v:0$52 ($mux).
Removed top 1 bits (of 16) from wire mult_top.mult.BShiftx.data_o.
Removed top 1 bits (of 16) from wire mult_top.mult.BShifty.data_o.
Removed top 2 bits (of 4) from wire mult_top.mult.LODx.Inst_MUX214_1.data_o.
Removed top 2 bits (of 4) from wire mult_top.mult.LODx.Inst_MUX214_3.data_o.
Removed top 2 bits (of 16) from wire mult_top.mult.LODx.data_o.
Removed top 2 bits (of 4) from wire mult_top.mult.LODy.Inst_MUX214_1.data_o.
Removed top 2 bits (of 4) from wire mult_top.mult.LODy.Inst_MUX214_3.data_o.
Removed top 2 bits (of 16) from wire mult_top.mult.LODy.data_o.
Removed top 1 bits (of 8) from wire mult_top.mult.PEx.code0.data_i.
Removed top 3 bits (of 8) from wire mult_top.mult.PEx.code1.data_i.
Removed top 3 bits (of 8) from wire mult_top.mult.PEx.code2.data_i.
Removed top 7 bits (of 8) from wire mult_top.mult.PEx.code3.data_i.
Removed top 1 bits (of 8) from wire mult_top.mult.PEy.code0.data_i.
Removed top 3 bits (of 8) from wire mult_top.mult.PEy.code1.data_i.
Removed top 3 bits (of 8) from wire mult_top.mult.PEy.code2.data_i.
Removed top 7 bits (of 8) from wire mult_top.mult.PEy.code3.data_i.
Removed top 17 bits (of 32) from wire mult_top.mult.anti_log.L1shift.data_i.
Removed top 1 bits (of 16) from wire mult_top.mult.anti_log.Rshift.data_i.
Removed top 1 bits (of 5) from wire mult_top.mult.anti_log.inc_inst.i_add1.
Removed top 1 bits (of 6) from wire mult_top.mult.anti_log.inc_inst.w_C.
Removed top 1 bits (of 5) from wire mult_top.mult.anti_log.k_enc.
Removed top 17 bits (of 32) from wire mult_top.mult.anti_log.l1_in.
Removed top 1 bits (of 16) from wire mult_top.mult.anti_log.r_in.
Removed top 1 bits (of 20) from wire mult_top.mult.op1.
Removed top 1 bits (of 20) from wire mult_top.mult.op2.

8.9. Executing PEEPOPT pass (run peephole optimizers).

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 4 unused cells and 25 unused wires.
<suppressed ~5 debug messages>

8.11. Executing TECHMAP pass (map to technology primitives).

8.11.1. Executing Verilog-2005 frontend: /OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.11.2. Continuing TECHMAP pass.
No more expansions possible.

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult_top:
  creating $macc model for $techmap\mult.$add$./designs/src/mult_approx/MITCHEL.v:0$6 ($add).
  creating $alu model for $macc $techmap\mult.$add$./designs/src/mult_approx/MITCHEL.v:0$6.
  creating $alu cell for $techmap\mult.$add$./designs/src/mult_approx/MITCHEL.v:0$6: $auto$alumacc.cc:485:replace_alu$191
  created 1 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.9. Finished OPT passes. (There is nothing left to do.)

8.15. Executing FSM pass (extract and optimize FSM).

8.15.1. Executing FSM_DETECT pass (finding FSMs in design).

8.15.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.15.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.15.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.16. Executing OPT pass (performing simple optimizations).

8.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.16.5. Finished fast OPT passes.

8.17. Executing MEMORY pass.

8.17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.17.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.17.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~56 debug messages>

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.19.5. Finished fast OPT passes.

8.20. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

8.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.6. Executing OPT_SHARE pass.

8.21.7. Executing OPT_RMDFF pass (remove dff with constant values).

8.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.10. Finished OPT passes. (There is nothing left to do.)

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=15\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=19\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=16 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_lcu\WIDTH=20 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~617 debug messages>

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~1335 debug messages>

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~588 debug messages>
Removed a total of 196 cells.

8.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 15 unused cells and 451 unused wires.
<suppressed ~16 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing ABC pass (technology mapping using ABC).

8.24.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 1882 gates and 1916 wires to a netlist network with 32 inputs and 32 outputs.

8.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.24.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      108
ABC RESULTS:            ANDNOT cells:      753
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:       29
ABC RESULTS:               NOR cells:       63
ABC RESULTS:               NOT cells:       23
ABC RESULTS:                OR cells:      593
ABC RESULTS:             ORNOT cells:       73
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               XOR cells:       83
ABC RESULTS:        internal signals:     1852
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

8.25. Executing OPT pass (performing simple optimizations).

8.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 736 unused wires.
<suppressed ~117 debug messages>

8.25.5. Finished fast OPT passes.

8.26. Executing HIERARCHY pass (managing design hierarchy).

8.26.1. Analyzing design hierarchy..
Top module:  \mult_top

8.26.2. Analyzing design hierarchy..
Top module:  \mult_top
Removed 0 unused modules.

8.27. Printing statistics.

=== mult_top ===

   Number of wires:               1808
   Number of wire bits:           2299
   Number of public wires:          65
   Number of public wire bits:     556
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1839
     $_ANDNOT_                     753
     $_AND_                        108
     $_DFF_P_                       64
     $_MUX_                         31
     $_NAND_                        29
     $_NOR_                         63
     $_NOT_                         23
     $_ORNOT_                       72
     $_OR_                         592
     $_XNOR_                        21
     $_XOR_                         83

8.28. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 58 unused wires.
<suppressed ~58 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_latch.v
Parsing Verilog input from `./platforms/nangate45/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    \DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    \DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    \DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    \DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    \DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\mult_top':
  mapped 64 $_DFF_P_ cells to \DFF_X1 cells.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.9. Finished OPT passes. (There is nothing left to do.)

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 1775 gates and 1807 wires to a netlist network with 32 inputs and 32 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "AOI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "OAI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib" has 88 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 11 dont_use).  Time =     0.12 sec
ABC: Memory =    8.83 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /OpenROAD-flow/flow/./objects/nangate45/mult_approx/abc.constr 
ABC: Setting driving cell to be "BUF_X1".
ABC: Setting output load to be 3.898000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 40000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 40000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 40000 
ABC: Current delay (1421.71 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    532 ( 13.0 %)   Cap =  4.4 ff (  1.2 %)   Area =      627.23 ( 93.0 %)   Delay =  1497.92 ps  ( 15.2 %)               
ABC: Path  0 --       1 : 0    1 pi        A =   0.00  Df =   2.7   -0.7 ps  S =   5.6 ps  Cin =  0.0 ff  Cout =   1.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      92 : 1    6 BUF_X1    A =   0.80  Df =  45.6   -5.7 ps  S =  27.4 ps  Cin =  0.9 ff  Cout =  10.8 ff  Cmax =  60.7 ff  G = 1145  
ABC: Path  2 --      93 : 1   10 BUF_X1    A =   0.80  Df = 114.0  -22.2 ps  S =  45.4 ps  Cin =  0.9 ff  Cout =  18.7 ff  Cmax =  60.7 ff  G = 1960  
ABC: Path  3 --     100 : 3    2 NOR3_X1   A =   1.06  Df = 143.0  -13.4 ps  S =  38.1 ps  Cin =  1.6 ff  Cout =   3.3 ff  Cmax =  16.0 ff  G =  195  
ABC: Path  4 --     102 : 3    3 OAI21_X1  A =   1.06  Df = 168.1   -1.1 ps  S =  26.5 ps  Cin =  1.6 ff  Cout =   3.5 ff  Cmax =  26.1 ff  G =  216  
ABC: Path  5 --     139 : 4   10 NOR4_X1   A =   1.33  Df = 407.0 -202.9 ps  S = 181.9 ps  Cin =  1.6 ff  Cout =  16.4 ff  Cmax =  10.5 ff  G = 1003  
ABC: Path  6 --     240 : 6    2 AOI222_X1 A =   2.13  Df = 454.7 -114.8 ps  S =  63.4 ps  Cin =  1.5 ff  Cout =   3.9 ff  Cmax =  13.0 ff  G =  245  
ABC: Path  7 --     243 : 2    2 XOR2_X1   A =   1.60  Df = 523.5 -117.7 ps  S =  37.2 ps  Cin =  2.3 ff  Cout =   3.9 ff  Cmax =  25.3 ff  G =  162  
ABC: Path  8 --     260 : 3    2 AOI21_X1  A =   1.06  Df = 565.2  -54.0 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path  9 --     261 : 3    2 OAI21_X1  A =   1.06  Df = 593.4  -34.6 ps  S =  30.2 ps  Cin =  1.6 ff  Cout =   4.3 ff  Cmax =  26.1 ff  G =  255  
ABC: Path 10 --     262 : 3    2 AOI21_X1  A =   1.06  Df = 639.9  -56.3 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 11 --     263 : 3    2 OAI21_X1  A =   1.06  Df = 667.6  -39.8 ps  S =  28.5 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  26.1 ff  G =  236  
ABC: Path 12 --     266 : 3    2 AOI21_X1  A =   1.06  Df = 709.0  -56.7 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 13 --     267 : 3    2 OAI21_X1  A =   1.06  Df = 737.3  -38.1 ps  S =  30.2 ps  Cin =  1.6 ff  Cout =   4.3 ff  Cmax =  26.1 ff  G =  255  
ABC: Path 14 --     268 : 3    2 AOI21_X1  A =   1.06  Df = 783.7  -59.8 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 15 --     269 : 3    2 OAI21_X1  A =   1.06  Df = 812.0  -40.8 ps  S =  30.2 ps  Cin =  1.6 ff  Cout =   4.3 ff  Cmax =  26.1 ff  G =  255  
ABC: Path 16 --     270 : 3    2 AOI21_X1  A =   1.06  Df = 857.2  -61.9 ps  S =  31.8 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  25.3 ff  G =  241  
ABC: Path 17 --     282 : 2    6 XOR2_X1   A =   1.60  Df = 945.7  -86.6 ps  S =  56.1 ps  Cin =  2.3 ff  Cout =   9.1 ff  Cmax =  25.3 ff  G =  378  
ABC: Path 18 --     303 : 2    5 AND2_X1   A =   1.06  Df =1006.7  -31.4 ps  S =  23.4 ps  Cin =  0.9 ff  Cout =   8.5 ff  Cmax =  60.6 ff  G =  914  
ABC: Path 19 --     304 : 2    7 XNOR2_X1  A =   1.60  Df =1069.1  -19.9 ps  S =  59.8 ps  Cin =  2.3 ff  Cout =  10.6 ff  Cmax =  26.0 ff  G =  446  
ABC: Path 20 --     305 : 1   10 BUF_X1    A =   0.80  Df =1129.0  -14.4 ps  S =  38.6 ps  Cin =  0.9 ff  Cout =  15.6 ff  Cmax =  60.7 ff  G = 1670  
ABC: Path 21 --     306 : 3    4 NAND3_X1  A =   1.06  Df =1162.1   -7.8 ps  S =  21.6 ps  Cin =  1.6 ff  Cout =   5.8 ff  Cmax =  58.4 ff  G =  351  
ABC: Path 22 --     307 : 1   10 BUF_X1    A =   0.80  Df =1223.1  -16.5 ps  S =  39.6 ps  Cin =  0.9 ff  Cout =  16.1 ff  Cmax =  60.7 ff  G = 1677  
ABC: Path 23 --     524 : 4    1 OAI22_X1  A =   1.33  Df =1244.4  -10.6 ps  S =  27.8 ps  Cin =  1.6 ff  Cout =   0.9 ff  Cmax =  23.2 ff  G =   56  
ABC: Path 24 --     527 : 4    1 OR4_X1    A =   1.60  Df =1347.6  -81.0 ps  S =  17.1 ps  Cin =  0.9 ff  Cout =   1.6 ff  Cmax =  60.6 ff  G =  179  
ABC: Path 25 --     528 : 3    1 NOR3_X1   A =   1.06  Df =1406.6 -128.9 ps  S =  32.9 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  16.0 ff  G =  156  
ABC: Path 26 --     529 : 2    1 XNOR2_X1  A =   1.60  Df =1456.4 -139.6 ps  S =  18.8 ps  Cin =  2.3 ff  Cout =   1.7 ff  Cmax =  26.0 ff  G =   69  
ABC: Path 27 --     530 : 2    1 NOR2_X1   A =   0.80  Df =1497.9 -164.9 ps  S =  27.6 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  26.7 ff  G =  245  
ABC: Start-point = pi0 (\X_vec [15]).  End-point = po12 (\P_vec [12]).
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        3
ABC RESULTS:           AND3_X1 cells:        7
ABC RESULTS:           AND4_X1 cells:        8
ABC RESULTS:         AOI211_X2 cells:        2
ABC RESULTS:          AOI21_X1 cells:       28
ABC RESULTS:         AOI221_X1 cells:        6
ABC RESULTS:         AOI222_X1 cells:        6
ABC RESULTS:          AOI22_X1 cells:       16
ABC RESULTS:            BUF_X1 cells:       29
ABC RESULTS:         CLKBUF_X1 cells:       14
ABC RESULTS:            INV_X1 cells:       26
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:       21
ABC RESULTS:          NAND3_X1 cells:       24
ABC RESULTS:          NAND4_X1 cells:       25
ABC RESULTS:           NOR2_X1 cells:       77
ABC RESULTS:           NOR3_X1 cells:       42
ABC RESULTS:           NOR4_X1 cells:        6
ABC RESULTS:          OAI21_X1 cells:       28
ABC RESULTS:         OAI221_X1 cells:       12
ABC RESULTS:         OAI222_X1 cells:       18
ABC RESULTS:          OAI22_X1 cells:       33
ABC RESULTS:          OAI33_X1 cells:        3
ABC RESULTS:            OR2_X1 cells:       10
ABC RESULTS:            OR3_X1 cells:        8
ABC RESULTS:            OR4_X1 cells:        5
ABC RESULTS:          XNOR2_X1 cells:       44
ABC RESULTS:           XOR2_X1 cells:       30
ABC RESULTS:        internal signals:     1743
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

14. Executing SETUNDEF pass (replace undef values with defined constants).

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 1807 unused wires.
<suppressed ~1 debug messages>

17. Executing HILOMAP pass (mapping to constant drivers).

18. Executing INSBUF pass (insert buffer cells for connected wires).

19. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
Warning: Wire mult_top.\p [31] is used but has no driver.
Warning: Wire mult_top.\p [30] is used but has no driver.
Warning: Wire mult_top.\p [29] is used but has no driver.
Warning: Wire mult_top.\p [28] is used but has no driver.
Warning: Wire mult_top.\p [27] is used but has no driver.
Warning: Wire mult_top.\p [26] is used but has no driver.
Warning: Wire mult_top.\p [25] is used but has no driver.
Warning: Wire mult_top.\p [24] is used but has no driver.
Warning: Wire mult_top.\p [23] is used but has no driver.
Warning: Wire mult_top.\p [22] is used but has no driver.
Warning: Wire mult_top.\p [21] is used but has no driver.
Warning: Wire mult_top.\p [20] is used but has no driver.
Warning: Wire mult_top.\p [19] is used but has no driver.
Warning: Wire mult_top.\p [18] is used but has no driver.
Warning: Wire mult_top.\p [17] is used but has no driver.
Warning: Wire mult_top.\p [16] is used but has no driver.
Warning: Wire mult_top.\p [15] is used but has no driver.
Warning: Wire mult_top.\p [14] is used but has no driver.
Warning: Wire mult_top.\p [13] is used but has no driver.
Warning: Wire mult_top.\p [12] is used but has no driver.
Warning: Wire mult_top.\p [11] is used but has no driver.
Warning: Wire mult_top.\p [10] is used but has no driver.
Warning: Wire mult_top.\p [9] is used but has no driver.
Warning: Wire mult_top.\p [8] is used but has no driver.
Warning: Wire mult_top.\p [7] is used but has no driver.
Warning: Wire mult_top.\p [6] is used but has no driver.
Warning: Wire mult_top.\p [5] is used but has no driver.
Warning: Wire mult_top.\p [4] is used but has no driver.
Warning: Wire mult_top.\p [3] is used but has no driver.
Warning: Wire mult_top.\p [2] is used but has no driver.
Warning: Wire mult_top.\p [1] is used but has no driver.
Warning: Wire mult_top.\p [0] is used but has no driver.
found and reported 32 problems.

20. Printing statistics.

=== mult_top ===

   Number of wires:                632
   Number of wire bits:            693
   Number of public wires:          68
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                596
     AND2_X1                         3
     AND3_X1                         7
     AND4_X1                         8
     AOI211_X2                       2
     AOI21_X1                       28
     AOI221_X1                       6
     AOI222_X1                       6
     AOI22_X1                       16
     BUF_X1                         29
     CLKBUF_X1                      14
     DFF_X1                         64
     INV_X1                         26
     MUX2_X1                         1
     NAND2_X1                       21
     NAND3_X1                       24
     NAND4_X1                       25
     NOR2_X1                        77
     NOR3_X1                        42
     NOR4_X1                         6
     OAI21_X1                       28
     OAI221_X1                      12
     OAI222_X1                      18
     OAI22_X1                       33
     OAI33_X1                        3
     OR2_X1                         10
     OR3_X1                          8
     OR4_X1                          5
     XNOR2_X1                       44
     XOR2_X1                        30

   Chip area for module '\mult_top': 916.636000

21. Executing Verilog backend.
Dumping module `\mult_top'.

Warnings: 41 unique messages, 105 total
End of script. Logfile hash: 524870d84d, CPU: user 2.82s system 0.02s, MEM: 35.99 MB peak
Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)
Time spent: 16% 16x opt_expr (0 sec), 14% 17x opt_clean (0 sec), ...
0:03.47elapsed 99%CPU 36852memKB
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp results/nangate45/mult_approx/1_1_yosys.v results/nangate45/mult_approx/1_synth.v
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp designs/nangate45/mult_approx/constraint.sdc results/nangate45/mult_approx/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_1_floorplan.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
number instances in verilog is 596
Info: Added 427 rows of 3158 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1101_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1143_/CK (DFF_X1)
   1.18    0.01    0.08    0.08 v _1143_/Q (DFF_X1)
           0.01    0.00    0.08 v _0591_/A (BUF_X1)
  13.04    0.02    0.04    0.12 v _0591_/Z (BUF_X1)
           0.02    0.00    0.12 v _0592_/A (BUF_X1)
  22.25    0.03    0.06    0.18 v _0592_/Z (BUF_X1)
           0.03    0.00    0.18 v _0599_/A1 (NOR3_X1)
   4.02    0.04    0.06    0.24 ^ _0599_/ZN (NOR3_X1)
           0.04    0.00    0.24 ^ _0601_/B1 (OAI21_X1)
   4.49    0.02    0.03    0.27 v _0601_/ZN (OAI21_X1)
           0.02    0.00    0.27 v _0638_/A4 (NOR4_X1)
  21.04    0.23    0.29    0.56 ^ _0638_/ZN (NOR4_X1)
           0.23    0.00    0.56 ^ _0739_/B2 (AOI222_X1)
   4.29    0.05    0.05    0.61 v _0739_/ZN (AOI222_X1)
           0.05    0.00    0.61 v _0742_/A (XOR2_X1)
   4.27    0.02    0.07    0.68 v _0742_/Z (XOR2_X1)
           0.02    0.00    0.68 v _0759_/B1 (AOI21_X1)
   4.84    0.04    0.05    0.73 ^ _0759_/ZN (AOI21_X1)
           0.04    0.00    0.73 ^ _0760_/B2 (OAI21_X1)
   4.48    0.02    0.03    0.76 v _0760_/ZN (OAI21_X1)
           0.02    0.00    0.76 v _0761_/B2 (AOI21_X1)
   4.84    0.04    0.05    0.81 ^ _0761_/ZN (AOI21_X1)
           0.04    0.00    0.81 ^ _0762_/B2 (OAI21_X1)
   4.27    0.02    0.03    0.84 v _0762_/ZN (OAI21_X1)
           0.02    0.00    0.84 v _0765_/B1 (AOI21_X1)
   4.84    0.04    0.05    0.89 ^ _0765_/ZN (AOI21_X1)
           0.04    0.00    0.89 ^ _0766_/B2 (OAI21_X1)
   4.48    0.02    0.03    0.92 v _0766_/ZN (OAI21_X1)
           0.02    0.00    0.92 v _0767_/B2 (AOI21_X1)
   4.84    0.04    0.05    0.97 ^ _0767_/ZN (AOI21_X1)
           0.04    0.00    0.97 ^ _0768_/B2 (OAI21_X1)
   4.48    0.02    0.03    1.00 v _0768_/ZN (OAI21_X1)
           0.02    0.00    1.00 v _0769_/B2 (AOI21_X1)
   4.59    0.04    0.05    1.05 ^ _0769_/ZN (AOI21_X1)
           0.04    0.00    1.05 ^ _0772_/B1 (OAI21_X1)
   4.27    0.02    0.03    1.08 v _0772_/ZN (OAI21_X1)
           0.02    0.00    1.08 v _0785_/A (XNOR2_X1)
  19.46    0.10    0.12    1.20 ^ _0785_/ZN (XNOR2_X1)
           0.10    0.00    1.20 ^ _0803_/B (XNOR2_X1)
  13.48    0.05    0.07    1.27 v _0803_/ZN (XNOR2_X1)
           0.05    0.00    1.27 v _0804_/A (BUF_X1)
  19.93    0.02    0.07    1.34 v _0804_/Z (BUF_X1)
           0.02    0.00    1.34 v _0805_/A2 (NAND3_X1)
   7.43    0.03    0.04    1.38 ^ _0805_/ZN (NAND3_X1)
           0.03    0.00    1.38 ^ _0806_/A (BUF_X1)
  20.80    0.05    0.07    1.45 ^ _0806_/Z (BUF_X1)
           0.05    0.00    1.45 ^ _0942_/A1 (NAND4_X1)
   1.86    0.02    0.04    1.49 v _0942_/ZN (NAND4_X1)
           0.02    0.00    1.49 v _0943_/A4 (NOR4_X1)
   3.95    0.06    0.11    1.59 ^ _0943_/ZN (NOR4_X1)
           0.06    0.00    1.59 ^ _0944_/C1 (OAI222_X1)
   3.70    0.03    0.05    1.65 v _0944_/ZN (OAI222_X1)
           0.03    0.00    1.65 v _0945_/B2 (OAI21_X1)
   1.94    0.02    0.04    1.68 ^ _0945_/ZN (OAI21_X1)
           0.02    0.00    1.68 ^ _0946_/A (AOI21_X1)
   1.37    0.02    0.02    1.70 v _0946_/ZN (AOI21_X1)
           0.02    0.00    1.70 v _1101_/D (DFF_X1)
                           1.70   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _1101_/CK (DFF_X1)
                  -0.04   39.96   library setup time
                          39.96   data required time
-----------------------------------------------------------------------
                          39.96   data required time
                          -1.70   data arrival time
-----------------------------------------------------------------------
                          38.26   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 917 u^2 0% utilization.
0:00.91elapsed 99%CPU 67304memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement_random.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_2_floorplan_io.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 596 components and 3465 component-terminals.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.82elapsed 99%CPU 65772memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_3_tdms_place.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 596 components and 3465 component-terminals.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping global_placement
0:00.82elapsed 99%CPU 65588memKB
./util/fixIoPins.py --inputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --outputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:18 South:14 East:19 North:14
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_4_mplace.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 596 components and 3465 component-terminals.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping macro_placement
0:00.82elapsed 100%CPU 65292memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_5_tapcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 596 components and 3465 component-terminals.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 427
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 854
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 858
Running tapcell... Done!
0:00.96elapsed 99%CPU 74792memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_6_pdn.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2308 components and 6889 component-terminals.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is mult_top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:01.74elapsed 99%CPU 126128memKB
cp results/nangate45/mult_approx/2_6_floorplan_pdn.def results/nangate45/mult_approx/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_1_place_gp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2308 components and 6889 component-terminals.
Notice 0:     Created 2 special nets and 4616 connections.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] NumInstances = 2308
[INFO] NumPlaceInstances = 596
[INFO] NumFixedInstances = 1712
[INFO] NumDummyInstances = 0
[INFO] NumNets = 693
[INFO] NumPins = 2338
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1240000, 1240000)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] CoreArea = 1434767824000
[INFO] NonPlaceInstsArea = 1821568000
[INFO] PlaceInstsArea = 6203120000
[INFO] Util(%) = 0.432893
[INFO] StdInstsArea = 6203120000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 8.61903e-08 HPWL: 84441650
[InitialPlace]  Iter: 2 CG Error: 1.18906e-07 HPWL: 64366119
[InitialPlace]  Iter: 3 CG Error: 1.18393e-07 HPWL: 64354955
[InitialPlace]  Iter: 4 CG Error: 1.75522e-07 HPWL: 64410221
[InitialPlace]  Iter: 5 CG Error: 1.87112e-05 HPWL: 64457251
[InitialPlace]  Iter: 6 CG Error: 3.20656e-05 HPWL: 64604779
[InitialPlace]  Iter: 7 CG Error: 4.49109e-05 HPWL: 64821406
[InitialPlace]  Iter: 8 CG Error: 0.000313252 HPWL: 65036418
[InitialPlace]  Iter: 9 CG Error: 2.5982e-05 HPWL: 65244312
[InitialPlace]  Iter: 10 CG Error: 7.3095e-06 HPWL: 65238602
[INFO] FillerInit: NumGCells = 43171
[INFO] FillerInit: NumGNets = 693
[INFO] FillerInit: NumGPins = 2338
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 10407919
[INFO] IdealBinArea = 34693060
[INFO] IdealBinCnt = 41356
[INFO] TotalBinArea = 1434767824000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (9376, 9341)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.739268 HPWL: 61526083
[NesterovSolve] Iter: 10 overflow: 0.54196 HPWL: 65652219
[NesterovSolve] Iter: 20 overflow: 0.526253 HPWL: 65847149
[NesterovSolve] Iter: 30 overflow: 0.533276 HPWL: 66001099
[NesterovSolve] Iter: 40 overflow: 0.539362 HPWL: 65527170
[NesterovSolve] Iter: 50 overflow: 0.543822 HPWL: 65297190
[NesterovSolve] Iter: 60 overflow: 0.532143 HPWL: 65555279
[NesterovSolve] Iter: 70 overflow: 0.543181 HPWL: 65093171
[NesterovSolve] Iter: 80 overflow: 0.537064 HPWL: 65337528
[NesterovSolve] Iter: 90 overflow: 0.541817 HPWL: 65201670
[NesterovSolve] Iter: 100 overflow: 0.536474 HPWL: 65306684
[NesterovSolve] Iter: 110 overflow: 0.542223 HPWL: 65084800
[NesterovSolve] Iter: 120 overflow: 0.537325 HPWL: 65316549
[NesterovSolve] Iter: 130 overflow: 0.541327 HPWL: 65218598
[NesterovSolve] Iter: 140 overflow: 0.536638 HPWL: 65315610
[NesterovSolve] Iter: 150 overflow: 0.537126 HPWL: 65268005
[NesterovSolve] Iter: 160 overflow: 0.536377 HPWL: 65437692
[NesterovSolve] Iter: 170 overflow: 0.535169 HPWL: 65590745
[NesterovSolve] Iter: 180 overflow: 0.533852 HPWL: 65694877
[NesterovSolve] Iter: 190 overflow: 0.531401 HPWL: 65680106
[NesterovSolve] Iter: 200 overflow: 0.530684 HPWL: 65569301
[NesterovSolve] Iter: 210 overflow: 0.522511 HPWL: 66030574
[NesterovSolve] Iter: 220 overflow: 0.508179 HPWL: 65929936
[NesterovSolve] Iter: 230 overflow: 0.489958 HPWL: 66078871
[NesterovSolve] Iter: 240 overflow: 0.477782 HPWL: 66160355
[NesterovSolve] Iter: 250 overflow: 0.45323 HPWL: 66406949
[NesterovSolve] Iter: 260 overflow: 0.424988 HPWL: 67063565
[NesterovSolve] Iter: 270 overflow: 0.401632 HPWL: 67609767
[NesterovSolve] Iter: 280 overflow: 0.366223 HPWL: 68172477
[NesterovSolve] Iter: 290 overflow: 0.331772 HPWL: 68788472
[NesterovSolve] Iter: 300 overflow: 0.299037 HPWL: 69183950
[NesterovSolve] Iter: 310 overflow: 0.259249 HPWL: 69605723
[NesterovSolve] Iter: 320 overflow: 0.213256 HPWL: 70194037
[NesterovSolve] Iter: 330 overflow: 0.177076 HPWL: 70827871
[NesterovSolve] Iter: 340 overflow: 0.148501 HPWL: 71352408
[NesterovSolve] Iter: 350 overflow: 0.123078 HPWL: 71812572
[NesterovSolve] Finished with Overflow: 0.0996849
0:05.70elapsed 99%CPU 94052memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_2_place_iop.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2308 components and 6889 component-terminals.
Notice 0:     Created 2 special nets and 4616 connections.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

Tentative 0 to setup sections
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

 > Successfully assigned I/O pins
 > IO placement done.
0:00.92elapsed 99%CPU 80908memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_3_resizer.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2308 components and 6889 component-terminals.
Notice 0:     Created 2 special nets and 4616 connections.
Notice 0:     Created 693 nets and 2273 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1101_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _1143_/CK (DFF_X1)
   0.08    0.08 v _1143_/Q (DFF_X1)
   0.04    0.12 v _0591_/Z (BUF_X1)
   0.06    0.17 v _0592_/Z (BUF_X1)
   0.06    0.23 ^ _0599_/ZN (NOR3_X1)
   0.03    0.26 v _0601_/ZN (OAI21_X1)
   0.26    0.52 ^ _0638_/ZN (NOR4_X1)
   0.05    0.57 v _0739_/ZN (AOI222_X1)
   0.07    0.64 v _0742_/Z (XOR2_X1)
   0.05    0.69 ^ _0759_/ZN (AOI21_X1)
   0.03    0.72 v _0760_/ZN (OAI21_X1)
   0.05    0.77 ^ _0761_/ZN (AOI21_X1)
   0.03    0.79 v _0762_/ZN (OAI21_X1)
   0.05    0.84 ^ _0765_/ZN (AOI21_X1)
   0.03    0.87 v _0766_/ZN (OAI21_X1)
   0.05    0.92 ^ _0767_/ZN (AOI21_X1)
   0.03    0.95 v _0768_/ZN (OAI21_X1)
   0.05    1.00 ^ _0769_/ZN (AOI21_X1)
   0.09    1.09 ^ _0781_/Z (XOR2_X1)
   0.07    1.15 ^ _0802_/ZN (AND2_X1)
   0.04    1.20 v _0803_/ZN (XNOR2_X1)
   0.06    1.26 v _0804_/Z (BUF_X1)
   0.04    1.30 ^ _0805_/ZN (NAND3_X1)
   0.07    1.37 ^ _0806_/Z (BUF_X1)
   0.04    1.41 v _0942_/ZN (NAND4_X1)
   0.13    1.54 ^ _0943_/ZN (NOR4_X1)
   0.05    1.59 v _0944_/ZN (OAI222_X1)
   0.04    1.63 ^ _0945_/ZN (OAI21_X1)
   0.02    1.65 v _0946_/ZN (AOI21_X1)
   0.00    1.65 v _1101_/D (DFF_X1)
           1.65   data arrival time

  40.00   40.00   clock clk (rise edge)
   0.00   40.00   clock network delay (ideal)
   0.00   40.00   clock reconvergence pessimism
          40.00 ^ _1101_/CK (DFF_X1)
  -0.04   39.96   library setup time
          39.96   data required time
---------------------------------------------------------
          39.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
          38.31   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1372 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2308

==========================================================================
pin_count
--------------------------------------------------------------------------
2273

Perform port buffering...
Perform buffer insertion...
Found 1 slew violations.
Found 3 capacitance violations.
Inserted 3 buffers in 3 nets.
Perform resizing after buffer insertion...
Resized 214 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _1143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1143_/CK (DFF_X1)
   1.90    0.01    0.08    0.08 v _1143_/Q (DFF_X1)
           0.01    0.00    0.08 v _0591_/A (BUF_X2)
  23.01    0.02    0.04    0.12 v _0591_/Z (BUF_X2)
           0.02    0.00    0.12 v _0592_/A (BUF_X4)
  39.16    0.01    0.04    0.16 v _0592_/Z (BUF_X4)
           0.01    0.00    0.16 v _0599_/A1 (NOR3_X2)
   7.28    0.04    0.05    0.21 ^ _0599_/ZN (NOR3_X2)
           0.04    0.00    0.21 ^ _0601_/B1 (OAI21_X2)
   9.43    0.02    0.03    0.24 v _0601_/ZN (OAI21_X2)
           0.02    0.00    0.24 v _0745_/A4 (OR4_X1)
   3.51    0.02    0.13    0.36 v _0745_/ZN (OR4_X1)
           0.02    0.00    0.36 v _0746_/B2 (OAI22_X2)
   7.20    0.04    0.06    0.42 ^ _0746_/ZN (OAI22_X2)
           0.04    0.00    0.42 ^ _0748_/B (XNOR2_X2)
   7.80    0.03    0.05    0.47 ^ _0748_/ZN (XNOR2_X2)
           0.03    0.00    0.47 ^ _0758_/B1 (OAI21_X2)
   8.07    0.02    0.02    0.50 v _0758_/ZN (OAI21_X2)
           0.02    0.00    0.50 v _0759_/B2 (AOI21_X2)
   8.86    0.03    0.05    0.54 ^ _0759_/ZN (AOI21_X2)
           0.03    0.00    0.54 ^ _0760_/B2 (OAI21_X2)
   8.07    0.02    0.03    0.57 v _0760_/ZN (OAI21_X2)
           0.02    0.00    0.57 v _0761_/B2 (AOI21_X2)
   8.86    0.03    0.05    0.62 ^ _0761_/ZN (AOI21_X2)
           0.03    0.00    0.62 ^ _0762_/B2 (OAI21_X2)
   7.23    0.02    0.03    0.65 v _0762_/ZN (OAI21_X2)
           0.02    0.00    0.65 v _0765_/B1 (AOI21_X2)
   8.86    0.03    0.04    0.69 ^ _0765_/ZN (AOI21_X2)
           0.03    0.00    0.69 ^ _0766_/B2 (OAI21_X2)
   8.07    0.02    0.03    0.72 v _0766_/ZN (OAI21_X2)
           0.02    0.00    0.72 v _0767_/B2 (AOI21_X2)
   8.86    0.03    0.05    0.77 ^ _0767_/ZN (AOI21_X2)
           0.03    0.00    0.77 ^ _0768_/B2 (OAI21_X2)
   8.07    0.02    0.03    0.80 v _0768_/ZN (OAI21_X2)
           0.02    0.00    0.80 v _0769_/B2 (AOI21_X2)
   8.13    0.03    0.05    0.84 ^ _0769_/ZN (AOI21_X2)
           0.03    0.00    0.84 ^ _0772_/B1 (OAI21_X2)
   7.23    0.01    0.02    0.87 v _0772_/ZN (OAI21_X2)
           0.01    0.00    0.87 v _0785_/A (XNOR2_X2)
  46.96    0.12    0.14    1.01 ^ _0785_/ZN (XNOR2_X2)
           0.12    0.00    1.01 ^ _0803_/B (XNOR2_X2)
  26.97    0.05    0.08    1.08 v _0803_/ZN (XNOR2_X2)
           0.05    0.00    1.08 v _0804_/A (BUF_X2)
  21.50    0.02    0.06    1.14 v _0804_/Z (BUF_X2)
           0.02    0.00    1.14 v _0805_/A2 (NAND3_X2)
   8.23    0.02    0.03    1.17 ^ _0805_/ZN (NAND3_X2)
           0.02    0.00    1.17 ^ _0806_/A (BUF_X2)
  23.96    0.03    0.05    1.22 ^ _0806_/Z (BUF_X2)
           0.03    0.00    1.22 ^ _1023_/A1 (OAI22_X1)
   1.29    0.02    0.02    1.24 v _1023_/ZN (OAI22_X1)
           0.02    0.00    1.24 v _1026_/A2 (OR4_X1)
   1.97    0.02    0.10    1.34 v _1026_/ZN (OR4_X1)
           0.02    0.00    1.34 v _1027_/A3 (NOR3_X1)
   4.46    0.04    0.07    1.42 ^ _1027_/ZN (NOR3_X1)
           0.04    0.00    1.42 ^ _1028_/B (XNOR2_X1)
   1.85    0.02    0.05    1.47 ^ _1028_/ZN (XNOR2_X1)
           0.02    0.00    1.47 ^ _1029_/A2 (NOR2_X1)
   1.50    0.01    0.01    1.48 v _1029_/ZN (NOR2_X1)
           0.01    0.00    1.48 v _1108_/D (DFF_X1)
                           1.48   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _1108_/CK (DFF_X1)
                  -0.04   39.96   library setup time
                          39.96   data required time
-----------------------------------------------------------------------
                          39.96   data required time
                          -1.48   data arrival time
-----------------------------------------------------------------------
                          38.48   slack (MET)


Startpoint: _1129_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1122_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _1129_/CK (DFF_X2)
   9.62    0.01    0.09    0.09 v _1129_/Q (DFF_X2)
           0.01    0.00    0.09 v _0613_/B (XNOR2_X2)
   9.07    0.01    0.04    0.14 v _0613_/ZN (XNOR2_X2)
           0.01    0.00    0.14 v _0616_/A2 (NAND4_X2)
   8.41    0.02    0.03    0.17 ^ _0616_/ZN (NAND4_X2)
           0.02    0.00    0.17 ^ _0617_/B2 (OAI33_X1)
   3.70    0.01    0.02    0.19 v _0617_/ZN (OAI33_X1)
           0.01    0.00    0.19 v _0620_/A1 (NOR2_X1)
   2.65    0.02    0.03    0.22 ^ _0620_/ZN (NOR2_X1)
           0.02    0.00    0.22 ^ _1122_/D (DFF_X1)
                           0.22   data arrival time

           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _1122_/CK (DFF_X1)
                   0.01    0.01   library hold time
                           0.01   data required time
-----------------------------------------------------------------------
                           0.01   data required time
                          -0.22   data arrival time
-----------------------------------------------------------------------
                           0.21   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1593 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2311

==========================================================================
pin_count
--------------------------------------------------------------------------
2279

0:05.18elapsed 99%CPU 105268memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_4_opendp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2311 components and 6901 component-terminals.
Notice 0:     Created 2 special nets and 4622 connections.
Notice 0:     Created 696 nets and 2279 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Design Stats
--------------------------------
total instances          2311
multi row instances         0
fixed instances          1712
nets                      698
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1137.7 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement      589.5 u
average displacement      0.3 u
max displacement          4.0 u
original HPWL         27015.6 u
legalized HPWL        27179.7 u
delta HPWL                  1 %

Mirrored 361 instances
HPWL before           27179.7 u
HPWL after            26883.6 u
HPWL delta                 -1 %
0:01.02elapsed 99%CPU 131508memKB
cp results/nangate45/mult_approx/3_4_place_dp.def results/nangate45/mult_approx/3_place.def
cp results/nangate45/mult_approx/2_floorplan.sdc results/nangate45/mult_approx/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_1_cts.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_place.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2311 components and 6901 component-terminals.
Notice 0:     Created 2 special nets and 4622 connections.
Notice 0:     Created 696 nets and 2279 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 64 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 64
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(24130, 516740), (665200, 1040030)]
 Normalized sink region: [(1.2065, 25.837), (33.26, 52.0015)]
    Width:  32.0535
    Height: 26.1645
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 32
    Sub-region size: 16.0268 X 26.1645
    Segment length (rounded): 8
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 16
    Sub-region size: 16.0268 X 13.0823
    Segment length (rounded): 6
    Key: 2280 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 8
    Sub-region size: 8.01338 X 13.0823
    Segment length (rounded): 4
    Key: 1138 outSlew: 2 load: 1 length: 4 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 64
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 134045 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 15 clock buffers.
    Minimum number of buffers in the clock path: 4.
    Maximum number of buffers in the clock path: 4.
    Created 15 clock nets.
    Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:3, 13:1.
    Max level of the clock tree: 3.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances          2326
multi row instances         0
fixed instances          1712
nets                      713
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1150.7 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement       14.6 u
average displacement      0.0 u
max displacement          2.0 u
original HPWL         28372.8 u
legalized HPWL        28668.1 u
delta HPWL                  1 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances          2326
multi row instances         0
fixed instances          1712
nets                      713
design area          358692.0 u^2
fixed area              455.4 u^2
movable area           1150.7 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL         28668.1 u
legalized HPWL        28668.1 u
delta HPWL                  0 %

0:05.02elapsed 99%CPU 162848memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_2_cts_fillcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2326 components and 6961 component-terminals.
Notice 0:     Created 2 special nets and 4652 connections.
Notice 0:     Created 711 nets and 2309 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Placed 47696 filler instances.
0:01.12elapsed 99%CPU 198252memKB
cp results/nangate45/mult_approx/4_2_cts_fillcell.def results/nangate45/mult_approx/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/5_1_fastroute.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 50022 components and 102353 component-terminals.
Notice 0:     Created 2 special nets and 100044 connections.
Notice 0:     Created 711 nets and 2309 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_cts.def

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Max routing length: -1um
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 3438
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
Checking sinks/source...
Checking sinks/source... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 14
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 111338 obstacles in layer 1
[INFO] Processing 22 obstacles in layer 4
[INFO] Processing 30 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
[INFO] Elapsed time: 0.129669
Running FastRoute...

[INFO] WIRELEN : 14364, WIRELEN1 : 0
[INFO] NumSeg  : 1875
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 14344, WIRELEN1 : 14344
[INFO] NumSeg  : 1868
[INFO] NumShift: 54
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 14344
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 7
[Overflow Report] H   Overflow  : 10
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 10

Second L Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 14344
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 7
[Overflow Report] H   Overflow  : 10
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 10

First Z Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 14344
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 7
[Overflow Report] H   Overflow  : 10
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 10

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 14352
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 7
[Overflow Report] H   Overflow  : 10
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 10

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 14354
[Overflow Report] Max H Overflow: 3
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 4
[Overflow Report] H   Overflow  : 7
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 7

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 14360
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 4
[Overflow Report] H   Overflow  : 4
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 4

Running extra iterations to remove overflow...
Update congestion history type 1
[INFO] iteration 1, enlarge 20, costheight 9, threshold 10 via cost 2 
[INFO] log_coef 2.000000, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 14362
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 3
[Overflow Report] H   Overflow  : 3
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 3

Update congestion history type 1
[INFO] iteration 2, enlarge 25, costheight 19, threshold 6 via cost 2 
[INFO] log_coef 2.000000, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 14364
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 1
[Overflow Report] H   Overflow  : 1
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 1

Update congestion history type 1
[INFO] iteration 3, enlarge 30, costheight 24, threshold 2 via cost 2 
[INFO] log_coef 2.000000, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 14366
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.010000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 14366
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 4.070000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 3509
[INFO] Via related stiner nodes 306
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 6240
    Layer 3 usage: 7714
    Layer 4 usage: 317
    Layer 5 usage: 46
    Layer 6 usage: 68
    Layer 7 usage: 3
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 436002
    Layer 3 capacity: 610344
    Layer 4 capacity: 242784
    Layer 5 capacity: 261954
    Layer 6 capacity: 261660
    Layer 7 capacity: 75544
    Layer 8 capacity: 87024
    Layer 9 capacity: 294
    Layer 10 capacity: 294

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 1.43%
    Layer 3 use percentage: 1.26%
    Layer 4 use percentage: 0.13%
    Layer 5 use percentage: 0.02%
    Layer 6 use percentage: 0.03%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.00%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 14388
[Overflow Report] Total Capacity: 1975900
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 14388
[INFO] Final number of vias : 4477
[INFO] Final usage 3D       : 27819
Getting results...
Getting results... Done!

Running FastRoute... Done!
 > Fixing long segments...
[WARNING] Max routing length not defined. Skipping...
[INFO] Total wirelength: 35916.300781 um
[INFO] Elapsed time: 4.125835
Writing guides...
[INFO] Num routed nets: 647
Writing guides... Done!
0:05.33elapsed 99%CPU 231372memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/mult_approx/TritonRoute.param) 2>&1 | tee ./logs/nangate45/mult_approx/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components

design:      mult_top
die area:    ( 0 0 ) ( 1240000 1240000 )
trackPts:    20
defvias:     6
#components: 50022
#terminals:  65
#snets:      2
#nets:       711

reading guide ...

#guides:     6249
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
#unique instances = 116

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 116046
via1 shape region query size = 14124
metal2 shape region query size = 9444
via2 shape region query size = 14124
metal3 shape region query size = 9453
via3 shape region query size = 14124
metal4 shape region query size = 5060
via4 shape region query size = 3300
metal5 shape region query size = 660
via5 shape region query size = 3300
metal6 shape region query size = 660
via6 shape region query size = 1650
metal7 shape region query size = 360
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 434 pins
  complete 100 unique inst patterns
  complete 104 unique inst patterns
  complete 614 groups
Expt1 runtime (pin-level access point gen): 0.84407
Expt2 runtime (design-level access pattern gen): 0.307426
#scanned instances     = 50022
#unique  instances     = 116
#stdCellGenAp          = 2810
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1947
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2309
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 48.22 (MB), peak = 48.38 (MB)

post process guides ...
GCELLGRID X -1 DO 295 STEP 4200 ;
GCELLGRID Y -1 DO 295 STEP 4200 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 2127
via1 guide region query size = 0
metal2 guide region query size = 2072
via2 guide region query size = 0
metal3 guide region query size = 1276
via3 guide region query size = 0
metal4 guide region query size = 93
via4 guide region query size = 0
metal5 guide region query size = 23
via5 guide region query size = 0
metal6 guide region query size = 6
via6 guide region query size = 0
metal7 guide region query size = 1
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 2171 vertical wires in 6 frboxes and 3427 horizontal wires in 6 frboxes.
Done with 761 vertical wires in 6 frboxes and 972 horizontal wires in 6 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 108.47 (MB), peak = 119.25 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.48 (MB), peak = 119.25 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 125.50 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 144.08 (MB)
    completing 30% with 811 violations
    elapsed time = 00:00:02, memory = 124.32 (MB)
    completing 40% with 811 violations
    elapsed time = 00:00:04, memory = 148.96 (MB)
    completing 50% with 811 violations
    elapsed time = 00:00:04, memory = 156.38 (MB)
    completing 60% with 929 violations
    elapsed time = 00:00:06, memory = 132.39 (MB)
    completing 70% with 929 violations
    elapsed time = 00:00:07, memory = 149.42 (MB)
    completing 80% with 993 violations
    elapsed time = 00:00:08, memory = 128.78 (MB)
    completing 90% with 993 violations
    elapsed time = 00:00:09, memory = 149.74 (MB)
    completing 100% with 485 violations
    elapsed time = 00:00:10, memory = 117.36 (MB)
  number of violations = 639
cpu time = 00:00:41, elapsed time = 00:00:11, memory = 634.86 (MB), peak = 651.84 (MB)
total wire length = 30806 um
total wire length on LAYER metal1 = 56 um
total wire length on LAYER metal2 = 13437 um
total wire length on LAYER metal3 = 16461 um
total wire length on LAYER metal4 = 624 um
total wire length on LAYER metal5 = 84 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5068
up-via summary (total 5068):

-----------------------
 FR_MASTERSLICE       0
         metal1    2343
         metal2    2556
         metal3     127
         metal4      32
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5068


start 1st optimization iteration ...
    completing 10% with 639 violations
    elapsed time = 00:00:00, memory = 653.43 (MB)
    completing 20% with 639 violations
    elapsed time = 00:00:02, memory = 667.86 (MB)
    completing 30% with 557 violations
    elapsed time = 00:00:02, memory = 643.33 (MB)
    completing 40% with 557 violations
    elapsed time = 00:00:03, memory = 668.55 (MB)
    completing 50% with 557 violations
    elapsed time = 00:00:04, memory = 672.11 (MB)
    completing 60% with 425 violations
    elapsed time = 00:00:05, memory = 649.89 (MB)
    completing 70% with 425 violations
    elapsed time = 00:00:06, memory = 668.72 (MB)
    completing 80% with 320 violations
    elapsed time = 00:00:07, memory = 644.62 (MB)
    completing 90% with 320 violations
    elapsed time = 00:00:08, memory = 666.16 (MB)
    completing 100% with 204 violations
    elapsed time = 00:00:09, memory = 628.54 (MB)
  number of violations = 204
cpu time = 00:00:39, elapsed time = 00:00:10, memory = 628.66 (MB), peak = 675.82 (MB)
total wire length = 30735 um
total wire length on LAYER metal1 = 42 um
total wire length on LAYER metal2 = 13423 um
total wire length on LAYER metal3 = 16444 um
total wire length on LAYER metal4 = 612 um
total wire length on LAYER metal5 = 71 um
total wire length on LAYER metal6 = 139 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5066
up-via summary (total 5066):

-----------------------
 FR_MASTERSLICE       0
         metal1    2313
         metal2    2594
         metal3     124
         metal4      27
         metal5       8
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5066


start 2nd optimization iteration ...
    completing 10% with 204 violations
    elapsed time = 00:00:00, memory = 628.66 (MB)
    completing 20% with 204 violations
    elapsed time = 00:00:00, memory = 651.02 (MB)
    completing 30% with 253 violations
    elapsed time = 00:00:00, memory = 651.52 (MB)
    completing 40% with 253 violations
    elapsed time = 00:00:01, memory = 655.89 (MB)
    completing 50% with 253 violations
    elapsed time = 00:00:01, memory = 655.92 (MB)
    completing 60% with 193 violations
    elapsed time = 00:00:01, memory = 656.02 (MB)
    completing 70% with 193 violations
    elapsed time = 00:00:01, memory = 656.02 (MB)
    completing 80% with 150 violations
    elapsed time = 00:00:01, memory = 656.54 (MB)
    completing 90% with 150 violations
    elapsed time = 00:00:02, memory = 656.58 (MB)
    completing 100% with 159 violations
    elapsed time = 00:00:02, memory = 656.77 (MB)
  number of violations = 159
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 656.77 (MB), peak = 675.82 (MB)
total wire length = 30696 um
total wire length on LAYER metal1 = 45 um
total wire length on LAYER metal2 = 13397 um
total wire length on LAYER metal3 = 16420 um
total wire length on LAYER metal4 = 619 um
total wire length on LAYER metal5 = 73 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5071
up-via summary (total 5071):

-----------------------
 FR_MASTERSLICE       0
         metal1    2326
         metal2    2578
         metal3     129
         metal4      28
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5071


start 3rd optimization iteration ...
    completing 10% with 159 violations
    elapsed time = 00:00:00, memory = 656.77 (MB)
    completing 20% with 159 violations
    elapsed time = 00:00:01, memory = 661.55 (MB)
    completing 30% with 107 violations
    elapsed time = 00:00:02, memory = 648.05 (MB)
    completing 40% with 107 violations
    elapsed time = 00:00:03, memory = 655.79 (MB)
    completing 50% with 107 violations
    elapsed time = 00:00:03, memory = 655.88 (MB)
    completing 60% with 60 violations
    elapsed time = 00:00:03, memory = 655.88 (MB)
    completing 70% with 60 violations
    elapsed time = 00:00:03, memory = 655.88 (MB)
    completing 80% with 16 violations
    elapsed time = 00:00:03, memory = 656.13 (MB)
    completing 90% with 16 violations
    elapsed time = 00:00:03, memory = 656.21 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:03, memory = 656.98 (MB)
  number of violations = 1
cpu time = 00:00:12, elapsed time = 00:00:04, memory = 656.98 (MB), peak = 675.82 (MB)
total wire length = 30711 um
total wire length on LAYER metal1 = 45 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5172
up-via summary (total 5172):

-----------------------
 FR_MASTERSLICE       0
         metal1    2338
         metal2    2651
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5172


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 656.98 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 656.98 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.05 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.05 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 657.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 657.29 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 657.29 (MB), peak = 675.82 (MB)
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176


complete detail routing
total wire length = 30712 um
total wire length on LAYER metal1 = 46 um
total wire length on LAYER metal2 = 13314 um
total wire length on LAYER metal3 = 16460 um
total wire length on LAYER metal4 = 695 um
total wire length on LAYER metal5 = 56 um
total wire length on LAYER metal6 = 140 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 5176
up-via summary (total 5176):

-----------------------
 FR_MASTERSLICE       0
         metal1    2340
         metal2    2653
         metal3     149
         metal4      24
         metal5      10
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   5176

cpu time = 00:02:04, elapsed time = 00:00:33, memory = 657.29 (MB), peak = 675.82 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


Runtime taken (hrt): 36.9415
0:36.99elapsed 356%CPU 692044memKB
cp results/nangate45/mult_approx/4_cts.sdc results/nangate45/mult_approx/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/6_report.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/5_route.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 50022 components and 102353 component-terminals.
Notice 0:     Created 2 special nets and 100044 connections.
Notice 0:     Created 711 nets and 2309 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/5_route.def

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1129_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1116_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    2.65                           clknet_1_0_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_0_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.09 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X1)
     2    7.00                           clknet_2_0_0_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_3_1_0_clk/A (CLKBUF_X1)
                  0.04    0.06    0.15 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X1)
     6   14.03                           clknet_3_1_0_clk (net)
                  0.04    0.00    0.16 ^ _1129_/CK (DFF_X2)
                  0.01    0.11    0.26 v _1129_/Q (DFF_X2)
     2    9.73                           X_vec[1] (net)
                  0.01    0.00    0.26 v _0613_/B (XNOR2_X2)
                  0.01    0.04    0.31 v _0613_/ZN (XNOR2_X2)
     3    8.83                           _0014_ (net)
                  0.01    0.00    0.31 v _0616_/A2 (NAND4_X2)
                  0.02    0.03    0.34 ^ _0616_/ZN (NAND4_X2)
     2    9.32                           _0017_ (net)
                  0.02    0.00    0.34 ^ _0617_/B2 (OAI33_X1)
                  0.01    0.03    0.36 v _0617_/ZN (OAI33_X1)
     2    5.92                           _0018_ (net)
                  0.01    0.00    0.36 v _0621_/A (BUF_X2)
                  0.01    0.04    0.40 v _0621_/Z (BUF_X2)
    10   19.66                           _0021_ (net)
                  0.01    0.00    0.40 v _1075_/A1 (NOR3_X1)
                  0.02    0.03    0.44 ^ _1075_/ZN (NOR3_X1)
     1    1.47                           P_vec[20] (net)
                  0.02    0.00    0.44 ^ _1116_/D (DFF_X1)
                                  0.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    2.64                           clknet_1_1_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_2_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.09 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X1)
     2    7.25                           clknet_2_2_0_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_3_4_0_clk/A (CLKBUF_X1)
                  0.07    0.09    0.19 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X1)
     7   27.07                           clknet_3_4_0_clk (net)
                  0.07    0.00    0.19 ^ _1116_/CK (DFF_X1)
                          0.00    0.19   clock reconvergence pessimism
                          0.02    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _1159_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    2.64                           clknet_1_1_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.09 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    5.80                           clknet_2_3_0_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.07    0.09    0.18 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
     9   26.41                           clknet_3_7_0_clk (net)
                  0.07    0.00    0.18 ^ _1159_/CK (DFF_X1)
                  0.01    0.10    0.28 v _1159_/Q (DFF_X1)
     1    3.29                           Y_vec[15] (net)
                  0.01    0.00    0.28 v _0564_/A (BUF_X4)
                  0.01    0.03    0.31 v _0564_/Z (BUF_X4)
     7   24.63                           _0465_ (net)
                  0.01    0.00    0.31 v _0567_/A (XOR2_X2)
                  0.01    0.06    0.37 v _0567_/Z (XOR2_X2)
     3    8.68                           _0468_ (net)
                  0.01    0.00    0.37 v _0568_/A (INV_X1)
                  0.03    0.04    0.40 ^ _0568_/ZN (INV_X1)
     2    9.97                           _0469_ (net)
                  0.03    0.00    0.40 ^ _0571_/A (OAI21_X2)
                  0.02    0.03    0.43 v _0571_/ZN (OAI21_X2)
     5   10.01                           _0472_ (net)
                  0.02    0.00    0.43 v _0626_/A3 (NOR4_X2)
                  0.07    0.11    0.54 ^ _0626_/ZN (NOR4_X2)
     4    9.34                           _0026_ (net)
                  0.07    0.00    0.54 ^ repeater2/A (BUF_X2)
                  0.02    0.04    0.59 ^ repeater2/Z (BUF_X2)
     5   14.44                           net2 (net)
                  0.02    0.00    0.59 ^ _0740_/C2 (AOI222_X2)
                  0.03    0.03    0.62 v _0740_/ZN (AOI222_X2)
     2    6.99                           _0140_ (net)
                  0.03    0.00    0.62 v _0742_/B (XOR2_X2)
                  0.02    0.07    0.69 v _0742_/Z (XOR2_X2)
     2    6.86                           _0142_ (net)
                  0.02    0.00    0.69 v _0759_/B1 (AOI21_X2)
                  0.03    0.04    0.73 ^ _0759_/ZN (AOI21_X2)
     2    8.61                           _0159_ (net)
                  0.03    0.00    0.73 ^ _0760_/B2 (OAI21_X2)
                  0.02    0.03    0.76 v _0760_/ZN (OAI21_X2)
     2    7.93                           _0160_ (net)
                  0.02    0.00    0.76 v _0761_/B2 (AOI21_X2)
                  0.03    0.05    0.81 ^ _0761_/ZN (AOI21_X2)
     2    8.48                           _0161_ (net)
                  0.03    0.00    0.81 ^ _0762_/B2 (OAI21_X2)
                  0.02    0.03    0.84 v _0762_/ZN (OAI21_X2)
     2    6.93                           _0162_ (net)
                  0.02    0.00    0.84 v _0765_/B1 (AOI21_X2)
                  0.03    0.04    0.88 ^ _0765_/ZN (AOI21_X2)
     2    8.92                           _0165_ (net)
                  0.03    0.00    0.88 ^ _0766_/B2 (OAI21_X2)
                  0.02    0.03    0.91 v _0766_/ZN (OAI21_X2)
     2    7.71                           _0166_ (net)
                  0.02    0.00    0.91 v _0767_/B2 (AOI21_X2)
                  0.03    0.05    0.96 ^ _0767_/ZN (AOI21_X2)
     2    8.64                           _0167_ (net)
                  0.03    0.00    0.96 ^ _0768_/B2 (OAI21_X2)
                  0.02    0.03    0.98 v _0768_/ZN (OAI21_X2)
     2    7.85                           _0168_ (net)
                  0.02    0.00    0.98 v _0769_/B2 (AOI21_X2)
                  0.03    0.05    1.03 ^ _0769_/ZN (AOI21_X2)
     2    7.89                           _0169_ (net)
                  0.03    0.00    1.03 ^ _0772_/B1 (OAI21_X2)
                  0.01    0.02    1.05 v _0772_/ZN (OAI21_X2)
     2    6.80                           _0172_ (net)
                  0.01    0.00    1.05 v _0785_/A (XNOR2_X2)
                  0.11    0.13    1.18 ^ _0785_/ZN (XNOR2_X2)
     9   43.82                           _0185_ (net)
                  0.11    0.00    1.19 ^ _0803_/B (XNOR2_X2)
                  0.05    0.07    1.26 v _0803_/ZN (XNOR2_X2)
     7   24.68                           _0203_ (net)
                  0.05    0.00    1.26 v _0804_/A (BUF_X2)
                  0.01    0.05    1.31 v _0804_/Z (BUF_X2)
    10   18.21                           _0204_ (net)
                  0.01    0.00    1.31 v _0805_/A2 (NAND3_X2)
                  0.02    0.03    1.34 ^ _0805_/ZN (NAND3_X2)
     4    8.74                           _0205_ (net)
                  0.02    0.00    1.34 ^ _0806_/A (BUF_X2)
                  0.03    0.05    1.39 ^ _0806_/Z (BUF_X2)
    10   24.24                           _0206_ (net)
                  0.03    0.00    1.39 ^ _1023_/A1 (OAI22_X1)
                  0.02    0.02    1.41 v _1023_/ZN (OAI22_X1)
     1    1.37                           _0411_ (net)
                  0.02    0.00    1.41 v _1026_/A2 (OR4_X1)
                  0.02    0.10    1.51 v _1026_/ZN (OR4_X1)
     1    1.99                           _0414_ (net)
                  0.02    0.00    1.51 v _1027_/A3 (NOR3_X1)
                  0.04    0.07    1.59 ^ _1027_/ZN (NOR3_X1)
     1    4.36                           _0415_ (net)
                  0.04    0.00    1.59 ^ _1028_/B (XNOR2_X1)
                  0.02    0.05    1.64 ^ _1028_/ZN (XNOR2_X1)
     1    1.85                           _0416_ (net)
                  0.02    0.00    1.64 ^ _1029_/A2 (NOR2_X1)
                  0.01    0.01    1.65 v _1029_/ZN (NOR2_X1)
     1    1.57                           P_vec[12] (net)
                  0.01    0.00    1.65 v _1108_/D (DFF_X1)
                                  1.65   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02   40.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00   40.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    2.65                           clknet_1_0_0_clk (net)
                  0.01    0.00   40.05 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.02    0.04   40.09 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    6.19                           clknet_2_1_0_clk (net)
                  0.02    0.00   40.09 ^ clkbuf_3_3_0_clk/A (CLKBUF_X1)
                  0.03    0.06   40.15 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X1)
     9   12.14                           clknet_3_3_0_clk (net)
                  0.03    0.00   40.15 ^ _1108_/CK (DFF_X1)
                          0.00   40.15   clock reconvergence pessimism
                         -0.03   40.12   library setup time
                                 40.12   data required time
-----------------------------------------------------------------------------
                                 40.12   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 38.47   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1159_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    2.64                           clknet_1_1_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.02    0.04    0.09 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    5.80                           clknet_2_3_0_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.07    0.09    0.18 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
     9   26.41                           clknet_3_7_0_clk (net)
                  0.07    0.00    0.18 ^ _1159_/CK (DFF_X1)
                  0.01    0.10    0.28 v _1159_/Q (DFF_X1)
     1    3.29                           Y_vec[15] (net)
                  0.01    0.00    0.28 v _0564_/A (BUF_X4)
                  0.01    0.03    0.31 v _0564_/Z (BUF_X4)
     7   24.63                           _0465_ (net)
                  0.01    0.00    0.31 v _0567_/A (XOR2_X2)
                  0.01    0.06    0.37 v _0567_/Z (XOR2_X2)
     3    8.68                           _0468_ (net)
                  0.01    0.00    0.37 v _0568_/A (INV_X1)
                  0.03    0.04    0.40 ^ _0568_/ZN (INV_X1)
     2    9.97                           _0469_ (net)
                  0.03    0.00    0.40 ^ _0571_/A (OAI21_X2)
                  0.02    0.03    0.43 v _0571_/ZN (OAI21_X2)
     5   10.01                           _0472_ (net)
                  0.02    0.00    0.43 v _0626_/A3 (NOR4_X2)
                  0.07    0.11    0.54 ^ _0626_/ZN (NOR4_X2)
     4    9.34                           _0026_ (net)
                  0.07    0.00    0.54 ^ repeater2/A (BUF_X2)
                  0.02    0.04    0.59 ^ repeater2/Z (BUF_X2)
     5   14.44                           net2 (net)
                  0.02    0.00    0.59 ^ _0740_/C2 (AOI222_X2)
                  0.03    0.03    0.62 v _0740_/ZN (AOI222_X2)
     2    6.99                           _0140_ (net)
                  0.03    0.00    0.62 v _0742_/B (XOR2_X2)
                  0.02    0.07    0.69 v _0742_/Z (XOR2_X2)
     2    6.86                           _0142_ (net)
                  0.02    0.00    0.69 v _0759_/B1 (AOI21_X2)
                  0.03    0.04    0.73 ^ _0759_/ZN (AOI21_X2)
     2    8.61                           _0159_ (net)
                  0.03    0.00    0.73 ^ _0760_/B2 (OAI21_X2)
                  0.02    0.03    0.76 v _0760_/ZN (OAI21_X2)
     2    7.93                           _0160_ (net)
                  0.02    0.00    0.76 v _0761_/B2 (AOI21_X2)
                  0.03    0.05    0.81 ^ _0761_/ZN (AOI21_X2)
     2    8.48                           _0161_ (net)
                  0.03    0.00    0.81 ^ _0762_/B2 (OAI21_X2)
                  0.02    0.03    0.84 v _0762_/ZN (OAI21_X2)
     2    6.93                           _0162_ (net)
                  0.02    0.00    0.84 v _0765_/B1 (AOI21_X2)
                  0.03    0.04    0.88 ^ _0765_/ZN (AOI21_X2)
     2    8.92                           _0165_ (net)
                  0.03    0.00    0.88 ^ _0766_/B2 (OAI21_X2)
                  0.02    0.03    0.91 v _0766_/ZN (OAI21_X2)
     2    7.71                           _0166_ (net)
                  0.02    0.00    0.91 v _0767_/B2 (AOI21_X2)
                  0.03    0.05    0.96 ^ _0767_/ZN (AOI21_X2)
     2    8.64                           _0167_ (net)
                  0.03    0.00    0.96 ^ _0768_/B2 (OAI21_X2)
                  0.02    0.03    0.98 v _0768_/ZN (OAI21_X2)
     2    7.85                           _0168_ (net)
                  0.02    0.00    0.98 v _0769_/B2 (AOI21_X2)
                  0.03    0.05    1.03 ^ _0769_/ZN (AOI21_X2)
     2    7.89                           _0169_ (net)
                  0.03    0.00    1.03 ^ _0772_/B1 (OAI21_X2)
                  0.01    0.02    1.05 v _0772_/ZN (OAI21_X2)
     2    6.80                           _0172_ (net)
                  0.01    0.00    1.05 v _0785_/A (XNOR2_X2)
                  0.11    0.13    1.18 ^ _0785_/ZN (XNOR2_X2)
     9   43.82                           _0185_ (net)
                  0.11    0.00    1.19 ^ _0803_/B (XNOR2_X2)
                  0.05    0.07    1.26 v _0803_/ZN (XNOR2_X2)
     7   24.68                           _0203_ (net)
                  0.05    0.00    1.26 v _0804_/A (BUF_X2)
                  0.01    0.05    1.31 v _0804_/Z (BUF_X2)
    10   18.21                           _0204_ (net)
                  0.01    0.00    1.31 v _0805_/A2 (NAND3_X2)
                  0.02    0.03    1.34 ^ _0805_/ZN (NAND3_X2)
     4    8.74                           _0205_ (net)
                  0.02    0.00    1.34 ^ _0806_/A (BUF_X2)
                  0.03    0.05    1.39 ^ _0806_/Z (BUF_X2)
    10   24.24                           _0206_ (net)
                  0.03    0.00    1.39 ^ _1023_/A1 (OAI22_X1)
                  0.02    0.02    1.41 v _1023_/ZN (OAI22_X1)
     1    1.37                           _0411_ (net)
                  0.02    0.00    1.41 v _1026_/A2 (OR4_X1)
                  0.02    0.10    1.51 v _1026_/ZN (OR4_X1)
     1    1.99                           _0414_ (net)
                  0.02    0.00    1.51 v _1027_/A3 (NOR3_X1)
                  0.04    0.07    1.59 ^ _1027_/ZN (NOR3_X1)
     1    4.36                           _0415_ (net)
                  0.04    0.00    1.59 ^ _1028_/B (XNOR2_X1)
                  0.02    0.05    1.64 ^ _1028_/ZN (XNOR2_X1)
     1    1.85                           _0416_ (net)
                  0.02    0.00    1.64 ^ _1029_/A2 (NOR2_X1)
                  0.01    0.01    1.65 v _1029_/ZN (NOR2_X1)
     1    1.57                           P_vec[12] (net)
                  0.01    0.00    1.65 v _1108_/D (DFF_X1)
                                  1.65   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02   40.02 ^ clkbuf_0_clk/Z (BUF_X4)
     2    5.85                           clknet_0_clk (net)
                  0.01    0.00   40.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    2.65                           clknet_1_0_0_clk (net)
                  0.01    0.00   40.05 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.02    0.04   40.09 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    6.19                           clknet_2_1_0_clk (net)
                  0.02    0.00   40.09 ^ clkbuf_3_3_0_clk/A (CLKBUF_X1)
                  0.03    0.06   40.15 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X1)
     9   12.14                           clknet_3_3_0_clk (net)
                  0.03    0.00   40.15 ^ _1108_/CK (DFF_X1)
                          0.00   40.15   clock reconvergence pessimism
                         -0.03   40.12   library setup time
                                 40.12   data required time
-----------------------------------------------------------------------------
                                 40.12   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 38.47   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_1158_/CK ^
   0.19
_1122_/CK ^
   0.15      0.00       0.04


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.50e-06   3.73e-07   5.46e-06   1.33e-05  28.0%
Combinational          3.94e-06   8.17e-06   2.22e-05   3.43e-05  72.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.14e-05   8.54e-06   2.76e-05   4.76e-05 100.0%
                          24.0%      17.9%      58.1%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 358692 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
50022

==========================================================================
pin_count
--------------------------------------------------------------------------
2309
[INFO] Deleted 0 routing obstructions
0:05.81elapsed 99%CPU 121016memKB
mkdir -p ./objects/nangate45/mult_approx
sed '/OR_DEFAULT/d' ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > ./objects/nangate45/mult_approx/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/OpenROAD-flow/flow/objects/nangate45/mult_approx/klayout_tech.lef</lef-files> <lef-files>/OpenROAD-flow/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' platforms/nangate45/FreePDK45.lyt > objects/nangate45/mult_approx/klayout.lyt
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=mult_top \
        -rd in_def=./results/nangate45/mult_approx/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/mult_approx/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/mult_approx/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/mult_approx/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'mult_top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/mult_approx/6_1_merged.gds'
0:01.74elapsed 99%CPU 329448memKB
cp results/nangate45/mult_approx/6_1_merged.gds results/nangate45/mult_approx/6_final.gds
0.0476
0.0276
0.00854
0.0114
916.636
0.0785
()
[INFO][FLOW] Using platform directory ./platforms/nangate45
rm -f  ./results/nangate45/mult_approx/1_*.v ./results/nangate45/mult_approx/1_synth.sdc
rm -f  ./reports/nangate45/mult_approx/synth_*
rm -f  ./logs/nangate45/mult_approx/1_*
rm -rf _tmp_yosys-abc-*
rm -f ./results/nangate45/mult_approx/2_*floorplan*.def ./results/nangate45/mult_approx/2_floorplan.sdc
rm -f ./reports/nangate45/mult_approx/2_*
rm -f ./logs/nangate45/mult_approx/2_*
rm -f ./results/nangate45/mult_approx/3_*place*.def
rm -f ./results/nangate45/mult_approx/3_place.sdc
rm -f ./reports/nangate45/mult_approx/3_*
rm -f ./logs/nangate45/mult_approx/3_*
rm -rf ./results/nangate45/mult_approx/4_*cts*.def ./results/nangate45/mult_approx/4_cts.sdc
rm -f  ./reports/nangate45/mult_approx/4_*
rm -f  ./logs/nangate45/mult_approx/4_*
rm -rf output*/ results*.out.dmp layer_*.mps
rm -rf *.gdid *.log *.met *.sav *.res.dmp
rm -rf ./results/nangate45/mult_approx/route.guide ./objects/nangate45/mult_approx/TritonRoute.param
rm -rf ./results/nangate45/mult_approx/5_route.def ./results/nangate45/mult_approx/5_route.sdc ./objects/nangate45/mult_approx/5_route_TA.def
rm -f  ./reports/nangate45/mult_approx/5_*
rm -f  ./logs/nangate45/mult_approx/5_*
rm -rf ./results/nangate45/mult_approx/6_*.gds ./results/nangate45/mult_approx/6_*.def ./results/nangate45/mult_approx/6_*.v
rm -rf ./reports/nangate45/mult_approx/6_*.rpt
rm -f  ./logs/nangate45/mult_approx/6_*
rm -rf ./objects/nangate45/mult_approx
[INFO][FLOW] Using platform directory ./platforms/nangate45
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLef.py --inputLef ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef   --outputLef objects/nangate45/mult_approx/merged_spacing.lef
mergeLef.py : Merging LEFs
NangateOpenCellLibrary.macro.mod.lef: SITEs matched found: 0
NangateOpenCellLibrary.macro.mod.lef: MACROs matched found: 134
mergeLef.py : Merging LEFs complete
./util/modifyLefSpacing.py -i objects/nangate45/mult_approx/merged_spacing.lef -o objects/nangate45/mult_approx/merged_spacing.lef
modifyLefSpacing.py : Modify lef spacing in technology lef file
WARNING: Replacement pattern not found
modifyLefSpacing.py : Finished
echo "lef:./objects/nangate45/mult_approx/merged_spacing.lef" > objects/nangate45/mult_approx/TritonRoute.param
echo "def:./results/nangate45/mult_approx/4_cts.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "guide:./results/nangate45/mult_approx/route.guide" >> objects/nangate45/mult_approx/TritonRoute.param
echo "output:./results/nangate45/mult_approx/5_route.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputTA:./objects/nangate45/mult_approx/5_route_TA.def" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputguide:./results/nangate45/mult_approx/output_guide.mod" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputDRC:./reports/nangate45/mult_approx/5_route_drc.rpt" >> objects/nangate45/mult_approx/TritonRoute.param
echo "outputMaze:./results/nangate45/mult_approx/maze.log" >> objects/nangate45/mult_approx/TritonRoute.param
echo "threads:4" >> objects/nangate45/mult_approx/TritonRoute.param
echo "cpxthreads:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "verbose:1" >> objects/nangate45/mult_approx/TritonRoute.param
echo "gap:0" >> objects/nangate45/mult_approx/TritonRoute.param
echo "timeout:2400" >> objects/nangate45/mult_approx/TritonRoute.param
mkdir -p ./objects/nangate45/mult_approx
./util/mergeLib.pl nangate45_merged \
                           ./platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib    \
                           > objects/nangate45/mult_approx/merged.lib.tmp
./util/markDontUse.py -p "FILLCELL_X1 AOI211_X1 OAI211_X1" -i objects/nangate45/mult_approx/merged.lib.tmp -o objects/nangate45/mult_approx/merged.lib
Opening file for replace: objects/nangate45/mult_approx/merged.lib.tmp
Marked 3 cells as dont_use
Commented 0 lines containing "original_pin"
Writing replaced file: objects/nangate45/mult_approx/merged.lib
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" yosys -c scripts/synth.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/1_1_yosys.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/src/mult_approx/TL16_7_4.v
Parsing SystemVerilog input from `./designs/src/mult_approx/TL16_7_4.v' to AST representation.
Storing AST representation for module `$abstract\TL16_7_4'.
Storing AST representation for module `$abstract\fixedShift'.
Storing AST representation for module `$abstract\ADAPT_9bit'.
Storing AST representation for module `$abstract\LOD9'.
Storing AST representation for module `$abstract\LOD4'.
Storing AST representation for module `$abstract\LOD3'.
Storing AST representation for module `$abstract\Muxes2in1Array4'.
Storing AST representation for module `$abstract\LBarrel'.
Storing AST representation for module `$abstract\L1Barrel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./designs/src/mult_approx/mult_top.v
Parsing SystemVerilog input from `./designs/src/mult_approx/mult_top.v' to AST representation.
Storing AST representation for module `$abstract\mult_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./platforms/nangate45/NangateOpenCellLibrary.blackbox.v
Parsing Verilog input from `./platforms/nangate45/NangateOpenCellLibrary.blackbox.v' to AST representation.
Storing AST representation for module `$abstract\AND2_X1'.
Storing AST representation for module `$abstract\AND2_X2'.
Storing AST representation for module `$abstract\AND2_X4'.
Storing AST representation for module `$abstract\AND3_X1'.
Storing AST representation for module `$abstract\AND3_X2'.
Storing AST representation for module `$abstract\AND3_X4'.
Storing AST representation for module `$abstract\AND4_X1'.
Storing AST representation for module `$abstract\AND4_X2'.
Storing AST representation for module `$abstract\AND4_X4'.
Storing AST representation for module `$abstract\ANTENNA_X1'.
Storing AST representation for module `$abstract\AOI211_X1'.
Storing AST representation for module `$abstract\AOI211_X2'.
Storing AST representation for module `$abstract\AOI211_X4'.
Storing AST representation for module `$abstract\AOI21_X1'.
Storing AST representation for module `$abstract\AOI21_X2'.
Storing AST representation for module `$abstract\AOI21_X4'.
Storing AST representation for module `$abstract\AOI221_X1'.
Storing AST representation for module `$abstract\AOI221_X2'.
Storing AST representation for module `$abstract\AOI221_X4'.
Storing AST representation for module `$abstract\AOI222_X1'.
Storing AST representation for module `$abstract\AOI222_X2'.
Storing AST representation for module `$abstract\AOI222_X4'.
Storing AST representation for module `$abstract\AOI22_X1'.
Storing AST representation for module `$abstract\AOI22_X2'.
Storing AST representation for module `$abstract\AOI22_X4'.
Storing AST representation for module `$abstract\BUF_X1'.
Storing AST representation for module `$abstract\BUF_X16'.
Storing AST representation for module `$abstract\BUF_X2'.
Storing AST representation for module `$abstract\BUF_X32'.
Storing AST representation for module `$abstract\BUF_X4'.
Storing AST representation for module `$abstract\BUF_X8'.
Storing AST representation for module `$abstract\CLKBUF_X1'.
Storing AST representation for module `$abstract\CLKBUF_X2'.
Storing AST representation for module `$abstract\CLKBUF_X3'.
Storing AST representation for module `$abstract\CLKGATETST_X1'.
Storing AST representation for module `$abstract\CLKGATETST_X2'.
Storing AST representation for module `$abstract\CLKGATETST_X4'.
Storing AST representation for module `$abstract\CLKGATETST_X8'.
Storing AST representation for module `$abstract\CLKGATE_X1'.
Storing AST representation for module `$abstract\CLKGATE_X2'.
Storing AST representation for module `$abstract\CLKGATE_X4'.
Storing AST representation for module `$abstract\CLKGATE_X8'.
Storing AST representation for module `$abstract\DFFRS_X1'.
Storing AST representation for module `$abstract\DFFRS_X2'.
Storing AST representation for module `$abstract\DFFR_X1'.
Storing AST representation for module `$abstract\DFFR_X2'.
Storing AST representation for module `$abstract\DFFS_X1'.
Storing AST representation for module `$abstract\DFFS_X2'.
Storing AST representation for module `$abstract\DFF_X1'.
Storing AST representation for module `$abstract\DFF_X2'.
Storing AST representation for module `$abstract\DLH_X1'.
Storing AST representation for module `$abstract\DLH_X2'.
Storing AST representation for module `$abstract\DLL_X1'.
Storing AST representation for module `$abstract\DLL_X2'.
Storing AST representation for module `$abstract\FA_X1'.
Storing AST representation for module `$abstract\FILLCELL_X1'.
Storing AST representation for module `$abstract\FILLCELL_X2'.
Storing AST representation for module `$abstract\FILLCELL_X4'.
Storing AST representation for module `$abstract\FILLCELL_X8'.
Storing AST representation for module `$abstract\FILLCELL_X16'.
Storing AST representation for module `$abstract\FILLCELL_X32'.
Storing AST representation for module `$abstract\HA_X1'.
Storing AST representation for module `$abstract\INV_X1'.
Storing AST representation for module `$abstract\INV_X16'.
Storing AST representation for module `$abstract\INV_X2'.
Storing AST representation for module `$abstract\INV_X32'.
Storing AST representation for module `$abstract\INV_X4'.
Storing AST representation for module `$abstract\INV_X8'.
Storing AST representation for module `$abstract\LOGIC0_X1'.
Storing AST representation for module `$abstract\LOGIC1_X1'.
Storing AST representation for module `$abstract\MUX2_X1'.
Storing AST representation for module `$abstract\MUX2_X2'.
Storing AST representation for module `$abstract\NAND2_X1'.
Storing AST representation for module `$abstract\NAND2_X2'.
Storing AST representation for module `$abstract\NAND2_X4'.
Storing AST representation for module `$abstract\NAND3_X1'.
Storing AST representation for module `$abstract\NAND3_X2'.
Storing AST representation for module `$abstract\NAND3_X4'.
Storing AST representation for module `$abstract\NAND4_X1'.
Storing AST representation for module `$abstract\NAND4_X2'.
Storing AST representation for module `$abstract\NAND4_X4'.
Storing AST representation for module `$abstract\NOR2_X1'.
Storing AST representation for module `$abstract\NOR2_X2'.
Storing AST representation for module `$abstract\NOR2_X4'.
Storing AST representation for module `$abstract\NOR3_X1'.
Storing AST representation for module `$abstract\NOR3_X2'.
Storing AST representation for module `$abstract\NOR3_X4'.
Storing AST representation for module `$abstract\NOR4_X1'.
Storing AST representation for module `$abstract\NOR4_X2'.
Storing AST representation for module `$abstract\NOR4_X4'.
Storing AST representation for module `$abstract\OAI211_X1'.
Storing AST representation for module `$abstract\OAI211_X2'.
Storing AST representation for module `$abstract\OAI211_X4'.
Storing AST representation for module `$abstract\OAI21_X1'.
Storing AST representation for module `$abstract\OAI21_X2'.
Storing AST representation for module `$abstract\OAI21_X4'.
Storing AST representation for module `$abstract\OAI221_X1'.
Storing AST representation for module `$abstract\OAI221_X2'.
Storing AST representation for module `$abstract\OAI221_X4'.
Storing AST representation for module `$abstract\OAI222_X1'.
Storing AST representation for module `$abstract\OAI222_X2'.
Storing AST representation for module `$abstract\OAI222_X4'.
Storing AST representation for module `$abstract\OAI22_X1'.
Storing AST representation for module `$abstract\OAI22_X2'.
Storing AST representation for module `$abstract\OAI22_X4'.
Storing AST representation for module `$abstract\OAI33_X1'.
Storing AST representation for module `$abstract\OR2_X1'.
Storing AST representation for module `$abstract\OR2_X2'.
Storing AST representation for module `$abstract\OR2_X4'.
Storing AST representation for module `$abstract\OR3_X1'.
Storing AST representation for module `$abstract\OR3_X2'.
Storing AST representation for module `$abstract\OR3_X4'.
Storing AST representation for module `$abstract\OR4_X1'.
Storing AST representation for module `$abstract\OR4_X2'.
Storing AST representation for module `$abstract\OR4_X4'.
Storing AST representation for module `$abstract\SDFFRS_X1'.
Storing AST representation for module `$abstract\SDFFRS_X2'.
Storing AST representation for module `$abstract\SDFFR_X1'.
Storing AST representation for module `$abstract\SDFFR_X2'.
Storing AST representation for module `$abstract\SDFFS_X1'.
Storing AST representation for module `$abstract\SDFFS_X2'.
Storing AST representation for module `$abstract\SDFF_X1'.
Storing AST representation for module `$abstract\SDFF_X2'.
Storing AST representation for module `$abstract\TBUF_X1'.
Storing AST representation for module `$abstract\TBUF_X16'.
Storing AST representation for module `$abstract\TBUF_X2'.
Storing AST representation for module `$abstract\TBUF_X4'.
Storing AST representation for module `$abstract\TBUF_X8'.
Storing AST representation for module `$abstract\TINV_X1'.
Storing AST representation for module `$abstract\TLAT_X1'.
Storing AST representation for module `$abstract\XNOR2_X1'.
Storing AST representation for module `$abstract\XNOR2_X2'.
Storing AST representation for module `$abstract\XOR2_X1'.
Storing AST representation for module `$abstract\XOR2_X2'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_clkgate.v
Parsing Verilog input from `./platforms/nangate45/cells_clkgate.v' to AST representation.
Storing AST representation for module `$abstract\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

6. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_top'.
Generating RTLIL representation for module `\mult_top'.

6.1. Analyzing design hierarchy..
Top module:  \mult_top

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\TL16_7_4'.
Generating RTLIL representation for module `\TL16_7_4'.

6.3. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fixedShift'.
Generating RTLIL representation for module `\fixedShift'.

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ADAPT_9bit'.
Generating RTLIL representation for module `\ADAPT_9bit'.

6.6. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit

6.7. Executing AST frontend in derive mode using pre-parsed AST for module `\L1Barrel'.
Generating RTLIL representation for module `\L1Barrel'.

6.8. Executing AST frontend in derive mode using pre-parsed AST for module `\LBarrel'.
Generating RTLIL representation for module `\LBarrel'.

6.9. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD9'.
Generating RTLIL representation for module `\LOD9'.

6.10. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit
Used module:             \L1Barrel
Used module:             \LBarrel
Used module:             \LOD9

6.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Muxes2in1Array4'.
Generating RTLIL representation for module `\Muxes2in1Array4'.

6.12. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD3'.
Generating RTLIL representation for module `\LOD3'.

6.13. Executing AST frontend in derive mode using pre-parsed AST for module `\LOD4'.
Generating RTLIL representation for module `\LOD4'.

6.14. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit
Used module:             \L1Barrel
Used module:             \LBarrel
Used module:             \LOD9
Used module:                 \Muxes2in1Array4
Used module:                 \LOD3
Used module:                 \LOD4

6.15. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit
Used module:             \L1Barrel
Used module:             \LBarrel
Used module:             \LOD9
Used module:                 \Muxes2in1Array4
Used module:                 \LOD3
Used module:                 \LOD4
Removing unused module `$abstract\OPENROAD_CLKGATE'.
Removing unused module `$abstract\mult_top'.
Removing unused module `$abstract\L1Barrel'.
Removing unused module `$abstract\LBarrel'.
Removing unused module `$abstract\Muxes2in1Array4'.
Removing unused module `$abstract\LOD3'.
Removing unused module `$abstract\LOD4'.
Removing unused module `$abstract\LOD9'.
Removing unused module `$abstract\ADAPT_9bit'.
Removing unused module `$abstract\fixedShift'.
Removing unused module `$abstract\TL16_7_4'.
Removed 11 unused modules.
Mapping positional arguments of cell TL16_7_4.FinalShift (fixedShift).
Mapping positional arguments of cell TL16_7_4.Nested (ADAPT_9bit).

7. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: fakeram45_*
Port declaration: output rd_out
Port declaration: input addr_in
Port declaration: input we_in
Port declaration: input wd_in
Port declaration: input w_mask_in
Port declaration: input clk
Port declaration: input ce_in

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit
Used module:             \L1Barrel
Used module:             \LBarrel
Used module:             \LOD9
Used module:                 \Muxes2in1Array4
Used module:                 \LOD3
Used module:                 \LOD4

8.1.2. Analyzing design hierarchy..
Top module:  \mult_top
Used module:     \TL16_7_4
Used module:         \fixedShift
Used module:         \ADAPT_9bit
Used module:             \L1Barrel
Used module:             \LBarrel
Used module:             \LOD9
Used module:                 \Muxes2in1Array4
Used module:                 \LOD3
Used module:                 \LOD4
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/TL16_7_4.v:310$18 in module L1Barrel.
Marked 1 switch rules as full_case in process $proc$./designs/src/mult_approx/TL16_7_4.v:65$13 in module fixedShift.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 5 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\L1Barrel.$proc$./designs/src/mult_approx/TL16_7_4.v:310$18'.
     1/1: $1\tmp[21:0]
Creating decoders for process `\fixedShift.$proc$./designs/src/mult_approx/TL16_7_4.v:65$13'.
     1/1: $1\data_o[31:0]
Creating decoders for process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\L1Barrel.\tmp' from process `\L1Barrel.$proc$./designs/src/mult_approx/TL16_7_4.v:310$18'.
No latch inferred for signal `\fixedShift.\data_o' from process `\fixedShift.$proc$./designs/src/mult_approx/TL16_7_4.v:65$13'.

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult_top.\p' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\mult_top.\X_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\mult_top.\Y_vec' using process `\mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
  created $dff cell `$procdff$94' with positive edge clock.

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\L1Barrel.$proc$./designs/src/mult_approx/TL16_7_4.v:310$18'.
Removing empty process `L1Barrel.$proc$./designs/src/mult_approx/TL16_7_4.v:310$18'.
Found and cleaned up 1 empty switch in `\fixedShift.$proc$./designs/src/mult_approx/TL16_7_4.v:65$13'.
Removing empty process `fixedShift.$proc$./designs/src/mult_approx/TL16_7_4.v:65$13'.
Removing empty process `mult_top.$proc$./designs/src/mult_approx/mult_top.v:26$1'.
Cleaned up 2 empty switches.

8.3. Executing FLATTEN pass (flatten design).
Using template TL16_7_4 for cells of type TL16_7_4.
Using template ADAPT_9bit for cells of type ADAPT_9bit.
Using template fixedShift for cells of type fixedShift.
Using template L1Barrel for cells of type L1Barrel.
Using template LOD9 for cells of type LOD9.
Using template LBarrel for cells of type LBarrel.
Using template LOD3 for cells of type LOD3.
Using template LOD4 for cells of type LOD4.
Using template Muxes2in1Array4 for cells of type Muxes2in1Array4.
<suppressed ~18 debug messages>
No more expansions possible.
Deleting now unused module LOD3.
Deleting now unused module Muxes2in1Array4.
Deleting now unused module LOD9.
Deleting now unused module LBarrel.
Deleting now unused module L1Barrel.
Deleting now unused module ADAPT_9bit.
Deleting now unused module fixedShift.
Deleting now unused module TL16_7_4.
Deleting now unused module LOD4.

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~32 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 6 unused cells and 126 unused wires.
<suppressed ~18 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 9) from port A of cell mult_top.$techmap\mult.Nested.$add$./designs/src/mult_approx/TL16_7_4.v:0$16 ($add).
Removed top 1 bits (of 9) from port B of cell mult_top.$techmap\mult.Nested.$add$./designs/src/mult_approx/TL16_7_4.v:0$16 ($add).
Removed top 1 bits (of 2) from port B of cell mult_top.$techmap\mult.FinalShift.$procmux$91_CMP0 ($eq).
Removed top 2 bits (of 32) from mux cell mult_top.$techmap\mult.FinalShift.$procmux$89 ($pmux).
Removed top 4 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$86_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$85_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$82_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$81_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$80_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$79_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$78_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$77_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$76_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$75_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$74_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$73_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mult_top.$techmap\mult.Nested.L1shift_plog.$procmux$72_CMP0 ($eq).
Removed top 2 bits (of 32) from wire mult_top.mult.FinalShift.data_o.
Removed top 1 bits (of 5) from wire mult_top.mult.Nested.L1shift_plog.data_i.
Removed top 1 bits (of 5) from wire mult_top.mult.Nested.l1_input.
Removed top 1 bits (of 9) from wire mult_top.mult.Nested.x_log.
Removed top 1 bits (of 9) from wire mult_top.mult.Nested.y_log.
Removed top 2 bits (of 32) from wire mult_top.mult.p_abs.

8.9. Executing PEEPOPT pass (run peephole optimizers).

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

8.11. Executing TECHMAP pass (map to technology primitives).

8.11.1. Executing Verilog-2005 frontend: /OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/OpenROAD-flow/tools/build/yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.11.2. Continuing TECHMAP pass.
No more expansions possible.

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult_top:
  creating $macc model for $techmap\mult.Nested.$add$./designs/src/mult_approx/TL16_7_4.v:0$16 ($add).
  creating $alu model for $macc $techmap\mult.Nested.$add$./designs/src/mult_approx/TL16_7_4.v:0$16.
  creating $alu cell for $techmap\mult.Nested.$add$./designs/src/mult_approx/TL16_7_4.v:0$16: $auto$alumacc.cc:485:replace_alu$101
  created 1 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.14.9. Finished OPT passes. (There is nothing left to do.)

8.15. Executing FSM pass (extract and optimize FSM).

8.15.1. Executing FSM_DETECT pass (finding FSMs in design).

8.15.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.15.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.15.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.16. Executing OPT pass (performing simple optimizations).

8.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.16.5. Finished fast OPT passes.

8.17. Executing MEMORY pass.

8.17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.17.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.17.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.17.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~30 debug messages>

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

8.19.5. Finished fast OPT passes.

8.20. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

8.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
    Consolidated identical input bits for $mux cell $techmap\mult.$ternary$./designs/src/mult_approx/TL16_7_4.v:0$12:
      Old ports: A={ \mult.p_sgn \mult.p_sgn \mult.p_tmp [29:0] }, B=0, Y=\P_vec
      New ports: A={ \mult.p_sgn \mult.p_tmp [29:0] }, B=31'0000000000000000000000000000000, Y=\P_vec [30:0]
      New connections: \P_vec [31] = \P_vec [30]
  Optimizing cells in module \mult_top.
Performed a total of 1 changes.

8.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.6. Executing OPT_SHARE pass.

8.21.7. Executing OPT_RMDFF pass (remove dff with constant values).

8.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.10. Rerunning OPT passes. (Maybe there is more to do..)

8.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

8.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

8.21.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.21.14. Executing OPT_SHARE pass.

8.21.15. Executing OPT_RMDFF pass (remove dff with constant values).

8.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

8.21.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.21.18. Finished OPT passes. (There is nothing left to do.)

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=22\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=30\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=9 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~367 debug messages>

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.
<suppressed ~742 debug messages>

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
<suppressed ~171 debug messages>
Removed a total of 57 cells.

8.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 18 unused cells and 306 unused wires.
<suppressed ~19 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing ABC pass (technology mapping using ABC).

8.24.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 599 gates and 633 wires to a netlist network with 32 inputs and 31 outputs.

8.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.24.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       13
ABC RESULTS:            ANDNOT cells:      188
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:       31
ABC RESULTS:               NOT cells:       14
ABC RESULTS:                OR cells:      158
ABC RESULTS:             ORNOT cells:       37
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               XOR cells:       68
ABC RESULTS:        internal signals:      570
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       31
Removing temp directory.

8.25. Executing OPT pass (performing simple optimizations).

8.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

8.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

8.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 315 unused wires.
<suppressed ~68 debug messages>

8.25.5. Finished fast OPT passes.

8.26. Executing HIERARCHY pass (managing design hierarchy).

8.26.1. Analyzing design hierarchy..
Top module:  \mult_top

8.26.2. Analyzing design hierarchy..
Top module:  \mult_top
Removed 0 unused modules.

8.27. Printing statistics.

=== mult_top ===

   Number of wires:                571
   Number of wire bits:            935
   Number of public wires:          40
   Number of public wire bits:     404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                625
     $_ANDNOT_                     188
     $_AND_                         13
     $_DFF_P_                       63
     $_MUX_                         31
     $_NAND_                        14
     $_NOR_                         31
     $_NOT_                         14
     $_ORNOT_                       37
     $_OR_                         158
     $_XNOR_                         8
     $_XOR_                         68

8.28. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
found and reported 0 problems.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 33 unused wires.
<suppressed ~33 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_latch.v
Parsing Verilog input from `./platforms/nangate45/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    \DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    \DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    \DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    \DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    \DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    \DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    \DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    \DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    \DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\mult_top':
  mapped 63 $_DFF_P_ cells to \DFF_X1 cells.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_top.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_top'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_top.

12.9. Finished OPT passes. (There is nothing left to do.)

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\mult_top' to `<abc-temp-dir>/input.blif'..
Extracted 562 gates and 594 wires to a netlist network with 32 inputs and 31 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "AOI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "OAI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/OpenROAD-flow/flow/./objects/nangate45/mult_approx/merged.lib" has 88 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 11 dont_use).  Time =     0.12 sec
ABC: Memory =    8.83 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /OpenROAD-flow/flow/./objects/nangate45/mult_approx/abc.constr 
ABC: Setting driving cell to be "BUF_X1".
ABC: Setting output load to be 3.898000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 40000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 40000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 40000 
ABC: Current delay (1097.51 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    433 (  7.2 %)   Cap =  4.1 ff (  0.7 %)   Area =      497.15 ( 96.1 %)   Delay =  1143.60 ps  ( 35.1 %)               
ABC: Path  0 --       1 : 0    2 pi        A =   0.00  Df =   8.5   -2.4 ps  S =  10.3 ps  Cin =  0.0 ff  Cout =   3.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     100 : 1   10 BUF_X1    A =   0.80  Df =  78.1  -20.6 ps  S =  50.9 ps  Cin =  0.9 ff  Cout =  21.1 ff  Cmax =  60.7 ff  G = 2223  
ABC: Path  2 --     109 : 2    5 XNOR2_X1  A =   1.60  Df = 143.9  -27.0 ps  S =  42.5 ps  Cin =  2.3 ff  Cout =   6.8 ff  Cmax =  26.0 ff  G =  281  
ABC: Path  3 --     110 : 4    4 AND4_X1   A =   1.60  Df = 200.0   -1.7 ps  S =  23.3 ps  Cin =  0.9 ff  Cout =   6.5 ff  Cmax =  60.3 ff  G =  711  
ABC: Path  4 --     134 : 3    3 NAND3_X1  A =   1.06  Df = 228.8   -6.4 ps  S =  15.9 ps  Cin =  1.6 ff  Cout =   3.6 ff  Cmax =  58.4 ff  G =  217  
ABC: Path  5 --     135 : 3    4 NAND3_X1  A =   1.06  Df = 263.9   -6.5 ps  S =  24.5 ps  Cin =  1.6 ff  Cout =   6.6 ff  Cmax =  58.4 ff  G =  399  
ABC: Path  6 --     136 : 4    9 NOR4_X1   A =   1.33  Df = 473.4 -157.5 ps  S = 159.5 ps  Cin =  1.6 ff  Cout =  14.0 ff  Cmax =  10.5 ff  G =  862  
ABC: Path  7 --     229 : 3    3 AND3_X1   A =   1.33  Df = 555.4 -189.1 ps  S =  20.8 ps  Cin =  0.9 ff  Cout =   5.0 ff  Cmax =  60.4 ff  G =  522  
ABC: Path  8 --     257 : 4    2 NOR4_X1   A =   1.33  Df = 572.1 -124.4 ps  S =  57.4 ps  Cin =  1.6 ff  Cout =   3.3 ff  Cmax =  10.5 ff  G =  200  
ABC: Path  9 --     259 : 3    2 AOI21_X1  A =   1.06  Df = 609.3 -106.2 ps  S =  28.5 ps  Cin =  1.6 ff  Cout =   3.2 ff  Cmax =  25.3 ff  G =  202  
ABC: Path 10 --     262 : 3    2 AOI21_X1  A =   1.06  Df = 629.1  -52.1 ps  S =  29.2 ps  Cin =  1.6 ff  Cout =   3.3 ff  Cmax =  25.3 ff  G =  202  
ABC: Path 11 --     264 : 3    4 OAI21_X1  A =   1.06  Df = 681.1  -74.3 ps  S =  39.9 ps  Cin =  1.6 ff  Cout =   6.3 ff  Cmax =  26.1 ff  G =  392  
ABC: Path 12 --     274 : 3    2 AOI21_X1  A =   1.06  Df = 708.4  -31.9 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 13 --     283 : 2    8 XNOR2_X1  A =   1.60  Df = 789.2  -46.3 ps  S =  59.9 ps  Cin =  2.3 ff  Cout =  10.6 ff  Cmax =  26.0 ff  G =  422  
ABC: Path 14 --     290 : 2    7 AND2_X1   A =   1.06  Df = 865.6  -69.0 ps  S =  36.8 ps  Cin =  0.9 ff  Cout =  14.6 ff  Cmax =  60.6 ff  G = 1524  
ABC: Path 15 --     336 : 5    4 AOI221_X1 A =   1.60  Df = 905.1   -0.6 ps  S =  66.0 ps  Cin =  1.6 ff  Cout =   5.1 ff  Cmax =  13.8 ff  G =  320  
ABC: Path 16 --     374 : 3    3 OR3_X1    A =   1.33  Df = 995.5  -45.5 ps  S =  15.3 ps  Cin =  0.9 ff  Cout =   3.5 ff  Cmax =  60.6 ff  G =  383  
ABC: Path 17 --     375 : 2    2 OR2_X1    A =   1.06  Df =1049.2  -70.4 ps  S =   9.9 ps  Cin =  0.9 ff  Cout =   2.6 ff  Cmax =  60.6 ff  G =  274  
ABC: Path 18 --     377 : 3    1 AND3_X1   A =   1.33  Df =1082.2  -61.1 ps  S =  10.4 ps  Cin =  0.9 ff  Cout =   1.7 ff  Cmax =  60.4 ff  G =  174  
ABC: Path 19 --     379 : 3    1 NOR3_X1   A =   1.06  Df =1143.6  -50.6 ps  S =  42.3 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  16.0 ff  G =  246  
ABC: Start-point = pi0 (\Y_vec [15]).  End-point = po8 (\P_vec [8]).
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       10
ABC RESULTS:           AND3_X1 cells:       26
ABC RESULTS:           AND4_X1 cells:        4
ABC RESULTS:          AOI21_X1 cells:       34
ABC RESULTS:         AOI221_X1 cells:        5
ABC RESULTS:         AOI222_X1 cells:        2
ABC RESULTS:          AOI22_X1 cells:        3
ABC RESULTS:            BUF_X1 cells:       12
ABC RESULTS:         CLKBUF_X1 cells:        8
ABC RESULTS:            INV_X1 cells:       11
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:       31
ABC RESULTS:          NAND3_X1 cells:       19
ABC RESULTS:          NAND4_X1 cells:       14
ABC RESULTS:           NOR2_X1 cells:       41
ABC RESULTS:           NOR3_X1 cells:       39
ABC RESULTS:           NOR4_X1 cells:        6
ABC RESULTS:         OAI211_X2 cells:        6
ABC RESULTS:          OAI21_X1 cells:       60
ABC RESULTS:         OAI221_X1 cells:        4
ABC RESULTS:          OAI22_X1 cells:       11
ABC RESULTS:          OAI33_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:       20
ABC RESULTS:            OR3_X1 cells:       10
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:       36
ABC RESULTS:           XOR2_X1 cells:       16
ABC RESULTS:        internal signals:      531
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       31
Removing temp directory.

14. Executing SETUNDEF pass (replace undef values with defined constants).

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_top..
Removed 0 unused cells and 595 unused wires.
<suppressed ~2 debug messages>

17. Executing HILOMAP pass (mapping to constant drivers).

18. Executing INSBUF pass (insert buffer cells for connected wires).
Added mult_top.$auto$insbuf.cc:79:execute$3152: \p [31] -> \p [30]

19. Executing CHECK pass (checking for obvious problems).
checking module mult_top..
Warning: Wire mult_top.\p [31] is used but has no driver.
Warning: Wire mult_top.\p [30] is used but has no driver.
Warning: Wire mult_top.\p [29] is used but has no driver.
Warning: Wire mult_top.\p [28] is used but has no driver.
Warning: Wire mult_top.\p [27] is used but has no driver.
Warning: Wire mult_top.\p [26] is used but has no driver.
Warning: Wire mult_top.\p [25] is used but has no driver.
Warning: Wire mult_top.\p [24] is used but has no driver.
Warning: Wire mult_top.\p [23] is used but has no driver.
Warning: Wire mult_top.\p [22] is used but has no driver.
Warning: Wire mult_top.\p [21] is used but has no driver.
Warning: Wire mult_top.\p [20] is used but has no driver.
Warning: Wire mult_top.\p [19] is used but has no driver.
Warning: Wire mult_top.\p [18] is used but has no driver.
Warning: Wire mult_top.\p [17] is used but has no driver.
Warning: Wire mult_top.\p [16] is used but has no driver.
Warning: Wire mult_top.\p [15] is used but has no driver.
Warning: Wire mult_top.\p [14] is used but has no driver.
Warning: Wire mult_top.\p [13] is used but has no driver.
Warning: Wire mult_top.\p [12] is used but has no driver.
Warning: Wire mult_top.\p [11] is used but has no driver.
Warning: Wire mult_top.\p [10] is used but has no driver.
Warning: Wire mult_top.\p [9] is used but has no driver.
Warning: Wire mult_top.\p [8] is used but has no driver.
Warning: Wire mult_top.\p [7] is used but has no driver.
Warning: Wire mult_top.\p [6] is used but has no driver.
Warning: Wire mult_top.\p [5] is used but has no driver.
Warning: Wire mult_top.\p [4] is used but has no driver.
Warning: Wire mult_top.\p [3] is used but has no driver.
Warning: Wire mult_top.\p [2] is used but has no driver.
Warning: Wire mult_top.\p [1] is used but has no driver.
Warning: Wire mult_top.\p [0] is used but has no driver.
found and reported 32 problems.

20. Printing statistics.

=== mult_top ===

   Number of wires:                532
   Number of wire bits:            593
   Number of public wires:          67
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                497
     AND2_X1                        10
     AND3_X1                        26
     AND4_X1                         4
     AOI21_X1                       34
     AOI221_X1                       5
     AOI222_X1                       2
     AOI22_X1                        3
     BUF_X1                         13
     CLKBUF_X1                       8
     DFF_X1                         63
     INV_X1                         11
     MUX2_X1                         1
     NAND2_X1                       31
     NAND3_X1                       19
     NAND4_X1                       14
     NOR2_X1                        41
     NOR3_X1                        39
     NOR4_X1                         6
     OAI211_X2                       6
     OAI21_X1                       60
     OAI221_X1                       4
     OAI22_X1                       11
     OAI33_X1                        2
     OR2_X1                         20
     OR3_X1                         10
     OR4_X1                          2
     XNOR2_X1                       36
     XOR2_X1                        16

   Chip area for module '\mult_top': 782.838000

21. Executing Verilog backend.
Dumping module `\mult_top'.

Warnings: 40 unique messages, 104 total
End of script. Logfile hash: 2b5e4d90db, CPU: user 1.69s system 0.02s, MEM: 33.39 MB peak
Yosys 0.9+1706 (git sha1 UNKNOWN, gcc 7.3.1 -fPIC -Os)
Time spent: 18% 2x stat (0 sec), 17% 1x dfflibmap (0 sec), ...
0:02.19elapsed 100%CPU 34736memKB
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp results/nangate45/mult_approx/1_1_yosys.v results/nangate45/mult_approx/1_synth.v
mkdir -p ./results/nangate45/mult_approx ./logs/nangate45/mult_approx ./reports/nangate45/mult_approx
cp designs/nangate45/mult_approx/constraint.sdc results/nangate45/mult_approx/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_1_floorplan.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
number instances in verilog is 497
Info: Added 427 rows of 3158 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _961_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _907_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _961_/CK (DFF_X1)
   3.91    0.01    0.09    0.09 ^ _961_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _501_/A (BUF_X1)
  25.73    0.06    0.08    0.17 ^ _501_/Z (BUF_X1)
           0.06    0.00    0.17 ^ _513_/A (BUF_X1)
  26.98    0.06    0.09    0.26 ^ _513_/Z (BUF_X1)
           0.06    0.00    0.26 ^ _527_/A (XOR2_X1)
   7.13    0.03    0.04    0.31 v _527_/Z (XOR2_X1)
           0.03    0.00    0.31 v _530_/A1 (OR2_X1)
   5.55    0.01    0.06    0.37 v _530_/ZN (OR2_X1)
           0.01    0.00    0.37 v _537_/A2 (NOR4_X1)
  18.54    0.20    0.25    0.61 ^ _537_/ZN (NOR4_X1)
           0.20    0.00    0.61 ^ _630_/A1 (AND3_X1)
   6.16    0.02    0.09    0.70 ^ _630_/ZN (AND3_X1)
           0.02    0.00    0.70 ^ _658_/A2 (NOR4_X1)
   3.67    0.02    0.02    0.72 v _658_/ZN (NOR4_X1)
           0.02    0.00    0.72 v _660_/B1 (AOI21_X1)
   3.90    0.03    0.04    0.76 ^ _660_/ZN (AOI21_X1)
           0.03    0.00    0.76 ^ _663_/A (AOI21_X1)
   3.68    0.01    0.02    0.79 v _663_/ZN (AOI21_X1)
           0.01    0.00    0.79 v _665_/B1 (OAI21_X1)
   7.99    0.05    0.06    0.85 ^ _665_/ZN (OAI21_X1)
           0.05    0.00    0.85 ^ _675_/B1 (AOI21_X1)
   4.63    0.02    0.03    0.88 v _675_/ZN (AOI21_X1)
           0.02    0.00    0.88 v _684_/B (XNOR2_X1)
  14.63    0.08    0.10    0.98 ^ _684_/ZN (XNOR2_X1)
           0.08    0.00    0.98 ^ _691_/A1 (AND2_X1)
  17.87    0.04    0.09    1.07 ^ _691_/ZN (AND2_X1)
           0.04    0.00    1.07 ^ _737_/B1 (AOI221_X1)
   6.54    0.03    0.05    1.11 v _737_/ZN (AOI221_X1)
           0.03    0.00    1.11 v _775_/A3 (OR3_X1)
   4.50    0.02    0.09    1.21 v _775_/ZN (OR3_X1)
           0.02    0.00    1.21 v _776_/A2 (OR2_X1)
   3.03    0.01    0.06    1.26 v _776_/ZN (OR2_X1)
           0.01    0.00    1.26 v _778_/A2 (AND3_X1)
   1.79    0.01    0.03    1.30 v _778_/ZN (AND3_X1)
           0.01    0.00    1.30 v _780_/A2 (NOR3_X1)
   1.45    0.03    0.04    1.34 ^ _780_/ZN (NOR3_X1)
           0.03    0.00    1.34 ^ _907_/D (DFF_X1)
                           1.34   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _907_/CK (DFF_X1)
                  -0.04   39.96   library setup time
                          39.96   data required time
-----------------------------------------------------------------------
                          39.96   data required time
                          -1.34   data arrival time
-----------------------------------------------------------------------
                          38.63   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 783 u^2 0% utilization.
0:00.88elapsed 99%CPU 66940memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement_random.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_2_floorplan_io.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 497 components and 2840 component-terminals.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.81elapsed 99%CPU 65720memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_3_tdms_place.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 497 components and 2840 component-terminals.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_2_floorplan_io.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping global_placement
0:00.81elapsed 99%CPU 65124memKB
./util/fixIoPins.py --inputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --outputDef results/nangate45/mult_approx/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:18 South:14 East:19 North:14
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_4_mplace.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 497 components and 2840 component-terminals.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_3_floorplan_tdms.def
Warning: 1_synth.sdc, 1 capacitance scale 1e-12 does not match library scale 1e-15.
No macros found: Skipping macro_placement
0:00.82elapsed 99%CPU 65216memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_5_tapcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 497 components and 2840 component-terminals.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 427
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 854
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 858
Running tapcell... Done!
0:00.96elapsed 99%CPU 74740memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/2_6_pdn.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2209 components and 6264 component-terminals.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is mult_top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:01.76elapsed 99%CPU 125400memKB
cp results/nangate45/mult_approx/2_6_floorplan_pdn.def results/nangate45/mult_approx/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_1_place_gp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/2_floorplan.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2209 components and 6264 component-terminals.
Notice 0:     Created 2 special nets and 4418 connections.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] NumInstances = 2209
[INFO] NumPlaceInstances = 497
[INFO] NumFixedInstances = 1712
[INFO] NumDummyInstances = 0
[INFO] NumNets = 593
[INFO] NumPins = 1911
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1240000, 1240000)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1220180, 1218000)
[INFO] CoreArea = 1434767824000
[INFO] NonPlaceInstsArea = 1821568000
[INFO] PlaceInstsArea = 5246584000
[INFO] Util(%) = 0.366140
[INFO] StdInstsArea = 5246584000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 9.30333e-08 HPWL: 83851190
[InitialPlace]  Iter: 2 CG Error: 7.77803e-08 HPWL: 63755926
[InitialPlace]  Iter: 3 CG Error: 7.15128e-08 HPWL: 63744913
[InitialPlace]  Iter: 4 CG Error: 8.05745e-08 HPWL: 63762932
[InitialPlace]  Iter: 5 CG Error: 8.98899e-08 HPWL: 63750874
[INFO] FillerInit: NumGCells = 42576
[INFO] FillerInit: NumGNets = 593
[INFO] FillerInit: NumGPins = 1911
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 10556507
[INFO] IdealBinArea = 35188356
[INFO] IdealBinCnt = 40773
[INFO] TotalBinArea = 1434767824000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (9376, 9341)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.699481 HPWL: 61106500
[NesterovSolve] Iter: 10 overflow: 0.50684 HPWL: 64557511
[NesterovSolve] Iter: 20 overflow: 0.490891 HPWL: 64827657
[NesterovSolve] Iter: 30 overflow: 0.484853 HPWL: 65076973
[NesterovSolve] Iter: 40 overflow: 0.507053 HPWL: 64782422
[NesterovSolve] Iter: 50 overflow: 0.493419 HPWL: 64852858
[NesterovSolve] Iter: 60 overflow: 0.500112 HPWL: 64498661
[NesterovSolve] Iter: 70 overflow: 0.489105 HPWL: 64833629
[NesterovSolve] Iter: 80 overflow: 0.497222 HPWL: 64691943
[NesterovSolve] Iter: 90 overflow: 0.503195 HPWL: 64755994
[NesterovSolve] Iter: 100 overflow: 0.489905 HPWL: 64761498
[NesterovSolve] Iter: 110 overflow: 0.509675 HPWL: 64540569
[NesterovSolve] Iter: 120 overflow: 0.495639 HPWL: 64880372
[NesterovSolve] Iter: 130 overflow: 0.517036 HPWL: 64322344
[NesterovSolve] Iter: 140 overflow: 0.490924 HPWL: 65090238
[NesterovSolve] Iter: 150 overflow: 0.527402 HPWL: 64305283
[NesterovSolve] Iter: 160 overflow: 0.483996 HPWL: 65427810
[NesterovSolve] Iter: 170 overflow: 0.534266 HPWL: 64353605
[NesterovSolve] Iter: 180 overflow: 0.470201 HPWL: 65969363
[NesterovSolve] Iter: 190 overflow: 0.536227 HPWL: 64383667
[NesterovSolve] Iter: 200 overflow: 0.464566 HPWL: 66007115
[NesterovSolve] Iter: 210 overflow: 0.523304 HPWL: 64740170
[NesterovSolve] Iter: 220 overflow: 0.445005 HPWL: 66130471
[NesterovSolve] Iter: 230 overflow: 0.494411 HPWL: 64987537
[NesterovSolve] Iter: 240 overflow: 0.421754 HPWL: 65574437
[NesterovSolve] Iter: 250 overflow: 0.449618 HPWL: 64877860
[NesterovSolve] Iter: 260 overflow: 0.392191 HPWL: 65554281
[NesterovSolve] Iter: 270 overflow: 0.377568 HPWL: 65608847
[NesterovSolve] Iter: 280 overflow: 0.351414 HPWL: 65919606
[NesterovSolve] Iter: 290 overflow: 0.311433 HPWL: 66129971
[NesterovSolve] Iter: 300 overflow: 0.282007 HPWL: 66402993
[NesterovSolve] Iter: 310 overflow: 0.24514 HPWL: 66657356
[NesterovSolve] Iter: 320 overflow: 0.208158 HPWL: 67008069
[NesterovSolve] Iter: 330 overflow: 0.182526 HPWL: 67371559
[NesterovSolve] Iter: 340 overflow: 0.152068 HPWL: 67715013
[NesterovSolve] Iter: 350 overflow: 0.124586 HPWL: 68008109
[NesterovSolve] Iter: 360 overflow: 0.10135 HPWL: 68357097
[NesterovSolve] Finished with Overflow: 0.0979727
0:06.14elapsed 99%CPU 92344memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_2_place_iop.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2209 components and 6264 component-terminals.
Notice 0:     Created 2 special nets and 4418 connections.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_1_place_gp.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
 > Running IO placement
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

Tentative 0 to setup sections
 * Num of slots          7588
 * Num of I/O            65
 * Num of I/O w/sink     65
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

 > Successfully assigned I/O pins
 > IO placement done.
0:00.92elapsed 99%CPU 80792memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_3_resizer.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2209 components and 6264 component-terminals.
Notice 0:     Created 2 special nets and 4418 connections.
Notice 0:     Created 593 nets and 1846 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_2_place_iop.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _961_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _920_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _961_/CK (DFF_X1)
   0.09    0.09 ^ _961_/Q (DFF_X1)
   0.08    0.17 ^ _501_/Z (BUF_X1)
   0.09    0.26 ^ _513_/Z (BUF_X1)
   0.04    0.30 v _527_/Z (XOR2_X1)
   0.06    0.36 v _530_/ZN (OR2_X1)
   0.21    0.57 ^ _537_/ZN (NOR4_X1)
   0.09    0.66 ^ _630_/ZN (AND3_X1)
   0.02    0.68 v _658_/ZN (NOR4_X1)
   0.04    0.72 ^ _660_/ZN (AOI21_X1)
   0.02    0.74 v _663_/ZN (AOI21_X1)
   0.06    0.79 ^ _665_/ZN (OAI21_X1)
   0.05    0.84 ^ _669_/ZN (AND3_X1)
   0.08    0.93 ^ _670_/Z (BUF_X1)
   0.04    0.97 v _698_/ZN (NOR2_X1)
   0.13    1.10 ^ _860_/ZN (NOR3_X1)
   0.03    1.13 v _867_/ZN (AOI221_X1)
   0.06    1.19 v _868_/ZN (OR2_X1)
   0.04    1.22 v _870_/ZN (AND3_X1)
   0.05    1.27 ^ _871_/ZN (NOR3_X1)
   0.00    1.27 ^ _920_/D (DFF_X1)
           1.27   data arrival time

  40.00   40.00   clock clk (rise edge)
   0.00   40.00   clock network delay (ideal)
   0.00   40.00   clock reconvergence pessimism
          40.00 ^ _920_/CK (DFF_X1)
  -0.04   39.96   library setup time
          39.96   data required time
---------------------------------------------------------
          39.96   data required time
          -1.27   data arrival time
---------------------------------------------------------
          38.69   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1238 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2209

==========================================================================
pin_count
--------------------------------------------------------------------------
1846

Perform port buffering...
Perform buffer insertion...
Found 1 capacitance violations.
Inserted 1 buffers in 1 nets.
Perform resizing after buffer insertion...
Resized 143 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _912_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _945_/CK (DFF_X1)
   8.43    0.02    0.10    0.10 ^ _945_/Q (DFF_X1)
           0.02    0.00    0.10 ^ _465_/A (BUF_X4)
  42.84    0.03    0.05    0.15 ^ _465_/Z (BUF_X4)
           0.03    0.00    0.15 ^ _467_/A (XOR2_X2)
  21.03    0.06    0.10    0.24 ^ _467_/Z (XOR2_X2)
           0.06    0.00    0.24 ^ _471_/A1 (OR4_X4)
  21.41    0.02    0.04    0.29 ^ _471_/ZN (OR4_X4)
           0.02    0.00    0.29 ^ _489_/A1 (NOR3_X2)
   5.79    0.01    0.01    0.30 v _489_/ZN (NOR3_X2)
           0.01    0.00    0.30 v _490_/A4 (NOR4_X2)
  10.06    0.07    0.12    0.41 ^ _490_/ZN (NOR4_X2)
           0.07    0.00    0.41 ^ _491_/A3 (NAND3_X2)
   9.65    0.03    0.04    0.45 v _491_/ZN (NAND3_X2)
           0.03    0.00    0.45 v _616_/A1 (NOR4_X1)
   2.92    0.05    0.07    0.52 ^ _616_/ZN (NOR4_X1)
           0.05    0.00    0.52 ^ _657_/A2 (NOR3_X1)
   3.79    0.02    0.02    0.54 v _657_/ZN (NOR3_X1)
           0.02    0.00    0.54 v _660_/A (AOI21_X1)
   5.41    0.04    0.06    0.60 ^ _660_/ZN (AOI21_X1)
           0.04    0.00    0.60 ^ _663_/A (AOI21_X2)
   7.77    0.02    0.02    0.63 v _663_/ZN (AOI21_X2)
           0.02    0.00    0.63 v _665_/B1 (OAI21_X4)
  15.90    0.03    0.04    0.67 ^ _665_/ZN (OAI21_X4)
           0.03    0.00    0.67 ^ _675_/B1 (AOI21_X2)
   8.43    0.01    0.03    0.69 v _675_/ZN (AOI21_X2)
           0.01    0.00    0.69 v _684_/B (XNOR2_X2)
  30.98    0.08    0.10    0.80 ^ _684_/ZN (XNOR2_X2)
           0.08    0.00    0.80 ^ _686_/A1 (AND2_X2)
  21.89    0.03    0.07    0.87 ^ _686_/ZN (AND2_X2)
           0.03    0.00    0.87 ^ _765_/A4 (NAND4_X2)
   7.49    0.04    0.04    0.91 v _765_/ZN (NAND4_X2)
           0.04    0.00    0.91 v _766_/B1 (OAI21_X1)
   5.72    0.04    0.06    0.97 ^ _766_/ZN (OAI21_X1)
           0.04    0.00    0.97 ^ _821_/B3 (OAI33_X1)
   2.79    0.02    0.04    1.01 v _821_/ZN (OAI33_X1)
           0.02    0.00    1.01 v _823_/A3 (OR3_X1)
   0.97    0.01    0.08    1.09 v _823_/ZN (OR3_X1)
           0.01    0.00    1.09 v _824_/A3 (AND3_X1)
   2.04    0.01    0.04    1.13 v _824_/ZN (AND3_X1)
           0.01    0.00    1.13 v _912_/D (DFF_X1)
                           1.13   data arrival time

           0.00   40.00   40.00   clock clk (rise edge)
                   0.00   40.00   clock network delay (ideal)
                   0.00   40.00   clock reconvergence pessimism
                          40.00 ^ _912_/CK (DFF_X1)
                  -0.04   39.96   library setup time
                          39.96   data required time
-----------------------------------------------------------------------
                          39.96   data required time
                          -1.13   data arrival time
-----------------------------------------------------------------------
                          38.84   slack (MET)


Startpoint: _930_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _929_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _930_/CK (DFF_X1)
   3.01    0.01    0.09    0.09 ^ _930_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _499_/B (XNOR2_X1)
   3.45    0.01    0.02    0.11 v _499_/ZN (XNOR2_X1)
           0.01    0.00    0.11 v _500_/A2 (NAND2_X2)
  10.03    0.02    0.03    0.13 ^ _500_/ZN (NAND2_X2)
           0.02    0.00    0.13 ^ _541_/A3 (OAI33_X1)
   1.90    0.01    0.02    0.15 v _541_/ZN (OAI33_X1)
           0.01    0.00    0.15 v _542_/A (BUF_X2)
  17.68    0.01    0.04    0.19 v _542_/Z (BUF_X2)
           0.01    0.00    0.19 v _545_/A1 (NOR2_X1)
   2.27    0.02    0.03    0.21 ^ _545_/ZN (NOR2_X1)
           0.02    0.00    0.21 ^ _929_/D (DFF_X1)
                           0.21   data arrival time

           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _929_/CK (DFF_X1)
                   0.01    0.01   library hold time
                           0.01   data required time
-----------------------------------------------------------------------
                           0.01   data required time
                          -0.21   data arrival time
-----------------------------------------------------------------------
                           0.21   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1377 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
2210

==========================================================================
pin_count
--------------------------------------------------------------------------
1848

0:05.05elapsed 99%CPU 106356memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/3_4_opendp.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2210 components and 6268 component-terminals.
Notice 0:     Created 2 special nets and 4420 connections.
Notice 0:     Created 594 nets and 1848 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_3_place_resized.def
Design Stats
--------------------------------
total instances          2210
multi row instances         0
fixed instances          1712
nets                      596
design area          358692.0 u^2
fixed area              455.4 u^2
movable area            922.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement      478.1 u
average displacement      0.2 u
max displacement          3.5 u
original HPWL         24554.7 u
legalized HPWL        24681.7 u
delta HPWL                  1 %

Mirrored 255 instances
HPWL before           24681.7 u
HPWL after            24492.8 u
HPWL delta                 -1 %
0:00.99elapsed 99%CPU 131452memKB
cp results/nangate45/mult_approx/3_4_place_dp.def results/nangate45/mult_approx/3_place.def
cp results/nangate45/mult_approx/2_floorplan.sdc results/nangate45/mult_approx/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_1_cts.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/3_place.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2210 components and 6268 component-terminals.
Notice 0:     Created 2 special nets and 4420 connections.
Notice 0:     Created 594 nets and 1848 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 63 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 63
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(479360, 527970), (682290, 779970)]
 Normalized sink region: [(23.968, 26.3985), (34.1145, 38.9985)]
    Width:  10.1465
    Height: 12.6
 Level 1
    Direction: Vertical
    # sinks per sub-region: 32
    Sub-region size: 10.1465 X 6.3
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 16
    Sub-region size: 5.07325 X 6.3
    Segment length (rounded): 2
    Key: 548 outSlew: 2 load: 1 length: 2 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 3
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 5.07325 X 3.15
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 63
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 35220.2 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 15 clock buffers.
    Minimum number of buffers in the clock path: 4.
    Maximum number of buffers in the clock path: 4.
    Created 15 clock nets.
    Fanout distribution for the current clock = 5:1, 7:3, 8:2, 9:1, 12:1.
    Max level of the clock tree: 3.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances          2225
multi row instances         0
fixed instances          1712
nets                      611
design area          358692.0 u^2
fixed area              455.4 u^2
movable area            935.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement       17.0 u
average displacement      0.0 u
max displacement          2.9 u
original HPWL         24915.8 u
legalized HPWL        25106.2 u
delta HPWL                  1 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances          2225
multi row instances         0
fixed instances          1712
nets                      611
design area          358692.0 u^2
fixed area              455.4 u^2
movable area            935.0 u^2
utilization                 0 %
utilization padded          0 %
rows                      427
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL         25106.2 u
legalized HPWL        25106.2 u
delta HPWL                  0 %

0:05.00elapsed 99%CPU 162972memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/4_2_cts_fillcell.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 2225 components and 6328 component-terminals.
Notice 0:     Created 2 special nets and 4450 connections.
Notice 0:     Created 609 nets and 1878 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_1_cts.def
Placed 47493 filler instances.
0:01.11elapsed 99%CPU 198052memKB
cp results/nangate45/mult_approx/4_2_cts_fillcell.def results/nangate45/mult_approx/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/5_1_fastroute.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/4_cts.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 49718 components and 101314 component-terminals.
Notice 0:     Created 2 special nets and 99436 connections.
Notice 0:     Created 609 nets and 1878 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/4_cts.def

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Max routing length: -1um
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 3033
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
Checking sinks/source...
Checking sinks/source... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 13
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 108903 obstacles in layer 1
[INFO] Processing 22 obstacles in layer 4
[INFO] Processing 30 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
[INFO] Elapsed time: 0.131809
Running FastRoute...

[INFO] WIRELEN : 12121, WIRELEN1 : 0
[INFO] NumSeg  : 1439
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 12111, WIRELEN1 : 12111
[INFO] NumSeg  : 1426
[INFO] NumShift: 42
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 948136
[Overflow Report] Total vCap    : 1027764
[Overflow Report] Total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 12111
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 2
[Overflow Report] H   Overflow  : 2
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 2

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 12111
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 3.900000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 2723
[INFO] Via related stiner nodes 187
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 7022
    Layer 3 usage: 4991
    Layer 4 usage: 128
    Layer 5 usage: 0
    Layer 6 usage: 0
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 436002
    Layer 3 capacity: 610344
    Layer 4 capacity: 242784
    Layer 5 capacity: 261954
    Layer 6 capacity: 261660
    Layer 7 capacity: 75544
    Layer 8 capacity: 87024
    Layer 9 capacity: 294
    Layer 10 capacity: 294

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 1.61%
    Layer 3 use percentage: 0.82%
    Layer 4 use percentage: 0.05%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.00%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 12141
[Overflow Report] Total Capacity: 1975900
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 12141
[INFO] Final number of vias : 3358
[INFO] Final usage 3D       : 22215
Getting results...
Getting results... Done!

Running FastRoute... Done!
 > Fixing long segments...
[WARNING] Max routing length not defined. Skipping...
[INFO] Total wirelength: 29822.099609 um
[INFO] Elapsed time: 3.950742
Writing guides...
[INFO] Num routed nets: 546
Writing guides... Done!
0:05.16elapsed 99%CPU 230888memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/mult_approx/TritonRoute.param) 2>&1 | tee ./logs/nangate45/mult_approx/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components

design:      mult_top
die area:    ( 0 0 ) ( 1240000 1240000 )
trackPts:    20
defvias:     6
#components: 49718
#terminals:  65
#snets:      2
#nets:       609

reading guide ...

#guides:     4730
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
#unique instances = 106

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 113611
via1 shape region query size = 14124
metal2 shape region query size = 9457
via2 shape region query size = 14124
metal3 shape region query size = 9440
via3 shape region query size = 14124
metal4 shape region query size = 5060
via4 shape region query size = 3300
metal5 shape region query size = 660
via5 shape region query size = 3300
metal6 shape region query size = 660
via6 shape region query size = 1650
metal7 shape region query size = 360
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 374 pins
  complete 94 unique inst patterns
  complete 513 groups
Expt1 runtime (pin-level access point gen): 0.656166
Expt2 runtime (design-level access pattern gen): 0.265306
#scanned instances     = 49718
#unique  instances     = 106
#stdCellGenAp          = 2509
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1715
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1878
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 47.84 (MB), peak = 47.90 (MB)

post process guides ...
GCELLGRID X -1 DO 295 STEP 4200 ;
GCELLGRID Y -1 DO 295 STEP 4200 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 1692
via1 guide region query size = 0
metal2 guide region query size = 1580
via2 guide region query size = 0
metal3 guide region query size = 915
via3 guide region query size = 0
metal4 guide region query size = 21
via4 guide region query size = 0
metal5 guide region query size = 0
via5 guide region query size = 0
metal6 guide region query size = 0
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1601 vertical wires in 6 frboxes and 2607 horizontal wires in 6 frboxes.
Done with 533 vertical wires in 6 frboxes and 639 horizontal wires in 6 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 108.04 (MB), peak = 113.61 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.05 (MB), peak = 113.61 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 122.75 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 138.81 (MB)
    completing 30% with 670 violations
    elapsed time = 00:00:02, memory = 119.97 (MB)
    completing 40% with 670 violations
    elapsed time = 00:00:03, memory = 140.46 (MB)
    completing 50% with 670 violations
    elapsed time = 00:00:04, memory = 145.36 (MB)
    completing 60% with 676 violations
    elapsed time = 00:00:05, memory = 128.89 (MB)
    completing 70% with 676 violations
    elapsed time = 00:00:06, memory = 146.47 (MB)
    completing 80% with 814 violations
    elapsed time = 00:00:07, memory = 123.84 (MB)
    completing 90% with 814 violations
    elapsed time = 00:00:08, memory = 141.77 (MB)
    completing 100% with 394 violations
    elapsed time = 00:00:09, memory = 104.41 (MB)
  number of violations = 466
cpu time = 00:00:36, elapsed time = 00:00:09, memory = 626.68 (MB), peak = 643.53 (MB)
total wire length = 26110 um
total wire length on LAYER metal1 = 41 um
total wire length on LAYER metal2 = 15122 um
total wire length on LAYER metal3 = 10690 um
total wire length on LAYER metal4 = 256 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 3887
up-via summary (total 3887):

-----------------------
 FR_MASTERSLICE       0
         metal1    1895
         metal2    1952
         metal3      40
         metal4       0
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   3887


start 1st optimization iteration ...
    completing 10% with 466 violations
    elapsed time = 00:00:00, memory = 649.36 (MB)
    completing 20% with 466 violations
    elapsed time = 00:00:01, memory = 663.68 (MB)
    completing 30% with 441 violations
    elapsed time = 00:00:02, memory = 642.45 (MB)
    completing 40% with 441 violations
    elapsed time = 00:00:03, memory = 661.53 (MB)
    completing 50% with 441 violations
    elapsed time = 00:00:04, memory = 668.93 (MB)
    completing 60% with 423 violations
    elapsed time = 00:00:05, memory = 648.34 (MB)
    completing 70% with 423 violations
    elapsed time = 00:00:06, memory = 662.68 (MB)
    completing 80% with 332 violations
    elapsed time = 00:00:06, memory = 641.47 (MB)
    completing 90% with 332 violations
    elapsed time = 00:00:08, memory = 664.97 (MB)
    completing 100% with 292 violations
    elapsed time = 00:00:08, memory = 626.61 (MB)
  number of violations = 292
cpu time = 00:00:35, elapsed time = 00:00:09, memory = 629.74 (MB), peak = 670.54 (MB)
total wire length = 26070 um
total wire length on LAYER metal1 = 40 um
total wire length on LAYER metal2 = 15128 um
total wire length on LAYER metal3 = 10652 um
total wire length on LAYER metal4 = 249 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 3899
up-via summary (total 3899):

-----------------------
 FR_MASTERSLICE       0
         metal1    1881
         metal2    1980
         metal3      38
         metal4       0
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   3899


start 2nd optimization iteration ...
    completing 10% with 292 violations
    elapsed time = 00:00:00, memory = 629.74 (MB)
    completing 20% with 292 violations
    elapsed time = 00:00:00, memory = 651.65 (MB)
    completing 30% with 298 violations
    elapsed time = 00:00:00, memory = 651.71 (MB)
    completing 40% with 298 violations
    elapsed time = 00:00:01, memory = 654.98 (MB)
    completing 50% with 298 violations
    elapsed time = 00:00:01, memory = 655.03 (MB)
    completing 60% with 259 violations
    elapsed time = 00:00:01, memory = 655.03 (MB)
    completing 70% with 259 violations
    elapsed time = 00:00:01, memory = 655.54 (MB)
    completing 80% with 225 violations
    elapsed time = 00:00:02, memory = 655.64 (MB)
    completing 90% with 225 violations
    elapsed time = 00:00:02, memory = 655.90 (MB)
    completing 100% with 144 violations
    elapsed time = 00:00:02, memory = 657.18 (MB)
  number of violations = 144
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 657.18 (MB), peak = 670.84 (MB)
total wire length = 26066 um
total wire length on LAYER metal1 = 41 um
total wire length on LAYER metal2 = 15129 um
total wire length on LAYER metal3 = 10651 um
total wire length on LAYER metal4 = 245 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 3905
up-via summary (total 3905):

-----------------------
 FR_MASTERSLICE       0
         metal1    1884
         metal2    1987
         metal3      34
         metal4       0
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   3905


start 3rd optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:00, memory = 657.18 (MB)
    completing 20% with 144 violations
    elapsed time = 00:00:00, memory = 658.63 (MB)
    completing 30% with 118 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 40% with 118 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 50% with 118 violations
    elapsed time = 00:00:01, memory = 658.74 (MB)
    completing 60% with 92 violations
    elapsed time = 00:00:01, memory = 658.74 (MB)
    completing 70% with 92 violations
    elapsed time = 00:00:02, memory = 658.74 (MB)
    completing 80% with 64 violations
    elapsed time = 00:00:02, memory = 658.74 (MB)
    completing 90% with 64 violations
    elapsed time = 00:00:02, memory = 658.74 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 658.74 (MB)
  number of violations = 0
cpu time = 00:00:10, elapsed time = 00:00:03, memory = 658.74 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.74 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 658.78 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 658.78 (MB), peak = 672.39 (MB)
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022


complete detail routing
total wire length = 26069 um
total wire length on LAYER metal1 = 96 um
total wire length on LAYER metal2 = 15091 um
total wire length on LAYER metal3 = 10565 um
total wire length on LAYER metal4 = 275 um
total wire length on LAYER metal5 = 40 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 4022
up-via summary (total 4022):

-----------------------
 FR_MASTERSLICE       0
         metal1    1910
         metal2    2052
         metal3      52
         metal4       8
         metal5       0
         metal6       0
         metal7       0
         metal8       0
         metal9       0
-----------------------
                   4022

cpu time = 00:01:52, elapsed time = 00:00:29, memory = 658.78 (MB), peak = 672.39 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file ./results/nangate45/mult_approx/5_route.def.ref at line 2.


Runtime taken (hrt): 32.1878
0:32.24elapsed 368%CPU 688532memKB
cp results/nangate45/mult_approx/4_cts.sdc results/nangate45/mult_approx/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/mult_approx/6_report.log
OpenROAD 0.9.0 GITDIR-NOT
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/mult_approx/5_route.def
Notice 0: Design: mult_top
Notice 0:     Created 65 pins.
Notice 0:     Created 49718 components and 101314 component-terminals.
Notice 0:     Created 2 special nets and 99436 connections.
Notice 0:     Created 609 nets and 1878 connections.
Notice 0: Finished DEF file: ./results/nangate45/mult_approx/5_route.def

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _930_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _929_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    4.39                           clknet_1_0_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.08 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    1.96                           clknet_2_1_0_clk (net)
                  0.01    0.00    0.08 ^ clkbuf_3_3_0_clk/A (CLKBUF_X1)
                  0.03    0.05    0.13 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X1)
     7   10.40                           clknet_3_3_0_clk (net)
                  0.03    0.00    0.13 ^ _930_/CK (DFF_X1)
                  0.01    0.10    0.23 ^ _930_/Q (DFF_X1)
     1    2.96                           X_vec[0] (net)
                  0.01    0.00    0.23 ^ _499_/B (XNOR2_X1)
                  0.01    0.02    0.25 v _499_/ZN (XNOR2_X1)
     1    4.31                           _400_ (net)
                  0.01    0.00    0.25 v _500_/A2 (NAND2_X2)
                  0.01    0.03    0.28 ^ _500_/ZN (NAND2_X2)
     4    9.51                           _401_ (net)
                  0.01    0.00    0.28 ^ _541_/A3 (OAI33_X1)
                  0.01    0.02    0.30 v _541_/ZN (OAI33_X1)
     1    2.65                           _040_ (net)
                  0.01    0.00    0.30 v _542_/A (BUF_X2)
                  0.01    0.04    0.33 v _542_/Z (BUF_X2)
     9   17.93                           _041_ (net)
                  0.01    0.00    0.33 v _545_/A1 (NOR2_X1)
                  0.02    0.03    0.36 ^ _545_/ZN (NOR2_X1)
     2    2.26                           P_vec[30] (net)
                  0.02    0.00    0.36 ^ _929_/D (DFF_X1)
                                  0.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    3.68                           clknet_1_1_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_2_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.08 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X1)
     2    2.09                           clknet_2_2_0_clk (net)
                  0.01    0.00    0.08 ^ clkbuf_3_4_0_clk/A (CLKBUF_X1)
                  0.03    0.06    0.13 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X1)
     8   12.35                           clknet_3_4_0_clk (net)
                  0.03    0.00    0.13 ^ _929_/CK (DFF_X1)
                          0.00    0.13   clock reconvergence pessimism
                          0.02    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _912_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    4.39                           clknet_1_0_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.08 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    1.96                           clknet_2_1_0_clk (net)
                  0.01    0.00    0.08 ^ clkbuf_3_2_0_clk/A (CLKBUF_X1)
                  0.04    0.06    0.14 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X1)
    12   15.56                           clknet_3_2_0_clk (net)
                  0.04    0.00    0.15 ^ _945_/CK (DFF_X1)
                  0.01    0.10    0.25 v _945_/Q (DFF_X1)
     2    7.72                           X_vec[15] (net)
                  0.01    0.00    0.25 v _465_/A (BUF_X4)
                  0.01    0.04    0.28 v _465_/Z (BUF_X4)
    10   39.66                           _366_ (net)
                  0.01    0.00    0.29 v _474_/A (XOR2_X2)
                  0.01    0.06    0.34 v _474_/Z (XOR2_X2)
     4    8.53                           _375_ (net)
                  0.01    0.00    0.34 v _475_/A4 (OR4_X4)
                  0.02    0.12    0.46 v _475_/ZN (OR4_X4)
     6   18.01                           _376_ (net)
                  0.02    0.00    0.46 v _487_/A2 (NOR3_X2)
                  0.04    0.07    0.53 ^ _487_/ZN (NOR3_X2)
     3    8.44                           _388_ (net)
                  0.04    0.00    0.53 ^ _490_/A3 (NOR4_X2)
                  0.02    0.02    0.56 v _490_/ZN (NOR4_X2)
     4    8.74                           _391_ (net)
                  0.02    0.00    0.56 v _617_/A3 (NAND4_X1)
                  0.02    0.03    0.59 ^ _617_/ZN (NAND4_X1)
     1    3.72                           _115_ (net)
                  0.02    0.00    0.59 ^ _620_/A (OAI221_X2)
                  0.02    0.03    0.62 v _620_/ZN (OAI221_X2)
     2    3.35                           _118_ (net)
                  0.02    0.00    0.62 v _621_/A3 (OR3_X1)
                  0.01    0.09    0.71 v _621_/ZN (OR3_X1)
     2    3.47                           _119_ (net)
                  0.01    0.00    0.71 v _632_/A3 (NOR3_X1)
                  0.04    0.07    0.78 ^ _632_/ZN (NOR3_X1)
     2    3.96                           _130_ (net)
                  0.04    0.00    0.78 ^ _646_/B1 (OAI21_X1)
                  0.02    0.03    0.81 v _646_/ZN (OAI21_X1)
     2    4.88                           _144_ (net)
                  0.02    0.00    0.81 v _648_/B1 (AOI21_X2)
                  0.03    0.04    0.85 ^ _648_/ZN (AOI21_X2)
     2    6.24                           _146_ (net)
                  0.03    0.00    0.85 ^ _650_/B1 (OAI21_X1)
                  0.02    0.02    0.87 v _650_/ZN (OAI21_X1)
     1    3.25                           _148_ (net)
                  0.02    0.00    0.87 v _651_/B2 (AOI21_X2)
                  0.03    0.05    0.92 ^ _651_/ZN (AOI21_X2)
     2    8.60                           _149_ (net)
                  0.03    0.00    0.92 ^ _652_/B (XNOR2_X2)
                  0.09    0.08    0.99 ^ _652_/ZN (XNOR2_X2)
    10   33.96                           _150_ (net)
                  0.09    0.00    1.00 ^ _765_/A1 (NAND4_X2)
                  0.03    0.05    1.05 v _765_/ZN (NAND4_X2)
     3    6.77                           _256_ (net)
                  0.03    0.00    1.05 v _766_/B1 (OAI21_X1)
                  0.04    0.06    1.11 ^ _766_/ZN (OAI21_X1)
     3    5.81                           _257_ (net)
                  0.04    0.00    1.11 ^ _821_/B3 (OAI33_X1)
                  0.02    0.04    1.15 v _821_/ZN (OAI33_X1)
     2    2.86                           _306_ (net)
                  0.02    0.00    1.15 v _823_/A3 (OR3_X1)
                  0.01    0.08    1.23 v _823_/ZN (OR3_X1)
     1    0.97                           _308_ (net)
                  0.01    0.00    1.23 v _824_/A3 (AND3_X1)
                  0.01    0.04    1.26 v _824_/ZN (AND3_X1)
     1    1.97                           P_vec[13] (net)
                  0.01    0.00    1.26 v _912_/D (DFF_X1)
                                  1.26   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01   40.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00   40.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    3.68                           clknet_1_1_0_clk (net)
                  0.01    0.00   40.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.08 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    1.96                           clknet_2_3_0_clk (net)
                  0.01    0.00   40.08 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.02    0.05   40.12 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
     7    8.18                           clknet_3_7_0_clk (net)
                  0.02    0.00   40.12 ^ _912_/CK (DFF_X1)
                          0.00   40.12   clock reconvergence pessimism
                         -0.03   40.09   library setup time
                                 40.09   data required time
-----------------------------------------------------------------------------
                                 40.09   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 38.83   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _912_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.05 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X1)
     2    4.39                           clknet_1_0_0_clk (net)
                  0.01    0.00    0.05 ^ clkbuf_2_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03    0.08 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X1)
     2    1.96                           clknet_2_1_0_clk (net)
                  0.01    0.00    0.08 ^ clkbuf_3_2_0_clk/A (CLKBUF_X1)
                  0.04    0.06    0.14 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X1)
    12   15.56                           clknet_3_2_0_clk (net)
                  0.04    0.00    0.15 ^ _945_/CK (DFF_X1)
                  0.01    0.10    0.25 v _945_/Q (DFF_X1)
     2    7.72                           X_vec[15] (net)
                  0.01    0.00    0.25 v _465_/A (BUF_X4)
                  0.01    0.04    0.28 v _465_/Z (BUF_X4)
    10   39.66                           _366_ (net)
                  0.01    0.00    0.29 v _474_/A (XOR2_X2)
                  0.01    0.06    0.34 v _474_/Z (XOR2_X2)
     4    8.53                           _375_ (net)
                  0.01    0.00    0.34 v _475_/A4 (OR4_X4)
                  0.02    0.12    0.46 v _475_/ZN (OR4_X4)
     6   18.01                           _376_ (net)
                  0.02    0.00    0.46 v _487_/A2 (NOR3_X2)
                  0.04    0.07    0.53 ^ _487_/ZN (NOR3_X2)
     3    8.44                           _388_ (net)
                  0.04    0.00    0.53 ^ _490_/A3 (NOR4_X2)
                  0.02    0.02    0.56 v _490_/ZN (NOR4_X2)
     4    8.74                           _391_ (net)
                  0.02    0.00    0.56 v _617_/A3 (NAND4_X1)
                  0.02    0.03    0.59 ^ _617_/ZN (NAND4_X1)
     1    3.72                           _115_ (net)
                  0.02    0.00    0.59 ^ _620_/A (OAI221_X2)
                  0.02    0.03    0.62 v _620_/ZN (OAI221_X2)
     2    3.35                           _118_ (net)
                  0.02    0.00    0.62 v _621_/A3 (OR3_X1)
                  0.01    0.09    0.71 v _621_/ZN (OR3_X1)
     2    3.47                           _119_ (net)
                  0.01    0.00    0.71 v _632_/A3 (NOR3_X1)
                  0.04    0.07    0.78 ^ _632_/ZN (NOR3_X1)
     2    3.96                           _130_ (net)
                  0.04    0.00    0.78 ^ _646_/B1 (OAI21_X1)
                  0.02    0.03    0.81 v _646_/ZN (OAI21_X1)
     2    4.88                           _144_ (net)
                  0.02    0.00    0.81 v _648_/B1 (AOI21_X2)
                  0.03    0.04    0.85 ^ _648_/ZN (AOI21_X2)
     2    6.24                           _146_ (net)
                  0.03    0.00    0.85 ^ _650_/B1 (OAI21_X1)
                  0.02    0.02    0.87 v _650_/ZN (OAI21_X1)
     1    3.25                           _148_ (net)
                  0.02    0.00    0.87 v _651_/B2 (AOI21_X2)
                  0.03    0.05    0.92 ^ _651_/ZN (AOI21_X2)
     2    8.60                           _149_ (net)
                  0.03    0.00    0.92 ^ _652_/B (XNOR2_X2)
                  0.09    0.08    0.99 ^ _652_/ZN (XNOR2_X2)
    10   33.96                           _150_ (net)
                  0.09    0.00    1.00 ^ _765_/A1 (NAND4_X2)
                  0.03    0.05    1.05 v _765_/ZN (NAND4_X2)
     3    6.77                           _256_ (net)
                  0.03    0.00    1.05 v _766_/B1 (OAI21_X1)
                  0.04    0.06    1.11 ^ _766_/ZN (OAI21_X1)
     3    5.81                           _257_ (net)
                  0.04    0.00    1.11 ^ _821_/B3 (OAI33_X1)
                  0.02    0.04    1.15 v _821_/ZN (OAI33_X1)
     2    2.86                           _306_ (net)
                  0.02    0.00    1.15 v _823_/A3 (OR3_X1)
                  0.01    0.08    1.23 v _823_/ZN (OR3_X1)
     1    0.97                           _308_ (net)
                  0.01    0.00    1.23 v _824_/A3 (AND3_X1)
                  0.01    0.04    1.26 v _824_/ZN (AND3_X1)
     1    1.97                           P_vec[13] (net)
                  0.01    0.00    1.26 v _912_/D (DFF_X1)
                                  1.26   data arrival time

                         40.00   40.00   clock clk (rise edge)
                          0.00   40.00   clock source latency
                  0.00    0.00   40.00 ^ clk (in)
     1    3.71                           clk (net)
                  0.00    0.00   40.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.01   40.01 ^ clkbuf_0_clk/Z (BUF_X4)
     2    3.41                           clknet_0_clk (net)
                  0.01    0.00   40.02 ^ clkbuf_1_1_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.05 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X1)
     2    3.68                           clknet_1_1_0_clk (net)
                  0.01    0.00   40.05 ^ clkbuf_2_3_0_clk/A (CLKBUF_X1)
                  0.01    0.03   40.08 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X1)
     2    1.96                           clknet_2_3_0_clk (net)
                  0.01    0.00   40.08 ^ clkbuf_3_7_0_clk/A (CLKBUF_X1)
                  0.02    0.05   40.12 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X1)
     7    8.18                           clknet_3_7_0_clk (net)
                  0.02    0.00   40.12 ^ _912_/CK (DFF_X1)
                          0.00   40.12   clock reconvergence pessimism
                         -0.03   40.09   library setup time
                                 40.09   data required time
-----------------------------------------------------------------------------
                                 40.09   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 38.83   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_936_/CK ^
   0.15
_911_/CK ^
   0.12      0.00       0.02


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.11e-06   2.74e-07   5.13e-06   1.25e-05  32.7%
Combinational          3.83e-06   5.67e-06   1.62e-05   2.57e-05  67.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.09e-05   5.94e-06   2.14e-05   3.83e-05 100.0%
                          28.6%      15.5%      55.9%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 358692 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
49718

==========================================================================
pin_count
--------------------------------------------------------------------------
1878
[INFO] Deleted 0 routing obstructions
0:05.78elapsed 99%CPU 118804memKB
mkdir -p ./objects/nangate45/mult_approx
sed '/OR_DEFAULT/d' ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > ./objects/nangate45/mult_approx/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/OpenROAD-flow/flow/objects/nangate45/mult_approx/klayout_tech.lef</lef-files> <lef-files>/OpenROAD-flow/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' platforms/nangate45/FreePDK45.lyt > objects/nangate45/mult_approx/klayout.lyt
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=mult_top \
        -rd in_def=./results/nangate45/mult_approx/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/mult_approx/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/mult_approx/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/mult_approx/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'mult_top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/mult_approx/6_1_merged.gds'
0:01.74elapsed 99%CPU 328048memKB
cp results/nangate45/mult_approx/6_1_merged.gds results/nangate45/mult_approx/6_final.gds
0.0383
0.0214
0.00594
0.0109
782.838
0.0483
()
[INFO][FLOW] Using platform directory ./platforms/nangate45
rm -f  ./results/nangate45/mult_approx/1_*.v ./results/nangate45/mult_approx/1_synth.sdc
rm -f  ./reports/nangate45/mult_approx/synth_*
rm -f  ./logs/nangate45/mult_approx/1_*
rm -rf _tmp_yosys-abc-*
rm -f ./results/nangate45/mult_approx/2_*floorplan*.def ./results/nangate45/mult_approx/2_floorplan.sdc
rm -f ./reports/nangate45/mult_approx/2_*
rm -f ./logs/nangate45/mult_approx/2_*
rm -f ./results/nangate45/mult_approx/3_*place*.def
rm -f ./results/nangate45/mult_approx/3_place.sdc
rm -f ./reports/nangate45/mult_approx/3_*
rm -f ./logs/nangate45/mult_approx/3_*
rm -rf ./results/nangate45/mult_approx/4_*cts*.def ./results/nangate45/mult_approx/4_cts.sdc
rm -f  ./reports/nangate45/mult_approx/4_*
rm -f  ./logs/nangate45/mult_approx/4_*
rm -rf output*/ results*.out.dmp layer_*.mps
rm -rf *.gdid *.log *.met *.sav *.res.dmp
rm -rf ./results/nangate45/mult_approx/route.guide ./objects/nangate45/mult_approx/TritonRoute.param
rm -rf ./results/nangate45/mult_approx/5_route.def ./results/nangate45/mult_approx/5_route.sdc ./objects/nangate45/mult_approx/5_route_TA.def
rm -f  ./reports/nangate45/mult_approx/5_*
rm -f  ./logs/nangate45/mult_approx/5_*
rm -rf ./results/nangate45/mult_approx/6_*.gds ./results/nangate45/mult_approx/6_*.def ./results/nangate45/mult_approx/6_*.v
rm -rf ./reports/nangate45/mult_approx/6_*.rpt
rm -f  ./logs/nangate45/mult_approx/6_*
rm -rf ./objects/nangate45/mult_approx
