
/**
 * @brief Module header for Asclin peripheral
 *
 * Automatically generated from regdump.py script and Infineon iLLD
 * iLLD_1_0_1_15_0__TC33A source code
 */
#pragma once

#include "BusClient.hpp"
#include "Types.hpp"

namespace Tricore {

class Asclin : public BusClient {

public:

    Asclin();

    void read(byte *buffer_out, u32 address, usize length) override;

    void write(const byte *buffer_in, u32 address, usize length) override;

private:

    u32 m_asclin0_clc;
    u32 m_asclin0_iocr;
    u32 m_asclin0_id;
    u32 m_asclin0_txfifocon;
    u32 m_asclin0_rxfifocon;
    u32 m_asclin0_bitcon;
    u32 m_asclin0_framecon;
    u32 m_asclin0_datcon;
    u32 m_asclin0_brg;
    u32 m_asclin0_brd;
    u32 m_asclin0_lin_con;
    u32 m_asclin0_lin_btimer;
    u32 m_asclin0_lin_htimer;
    u32 m_asclin0_flags;
    u32 m_asclin0_flagsset;
    u32 m_asclin0_flagsclear;
    u32 m_asclin0_flagsenable;
    u32 m_asclin0_txdata;
    u32 m_asclin0_rxdata;
    u32 m_asclin0_csr;
    u32 m_asclin0_rxdatad;
    u32 m_asclin0_ocs;
    u32 m_asclin0_krstclr;
    u32 m_asclin0_krst1;
    u32 m_asclin0_krst0;
    u32 m_asclin0_accen1;
    u32 m_asclin0_accen0;
    u32 m_asclin1_clc;
    u32 m_asclin1_iocr;
    u32 m_asclin1_id;
    u32 m_asclin1_txfifocon;
    u32 m_asclin1_rxfifocon;
    u32 m_asclin1_bitcon;
    u32 m_asclin1_framecon;
    u32 m_asclin1_datcon;
    u32 m_asclin1_brg;
    u32 m_asclin1_brd;
    u32 m_asclin1_lin_con;
    u32 m_asclin1_lin_btimer;
    u32 m_asclin1_lin_htimer;
    u32 m_asclin1_flags;
    u32 m_asclin1_flagsset;
    u32 m_asclin1_flagsclear;
    u32 m_asclin1_flagsenable;
    u32 m_asclin1_txdata;
    u32 m_asclin1_rxdata;
    u32 m_asclin1_csr;
    u32 m_asclin1_rxdatad;
    u32 m_asclin1_ocs;
    u32 m_asclin1_krstclr;
    u32 m_asclin1_krst1;
    u32 m_asclin1_krst0;
    u32 m_asclin1_accen1;
    u32 m_asclin1_accen0;
    u32 m_asclin2_clc;
    u32 m_asclin2_iocr;
    u32 m_asclin2_id;
    u32 m_asclin2_txfifocon;
    u32 m_asclin2_rxfifocon;
    u32 m_asclin2_bitcon;
    u32 m_asclin2_framecon;
    u32 m_asclin2_datcon;
    u32 m_asclin2_brg;
    u32 m_asclin2_brd;
    u32 m_asclin2_lin_con;
    u32 m_asclin2_lin_btimer;
    u32 m_asclin2_lin_htimer;
    u32 m_asclin2_flags;
    u32 m_asclin2_flagsset;
    u32 m_asclin2_flagsclear;
    u32 m_asclin2_flagsenable;
    u32 m_asclin2_txdata;
    u32 m_asclin2_rxdata;
    u32 m_asclin2_csr;
    u32 m_asclin2_rxdatad;
    u32 m_asclin2_ocs;
    u32 m_asclin2_krstclr;
    u32 m_asclin2_krst1;
    u32 m_asclin2_krst0;
    u32 m_asclin2_accen1;
    u32 m_asclin2_accen0;
    u32 m_asclin3_clc;
    u32 m_asclin3_iocr;
    u32 m_asclin3_id;
    u32 m_asclin3_txfifocon;
    u32 m_asclin3_rxfifocon;
    u32 m_asclin3_bitcon;
    u32 m_asclin3_framecon;
    u32 m_asclin3_datcon;
    u32 m_asclin3_brg;
    u32 m_asclin3_brd;
    u32 m_asclin3_lin_con;
    u32 m_asclin3_lin_btimer;
    u32 m_asclin3_lin_htimer;
    u32 m_asclin3_flags;
    u32 m_asclin3_flagsset;
    u32 m_asclin3_flagsclear;
    u32 m_asclin3_flagsenable;
    u32 m_asclin3_txdata;
    u32 m_asclin3_rxdata;
    u32 m_asclin3_csr;
    u32 m_asclin3_rxdatad;
    u32 m_asclin3_ocs;
    u32 m_asclin3_krstclr;
    u32 m_asclin3_krst1;
    u32 m_asclin3_krst0;
    u32 m_asclin3_accen1;
    u32 m_asclin3_accen0;
    u32 m_asclin4_clc;
    u32 m_asclin4_iocr;
    u32 m_asclin4_id;
    u32 m_asclin4_txfifocon;
    u32 m_asclin4_rxfifocon;
    u32 m_asclin4_bitcon;
    u32 m_asclin4_framecon;
    u32 m_asclin4_datcon;
    u32 m_asclin4_brg;
    u32 m_asclin4_brd;
    u32 m_asclin4_lin_con;
    u32 m_asclin4_lin_btimer;
    u32 m_asclin4_lin_htimer;
    u32 m_asclin4_flags;
    u32 m_asclin4_flagsset;
    u32 m_asclin4_flagsclear;
    u32 m_asclin4_flagsenable;
    u32 m_asclin4_txdata;
    u32 m_asclin4_rxdata;
    u32 m_asclin4_csr;
    u32 m_asclin4_rxdatad;
    u32 m_asclin4_ocs;
    u32 m_asclin4_krstclr;
    u32 m_asclin4_krst1;
    u32 m_asclin4_krst0;
    u32 m_asclin4_accen1;
    u32 m_asclin4_accen0;
    u32 m_asclin5_clc;
    u32 m_asclin5_iocr;
    u32 m_asclin5_id;
    u32 m_asclin5_txfifocon;
    u32 m_asclin5_rxfifocon;
    u32 m_asclin5_bitcon;
    u32 m_asclin5_framecon;
    u32 m_asclin5_datcon;
    u32 m_asclin5_brg;
    u32 m_asclin5_brd;
    u32 m_asclin5_lin_con;
    u32 m_asclin5_lin_btimer;
    u32 m_asclin5_lin_htimer;
    u32 m_asclin5_flags;
    u32 m_asclin5_flagsset;
    u32 m_asclin5_flagsclear;
    u32 m_asclin5_flagsenable;
    u32 m_asclin5_txdata;
    u32 m_asclin5_rxdata;
    u32 m_asclin5_csr;
    u32 m_asclin5_rxdatad;
    u32 m_asclin5_ocs;
    u32 m_asclin5_krstclr;
    u32 m_asclin5_krst1;
    u32 m_asclin5_krst0;
    u32 m_asclin5_accen1;
    u32 m_asclin5_accen0;
    u32 m_asclin6_clc;
    u32 m_asclin6_iocr;
    u32 m_asclin6_id;
    u32 m_asclin6_txfifocon;
    u32 m_asclin6_rxfifocon;
    u32 m_asclin6_bitcon;
    u32 m_asclin6_framecon;
    u32 m_asclin6_datcon;
    u32 m_asclin6_brg;
    u32 m_asclin6_brd;
    u32 m_asclin6_lin_con;
    u32 m_asclin6_lin_btimer;
    u32 m_asclin6_lin_htimer;
    u32 m_asclin6_flags;
    u32 m_asclin6_flagsset;
    u32 m_asclin6_flagsclear;
    u32 m_asclin6_flagsenable;
    u32 m_asclin6_txdata;
    u32 m_asclin6_rxdata;
    u32 m_asclin6_csr;
    u32 m_asclin6_rxdatad;
    u32 m_asclin6_ocs;
    u32 m_asclin6_krstclr;
    u32 m_asclin6_krst1;
    u32 m_asclin6_krst0;
    u32 m_asclin6_accen1;
    u32 m_asclin6_accen0;
    u32 m_asclin7_clc;
    u32 m_asclin7_iocr;
    u32 m_asclin7_id;
    u32 m_asclin7_txfifocon;
    u32 m_asclin7_rxfifocon;
    u32 m_asclin7_bitcon;
    u32 m_asclin7_framecon;
    u32 m_asclin7_datcon;
    u32 m_asclin7_brg;
    u32 m_asclin7_brd;
    u32 m_asclin7_lin_con;
    u32 m_asclin7_lin_btimer;
    u32 m_asclin7_lin_htimer;
    u32 m_asclin7_flags;
    u32 m_asclin7_flagsset;
    u32 m_asclin7_flagsclear;
    u32 m_asclin7_flagsenable;
    u32 m_asclin7_txdata;
    u32 m_asclin7_rxdata;
    u32 m_asclin7_csr;
    u32 m_asclin7_rxdatad;
    u32 m_asclin7_ocs;
    u32 m_asclin7_krstclr;
    u32 m_asclin7_krst1;
    u32 m_asclin7_krst0;
    u32 m_asclin7_accen1;
    u32 m_asclin7_accen0;
    u32 m_asclin8_clc;
    u32 m_asclin8_iocr;
    u32 m_asclin8_id;
    u32 m_asclin8_txfifocon;
    u32 m_asclin8_rxfifocon;
    u32 m_asclin8_bitcon;
    u32 m_asclin8_framecon;
    u32 m_asclin8_datcon;
    u32 m_asclin8_brg;
    u32 m_asclin8_brd;
    u32 m_asclin8_lin_con;
    u32 m_asclin8_lin_btimer;
    u32 m_asclin8_lin_htimer;
    u32 m_asclin8_flags;
    u32 m_asclin8_flagsset;
    u32 m_asclin8_flagsclear;
    u32 m_asclin8_flagsenable;
    u32 m_asclin8_txdata;
    u32 m_asclin8_rxdata;
    u32 m_asclin8_csr;
    u32 m_asclin8_rxdatad;
    u32 m_asclin8_ocs;
    u32 m_asclin8_krstclr;
    u32 m_asclin8_krst1;
    u32 m_asclin8_krst0;
    u32 m_asclin8_accen1;
    u32 m_asclin8_accen0;
    u32 m_asclin9_clc;
    u32 m_asclin9_iocr;
    u32 m_asclin9_id;
    u32 m_asclin9_txfifocon;
    u32 m_asclin9_rxfifocon;
    u32 m_asclin9_bitcon;
    u32 m_asclin9_framecon;
    u32 m_asclin9_datcon;
    u32 m_asclin9_brg;
    u32 m_asclin9_brd;
    u32 m_asclin9_lin_con;
    u32 m_asclin9_lin_btimer;
    u32 m_asclin9_lin_htimer;
    u32 m_asclin9_flags;
    u32 m_asclin9_flagsset;
    u32 m_asclin9_flagsclear;
    u32 m_asclin9_flagsenable;
    u32 m_asclin9_txdata;
    u32 m_asclin9_rxdata;
    u32 m_asclin9_csr;
    u32 m_asclin9_rxdatad;
    u32 m_asclin9_ocs;
    u32 m_asclin9_krstclr;
    u32 m_asclin9_krst1;
    u32 m_asclin9_krst0;
    u32 m_asclin9_accen1;
    u32 m_asclin9_accen0;

};

} // namespace Tricore
