{
    "DESIGN_NAME": "cipher_wrapper_ex2",
    "VERILOG_FILES": [
        "ex2/src/cipher_wrapper_ex2.v",
        "ex1/src/cipher_core.v"
    ],
    "RUN_LINTER": false,
    "DESIGN_IS_CORE": true,
    "FP_PDN_CORE_RING": true,
    "CLOCK_PORT": "clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 1000",
    "FP_DEF_TEMPLATE": "open-flow/ex2_aux/def/cipher_wrapper_ex2.def",
    "VDD_NETS": ["VPWR"],
    "GND_NETS": ["VGND"],
    "RUN_MAGIC_DRC": false,
    "RUN_KLAYOUT_XOR": false,
    "pdk::sky130A": {
        "MAX_FANOUT_CONSTRAINT": 6,
        "PL_TARGET_DENSITY_PCT": 40,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15
        }
    }
}
