#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar 23 16:00:14 2022
# Process ID: 19604
# Current directory: C:/Users/liams/Documents/GitHub/Virtex-HDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16596 C:\Users\liams\Documents\GitHub\Virtex-HDL\Virtex-HDL.xpr
# Log file: C:/Users/liams/Documents/GitHub/Virtex-HDL/vivado.log
# Journal file: C:/Users/liams/Documents/GitHub/Virtex-HDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/utils_1/imports/synth_1/Top.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/utils_1/imports/synth_1/Top.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'blk_mem_frame_buffer_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'blk_mem_blobs_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_python_to_blob_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_python_stream_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_virtex_config_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.637 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_frame_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_blobs'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_python_to_blob'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_python_stream'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'clk_wiz_0'.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Reset' for source 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci'
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Reset' for source 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/fifo_virtex_config/fifo_virtex_config.xci'
[Wed Mar 23 16:00:54 2022] Launched blk_mem_frame_buffer_synth_1, blk_mem_blobs_synth_1, fifo_python_to_blob_synth_1, fifo_python_stream_synth_1, clk_wiz_0_synth_1, fifo_virtex_config_synth_1, synth_1...
Run output will be captured here:
blk_mem_frame_buffer_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_frame_buffer_synth_1/runme.log
blk_mem_blobs_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_blobs_synth_1/runme.log
fifo_python_to_blob_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_python_to_blob_synth_1/runme.log
fifo_python_stream_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_python_stream_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
fifo_virtex_config_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_virtex_config_synth_1/runme.log
synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
[Wed Mar 23 16:00:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/impl_1/runme.log
INFO: [Common 17-681] Processing pending cancel.
reset_run synth_1
reset_run blk_mem_frame_buffer_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_frame_buffer_synth_1

reset_run blk_mem_blobs_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_blobs_synth_1

reset_run fifo_python_to_blob_synth_1
reset_run fifo_python_stream_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_python_stream_synth_1

reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1

reset_run fifo_virtex_config_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_virtex_config_synth_1

set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/utils_1/imports/synth_1 [get_runs synth_1]
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_virtex_config'...
[Wed Mar 23 16:01:28 2022] Launched blk_mem_frame_buffer_synth_1, blk_mem_blobs_synth_1, fifo_python_to_blob_synth_1, fifo_python_stream_synth_1, clk_wiz_0_synth_1, fifo_virtex_config_synth_1, synth_1...
Run output will be captured here:
blk_mem_frame_buffer_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_frame_buffer_synth_1/runme.log
blk_mem_blobs_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/blk_mem_blobs_synth_1/runme.log
fifo_python_to_blob_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_python_to_blob_synth_1/runme.log
fifo_python_stream_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_python_stream_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
fifo_virtex_config_synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/fifo_virtex_config_synth_1/runme.log
synth_1: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
[Wed Mar 23 16:01:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFGCE} CONFIG.CLKOUT2_DRIVES {BUFGCE} CONFIG.CLKOUT3_DRIVES {BUFGCE} CONFIG.CLKOUT4_DRIVES {BUFGCE} CONFIG.CLKOUT5_DRIVES {BUFGCE} CONFIG.CLKOUT6_DRIVES {BUFGCE} CONFIG.CLKOUT7_DRIVES {BUFGCE} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {80.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.CLKOUT1_JITTER {229.362} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {167.017} CONFIG.CLKOUT2_PHASE_ERROR {114.212} CONFIG.CLKOUT3_JITTER {126.455} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 20
[Wed Mar 23 16:05:52 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Wed Mar 23 16:05:52 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:05:57 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:06:02 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:06:07 2022] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1238.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'clk_wiz_0' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 16:06:04 2022...
[Wed Mar 23 16:06:07 2022] clk_wiz_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'clk_wiz_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1366.414 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files -ipstatic_source_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/modelsim} {questa=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/questa} {riviera=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/riviera} {activehdl=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar 23 16:06:18 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
[Wed Mar 23 16:06:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
set_property write_incremental_synth_checkpoint true [get_runs synth_1]
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Wed Mar 23 16:08:44 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
[Wed Mar 23 16:08:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
set_property write_incremental_synth_checkpoint false [get_runs synth_1]
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Wed Mar 23 16:10:27 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
[Wed Mar 23 16:10:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200} CONFIG.USE_SAFE_CLOCK_STARTUP {true} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.CLKOUT1_DRIVES {BUFGCE} CONFIG.CLKOUT2_DRIVES {BUFGCE} CONFIG.CLKOUT3_DRIVES {BUFGCE} CONFIG.CLKOUT4_DRIVES {BUFGCE} CONFIG.CLKOUT5_DRIVES {BUFGCE} CONFIG.CLKOUT6_DRIVES {BUFGCE} CONFIG.CLKOUT7_DRIVES {BUFGCE} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {80.000} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.5} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.5} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {229.362} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {167.017} CONFIG.CLKOUT2_PHASE_ERROR {114.212} CONFIG.CLKOUT3_JITTER {126.455} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 20
[Wed Mar 23 16:12:17 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Wed Mar 23 16:12:17 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:12:23 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:12:28 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:12:33 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Mar 23 16:12:43 2022] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59963]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59963]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.512 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout3_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     3|
|3     |BUFH       |     3|
|4     |MMCME2_ADV |     1|
|5     |FDRE       |    24|
|6     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1238.512 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.512 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.512 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout3_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances

Synth Design complete, checksum: e373b63f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1238.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = 4dcbafd6786b651d
INFO: [Common 17-1381] The checkpoint 'C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 16:12:43 2022...
[Wed Mar 23 16:12:48 2022] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.367 ; gain = 37.469
export_simulation -of_objects [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci] -directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files -ipstatic_source_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/modelsim} {questa=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/questa} {riviera=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/riviera} {activehdl=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
[Wed Mar 23 16:12:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.runs/synth_1/runme.log
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [xilinx.com:ip:bscan_jtag:1.0-1010] bscan_jtag_0: true
