

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun Mar  4 20:12:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_axi_stream_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      2.25|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  151|  151|  151|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_data_V), !map !39"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %A_keep_V), !map !45"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %A_strb_V), !map !49"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %A_user_V), !map !53"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_last_V), !map !57"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %A_id_V), !map !61"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %A_dest_V), !map !65"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_data_V), !map !69"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_keep_V), !map !73"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_strb_V), !map !77"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %B_user_V), !map !81"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_last_V), !map !85"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %B_id_V), !map !89"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %B_dest_V), !map !93"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "br label %1" [example.cpp:100]

 <State 2> : 1.61ns
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i6 %i, -14" [example.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%i_1 = add i6 %i, 1" [example.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [example.cpp:100]
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [example.cpp:109]

 <State 3> : 2.25ns
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%A_data_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_keep_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_strb_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2"
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_user_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_last_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4"
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_id_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5"
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_dest_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6"
ST_3 : Operation 38 [1/1] (2.24ns) (out node of the LUT)   --->   "%val_assign = add nsw i32 %A_data_V_tmp, 5" [example.cpp:101]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, i32 %val_assign, i4 %A_keep_V_tmp, i4 %A_strb_V_tmp, i2 %A_user_V_tmp, i1 %A_last_V_tmp, i5 %A_id_V_tmp, i6 %A_dest_V_tmp)" [example.cpp:101]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, i32 %val_assign, i4 %A_keep_V_tmp, i4 %A_strb_V_tmp, i2 %A_user_V_tmp, i1 %A_last_V_tmp, i5 %A_id_V_tmp, i6 %A_dest_V_tmp)" [example.cpp:101]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [example.cpp:100]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 1.67ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:100) [34]  (1.3 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', example.cpp:100) [34]  (0 ns)
	'add' operation ('i', example.cpp:100) [37]  (1.61 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	axis read on port 'A_data_V' [40]  (0 ns)
	'add' operation ('val', example.cpp:101) [48]  (2.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
