\hypertarget{group__UART__Library}{}\section{U\+A\+R\+T\+\_\+\+Library}
\label{group__UART__Library}\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__UART__Library_gad4455691936f92fdd6c37566fc58ba1f}{B\+A\+U\+D\+\_\+\+R\+A\+TE}~921600
\item 
\#define \hyperlink{group__UART__Library_gafa87a27ed6f715eb90d4db80687e93bf}{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}~U\+A\+R\+T0\+\_\+\+I\+R\+Q\+Handler
\item 
\#define \hyperlink{group__UART__Library_ga7c3d3b9d5cf2685f7fdb298eaf359875}{I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}~U\+A\+R\+T0\+\_\+\+I\+R\+Qn
\item 
\#define \hyperlink{group__UART__Library_gaf9c71990720971fa35b971b5e305c05b}{U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE}~32	/$\ast$ Receive $\ast$/
\item 
\#define \hyperlink{group__UART__Library_ga43200fe4a9ea07a8a7f41b484fce9a18}{U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}~L\+P\+C\+\_\+\+U\+A\+R\+T0
\item 
\#define \hyperlink{group__UART__Library_ga5fe77d3c1b35665239feac7a45b514a6}{U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE}~128	/$\ast$ Send $\ast$/
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{group__UART__Library_ga7a96fcb2dfc23bcf106ef05a6e348eb4}{Drv\+\_\+\+U\+A\+R\+T\+\_\+available} ()
\begin{DoxyCompactList}\small\item\em Indicates if there is new data to be read. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__Library_ga4d7777f8692bb7fdf17e975025bfbf8a}{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} ()
\begin{DoxyCompactList}\small\item\em U\+A\+RT de-\/initialization. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__Library_gae34ea7abfefbe2834e8b17aec557a30d}{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit} ()
\begin{DoxyCompactList}\small\item\em Ring Buffers initialization. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group__UART__Library_ga0332d0b4b9dee94a3464a62ab776b594}{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte} ()
\begin{DoxyCompactList}\small\item\em Read one byte. \end{DoxyCompactList}\item 
int \hyperlink{group__UART__Library_gac8130d4c4c932205906c516ff6afe684}{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB} (uint8\+\_\+t data\mbox{[}$\,$\mbox{]}, int bytes)
\begin{DoxyCompactList}\small\item\em Receive data by U\+A\+RT with Ring Buffer. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__Library_ga3cd9c151bd9649652b8f6c7a8a371f4b}{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send} (uint8\+\_\+t data\mbox{[}$\,$\mbox{]}, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Send data by U\+A\+RT. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__Library_ga8026f78d22425b39818431d299d638a3}{Drv\+\_\+\+U\+A\+R\+T\+\_\+setup} ()
\begin{DoxyCompactList}\small\item\em U\+A\+RT initial setup and initialization. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__Library_gab1ae01fa9bacc6e16c6aff7f1e055b1d}{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME} (void)
\begin{DoxyCompactList}\small\item\em U\+A\+RT 0 interrupt handler using ring buffers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\char`\"{}\char`\"{} Driver for controlling the Serial U\+A\+RT. 

\subsection{Macro Definition Documentation}
\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!B\+A\+U\+D\+\_\+\+R\+A\+TE@{B\+A\+U\+D\+\_\+\+R\+A\+TE}}
\index{B\+A\+U\+D\+\_\+\+R\+A\+TE@{B\+A\+U\+D\+\_\+\+R\+A\+TE}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{B\+A\+U\+D\+\_\+\+R\+A\+TE}{BAUD_RATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+A\+U\+D\+\_\+\+R\+A\+TE~921600}\hypertarget{group__UART__Library_gad4455691936f92fdd6c37566fc58ba1f}{}\label{group__UART__Library_gad4455691936f92fdd6c37566fc58ba1f}


Definition at line 30 of file Drv\+\_\+\+U\+A\+R\+T.\+h.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME@{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}}
\index{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME@{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}{HANDLER_NAME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME~U\+A\+R\+T0\+\_\+\+I\+R\+Q\+Handler}\hypertarget{group__UART__Library_gafa87a27ed6f715eb90d4db80687e93bf}{}\label{group__UART__Library_gafa87a27ed6f715eb90d4db80687e93bf}


Definition at line 27 of file Drv\+\_\+\+U\+A\+R\+T.\+h.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON@{I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}}
\index{I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON@{I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}{IRQ_SELECTION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+R\+Q\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON~U\+A\+R\+T0\+\_\+\+I\+R\+Qn}\hypertarget{group__UART__Library_ga7c3d3b9d5cf2685f7fdb298eaf359875}{}\label{group__UART__Library_ga7c3d3b9d5cf2685f7fdb298eaf359875}


Definition at line 26 of file Drv\+\_\+\+U\+A\+R\+T.\+h.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE}}
\index{U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE}{UART_RRB_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+R\+B\+\_\+\+S\+I\+ZE~32	/$\ast$ Receive $\ast$/}\hypertarget{group__UART__Library_gaf9c71990720971fa35b971b5e305c05b}{}\label{group__UART__Library_gaf9c71990720971fa35b971b5e305c05b}


Definition at line 33 of file Drv\+\_\+\+U\+A\+R\+T.\+h.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON@{U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}}
\index{U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON@{U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}{UART_SELECTION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON~L\+P\+C\+\_\+\+U\+A\+R\+T0}\hypertarget{group__UART__Library_ga43200fe4a9ea07a8a7f41b484fce9a18}{}\label{group__UART__Library_ga43200fe4a9ea07a8a7f41b484fce9a18}
Definitions 

Definition at line 25 of file Drv\+\_\+\+U\+A\+R\+T.\+h.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE}}
\index{U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE}{UART_SRB_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+R\+B\+\_\+\+S\+I\+ZE~128	/$\ast$ Send $\ast$/}\hypertarget{group__UART__Library_ga5fe77d3c1b35665239feac7a45b514a6}{}\label{group__UART__Library_ga5fe77d3c1b35665239feac7a45b514a6}


Definition at line 32 of file Drv\+\_\+\+U\+A\+R\+T.\+h.



\subsection{Function Documentation}
\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+available@{Drv\+\_\+\+U\+A\+R\+T\+\_\+available}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+available@{Drv\+\_\+\+U\+A\+R\+T\+\_\+available}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+available()}{Drv_UART_available()}}]{\setlength{\rightskip}{0pt plus 5cm}bool Drv\+\_\+\+U\+A\+R\+T\+\_\+available (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_ga7a96fcb2dfc23bcf106ef05a6e348eb4}{}\label{group__UART__Library_ga7a96fcb2dfc23bcf106ef05a6e348eb4}


Indicates if there is new data to be read. 

\begin{DoxyReturn}{Returns}
T\+R\+UE if there is new byte at U\+A\+RT buffer, F\+A\+L\+SE if not 
\end{DoxyReturn}


Definition at line 78 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init()}{Drv_UART_DeInit()}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_ga4d7777f8692bb7fdf17e975025bfbf8a}{}\label{group__UART__Library_ga4d7777f8692bb7fdf17e975025bfbf8a}


U\+A\+RT de-\/initialization. 



Definition at line 88 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit()}{Drv_UART_RBinit()}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+U\+A\+R\+T\+\_\+\+R\+Binit (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_gae34ea7abfefbe2834e8b17aec557a30d}{}\label{group__UART__Library_gae34ea7abfefbe2834e8b17aec557a30d}


Ring Buffers initialization. 

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte()}{Drv_UART_ReadByte()}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_ga0332d0b4b9dee94a3464a62ab776b594}{}\label{group__UART__Library_ga0332d0b4b9dee94a3464a62ab776b594}


Read one byte. 

\begin{DoxyReturn}{Returns}
Received byte 
\end{DoxyReturn}


Definition at line 64 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+R\+B(uint8\+\_\+t data[], int bytes)}{Drv_UART_ReceiveRB(uint8_t data[], int bytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+RB (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{data\mbox{[}$\,$\mbox{]}, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_gac8130d4c4c932205906c516ff6afe684}{}\label{group__UART__Library_gac8130d4c4c932205906c516ff6afe684}


Receive data by U\+A\+RT with Ring Buffer. 

Receive data by U\+A\+RT with Ring Buffer. 

Definition at line 53 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send(uint8\+\_\+t data[], int num\+Bytes)}{Drv_UART_Send(uint8_t data[], int numBytes)}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+U\+A\+R\+T\+\_\+\+Send (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{data\mbox{[}$\,$\mbox{]}, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_ga3cd9c151bd9649652b8f6c7a8a371f4b}{}\label{group__UART__Library_ga3cd9c151bd9649652b8f6c7a8a371f4b}


Send data by U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em data\mbox{[}$\,$\mbox{]}} & Array of data to be sent \\
\hline
{\em num\+Byte} & Number of bytes to send by U\+A\+RT \\
\hline
\end{DoxyParams}


Definition at line 41 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!Drv\+\_\+\+U\+A\+R\+T\+\_\+setup@{Drv\+\_\+\+U\+A\+R\+T\+\_\+setup}}
\index{Drv\+\_\+\+U\+A\+R\+T\+\_\+setup@{Drv\+\_\+\+U\+A\+R\+T\+\_\+setup}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+U\+A\+R\+T\+\_\+setup()}{Drv_UART_setup()}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+U\+A\+R\+T\+\_\+setup (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_ga8026f78d22425b39818431d299d638a3}{}\label{group__UART__Library_ga8026f78d22425b39818431d299d638a3}


U\+A\+RT initial setup and initialization. 



Definition at line 13 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

\index{U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}!H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME@{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}}
\index{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME@{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME}!U\+A\+R\+T\+\_\+\+Library@{U\+A\+R\+T\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+M\+E(void)}{HANDLER_NAME(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void H\+A\+N\+D\+L\+E\+R\+\_\+\+N\+A\+ME (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__Library_gab1ae01fa9bacc6e16c6aff7f1e055b1d}{}\label{group__UART__Library_gab1ae01fa9bacc6e16c6aff7f1e055b1d}


U\+A\+RT 0 interrupt handler using ring buffers. 

\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 99 of file Drv\+\_\+\+U\+A\+R\+T.\+c.

