{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400238430090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400238430090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 13:07:09 2014 " "Processing started: Fri May 16 13:07:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400238430090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400238430090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400238430090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1400238430893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/COUNTER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400238431290 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400238431292 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400238431294 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_clear_busy_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_clear_busy_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_CLEAR_BUSY_MODULE " "Found entity 1: TTCRX_CLEAR_BUSY_MODULE" {  } { { "TTCRX_CLEAR_BUSY_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTCRX_CLEAR_BUSY_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Found design unit 1: led_counter-SYN" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/LED_COUNTER.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400238431299 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Found entity 1: LED_COUNTER" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/LED_COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDL_SOFT_RESET_MODULE " "Found entity 1: DDL_SOFT_RESET_MODULE" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTCRX_SOFT_RESET_MODULE.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file auto_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_RESET_MODULE " "Found entity 1: AUTO_RESET_MODULE" {  } { { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/AUTO_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238431325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238431325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1400238432171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDL_SOFT_RESET_MODULE DDL_SOFT_RESET_MODULE:inst7 " "Elaborating entity \"DDL_SOFT_RESET_MODULE\" for hierarchy \"DDL_SOFT_RESET_MODULE:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2432 -208 -40 2528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst2\"" {  } { { "ddl_ctrlr.bdf" "inst2" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1400238432315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432316 ""}  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1400238432316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1976 -616 -368 2072 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_RESET_MODULE AUTO_RESET_MODULE:inst54 " "Elaborating entity \"AUTO_RESET_MODULE\" for hierarchy \"AUTO_RESET_MODULE:inst54\"" {  } { { "ddl_ctrlr.bdf" "inst54" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2440 688 936 2568 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1448 224 536 1736 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:inst6 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 -176 0 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:inst6\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/FIFO.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:inst6\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/FIFO.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1400238432402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:inst6\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:inst6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432402 ""}  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/FIFO.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1400238432402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uf31 " "Found entity 1: scfifo_uf31" {  } { { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/scfifo_uf31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uf31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated " "Elaborating entity \"scfifo_uf31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5m31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5m31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5m31 " "Found entity 1: a_dpfifo_5m31" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5m31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo " "Elaborating entity \"a_dpfifo_5m31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\"" {  } { { "db/scfifo_uf31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram " "Elaborating entity \"altsyncram_t3e1\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_5m31.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer " "Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5m31.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison " "Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_5m31.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb " "Elaborating entity \"cntr_kkb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5m31.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_8m7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter " "Elaborating entity \"cntr_8m7\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_5m31.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_slb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr " "Elaborating entity \"cntr_slb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_5m31.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1432 1072 1408 1752 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:inst10 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:inst10\"" {  } { { "ddl_ctrlr.bdf" "inst10" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 344 -728 -584 440 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNTER:inst10\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/COUNTER.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:inst10\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/COUNTER.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1400238432781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:inst10\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238432781 ""}  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/COUNTER.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1400238432781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238432828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238432828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated " "Elaborating entity \"cntr_d5i\" for hierarchy \"COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -336 144 424 -208 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238432857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_CLEAR_BUSY_MODULE TTCRX_CLEAR_BUSY_MODULE:inst1 " "Elaborating entity \"TTCRX_CLEAR_BUSY_MODULE\" for hierarchy \"TTCRX_CLEAR_BUSY_MODULE:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2136 -624 -368 2232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238433011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2096 1848 1992 2208 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238433014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/LED_COUNTER.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238433034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/LED_COUNTER.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1400238433041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238433041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238433041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238433041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1400238433041 ""}  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/LED_COUNTER.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1400238433041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c8j " "Found entity 1: cntr_c8j" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_c8j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238433087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238433087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c8j LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated " "Elaborating entity \"cntr_c8j\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1400238433087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6p14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p14 " "Found entity 1: altsyncram_6p14" {  } { { "db/altsyncram_6p14.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_6p14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238433926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238433926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6pa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6pa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6pa " "Found entity 1: decode_6pa" {  } { { "db/decode_6pa.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/decode_6pa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2lb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2lb " "Found entity 1: mux_2lb" {  } { { "db/mux_2lb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/mux_2lb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hpc " "Found entity 1: mux_hpc" {  } { { "db/mux_hpc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/mux_hpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_trf " "Found entity 1: decode_trf" {  } { { "db/decode_trf.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/decode_trf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vdi " "Found entity 1: cntr_vdi" {  } { { "db/cntr_vdi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_vdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_adc " "Found entity 1: cmpr_adc" {  } { { "db/cmpr_adc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cmpr_adc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r7j " "Found entity 1: cntr_r7j" {  } { { "db/cntr_r7j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_r7j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6di " "Found entity 1: cntr_6di" {  } { { "db/cntr_6di.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_6di.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ivi " "Found entity 1: cntr_ivi" {  } { { "db/cntr_ivi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_ivi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400238434713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400238434713 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1400238434779 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1400238435306 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1400238435306 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM " "State machine \"\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM\" will be implemented as a safe state machine." {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435851 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|header:inst15\|HEADER_SM " "State machine \"\|ddl_ctrlr\|header:inst15\|HEADER_SM\" will be implemented as a safe state machine." {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435852 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM " "State machine \"\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM\" will be implemented as a safe state machine." {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435852 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 144 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435855 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 178 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435857 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_SM " "State machine \"\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_SM\" will be implemented as a safe state machine." {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435859 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435880 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1400238435890 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 166 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 166 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1400238436839 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1400238442684 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "410 " "Not allowed to move 410 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "174 " "Not allowed to move at least 174 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1400238442758 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "109 " "Not allowed to move at least 109 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1400238442758 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "37 " "Not allowed to move at least 37 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1400238442758 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "6 " "Not allowed to move at least 6 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1400238442758 ""} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "84 " "Not allowed to move at least 84 registers due to user assignments" {  } {  } 0 13101 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1 1400238442758 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1400238442758 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL:inst2\|altpll:altpll_component\|_clk4 1 0 5 " "The Quartus II software applied gate-level register retiming to clock \"!PLL:inst2\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1400238442963 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1400238442963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE_LVDS GND " "Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1600 2096 2272 1616 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1400238443014 "|ddl_ctrlr|SPARE_LVDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE1 GND " "Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1632 2096 2272 1648 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1400238443014 "|ddl_ctrlr|G_SPARE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE2 GND " "Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1664 2096 2272 1680 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1400238443014 "|ddl_ctrlr|G_SPARE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1808 2080 2256 1824 "DATABUS_ADD\[7..0\]" "" } { 1720 2080 2256 1736 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1400238443014 "|ddl_ctrlr|DATABUS_ADD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1400238443014 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "ddl_ctrlr.bdf" "inst28" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1384 1864 1912 1416 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1400238443776 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1400238443776 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1400238443824 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1400238443958 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "194 " "Not allowed to move 194 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "39 " "Not allowed to move at least 39 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1400238444020 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "38 " "Not allowed to move at least 38 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1400238444020 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "116 " "Not allowed to move at least 116 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1400238444020 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1400238444020 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1400238444020 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "sld_signaltap:auto_signaltap_0\|raw_tck 2 0 96 " "The Quartus II software applied gate-level register retiming to clock \"sld_signaltap:auto_signaltap_0\|raw_tck\": created 2 new registers, removed 0 registers, left 96 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1400238444044 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1400238444044 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1400238444066 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 26 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 26 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1400238444701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1400238444747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1400238444747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2172 " "Implemented 2172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1400238445014 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1400238445014 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1400238445014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1977 " "Implemented 1977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1400238445014 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1400238445014 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1400238445014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1400238445014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400238445056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 13:07:25 2014 " "Processing ended: Fri May 16 13:07:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400238445056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400238445056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400238445056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400238445056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400238446158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400238446159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 13:07:25 2014 " "Processing started: Fri May 16 13:07:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400238446159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400238446159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400238446159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1400238446431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1400238446713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1400238446752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1400238446752 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst2\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"PLL:inst2\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1400238446900 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1400238446900 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1400238446900 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk4 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1400238446900 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1400238446900 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1400238447073 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Device EP2S30F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1400238447427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Device EP2S60F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1400238447427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Device EP2S60F484C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1400238447427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Device EP2S90H484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1400238447427 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1400238447427 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "18 " "Fitter converted 18 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Pin ~CS~ is reserved at location T16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6697 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Pin ~nWS~ is reserved at location V16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6698 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Pin ~nRS~ is reserved at location W17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6699 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6700 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Pin ~nCS~ is reserved at location W12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6701 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM2~ D12 " "Pin ~PGM2~ is reserved at location D12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6702 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM0~ H11 " "Pin ~PGM0~ is reserved at location H11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6703 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM1~ E11 " "Pin ~PGM1~ is reserved at location E11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6704 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Pin ~DATA0~ is reserved at location E13" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6705 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6706 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Pin ~DATA1~ is reserved at location H12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6707 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Pin ~DATA2~ is reserved at location D17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6708 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Pin ~DATA4~ is reserved at location E16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6709 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Pin ~DATA3~ is reserved at location A19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6710 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Pin ~DATA5~ is reserved at location E17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6711 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Pin ~DATA6~ is reserved at location B19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6712 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6713 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Pin ~DATA7~ is reserved at location D18" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 6714 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1400238447435 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1400238447435 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1400238447445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1400238447606 ""}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL:inst2\|altpll:altpll_component\|pll CLK40DES1 " "Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL:inst2\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1192 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 124 6720 7625 0} { 0 { 0 ""} 0 1233 6720 7625 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } } { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 164040 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1 1400238447642 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400238447847 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400238447847 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1400238447847 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1400238447847 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1400238447857 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1400238447909 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "  25.000    CLK40DES1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst85 " "  25.000       inst85" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " "  25.000 PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " "  50.000 PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " " 100.000 PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 PLL0:inst2\|altpll:altpll_component\|_clk4 " "   6.250 PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1400238447909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1192 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1233 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1233 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1233 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1233 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3805 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1578 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1504 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst64 " "Destination node inst64" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1673 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2025 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1680 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Destination node inst72" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -248 1008 1072 -200 "inst72" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1693 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Destination node ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2172 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Destination node DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2640 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WRITE_fbTEN~1 " "Destination node ddlctrlr:inst\|WRITE_fbTEN~1" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 84 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2931 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Destination node ddlctrlr:inst\|LOCAL_STATUS\[18\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2949 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 79 17 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_WORD_CNT[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3000 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448058 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1674 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2356 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 84 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2830 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2872 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2916 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 69 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2954 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3008 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3014 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448059 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448059 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1680 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4337 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4333 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4334 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448060 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4835 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst64  " "Automatically promoted node inst64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Destination node ddlctrlr:inst\|COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2096 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 96 21 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2102 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 78 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_CNT[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2110 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 72 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2237 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Destination node ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 93 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_BUSY_CNT[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2772 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448061 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1673 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4069 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5043 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448061 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3930 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1400238448062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3986 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3987 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4070 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1400238448062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1400238448062 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3830 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1400238448062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1400238448360 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1400238448363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1400238448363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1400238448367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1400238448372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1400238448375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1400238448502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1400238448506 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1400238448506 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238448559 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238448650 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL:inst2\|altpll:altpll_component\|pll 0 " "PLL \"PLL:inst2\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL:inst2\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Input port INCLK\[0\] of node \"PLL:inst2\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1192 -160 "CLK40DES1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1400238448811 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1400238448811 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1400238448848 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238449586 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst64~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst64~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 128022 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 128023 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst72 " "Asynchronous signal \|ddl_ctrlr\|inst72" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Asynchronous signal \|ddl_ctrlr\|inst21~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1400238449627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "30 0 " "Found 30 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1400238449627 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1400238449627 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1400238449631 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238449659 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238449839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238449841 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238449901 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238449902 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238450082 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1400238450364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1400238450484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1400238450704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1400238450830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1400238450834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1400238450834 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1400238450844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1400238451413 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238451460 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238451552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1400238452097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1400238452102 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1400238455584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1400238455584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1400238455586 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238455922 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1400238455967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1400238455967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238455967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238456345 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238456348 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238456414 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238456415 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238457093 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238457184 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 8 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 8 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238458500 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1400238458500 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1400238458582 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1400238458862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1400238459202 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238459785 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1400238459876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y14 X12_Y27 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } { { "loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27"} 0 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1400238462732 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1400238462732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1400238466907 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1400238467011 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1400238467011 ""}
{ "Warning" "WDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without board trace model assignments" { { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[31\] 3.3-V LVTTL " "Pin \"fbD\[31\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[30\] 3.3-V LVTTL " "Pin \"fbD\[30\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[29\] 3.3-V LVTTL " "Pin \"fbD\[29\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[28\] 3.3-V LVTTL " "Pin \"fbD\[28\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[27\] 3.3-V LVTTL " "Pin \"fbD\[27\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[26\] 3.3-V LVTTL " "Pin \"fbD\[26\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[25\] 3.3-V LVTTL " "Pin \"fbD\[25\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[24\] 3.3-V LVTTL " "Pin \"fbD\[24\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[23\] 3.3-V LVTTL " "Pin \"fbD\[23\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[22\] 3.3-V LVTTL " "Pin \"fbD\[22\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[21\] 3.3-V LVTTL " "Pin \"fbD\[21\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[20\] 3.3-V LVTTL " "Pin \"fbD\[20\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[19\] 3.3-V LVTTL " "Pin \"fbD\[19\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[18\] 3.3-V LVTTL " "Pin \"fbD\[18\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[17\] 3.3-V LVTTL " "Pin \"fbD\[17\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[16\] 3.3-V LVTTL " "Pin \"fbD\[16\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[15\] 3.3-V LVTTL " "Pin \"fbD\[15\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[14\] 3.3-V LVTTL " "Pin \"fbD\[14\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[13\] 3.3-V LVTTL " "Pin \"fbD\[13\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[12\] 3.3-V LVTTL " "Pin \"fbD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[11\] 3.3-V LVTTL " "Pin \"fbD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[10\] 3.3-V LVTTL " "Pin \"fbD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[9\] 3.3-V LVTTL " "Pin \"fbD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[8\] 3.3-V LVTTL " "Pin \"fbD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[7\] 3.3-V LVTTL " "Pin \"fbD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[6\] 3.3-V LVTTL " "Pin \"fbD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[5\] 3.3-V LVTTL " "Pin \"fbD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[4\] 3.3-V LVTTL " "Pin \"fbD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[3\] 3.3-V LVTTL " "Pin \"fbD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[2\] 3.3-V LVTTL " "Pin \"fbD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[1\] 3.3-V LVTTL " "Pin \"fbD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[0\] 3.3-V LVTTL " "Pin \"fbD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbCTRLn 3.3-V LVTTL " "Pin \"fbCTRLn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbTENn 3.3-V LVTTL " "Pin \"fbTENn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_CLOCK 3.3-V LVTTL " "Pin \"SEG_CLOCK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foCLK 3.3-V LVTTL " "Pin \"foCLK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_CSn 3.3-V LVTTL " "Pin \"LOC_CSn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_TRIG 3.3-V LVTTL " "Pin \"SEG_TRIG\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "BUSY 3.3-V LVTTL " "Pin \"BUSY\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SPARE_LVDS 3.3-V LVTTL " "Pin \"SPARE_LVDS\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE1 3.3-V LVTTL " "Pin \"G_SPARE1\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE2 3.3-V LVTTL " "Pin \"G_SPARE2\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "TRIG_LED 3.3-V LVTTL " "Pin \"TRIG_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "ACCESS_LED 3.3-V LVTTL " "Pin \"ACCESS_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foBSYn 3.3-V LVTTL " "Pin \"foBSYn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_Rn/W 3.3-V LVTTL " "Pin \"LOC_Rn/W\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Aout 3.3-V LVTTL " "Pin \"Aout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Bout 3.3-V LVTTL " "Pin \"Bout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Cout 3.3-V LVTTL " "Pin \"Cout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Dout 3.3-V LVTTL " "Pin \"Dout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 3.3-V LVTTL " "Pin \"RESETn_to_SEGMENT\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1400238467068 ""}  } {  } 0 306009 "Found %1!d! output pins without board trace model assignments" 0 0 "" 0 -1 1400238467068 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1400238467400 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1400238467630 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1400238467630 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1400238468029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.fit.smsg " "Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1400238469460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400238470084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 13:07:50 2014 " "Processing ended: Fri May 16 13:07:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400238470084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400238470084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400238470084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400238470084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400238471258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400238471259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 13:07:50 2014 " "Processing started: Fri May 16 13:07:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400238471259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400238471259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400238471259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400238471366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400238471367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 13:07:50 2014 " "Processing started: Fri May 16 13:07:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400238471367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400238471367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400238471367 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1400238471602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1400238471768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1400238471802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1400238471802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400238472083 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400238472083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1400238472083 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1400238472083 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1400238472091 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1400238472146 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1400238472162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.022 " "Worst-case setup slack is 1.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.022         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    3.054         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.692         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    3.692         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.392         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    7.392         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.036         0.000 inst85  " "   22.036         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.345 " "Worst-case recovery slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.345         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.671         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    7.671         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.349         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    8.349         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.745         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    9.745         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.749         0.000 inst85  " "   11.749         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.815 " "Worst-case removal slack is 0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.815         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.999         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.691         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.701         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    1.701         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.593         0.000 inst85  " "   12.593         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472259 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1400238472321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1400238472326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.022 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472328 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.022  " "Path #1: Setup slack is 1.022 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[0\] " "From Node    : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.649      2.524  F        clock network delay " "     5.649      2.524  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.776      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\] " "     5.776      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.776      0.000 FF  CELL  inst68\|COUNTER\[0\]\|regout " "     5.776      0.000 FF  CELL  inst68\|COUNTER\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.115      0.339 FF    IC  inst68\|_~0\|datac " "     6.115      0.339 FF    IC  inst68\|_~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.479      0.364 FR  CELL  inst68\|_~0\|combout " "     6.479      0.364 FR  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.946      0.467 RR    IC  inst68\|DELAY_SM~6\|datab " "     6.946      0.467 RR    IC  inst68\|DELAY_SM~6\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~6 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.424      0.478 RR  CELL  inst68\|DELAY_SM~6\|combout " "     7.424      0.478 RR  CELL  inst68\|DELAY_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~6 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.424      0.000 RR    IC  inst68\|END_STATE\|datain " "     7.424      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.631      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE " "     7.631      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.774      2.524  R        clock network delay " "     8.774      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.653     -0.121     uTsu  L0_DELAY:inst68\|END_STATE " "     8.653     -0.121     uTsu  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.631 " "Data Arrival Time  :     7.631" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.653 " "Data Required Time :     8.653" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.022  " "Slack              :     1.022 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472329 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.054 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.054" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.054  " "Path #1: Setup slack is 3.054 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst11 " "From Node    : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750     18.750           launch edge time " "    18.750     18.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.273      2.523  R        clock network delay " "    21.273      2.523  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      0.127     uTco  inst11 " "    21.400      0.127     uTco  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      0.000 RR  CELL  inst11\|regout " "    21.400      0.000 RR  CELL  inst11\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.156      0.756 RR    IC  inst59\|datac " "    22.156      0.756 RR    IC  inst59\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst59 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -160 1256 1320 -112 "inst59" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.462      0.306 RR  CELL  inst59\|combout " "    22.462      0.306 RR  CELL  inst59\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst59 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -160 1256 1320 -112 "inst59" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.919      1.457 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\]\|adatasdata " "    23.919      1.457 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\]\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.333      0.414 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "    24.333      0.414 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.508      2.508  R        clock network delay " "    27.508      2.508  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.387     -0.121     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "    27.387     -0.121     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.333 " "Data Arrival Time  :    24.333" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.387 " "Data Required Time :    27.387" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.054  " "Slack              :     3.054 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.692 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.692" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.692  " "Path #1: Setup slack is 3.692 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.274      2.524  R        clock network delay " "    46.274      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.401      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.401      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.616      1.215 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    47.616      1.215 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.687      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    47.687      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.041      0.354 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab " "    48.041      0.354 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.505      0.464 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout " "    48.505      0.464 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.505      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    48.505      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.712      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    48.712      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.525      2.525  R        clock network delay " "    52.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.404     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    52.404     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.712 " "Data Arrival Time  :    48.712" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.404 " "Data Required Time :    52.404" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.692  " "Slack              :     3.692 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.392 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.392" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.392  " "Path #1: Setup slack is 7.392 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP " "To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.547      6.047  F        clock network delay " "    93.547      6.047  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.674      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    93.674      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.674      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    93.674      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.118      0.444 FF    IC  inst\|_~12\|dataf " "    94.118      0.444 FF    IC  inst\|_~12\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.189      0.071 FR  CELL  inst\|_~12\|combout " "    94.189      0.071 FR  CELL  inst\|_~12\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.594      0.405 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata " "    94.594      0.405 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.008      0.414 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "    95.008      0.414 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.521      2.521  R        clock network delay " "   102.521      2.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.400     -0.121     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "   102.400     -0.121     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    95.008 " "Data Arrival Time  :    95.008" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.400 " "Data Required Time :   102.400" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.392  " "Slack              :     7.392 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.036 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.036" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472345 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.036  " "Path #1: Setup slack is 22.036 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.797      4.297  F        clock network delay " "    16.797      4.297  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.924      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.924      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    16.924      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.538      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    17.538      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.538      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    17.538      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.585      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    17.585      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.585      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    17.585      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.632      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    17.632      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.632      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    17.632      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.679      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    17.679      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.679      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    17.679      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.726      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    17.726      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.726      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    17.726      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.773      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    17.773      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.773      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    17.773      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.820      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    17.820      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.820      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    17.820      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.949      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    17.949      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.949      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    17.949      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.996      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    17.996      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.996      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    17.996      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.043      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    18.043      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.043      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    18.043      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.090      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    18.090      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.090      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    18.090      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.137      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    18.137      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.137      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    18.137      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.184      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    18.184      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.184      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    18.184      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.231      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    18.231      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.231      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    18.231      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.278      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    18.278      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.278      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    18.278      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.547      0.269 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    18.547      0.269 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.547      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    18.547      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.594      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    18.594      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.594      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    18.594      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.641      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    18.641      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    18.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.688      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    18.688      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.688      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    18.688      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.735      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    18.735      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.735      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    18.735      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.782      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    18.782      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.782      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    18.782      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.829      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    18.829      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.829      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    18.829      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.876      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    18.876      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.876      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    18.876      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.005      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    19.005      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.005      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    19.005      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.052      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    19.052      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.052      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    19.052      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.099      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    19.099      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.099      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    19.099      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.146      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    19.146      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.146      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    19.146      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.193      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    19.193      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.193      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    19.193      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.240      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    19.240      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.240      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    19.240      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.287      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    19.287      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.287      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    19.287      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.334      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    19.334      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.334      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    19.334      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.502      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    19.502      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.502      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    19.502      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.633      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    19.633      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.790      4.290  F        clock network delay " "    41.790      4.290  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.669     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    41.669     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.633 " "Data Arrival Time  :    19.633" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.669 " "Data Required Time :    41.669" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.036  " "Slack              :    22.036 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472347 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1400238472356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\] " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\] " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.547      6.047  F        clock network delay " "    18.547      6.047  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.674      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\] " "    18.674      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8] } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 48 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.674      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|low_addressa\[8\]\|regout " "    18.674      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|low_addressa\[8\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8] } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 48 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.674      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|ram_read_address\[8\]~8\|datae " "    18.674      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|ram_read_address\[8\]~8\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|ram_read_address[8]~8 } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 62 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.997      0.323 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|ram_read_address\[8\]~8\|combout " "    18.997      0.323 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|ram_read_address\[8\]~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|ram_read_address[8]~8 } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 62 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.997      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|low_addressa\[8\]\|datain " "    18.997      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|low_addressa\[8\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8] } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 48 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.204      0.207 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\] " "    19.204      0.207 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8] } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 48 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.547      6.047  F        clock network delay " "    18.547      6.047  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.747      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\] " "    18.747      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|low_addressa\[8\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8] } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 48 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.204 " "Data Arrival Time  :    19.204" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.747 " "Data Required Time :    18.747" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.498      2.498  R        clock network delay " "     2.498      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.625      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.000 RR  CELL  inst7\|IDLE\|regout " "     2.625      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.000 RR    IC  inst7\|RESET_SM~9\|datae " "     2.625      0.000 RR    IC  inst7\|RESET_SM~9\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~9 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.323 RR  CELL  inst7\|RESET_SM~9\|combout " "     2.948      0.323 RR  CELL  inst7\|RESET_SM~9\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~9 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.000 RR    IC  inst7\|IDLE\|datain " "     2.948      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     3.155      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.498      2.498  R        clock network delay " "     2.498      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.698      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.155 " "Data Arrival Time  :     3.155" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.698 " "Data Required Time :     2.698" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|START_COLUMN_DATA_READ " "From Node    : ddlctrlr:inst\|START_COLUMN_DATA_READ" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|START_COLUMN_DATA_READ " "To Node      : ddlctrlr:inst\|START_COLUMN_DATA_READ" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.514      2.514  R        clock network delay " "     2.514      2.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.127     uTco  ddlctrlr:inst\|START_COLUMN_DATA_READ " "     2.641      0.127     uTco  ddlctrlr:inst\|START_COLUMN_DATA_READ" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.000 RR  CELL  inst\|START_COLUMN_DATA_READ\|regout " "     2.641      0.000 RR  CELL  inst\|START_COLUMN_DATA_READ\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.000 RR    IC  inst\|START_COLUMN_DATA_READ~0\|datae " "     2.641      0.000 RR    IC  inst\|START_COLUMN_DATA_READ~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.323 RR  CELL  inst\|START_COLUMN_DATA_READ~0\|combout " "     2.964      0.323 RR  CELL  inst\|START_COLUMN_DATA_READ~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.000 RR    IC  inst\|START_COLUMN_DATA_READ\|datain " "     2.964      0.000 RR    IC  inst\|START_COLUMN_DATA_READ\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.171      0.207 RR  CELL  ddlctrlr:inst\|START_COLUMN_DATA_READ " "     3.171      0.207 RR  CELL  ddlctrlr:inst\|START_COLUMN_DATA_READ" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.514      2.514  R        clock network delay " "     2.514      2.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.714      0.200      uTh  ddlctrlr:inst\|START_COLUMN_DATA_READ " "     2.714      0.200      uTh  ddlctrlr:inst\|START_COLUMN_DATA_READ" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_COLUMN_DATA_READ } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.171 " "Data Arrival Time  :     3.171" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.714 " "Data Required Time :     2.714" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472366 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.127     uTco  L0_DELAY:inst68\|IDLE " "     2.651      0.127     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.000 RR  CELL  inst68\|IDLE\|regout " "     2.651      0.000 RR  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.000 RR    IC  inst68\|DELAY_SM~5\|datae " "     2.651      0.000 RR    IC  inst68\|DELAY_SM~5\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~5 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.323 RR  CELL  inst68\|DELAY_SM~5\|combout " "     2.974      0.323 RR  CELL  inst68\|DELAY_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~5 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.000 RR    IC  inst68\|IDLE\|datain " "     2.974      0.000 RR    IC  inst68\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.181      0.207 RR  CELL  L0_DELAY:inst68\|IDLE " "     3.181      0.207 RR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE " "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.181 " "Data Arrival Time  :     3.181" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.724 " "Data Required Time :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472368 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472368 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.797      4.297  F        clock network delay " "    16.797      4.297  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.924      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.924      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    16.924      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.610      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    17.610      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.610      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    17.610      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.741      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    17.741      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.797      4.297  F        clock network delay " "    16.797      4.297  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.997      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.997      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.741 " "Data Arrival Time  :    17.741" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.997 " "Data Required Time :    16.997" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.345 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.345" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472370 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.345  " "Path #1: Recovery slack is 0.345 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  inst67 " "     2.653      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR  CELL  inst67\|regout " "     2.653      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.958      0.305 RR    IC  inst20\|datad " "     2.958      0.305 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.302 RR  CELL  inst20\|combout " "     3.260      0.302 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.067      0.807 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     4.067      0.807 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.138      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     4.138      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.428      0.290 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.428      0.290 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.183      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.649      2.524  F        clock network delay " "     5.649      2.524  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.528     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.528     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.183 " "Data Arrival Time  :     5.183" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.528 " "Data Required Time :     5.528" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.345  " "Slack              :     0.345 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.671 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.671" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472374 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.671  " "Path #1: Recovery slack is 7.671 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  inst67 " "     2.653      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR  CELL  inst67\|regout " "     2.653      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.958      0.305 RR    IC  inst20\|datad " "     2.958      0.305 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.302 RR  CELL  inst20\|combout " "     3.260      0.302 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.364      2.104 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad " "     5.364      2.104 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.666      0.302 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout " "     5.666      0.302 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.447      0.781 RR    IC  inst13\|L0_FLAG_DELAY1\|aclr " "     6.447      0.781 RR    IC  inst13\|L0_FLAG_DELAY1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.202      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "     7.202      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.994      2.494  F        clock network delay " "    14.994      2.494  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "    14.873     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.202 " "Data Arrival Time  :     7.202" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.873 " "Data Required Time :    14.873" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.671  " "Slack              :     7.671 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.349 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.349  " "Path #1: Recovery slack is 8.349 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD " "From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.013      2.513  F        clock network delay " "    90.013      2.513  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.140      0.127     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD " "    90.140      0.127     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.140      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout " "    90.140      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.250      1.110 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datab " "    91.250      1.110 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.714      0.464 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout " "    91.714      0.464 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.290      1.576 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr " "    93.290      1.576 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.045      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "    94.045      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.515      2.515  R        clock network delay " "   102.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.394     -0.121     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "   102.394     -0.121     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.045 " "Data Arrival Time  :    94.045" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.394 " "Data Required Time :   102.394" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.349  " "Slack              :     8.349 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.745 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.745" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.745  " "Path #1: Recovery slack is 9.745 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.678      2.178 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    14.678      2.178 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.984      0.306 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    14.984      0.306 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      1.912 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    16.896      1.912 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.651      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    17.651      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.517      2.517  F        clock network delay " "    27.517      2.517  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.396     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.396     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.651 " "Data Arrival Time  :    17.651" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.396 " "Data Required Time :    27.396" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.745  " "Slack              :     9.745 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.749 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.749" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472380 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472380 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.749  " "Path #1: Recovery slack is 11.749 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  inst67 " "     2.653      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR  CELL  inst67\|regout " "     2.653      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.172      1.519 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.172      1.519 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.927      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.927      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.797      4.297  F        clock network delay " "    16.797      4.297  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.676     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.676     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.927 " "Data Arrival Time  :     4.927" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.676 " "Data Required Time :    16.676" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.749  " "Slack              :    11.749 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.815 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.815" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.815  " "Path #1: Removal slack is 0.815 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE " "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      2.525  F        clock network delay " "    15.025      2.525  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.152      0.127     uTco  ddlctrlr:inst\|START_BLOCK_WRITE " "    15.152      0.127     uTco  ddlctrlr:inst\|START_BLOCK_WRITE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.152      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout " "    15.152      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.805      3.653 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit2a\[0\]\|aclr " "    18.805      3.653 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit2a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 91 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.560      0.755 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "    19.560      0.755 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 98 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.545      6.045  F        clock network delay " "    18.545      6.045  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.745      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "    18.745      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 98 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.560 " "Data Arrival Time  :    19.560" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.745 " "Data Required Time :    18.745" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.815  " "Slack              :     0.815 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.999 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.999" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.999  " "Path #1: Removal slack is 0.999 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst34 " "From Node    : inst34" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst82 " "To Node      : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  inst34 " "     2.653      0.127     uTco  inst34" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR  CELL  inst34\|regout " "     2.653      0.000 RR  CELL  inst34\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.317 RR    IC  inst82\|aclr " "     2.970      0.317 RR    IC  inst82\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.725      0.755 RR  CELL  inst82 " "     3.725      0.755 RR  CELL  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.726      0.200      uTh  inst82 " "     2.726      0.200      uTh  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.725 " "Data Arrival Time  :     3.725" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.726 " "Data Required Time :     2.726" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.999  " "Slack              :     0.999 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.691 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.691" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472388 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.691  " "Path #1: Removal slack is 1.691 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.758      0.758 RR    IC  inst20\|datac " "     0.758      0.758 RR    IC  inst20\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.306 RF  CELL  inst20\|combout " "     1.064      0.306 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.760      1.696 FF    IC  inst20~clkctrl\|inclk\[0\] " "     2.760      1.696 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.760      0.000 FF  CELL  inst20~clkctrl\|outclk " "     2.760      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.900 FF    IC  inst68\|IDLE\|aclr " "     3.660      0.900 FF    IC  inst68\|IDLE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      0.755 FR  CELL  L0_DELAY:inst68\|IDLE " "     4.415      0.755 FR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE " "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.415 " "Data Arrival Time  :     4.415" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.724 " "Data Required Time :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.691  " "Slack              :     1.691 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472389 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.701 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.701" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472390 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472390 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.701  " "Path #1: Removal slack is 1.701 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.758      0.758 RR    IC  inst20\|datac " "     0.758      0.758 RR    IC  inst20\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.306 RF  CELL  inst20\|combout " "     1.064      0.306 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.760      1.696 FF    IC  inst20~clkctrl\|inclk\[0\] " "     2.760      1.696 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.760      0.000 FF  CELL  inst20~clkctrl\|outclk " "     2.760      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.911 FF    IC  inst74\|L0_UP_1\|aclr " "     3.671      0.911 FF    IC  inst74\|L0_UP_1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.426      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     4.426      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.525      2.525  R        clock network delay " "     2.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     2.725      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.426 " "Data Arrival Time  :     4.426" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.725 " "Data Required Time :     2.725" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.701  " "Slack              :     1.701 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472392 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.593  " "Path #1: Removal slack is 12.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.526      2.526  R        clock network delay " "    27.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.653      0.127     uTco  inst67 " "    27.653      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.653      0.000 RR  CELL  inst67\|regout " "    27.653      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.828      1.175 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    28.828      1.175 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.583      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    29.583      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.790      4.290  F        clock network delay " "    16.790      4.290  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.990      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    16.990      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.583 " "Data Arrival Time  :    29.583" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.990 " "Data Required Time :    16.990" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.593  " "Slack              :    12.593 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472393 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.821      0.893 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.821      0.893 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.649      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.649      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.946      0.893 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.946      0.893 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.774      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.774      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472394 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472411 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472411 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.696      0.893 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.696      0.893 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.340      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.340      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.196      0.893 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.196      0.893 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.840      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.840      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Required Width   :     1.408" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Slack            :    11.092" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472412 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.061      2.561 FF    IC  inst85~clkctrl\|inclk\[0\] " "    15.061      2.561 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.061      0.000 FF  CELL  inst85~clkctrl\|outclk " "    15.061      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.969      0.908 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    15.969      0.908 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.797      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.797      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.561      2.561 RR    IC  inst85~clkctrl\|inclk\[0\] " "    27.561      2.561 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.561      0.000 RR  CELL  inst85~clkctrl\|outclk " "    27.561      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.469      0.908 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    28.469      0.908 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.297      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    29.297      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472414 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472415 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472415 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472415 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472415 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472416 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.689      0.886 RR    IC  inst7\|FE_REG\[12\]\|clk " "     1.689      0.886 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.517      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     2.517      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.689      0.886 FF    IC  inst7\|FE_REG\[12\]\|clk " "    26.689      0.886 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.517      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    27.517      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472417 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472423 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472423 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472423 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472423 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.021      1.218 FF    IC  inst\|FIFO_CLK\|datae " "    52.021      1.218 FF    IC  inst\|FIFO_CLK\|datae" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.227      0.206 FR  CELL  inst\|FIFO_CLK\|combout " "    52.227      0.206 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.774      1.547 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    53.774      1.547 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.774      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    53.774      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.662      0.888 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    54.662      0.888 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.295      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    55.295      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.021      1.218 RR    IC  inst\|FIFO_CLK\|datae " "   102.021      1.218 RR    IC  inst\|FIFO_CLK\|datae" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.227      0.206 RF  CELL  inst\|FIFO_CLK\|combout " "   102.227      0.206 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.774      1.547 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   103.774      1.547 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.774      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   103.774      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.662      0.888 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   104.662      0.888 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.295      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   105.295      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472424 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472425 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1400238472426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.288 " "Worst-case setup slack is 2.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.288         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.954         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    4.954         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.232         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    5.232         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.237         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   10.237         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.544         0.000 inst85  " "   23.544         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.069         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.217         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.936 " "Worst-case recovery slack is 1.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.936         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.502         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   10.502         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.816         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   10.816         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.561         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   11.561         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.253         0.000 inst85  " "   12.253         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.190 " "Worst-case removal slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.190         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.382         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.544         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.716         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.507         0.000 inst85  " "   12.507         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1400238472605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1400238472605 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1400238472656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.288 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.288" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472657 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.288  " "Path #1: Setup slack is 2.288 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[1\] " "From Node    : L0_DELAY:inst68\|COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.276      1.151  F        clock network delay " "     4.276      1.151  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.062     uTco  L0_DELAY:inst68\|COUNTER\[1\] " "     4.338      0.062     uTco  L0_DELAY:inst68\|COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[1] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.000 FF  CELL  inst68\|COUNTER\[1\]\|regout " "     4.338      0.000 FF  CELL  inst68\|COUNTER\[1\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[1] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.138 FF    IC  inst68\|_~0\|datad " "     4.476      0.138 FF    IC  inst68\|_~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.602      0.126 FR  CELL  inst68\|_~0\|combout " "     4.602      0.126 FR  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.803      0.201 RR    IC  inst68\|DELAY_SM~6\|datab " "     4.803      0.201 RR    IC  inst68\|DELAY_SM~6\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~6 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.167 RR  CELL  inst68\|DELAY_SM~6\|combout " "     4.970      0.167 RR  CELL  inst68\|DELAY_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~6 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.000 RR    IC  inst68\|END_STATE\|datain " "     4.970      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.067      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE " "     5.067      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.402      1.152  R        clock network delay " "     7.402      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.355     -0.047     uTsu  L0_DELAY:inst68\|END_STATE " "     7.355     -0.047     uTsu  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.067 " "Data Arrival Time  :     5.067" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.355 " "Data Required Time :     7.355" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.288  " "Slack              :     2.288 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.954 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.954" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472665 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472665 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.954  " "Path #1: Setup slack is 4.954 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst11 " "From Node    : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750     18.750           launch edge time " "    18.750     18.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.901      1.151  R        clock network delay " "    19.901      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.963      0.062     uTco  inst11 " "    19.963      0.062     uTco  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.963      0.000 RR  CELL  inst11\|regout " "    19.963      0.000 RR  CELL  inst11\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.283      0.320 RR    IC  inst59\|datac " "    20.283      0.320 RR    IC  inst59\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst59 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -160 1256 1320 -112 "inst59" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.377      0.094 RR  CELL  inst59\|combout " "    20.377      0.094 RR  CELL  inst59\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst59 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -160 1256 1320 -112 "inst59" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.941      0.564 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\]\|adatasdata " "    20.941      0.564 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\]\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.135      0.194 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "    21.135      0.194 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.136      1.136  R        clock network delay " "    26.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.089     -0.047     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] " "    26.089     -0.047     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.135 " "Data Arrival Time  :    21.135" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.089 " "Data Required Time :    26.089" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.954  " "Slack              :     4.954 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472666 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.232 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.232" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.232  " "Path #1: Setup slack is 5.232 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.902      1.152  R        clock network delay " "    44.902      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.964      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.964      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.964      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.964      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.451      0.487 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    45.451      0.487 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.469      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    45.469      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.621      0.152 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab " "    45.621      0.152 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.779      0.158 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout " "    45.779      0.158 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.779      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    45.779      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.876      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    45.876      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.155      1.155  R        clock network delay " "    51.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.108     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.108     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.876 " "Data Arrival Time  :    45.876" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.108 " "Data Required Time :    51.108" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.232  " "Slack              :     5.232 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.237 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.237" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.237  " "Path #1: Setup slack is 10.237 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.228      2.728  F        clock network delay " "    90.228      2.728  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.290      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    90.290      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.290      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.290      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.477      0.187 RR    IC  inst\|READ_FIFO_DATA~0\|dataf " "    90.477      0.187 RR    IC  inst\|READ_FIFO_DATA~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.495      0.018 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "    90.495      0.018 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.673      0.178 RR    IC  inst\|READ_FIFO_DATA\|adatasdata " "    90.673      0.178 RR    IC  inst\|READ_FIFO_DATA\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.867      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "    90.867      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.151      1.151  R        clock network delay " "   101.151      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.104     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "   101.104     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.867 " "Data Arrival Time  :    90.867" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.104 " "Data Required Time :   101.104" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.237  " "Slack              :    10.237 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.544 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.544" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472674 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472674 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.544  " "Path #1: Setup slack is 23.544 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.494      1.994  F        clock network delay " "    14.494      1.994  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.556      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.556      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.556      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.845      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    14.845      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.845      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    14.845      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.869      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    14.869      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.869      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    14.869      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    14.893      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    14.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    14.917      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    14.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    14.941      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    14.941      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    14.965      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    14.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    14.989      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    14.989      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.055      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    15.055      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.055      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    15.055      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.079      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    15.079      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.079      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    15.079      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.103      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    15.103      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.103      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    15.103      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.127      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    15.127      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.127      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    15.127      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.151      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    15.151      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.151      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    15.151      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.175      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    15.175      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.175      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    15.175      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.199      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    15.199      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.199      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    15.199      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.223      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    15.223      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.223      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    15.223      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.354      0.131 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    15.354      0.131 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.354      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    15.354      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.378      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    15.378      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.378      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    15.378      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.402      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    15.402      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.402      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    15.402      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.426      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    15.426      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.426      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    15.426      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.450      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    15.450      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.450      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    15.450      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.474      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    15.474      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.474      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    15.474      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.498      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    15.498      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.498      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    15.498      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.522      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    15.522      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.522      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    15.522      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.588      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    15.588      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    15.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    15.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    15.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.636      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    15.636      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.636      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    15.636      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.660      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    15.660      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.660      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    15.660      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    15.684      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    15.684      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.708      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    15.708      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.708      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    15.708      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.732      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    15.732      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.732      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    15.732      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    15.756      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    15.756      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.838      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.838      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.897      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.897      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.488      1.988  F        clock network delay " "    39.488      1.988  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.441     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    39.441     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.897 " "Data Arrival Time  :    15.897" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.441 " "Data Required Time :    39.441" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.544  " "Slack              :    23.544 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.069 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.069" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472685 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.069  " "Path #1: Hold slack is 0.069 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.655      1.155  F        clock network delay " "    13.655      1.155  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.717      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "    13.717      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.717      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "    13.717      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.548      0.831 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datab " "    14.548      0.831 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.706      0.158 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "    14.706      0.158 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.215      0.509 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a16\|portawe " "    15.215      0.509 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a16\|portawe" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16 } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 503 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.341      0.126 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg " "    15.341      0.126 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 503 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      2.660  F        clock network delay " "    15.160      2.660  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.112      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg " "    15.272      0.112      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a16~porta_we_reg" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 503 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.341 " "Data Arrival Time  :    15.341" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.272 " "Data Required Time :    15.272" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.069  " "Slack              :     0.069 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "From Node    : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "To Node      : inst83" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.062     uTco  inst82 " "     1.216      0.062     uTco  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.000 RR  CELL  inst82\|regout " "     1.216      0.000 RR  CELL  inst82\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.327      0.111 RR    IC  inst83~feeder\|dataf " "     1.327      0.111 RR    IC  inst83~feeder\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.345      0.018 RR  CELL  inst83~feeder\|combout " "     1.345      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.345      0.000 RR    IC  inst83\|datain " "     1.345      0.000 RR    IC  inst83\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.097 RR  CELL  inst83 " "     1.442      0.097 RR  CELL  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.075      uTh  inst83 " "     1.229      0.075      uTh  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.442 " "Data Arrival Time  :     1.442" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.229 " "Data Required Time :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Slack              :     0.213 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.217 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.217" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.217  " "Path #1: Hold slack is 0.217 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "     1.217      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst74\|WAIT_STATE\|regout " "     1.217      0.000 RR  CELL  inst74\|WAIT_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.115 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|dataf " "     1.332      0.115 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout " "     1.350      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000 RR    IC  inst74\|L0_UP_1\|datain " "     1.350      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.447      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     1.447      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     1.230      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.447 " "Data Arrival Time  :     1.447" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.230 " "Data Required Time :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.217  " "Slack              :     0.217 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472691 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.062     uTco  L0_DELAY:inst68\|IDLE " "     1.214      0.062     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.000 RR  CELL  inst68\|IDLE\|regout " "     1.214      0.000 RR  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.000 RR    IC  inst68\|DELAY_SM~5\|datae " "     1.214      0.000 RR    IC  inst68\|DELAY_SM~5\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~5 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.354      0.140 RR  CELL  inst68\|DELAY_SM~5\|combout " "     1.354      0.140 RR  CELL  inst68\|DELAY_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~5 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.354      0.000 RR    IC  inst68\|IDLE\|datain " "     1.354      0.000 RR    IC  inst68\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.097 RR  CELL  L0_DELAY:inst68\|IDLE " "     1.451      0.097 RR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.227      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.451 " "Data Arrival Time  :     1.451" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.227 " "Data Required Time :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.494      1.994  F        clock network delay " "    14.494      1.994  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.556      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.556      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.556      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.888      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.888      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.888      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.888      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.947      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.947      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.494      1.994  F        clock network delay " "    14.494      1.994  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.569      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.569      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.947 " "Data Arrival Time  :    14.947" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.569 " "Data Required Time :    14.569" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.936 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.936  " "Path #1: Recovery slack is 1.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.062     uTco  inst67 " "     1.216      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.000 RR  CELL  inst67\|regout " "     1.216      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.125 RR    IC  inst20\|datad " "     1.341      0.125 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.110 RR  CELL  inst20\|combout " "     1.451      0.110 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795      0.344 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     1.795      0.344 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.813      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.117 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.930      0.117 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.293      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.276      1.151  F        clock network delay " "     4.276      1.151  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.229     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.293 " "Data Arrival Time  :     2.293" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.229 " "Data Required Time :     4.229" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.936  " "Slack              :     1.936 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.502 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.502" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.502  " "Path #1: Recovery slack is 10.502 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.062     uTco  inst67 " "     1.216      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.000 RR  CELL  inst67\|regout " "     1.216      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.125 RR    IC  inst20\|datad " "     1.341      0.125 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.110 RR  CELL  inst20\|combout " "     1.451      0.110 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.248      0.797 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad " "     2.248      0.797 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.358      0.110 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout " "     2.358      0.110 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.366 RR    IC  inst13\|L0_FLAG_DELAY1\|aclr " "     2.724      0.366 RR    IC  inst13\|L0_FLAG_DELAY1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "     3.087      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.636      1.136  F        clock network delay " "    13.636      1.136  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.589     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1 " "    13.589     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 79 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.087 " "Data Arrival Time  :     3.087" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.589 " "Data Required Time :    13.589" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.502  " "Slack              :    10.502 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.816 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.816" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.816  " "Path #1: Recovery slack is 10.816 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD " "From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.644      1.144  F        clock network delay " "    88.644      1.144  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.706      0.062     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD " "    88.706      0.062     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.706      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout " "    88.706      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.145      0.439 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datab " "    89.145      0.439 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.303      0.158 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout " "    89.303      0.158 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.920      0.617 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr " "    89.920      0.617 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.283      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "    90.283      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.146      1.146  R        clock network delay " "   101.146      1.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.099     -0.047     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "   101.099     -0.047     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.283 " "Data Arrival Time  :    90.283" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.099 " "Data Required Time :   101.099" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.816  " "Slack              :    10.816 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.561 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.561" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.561  " "Path #1: Recovery slack is 11.561 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1 " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.277      0.777 FF    IC  inst21~2\|datad " "    38.277      0.777 FF    IC  inst21~2\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.387      0.110 FR  CELL  inst21~2\|combout " "    38.387      0.110 FR  CELL  inst21~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.171      0.784 RR    IC  inst7\|LOAD_RESET_LENGHT_REG1\|aclr " "    39.171      0.784 RR    IC  inst7\|LOAD_RESET_LENGHT_REG1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.534      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1 " "    39.534      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.142      1.142  R        clock network delay " "    51.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.095     -0.047     uTsu  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1 " "    51.095     -0.047     uTsu  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.534 " "Data Arrival Time  :    39.534" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.095 " "Data Required Time :    51.095" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.561  " "Slack              :    11.561 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.253 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472707 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472707 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.253  " "Path #1: Recovery slack is 12.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.062     uTco  inst67 " "     1.216      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.000 RR  CELL  inst67\|regout " "     1.216      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.615 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.831      0.615 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.194      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.494      1.994  F        clock network delay " "    14.494      1.994  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.447     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.447     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.194 " "Data Arrival Time  :     2.194" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.447 " "Data Required Time :    14.447" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.253  " "Slack              :    12.253 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.190 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.190" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472711 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.190  " "Path #1: Removal slack is 0.190 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE " "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.655      1.155  F        clock network delay " "    13.655      1.155  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.717      0.062     uTco  ddlctrlr:inst\|START_BLOCK_WRITE " "    13.717      0.062     uTco  ddlctrlr:inst\|START_BLOCK_WRITE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.717      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout " "    13.717      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      1.411 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit2a\[0\]\|aclr " "    15.128      1.411 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit2a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 91 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.491      0.363 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "    15.491      0.363 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 98 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.226      2.726  F        clock network delay " "    15.226      2.726  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.301      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\] " "    15.301      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0] } "NODE_NAME" } } { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_kkb.tdf" 98 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.491 " "Data Arrival Time  :    15.491" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.301 " "Data Required Time :    15.301" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.190  " "Slack              :     0.190 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.382 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.382  " "Path #1: Removal slack is 0.382 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.302      0.302 RR    IC  inst64\|datac " "     0.302      0.302 RR    IC  inst64\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.396      0.094 RF  CELL  inst64\|combout " "     0.396      0.094 RF  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.962      0.566 FF    IC  inst\|COLUMN_CNT\[3\]~0\|dataf " "     0.962      0.566 FF    IC  inst\|COLUMN_CNT\[3\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.980      0.018 FF  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "     0.980      0.018 FF  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.239      0.259 FF    IC  inst\|COLUMN_CNT\[0\]\|aclr " "     1.239      0.259 FF    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.602      0.363 FR  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "     1.602      0.363 FR  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.145      1.145  R        clock network delay " "     1.145      1.145  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      0.075      uTh  ddlctrlr:inst\|COLUMN_CNT\[0\] " "     1.220      0.075      uTh  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.602 " "Data Arrival Time  :     1.602" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.220 " "Data Required Time :     1.220" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.382  " "Slack              :     0.382 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.544 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.544" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.544  " "Path #1: Removal slack is 0.544 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.777      0.777 RR    IC  inst21~2\|datad " "     0.777      0.777 RR    IC  inst21~2\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.887      0.110 RF  CELL  inst21~2\|combout " "     0.887      0.110 RF  CELL  inst21~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.411      0.524 FF    IC  inst7\|FE_REG\[14\]\|aclr " "     1.411      0.524 FF    IC  inst7\|FE_REG\[14\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[14] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 24 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.774      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\] " "     1.774      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[14] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 24 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\] " "     1.230      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[14\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[14] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 24 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.774 " "Data Arrival Time  :     1.774" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.230 " "Data Required Time :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.544  " "Slack              :     0.544 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.716 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.716" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472717 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.716  " "Path #1: Removal slack is 0.716 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.309      0.309 RR    IC  inst20\|datac " "     0.309      0.309 RR    IC  inst20\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.403      0.094 RF  CELL  inst20\|combout " "     0.403      0.094 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.164      0.761 FF    IC  inst20~clkctrl\|inclk\[0\] " "     1.164      0.761 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.164      0.000 FF  CELL  inst20~clkctrl\|outclk " "     1.164      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      0.416 FF    IC  inst68\|IDLE\|aclr " "     1.580      0.416 FF    IC  inst68\|IDLE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.363 FR  CELL  L0_DELAY:inst68\|IDLE " "     1.943      0.363 FR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.227      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.943 " "Data Arrival Time  :     1.943" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.227 " "Data Required Time :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.716  " "Slack              :     0.716 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.507 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.507" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472719 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.507  " "Path #1: Removal slack is 12.507 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.154      1.154  R        clock network delay " "    26.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.216      0.062     uTco  inst67 " "    26.216      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.216      0.000 RR  CELL  inst67\|regout " "    26.216      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.707      0.491 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    26.707      0.491 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.070      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.070      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.488      1.988  F        clock network delay " "    14.488      1.988  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.563      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.563      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.070 " "Data Arrival Time  :    27.070" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.563 " "Data Required Time :    14.563" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.507  " "Slack              :    12.507 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1400238472720 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.898      0.421 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.898      0.421 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.276      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.276      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.023      0.421 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.023      0.421 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.401      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.401      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472721 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472738 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472738 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.771      0.419 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.771      0.419 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.088      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.088      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.271      0.419 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.271      0.419 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.588      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.588      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6p14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Required Width   :     1.052" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Slack            :    11.448" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472739 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.698      1.198 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.698      1.198 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.698      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.698      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.116      0.418 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.116      0.418 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.494      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.494      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.198      1.198 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.198      1.198 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.198      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.198      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.616      0.418 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.616      0.418 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.994      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.994      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472741 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472742 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472743 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472743 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472743 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472743 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.771      0.419 RR    IC  inst7\|FE_REG\[12\]\|clk " "     0.771      0.419 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.149      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     1.149      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.771      0.419 FF    IC  inst7\|FE_REG\[12\]\|clk " "    25.771      0.419 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.149      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    26.149      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472744 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.929      0.577 FF    IC  inst\|FIFO_CLK\|datae " "    50.929      0.577 FF    IC  inst\|FIFO_CLK\|datae" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.006      0.077 FR  CELL  inst\|FIFO_CLK\|combout " "    51.006      0.077 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.724      0.718 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    51.724      0.718 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.724      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    51.724      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.132      0.408 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.132      0.408 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.442      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.442      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.929      0.577 RR    IC  inst\|FIFO_CLK\|datae " "   100.929      0.577 RR    IC  inst\|FIFO_CLK\|datae" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.006      0.077 RF  CELL  inst\|FIFO_CLK\|combout " "   101.006      0.077 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.724      0.718 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   101.724      0.718 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.724      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   101.724      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.132      0.408 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.132      0.408 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.442      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.442      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472750 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1400238472751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400238472810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 13:07:52 2014 " "Processing ended: Fri May 16 13:07:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400238472810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400238472810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400238472810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400238472810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1400238472913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1400238472916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400238473191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 13:07:53 2014 " "Processing ended: Fri May 16 13:07:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400238473191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400238473191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400238473191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400238473191 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1400238473995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400238473995 ""}
