# example3.bus
# This busfile is intended to check the parser's ability to read outputs.
# Its inputs should be the same as that of example.bus, with outputs.
# This is supposed to look like a full adder.

clockdelay=500p
clockrisefall = 100p
risefall=200p
bittime=1n
bitlow=0
bithigh=5

Signals:
a[3:0] b[3:0] ci

Vectors:
[4](0,15) 0x0 0
0x0 [4](0,15) 0

Outputs:
s[3:0] co
Vectors:
[4](0,15) 0
[4](0,15) 0
