{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540418168223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IR EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"IR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540418168250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540418168317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540418168317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540418169359 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540418169447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540418170447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540418170447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540418170447 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540418170447 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540418170526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540418170526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540418170526 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540418170526 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Pin rs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[0] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Pin rs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[1] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Pin rs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[2] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Pin rs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[3] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Pin rt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[0] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Pin rt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[1] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Pin rt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[2] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Pin rt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[3] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[0\] " "Pin const\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[0] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[1\] " "Pin const\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[1] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[2\] " "Pin const\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[2] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[3\] " "Pin const\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[3] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[4\] " "Pin const\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[4] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[5\] " "Pin const\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[5] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[6\] " "Pin const\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[6] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[7\] " "Pin const\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[7] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[8\] " "Pin const\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[8] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[9\] " "Pin const\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[9] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[10\] " "Pin const\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[10] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[11\] " "Pin const\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[11] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[12\] " "Pin const\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[12] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const\[13\] " "Pin const\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const[13] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[0] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[1] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[2] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[3] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[18\] " "Pin instruccion\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[18] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WIR " "Pin WIR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WIR } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[19\] " "Pin instruccion\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[19] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[20\] " "Pin instruccion\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[20] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[21\] " "Pin instruccion\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[21] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[14\] " "Pin instruccion\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[14] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[15\] " "Pin instruccion\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[15] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[16\] " "Pin instruccion\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[16] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[17\] " "Pin instruccion\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[17] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[0\] " "Pin instruccion\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[0] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[1\] " "Pin instruccion\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[1] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[2\] " "Pin instruccion\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[2] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[3\] " "Pin instruccion\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[3] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[4\] " "Pin instruccion\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[4] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[5\] " "Pin instruccion\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[5] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[6\] " "Pin instruccion\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[6] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[7\] " "Pin instruccion\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[7] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[8\] " "Pin instruccion\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[8] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[9\] " "Pin instruccion\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[9] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[10\] " "Pin instruccion\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[10] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[11\] " "Pin instruccion\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[11] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[12\] " "Pin instruccion\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[12] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[13\] " "Pin instruccion\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[13] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[22\] " "Pin instruccion\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[22] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[23\] " "Pin instruccion\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[23] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[24\] " "Pin instruccion\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[24] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[25\] " "Pin instruccion\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[25] } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540418170954 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540418170954 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IR.sdc " "Synopsys Design Constraints File file not found: 'IR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540418171625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540418171629 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540418171669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540418171721 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "IR.vhd" "" { Text "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/IR.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540418171721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540418171994 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540418171995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540418171995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540418171995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540418171996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540418172003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540418172003 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540418172004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540418172030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1540418172030 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540418172030 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 3.3V 27 26 0 " "Number of I/O pins in group: 53 (unused VREF, 3.3V VCCIO, 27 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540418172034 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540418172034 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540418172034 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540418172036 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540418172036 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540418172036 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540418172113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540418173843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540418173998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540418174064 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540418174305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540418174305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540418174380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540418175296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540418175296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540418175371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540418175374 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1540418175374 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540418175374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540418175448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540418175471 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[0\] 0 " "Pin \"const\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[1\] 0 " "Pin \"const\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[2\] 0 " "Pin \"const\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[3\] 0 " "Pin \"const\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[4\] 0 " "Pin \"const\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[5\] 0 " "Pin \"const\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[6\] 0 " "Pin \"const\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[7\] 0 " "Pin \"const\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[8\] 0 " "Pin \"const\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[9\] 0 " "Pin \"const\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[10\] 0 " "Pin \"const\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[11\] 0 " "Pin \"const\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[12\] 0 " "Pin \"const\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const\[13\] 0 " "Pin \"const\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540418175474 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1540418175474 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540418175653 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540418175665 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540418175772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540418176072 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540418176183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/output_files/IR.fit.smsg " "Generated suppressed messages file C:/Users/monowilliam/Downloads/Proyecto_Arquitectura_II_Tragamonedas-master/Proyecto_Arquitectura_II_Tragamonedas-master/IR_VHDL/IR/output_files/IR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540418176363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540418176620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 16:56:16 2018 " "Processing ended: Wed Oct 24 16:56:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540418176620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540418176620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540418176620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540418176620 ""}
