// Seed: 3059824031
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  assign module_0 = id_2 ^ 1;
  assign module_1.id_0 = 0;
  logic id_3, id_4;
  logic \id_5 ;
  ;
  parameter id_6 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
);
  always @(negedge {id_0, id_0, "", 1'b0, id_0, -1} or 'b0) id_1 = id_0 ==? 1;
  logic id_3 = 1'b0;
  module_0 modCall_1 (id_3);
  assign id_1 = 1'h0;
  logic id_4;
  ;
  assign id_1 = 1'b0;
  logic id_5;
  wire  id_6;
endmodule
