
*** Running vivado
    with args -log design_1_axi_ethernet_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ethernet_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr  2 11:28:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi_ethernet_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 515.734 ; gain = 172.758
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_ethernet_0_0
Command: synth_design -top design_1_axi_ethernet_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.855 ; gain = 466.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernet_0_0' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_929b' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_c_counter_binary_0_0' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_c_counter_binary_0_0' (0#1) [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Q' of module 'bd_929b_c_counter_binary_0_0' is unconnected for instance 'c_counter_binary_0' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:240]
WARNING: [Synth 8-7023] instance 'c_counter_binary_0' of module 'bd_929b_c_counter_binary_0_0' has 4 connections declared, but only 3 given [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:240]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_c_shift_ram_0_0' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_c_shift_ram_0_0' (0#1) [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_eth_buf_0' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_eth_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_eth_buf_0' (0#1) [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_eth_buf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'RESET2PCSPMA' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7071] port 'PHY_RST_N' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7071] port 'mdio_o_top' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7071] port 'mdio_t_top' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7071] port 'mdc_top' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7071] port 'mdio_i_temac' of module 'bd_929b_eth_buf_0' is unconnected for instance 'eth_buf' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
WARNING: [Synth 8-7023] instance 'eth_buf' of module 'bd_929b_eth_buf_0' has 102 connections declared, but only 96 given [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:250]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_mac_0' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_mac_0' (0#1) [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_mac_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rx_axis_filter_tuser' of module 'bd_929b_mac_0' is unconnected for instance 'mac' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
WARNING: [Synth 8-7071] port 'tx_enable' of module 'bd_929b_mac_0' is unconnected for instance 'mac' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
WARNING: [Synth 8-7071] port 'tx_statistics_vector' of module 'bd_929b_mac_0' is unconnected for instance 'mac' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
WARNING: [Synth 8-7071] port 'tx_statistics_valid' of module 'bd_929b_mac_0' is unconnected for instance 'mac' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
WARNING: [Synth 8-7071] port 'speedis100' of module 'bd_929b_mac_0' is unconnected for instance 'mac' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
WARNING: [Synth 8-7023] instance 'mac' of module 'bd_929b_mac_0' has 62 connections declared, but only 57 given [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:347]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_util_vector_logic_0_0' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_util_vector_logic_0_0' (0#1) [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-12876-S20223108/realtime/bd_929b_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_xlconstant_0_0' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_929b_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_xlconstant_0_0' (0#1) [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_929b_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b' (0#1) [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernet_0_0' (0#1) [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.824 ; gain = 577.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.824 ; gain = 577.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.824 ; gain = 577.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1352.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0/bd_929b_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0/bd_929b_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_c_shift_ram_0_0/bd_929b_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_c_shift_ram_0_0/bd_929b_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/bd_929b_c_counter_binary_0_0/bd_929b_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/bd_929b_c_counter_binary_0_0/bd_929b_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0/bd_929b_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0/bd_929b_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gmii_rx_clk' already exists, overwriting the previous clock with the same name. [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc:39]
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_ethernet_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_ethernet_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1369.191 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.191 ; gain = 593.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.191 ; gain = 593.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  c:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/eth_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.191 ; gain = 593.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.191 ; gain = 593.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1369.191 ; gain = 593.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gmii_rx_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1527.336 ; gain = 751.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1527.336 ; gain = 751.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.152 ; gain = 761.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_929b_c_counter_binary_0_0  |         1|
|2     |bd_929b_c_shift_ram_0_0       |         1|
|3     |bd_929b_eth_buf_0             |         1|
|4     |bd_929b_mac_0                 |         1|
|5     |bd_929b_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_929b_c_counter_binary_0  |     1|
|2     |bd_929b_c_shift_ram_0       |     1|
|3     |bd_929b_eth_buf             |     1|
|4     |bd_929b_mac                 |     1|
|5     |bd_929b_util_vector_logic_0 |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1753.766 ; gain = 961.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.766 ; gain = 978.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1753.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 40a82d01
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1770.535 ; gain = 1240.215
INFO: [Common 17-1381] The checkpoint 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/design_1_axi_ethernet_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_ethernet_0_0, cache-ID = f5b01e72b18a3baa
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.runs/design_1_axi_ethernet_0_0_synth_1/design_1_axi_ethernet_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_ethernet_0_0_utilization_synth.rpt -pb design_1_axi_ethernet_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 11:29:01 2025...
