Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  2 01:54:05 2022
| Host         : DANINITRO-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-9    Warning   Small multiplier               8           
TIMING-18  Warning   Missing input or output delay  14          
TIMING-20  Warning   Non-clocked latch              40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.374        0.000                      0                 2702        0.049        0.000                      0                 2702        3.000        0.000                       0                   758  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk100M      {0.000 5.000}        10.000          100.000         
  clk200M    {0.000 2.500}        5.000           200.000         
  clk40M     {0.000 12.500}       25.000          40.000          
  pll_clkfb  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.068        0.000                      0                 2399        0.049        0.000                      0                 2399        3.000        0.000                       0                   572  
  clk200M                                                                                                                                                       3.400        0.000                       0                     8  
  clk40M           19.713        0.000                      0                  303        0.073        0.000                      0                  303       12.100        0.000                       0                   176  
  pll_clkfb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40M        clk100M             0.374        0.000                      0                    1        1.168        0.000                      0                    1  
clk100M       clk40M              2.992        0.000                      0                    1        0.114        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100M                     
(none)        clk200M                     
(none)        clk40M                      
(none)        pll_clkfb                   
(none)                      clk100M       
(none)                      clk40M        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.967ns (39.751%)  route 2.981ns (60.249%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.766 r  spec_anal/fir/accu_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    spec_anal/fir/accu_reg[63]_i_1_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.978 r  spec_anal/fir/accu_reg[66]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.978    spec_anal/fir/accu_reg[66]_i_2_n_6
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[65]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[65]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.907ns (39.012%)  route 2.981ns (60.988%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.918 r  spec_anal/fir/accu_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.918    spec_anal/fir/accu_reg[63]_i_1_n_6
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[61]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[61]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.892ns (38.824%)  route 2.981ns (61.176%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.766 r  spec_anal/fir/accu_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    spec_anal/fir/accu_reg[63]_i_1_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     9.903 r  spec_anal/fir/accu_reg[66]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.903    spec_anal/fir/accu_reg[66]_i_2_n_5
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[66]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[66]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.890ns (38.799%)  route 2.981ns (61.201%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.766 r  spec_anal/fir/accu_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    spec_anal/fir/accu_reg[63]_i_1_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.901 r  spec_anal/fir/accu_reg[66]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.901    spec_anal/fir/accu_reg[66]_i_2_n_7
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y67         FDRE                                         r  spec_anal/fir/accu_reg[64]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[64]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.876ns (38.623%)  route 2.981ns (61.377%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     9.887 r  spec_anal/fir/accu_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.887    spec_anal/fir/accu_reg[63]_i_1_n_4
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[63]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[63]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.133ns (46.468%)  route 2.457ns (53.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 14.745 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.418     5.051    spec_anal/controller/core/inst[4].smpl_ram_inst/clk_b
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.080     7.131 r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/DOADO[23]
                         net (fo=1, routed)           0.812     7.944    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_4[23]
    SLICE_X22Y74         LUT4 (Prop_lut4_I3_O)        0.053     7.997 r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_i_3/O
                         net (fo=46, routed)          1.645     9.642    spec_anal/controller/core/btf/inst[6].DSP/A[23]
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.345    14.745    spec_anal/controller/core/btf/inst[6].DSP/clk
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/CLK
                         clock pessimism              0.317    15.061    
                         clock uncertainty           -0.035    15.026    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.197    14.829    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.133ns (46.468%)  route 2.457ns (53.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 14.745 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.418     5.051    spec_anal/controller/core/inst[4].smpl_ram_inst/clk_b
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.080     7.131 r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/DOADO[23]
                         net (fo=1, routed)           0.812     7.944    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_4[23]
    SLICE_X22Y74         LUT4 (Prop_lut4_I3_O)        0.053     7.997 r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_i_3/O
                         net (fo=46, routed)          1.645     9.642    spec_anal/controller/core/btf/inst[6].DSP/A[23]
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.345    14.745    spec_anal/controller/core/btf/inst[6].DSP/clk
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/CLK
                         clock pessimism              0.317    15.061    
                         clock uncertainty           -0.035    15.026    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.197    14.829    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.847ns (38.254%)  route 2.981ns (61.746%))
  Logic Levels:           18  (CARRY4=15 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.858 r  spec_anal/fir/accu_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.858    spec_anal/fir/accu_reg[59]_i_1_n_6
    SLICE_X12Y65         FDRE                                         r  spec_anal/fir/accu_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.283    14.682    spec_anal/fir/clk
    SLICE_X12Y65         FDRE                                         r  spec_anal/fir/accu_reg[57]/C
                         clock pessimism              0.317    14.999    
                         clock uncertainty           -0.035    14.964    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.084    15.048    spec_anal/fir/accu_reg[57]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[4].DSP/p_reg_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 2.133ns (46.590%)  route 2.445ns (53.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.424     5.057    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_b
    RAMB36_X0Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.080     7.137 r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DOADO[19]
                         net (fo=1, routed)           1.055     8.192    spec_anal/controller/core/btf/inst[8].DSP/dout_b[19]
    SLICE_X21Y68         LUT4 (Prop_lut4_I3_O)        0.053     8.245 r  spec_anal/controller/core/btf/inst[8].DSP/x2_real_buff[19]_i_1/O
                         net (fo=5, routed)           1.391     9.636    spec_anal/controller/core/btf/inst[4].DSP/C[19]
    DSP48_X0Y28          DSP48E1                                      r  spec_anal/controller/core/btf/inst[4].DSP/p_reg_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.342    14.742    spec_anal/controller/core/btf/inst[4].DSP/clk
    DSP48_X0Y28          DSP48E1                                      r  spec_anal/controller/core/btf/inst[4].DSP/p_reg_reg/CLK
                         clock pessimism              0.317    15.058    
                         clock uncertainty           -0.035    15.023    
    DSP48_X0Y28          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -0.197    14.826    spec_anal/controller/core/btf/inst[4].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 spec_anal/fir/state_1_dl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/accu_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.832ns (38.062%)  route 2.981ns (61.938%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.396     5.030    spec_anal/fir/clk
    SLICE_X8Y64          FDRE                                         r  spec_anal/fir/state_1_dl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.282     5.312 r  spec_anal/fir/state_1_dl_reg[4]/Q
                         net (fo=1, routed)           0.212     5.524    spec_anal/fir/state_1_dl[4]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.157     5.681 r  spec_anal/fir/state_1_dl_inst/O
                         net (fo=8, routed)           0.477     6.159    spec_anal/fir/accu_en
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.053     6.212 r  spec_anal/fir/accu_rst_inferred_i_1/O
                         net (fo=134, routed)         2.292     8.503    spec_anal/fir/accu_rst
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.053     8.556 r  spec_anal/fir/accu[3]_i_8/O
                         net (fo=1, routed)           0.000     8.556    spec_anal/fir/accu[3]_i_8_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.866 r  spec_anal/fir/accu_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.866    spec_anal/fir/accu_reg[3]_i_1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.926 r  spec_anal/fir/accu_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    spec_anal/fir/accu_reg[7]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.986 r  spec_anal/fir/accu_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.986    spec_anal/fir/accu_reg[11]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.046 r  spec_anal/fir/accu_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    spec_anal/fir/accu_reg[15]_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.106 r  spec_anal/fir/accu_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    spec_anal/fir/accu_reg[19]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.166 r  spec_anal/fir/accu_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.166    spec_anal/fir/accu_reg[23]_i_1_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.226 r  spec_anal/fir/accu_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    spec_anal/fir/accu_reg[27]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.286 r  spec_anal/fir/accu_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    spec_anal/fir/accu_reg[31]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.346 r  spec_anal/fir/accu_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    spec_anal/fir/accu_reg[35]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.406 r  spec_anal/fir/accu_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    spec_anal/fir/accu_reg[39]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.466 r  spec_anal/fir/accu_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    spec_anal/fir/accu_reg[43]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 r  spec_anal/fir/accu_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    spec_anal/fir/accu_reg[47]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.586 r  spec_anal/fir/accu_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    spec_anal/fir/accu_reg[51]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.646 r  spec_anal/fir/accu_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    spec_anal/fir/accu_reg[55]_i_1_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.706 r  spec_anal/fir/accu_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.706    spec_anal/fir/accu_reg[59]_i_1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     9.843 r  spec_anal/fir/accu_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.843    spec_anal/fir/accu_reg[63]_i_1_n_5
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.282    14.681    spec_anal/fir/clk
    SLICE_X12Y66         FDRE                                         r  spec_anal/fir/accu_reg[62]/C
                         clock pessimism              0.317    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.084    15.047    spec_anal/fir/accu_reg[62]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.021%)  route 0.133ns (52.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.551     1.733    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.118     1.851 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/Q
                         net (fo=2, routed)           0.133     1.984    spec_anal/fir/fir_ram/din_a[1]
    RAMB36_X0Y11         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.784     2.229    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y11         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.780    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.935    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.171%)  route 0.155ns (60.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.550     1.732    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.100     1.832 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/Q
                         net (fo=2, routed)           0.155     1.988    spec_anal/fir/fir_ram/din_a[20]
    RAMB36_X0Y11         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.784     2.229    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y11         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.780    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.935    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.487%)  route 0.147ns (55.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.549     1.731    spec_anal/fir/clk
    SLICE_X8Y61          FDSE                                         r  spec_anal/fir/dout_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDSE (Prop_fdse_C_Q)         0.118     1.849 r  spec_anal/fir/dout_reg_reg[8]/Q
                         net (fo=1, routed)           0.147     1.997    spec_anal/controller/circ_buff/din_a[8]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.242%)  route 0.149ns (55.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.548     1.730    spec_anal/fir/clk
    SLICE_X8Y62          FDSE                                         r  spec_anal/fir/dout_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDSE (Prop_fdse_C_Q)         0.118     1.848 r  spec_anal/fir/dout_reg_reg[20]/Q
                         net (fo=1, routed)           0.149     1.997    spec_anal/controller/circ_buff/din_a[20]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.242%)  route 0.149ns (55.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.548     1.730    spec_anal/fir/clk
    SLICE_X8Y62          FDSE                                         r  spec_anal/fir/dout_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDSE (Prop_fdse_C_Q)         0.118     1.848 r  spec_anal/fir/dout_reg_reg[22]/Q
                         net (fo=1, routed)           0.149     1.997    spec_anal/controller/circ_buff/din_a[22]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.914%)  route 0.151ns (56.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.549     1.731    spec_anal/fir/clk
    SLICE_X8Y61          FDSE                                         r  spec_anal/fir/dout_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDSE (Prop_fdse_C_Q)         0.118     1.849 r  spec_anal/fir/dout_reg_reg[7]/Q
                         net (fo=1, routed)           0.151     2.000    spec_anal/controller/circ_buff/din_a[7]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.195%)  route 0.169ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.549     1.731    spec_anal/fir/clk
    SLICE_X9Y61          FDSE                                         r  spec_anal/fir/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDSE (Prop_fdse_C_Q)         0.100     1.831 r  spec_anal/fir/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.169     2.000    spec_anal/controller/circ_buff/din_a[0]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.429%)  route 0.154ns (56.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.548     1.730    spec_anal/fir/clk
    SLICE_X8Y62          FDSE                                         r  spec_anal/fir/dout_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDSE (Prop_fdse_C_Q)         0.118     1.848 r  spec_anal/fir/dout_reg_reg[11]/Q
                         net (fo=1, routed)           0.154     2.002    spec_anal/controller/circ_buff/din_a[11]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.249%)  route 0.155ns (56.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.547     1.729    spec_anal/fir/clk
    SLICE_X8Y63          FDSE                                         r  spec_anal/fir/dout_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDSE (Prop_fdse_C_Q)         0.118     1.847 r  spec_anal/fir/dout_reg_reg[21]/Q
                         net (fo=1, routed)           0.155     2.002    spec_anal/controller/circ_buff/din_a[21]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spec_anal/fir/dout_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.883%)  route 0.157ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.547     1.729    spec_anal/fir/clk
    SLICE_X8Y63          FDSE                                         r  spec_anal/fir/dout_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDSE (Prop_fdse_C_Q)         0.118     1.847 r  spec_anal/fir/dout_reg_reg[13]/Q
                         net (fo=1, routed)           0.157     2.005    spec_anal/controller/circ_buff/din_a[13]
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.783     2.228    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.779    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.934    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y15    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y15    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y14    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y14    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y14    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y14    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y84    fft_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y84    fft_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y57     spec_anal/codec_if_inst/genblk1.shr_rx_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y57     spec_anal/codec_if_inst/genblk1.shr_rx_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y57     spec_anal/codec_if_inst/genblk1.shr_rx_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y57     spec_anal/codec_if_inst/genblk1.shr_rx_reg[22]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y84    fft_start_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y84    fft_start_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y84    fft_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y84    fft_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200M
  To Clock:  clk200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1   clk200M_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack       19.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.713ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 2.796ns (55.056%)  route 2.282ns (44.944%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns = ( 33.363 - 25.000 ) 
    Source Clock Delay      (SCD):    8.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.435     8.932    display_ram/clk_b
    RAMB36_X0Y18         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.012 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.949    11.962    display_ram_dout[16]
    SLICE_X7Y92          LUT4 (Prop_lut4_I3_O)        0.053    12.015 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    12.015    red[4]_i_13_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.328 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.328    red_reg[4]_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.507 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.702    13.209    red_reg[4]_i_2_n_3
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.171    13.380 r  green[7]_i_1/O
                         net (fo=2, routed)           0.631    14.011    green[7]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.343    33.363    clk40M_BUFG
    SLICE_X2Y83          FDRE                                         r  green_reg[7]/C
                         clock pessimism              0.560    33.923    
                         clock uncertainty           -0.085    33.838    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)       -0.115    33.723    green_reg[7]
  -------------------------------------------------------------------
                         required time                         33.723    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                 19.713    

Slack (MET) :             19.937ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 2.796ns (57.689%)  route 2.051ns (42.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 33.367 - 25.000 ) 
    Source Clock Delay      (SCD):    8.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.435     8.932    display_ram/clk_b
    RAMB36_X0Y18         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.012 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.949    11.962    display_ram_dout[16]
    SLICE_X7Y92          LUT4 (Prop_lut4_I3_O)        0.053    12.015 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    12.015    red[4]_i_13_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.328 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.328    red_reg[4]_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.507 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.702    13.209    red_reg[4]_i_2_n_3
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.171    13.380 r  green[7]_i_1/O
                         net (fo=2, routed)           0.399    13.779    green[7]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.347    33.367    clk40M_BUFG
    SLICE_X2Y88          FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.560    33.927    
                         clock uncertainty           -0.085    33.842    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)       -0.126    33.716    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         33.716    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 19.937    

Slack (MET) :             20.063ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.782ns (57.808%)  route 2.031ns (42.192%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.365ns = ( 33.365 - 25.000 ) 
    Source Clock Delay      (SCD):    8.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.435     8.932    display_ram/clk_b
    RAMB36_X0Y18         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.012 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.949    11.962    display_ram_dout[16]
    SLICE_X7Y92          LUT4 (Prop_lut4_I3_O)        0.053    12.015 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    12.015    red[4]_i_13_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.328 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.328    red_reg[4]_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.507 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.702    13.209    red_reg[4]_i_2_n_3
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.157    13.366 r  red[4]_i_1/O
                         net (fo=1, routed)           0.379    13.745    red[4]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.345    33.365    clk40M_BUFG
    SLICE_X3Y86          FDRE                                         r  red_reg[4]/C
                         clock pessimism              0.560    33.925    
                         clock uncertainty           -0.085    33.840    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.032    33.808    red_reg[4]
  -------------------------------------------------------------------
                         required time                         33.808    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 20.063    

Slack (MET) :             21.157ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.541ns (16.056%)  route 2.828ns (83.944%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 33.368 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.711    11.303    h_cntr1
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.053    11.356 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.970    12.326    h_cntr0
    SLICE_X5Y93          FDRE                                         r  h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.348    33.368    clk40M_BUFG
    SLICE_X5Y93          FDRE                                         r  h_cntr_reg[2]/C
                         clock pessimism              0.567    33.935    
                         clock uncertainty           -0.085    33.850    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.367    33.483    h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 21.157    

Slack (MET) :             21.157ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.541ns (16.056%)  route 2.828ns (83.944%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 33.368 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.711    11.303    h_cntr1
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.053    11.356 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.970    12.326    h_cntr0
    SLICE_X5Y93          FDRE                                         r  h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.348    33.368    clk40M_BUFG
    SLICE_X5Y93          FDRE                                         r  h_cntr_reg[3]/C
                         clock pessimism              0.567    33.935    
                         clock uncertainty           -0.085    33.850    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.367    33.483    h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 21.157    

Slack (MET) :             21.401ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.541ns (17.066%)  route 2.629ns (82.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 33.368 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.711    11.303    h_cntr1
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.053    11.356 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.771    12.127    h_cntr0
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.348    33.368    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[0]/C
                         clock pessimism              0.589    33.957    
                         clock uncertainty           -0.085    33.872    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.344    33.528    h_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         33.528    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                 21.401    

Slack (MET) :             21.401ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.541ns (17.066%)  route 2.629ns (82.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 33.368 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.711    11.303    h_cntr1
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.053    11.356 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.771    12.127    h_cntr0
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.348    33.368    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
                         clock pessimism              0.589    33.957    
                         clock uncertainty           -0.085    33.872    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.344    33.528    h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         33.528    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                 21.401    

Slack (MET) :             21.401ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.541ns (17.066%)  route 2.629ns (82.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 33.368 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.711    11.303    h_cntr1
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.053    11.356 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.771    12.127    h_cntr0
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.348    33.368    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[9]/C
                         clock pessimism              0.589    33.957    
                         clock uncertainty           -0.085    33.872    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.344    33.528    h_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         33.528    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                 21.401    

Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.541ns (17.773%)  route 2.503ns (82.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.308ns = ( 33.308 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.841    11.433    h_cntr1
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.053    11.486 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.514    12.001    v_cntr0
    SLICE_X10Y89         FDRE                                         r  v_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.288    33.308    clk40M_BUFG
    SLICE_X10Y89         FDRE                                         r  v_cntr_reg[8]/C
                         clock pessimism              0.560    33.868    
                         clock uncertainty           -0.085    33.783    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.344    33.439    v_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         33.439    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 h_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.541ns (17.773%)  route 2.503ns (82.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.308ns = ( 33.308 - 25.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.459     8.957    clk40M_BUFG
    SLICE_X6Y94          FDRE                                         r  h_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.282     9.239 r  h_cntr_reg[1]/Q
                         net (fo=8, routed)           0.592     9.831    h_cntr_reg[1]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.153     9.984 f  h_cntr[8]_i_2/O
                         net (fo=5, routed)           0.555    10.539    h_cntr[8]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.053    10.592 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.841    11.433    h_cntr1
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.053    11.486 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.514    12.001    v_cntr0
    SLICE_X10Y89         FDRE                                         r  v_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.288    33.308    clk40M_BUFG
    SLICE_X10Y89         FDRE                                         r  v_cntr_reg[9]/C
                         clock pessimism              0.560    33.868    
                         clock uncertainty           -0.085    33.783    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.344    33.439    v_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         33.439    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                 21.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.705%)  route 0.187ns (61.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.548     3.146    clk40M_BUFG
    SLICE_X8Y87          FDRE                                         r  display_ram_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.118     3.264 r  display_ram_write_addr_reg[2]/Q
                         net (fo=7, routed)           0.187     3.451    spec_anal/controller/dB_results/addr_b[2]
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.783     3.943    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.195    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.378    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.503%)  route 0.171ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.548     3.146    clk40M_BUFG
    SLICE_X8Y87          FDRE                                         r  display_ram_write_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.107     3.253 r  display_ram_write_addr_reg[8]/Q
                         net (fo=5, routed)           0.171     3.424    spec_anal/controller/dB_results/addr_b[8]
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.783     3.943    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.195    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     3.342    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_b/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.792%)  route 0.076ns (37.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.580     3.178    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X3Y90          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     3.278 r  hdmi_tx_0/tmds_transmitter/encoder_b/data_in_reg_reg[2]/Q
                         net (fo=4, routed)           0.076     3.354    hdmi_tx_0/tmds_transmitter/encoder_b/data_in_reg_reg_n_0_[2]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.028     3.382 r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.382    hdmi_tx_0/tmds_transmitter/encoder_b/stage1[3]
    SLICE_X2Y90          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.782     3.943    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X2Y90          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/C
                         clock pessimism             -0.754     3.189    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.087     3.276    hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.864%)  route 0.079ns (38.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.573     3.171    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X3Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100     3.271 r  hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[4]/Q
                         net (fo=3, routed)           0.079     3.350    hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg_n_0_[4]
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.028     3.378 r  hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s[0]_i_1/O
                         net (fo=1, routed)           0.000     3.378    hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.934    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X2Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s_reg[0]/C
                         clock pessimism             -0.752     3.182    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.087     3.269    hdmi_tx_0/tmds_transmitter/encoder_g/s1_num_1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_g/stage2_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.411%)  route 0.056ns (30.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.574     3.172    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X1Y81          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/stage2_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.100     3.272 r  hdmi_tx_0/tmds_transmitter/encoder_g/stage2_in_reg[4]/Q
                         net (fo=1, routed)           0.056     3.329    hdmi_tx_0/tmds_transmitter/encoder_g/stage2_in_reg_n_0_[4]
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.028     3.357 r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.357    hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out[4]_i_1__1_n_0
    SLICE_X0Y81          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.774     3.935    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y81          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[4]/C
                         clock pessimism             -0.752     3.183    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.061     3.244    hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_g/data_in_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.573     3.171    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X3Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/data_in_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100     3.271 r  hdmi_tx_0/tmds_transmitter/encoder_g/data_in_reg_reg[4]/Q
                         net (fo=4, routed)           0.095     3.366    hdmi_tx_0/tmds_transmitter/encoder_g/data_in_reg_reg_n_0_[4]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.028     3.394 r  hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.394    hdmi_tx_0/tmds_transmitter/encoder_g/stage1[7]
    SLICE_X2Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.934    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X2Y80          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[7]/C
                         clock pessimism             -0.752     3.182    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.087     3.269    hdmi_tx_0/tmds_transmitter/encoder_g/stage1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.130ns (56.072%)  route 0.102ns (43.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X3Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/Q
                         net (fo=4, routed)           0.102     3.377    hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg_n_0_[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.030     3.407 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.407    hdmi_tx_0/tmds_transmitter/encoder_r/stage1[4]
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.778     3.939    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[4]/C
                         clock pessimism             -0.753     3.186    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.096     3.282    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.689%)  route 0.102ns (44.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X3Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/Q
                         net (fo=4, routed)           0.102     3.377    hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg_n_0_[2]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.028     3.405 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.405    hdmi_tx_0/tmds_transmitter/encoder_r/stage1[2]
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.778     3.939    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[2]/C
                         clock pessimism             -0.753     3.186    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.087     3.273    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.209%)  route 0.104ns (44.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X3Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/Q
                         net (fo=4, routed)           0.104     3.379    hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg_n_0_[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.028     3.407 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.407    hdmi_tx_0/tmds_transmitter/encoder_r/stage1[3]
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.778     3.939    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X2Y86          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/C
                         clock pessimism             -0.753     3.186    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.087     3.273    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.118ns (31.732%)  route 0.254ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.549     3.147    clk40M_BUFG
    SLICE_X8Y89          FDRE                                         r  display_ram_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.118     3.265 r  display_ram_write_addr_reg[6]/Q
                         net (fo=7, routed)           0.254     3.519    spec_anal/controller/dB_results/addr_b[6]
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.783     3.943    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y17         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.195    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.378    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_generator1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y18    display_ram/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y18    display_ram/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y17    spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         25.000      23.400     BUFGCTRL_X0Y0   clk40M_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y87     display_ram_write_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X2Y83     green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X2Y83     green_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X6Y94     h_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X6Y94     h_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X2Y88     blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X2Y88     blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X9Y90     display_ram_we_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X9Y90     display_ram_we_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y87     display_ram_write_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb
  To Clock:  pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100M rise@30.000ns - clk40M rise@25.000ns)
  Data Path Delay:        0.539ns  (logic 0.322ns (59.709%)  route 0.217ns (40.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    8.893ns = ( 33.893 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    26.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    28.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    28.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731    30.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    30.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    32.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.395    33.893    clk40M_BUFG
    SLICE_X11Y84         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.269    34.162 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.217    34.379    v_cntr_started_reg_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.053    34.432 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000    34.432    fft_start_ff_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   30.000    30.000 r  
    D23                                               0.000    30.000 r  clk100M (IN)
                         net (fo=0)                   0.000    30.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    31.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    33.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    33.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.284    34.683    clk100M_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism              0.235    34.918    
                         clock uncertainty           -0.183    34.735    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.071    34.806    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         34.806    
                         arrival time                         -34.432    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.107%)  route 0.092ns (41.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.547     3.145    clk40M_BUFG
    SLICE_X11Y84         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.100     3.245 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.092     3.338    v_cntr_started_reg_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.028     3.366 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000     3.366    fft_start_ff_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.745     2.191    clk100M_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism             -0.264     1.927    
                         clock uncertainty            0.183     2.110    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.087     2.197    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack        2.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        5.373ns  (logic 0.414ns (7.705%)  route 4.959ns (92.295%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.307ns = ( 33.307 - 25.000 ) 
    Source Clock Delay      (SCD):    5.029ns = ( 25.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.395    25.029    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.308    25.337 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           2.622    27.959    spec_anal/controller/frm_dout_vld
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053    28.012 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.337    30.349    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.053    30.402 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000    30.402    spec_anal_n_32
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.287    33.307    clk40M_BUFG
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/C
                         clock pessimism              0.235    33.542    
                         clock uncertainty           -0.183    33.359    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.035    33.394    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         33.394    
                         arrival time                         -30.402    
  -------------------------------------------------------------------
                         slack                                  2.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.332ns (7.391%)  route 4.160ns (92.609%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.284     4.683    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.248     4.931 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           2.199     7.130    spec_anal/controller/frm_dout_vld
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.042     7.172 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           1.961     9.133    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.042     9.175 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     9.175    spec_anal_n_32
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.399     8.897    clk40M_BUFG
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/C
                         clock pessimism             -0.235     8.662    
                         clock uncertainty            0.183     8.845    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.216     9.061    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         -9.061    
                         arrival time                           9.175    
  -------------------------------------------------------------------
                         slack                                  0.114    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 5.109ns (58.228%)  route 3.665ns (41.772%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.665     5.352    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         3.422     8.774 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     8.774    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 5.137ns (60.953%)  route 3.291ns (39.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (INOUT)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         1.724     1.724 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           3.291     5.015    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.414     8.429 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.429    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.882ns (60.509%)  route 1.228ns (39.491%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (INOUT)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           1.228     1.683    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         1.427     3.110 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.110    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.853ns (56.899%)  route 1.404ns (43.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.404     1.822    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         1.436     3.257 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100M
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.865ns  (logic 3.655ns (46.473%)  route 4.210ns (53.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.446     5.080    spec_anal/controller/core/clk
    SLICE_X0Y78          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.269     5.349 r  spec_anal/controller/core/stage_cntr_reg[2]/Q
                         net (fo=35, routed)          4.210     9.559    led_r_OBUF[3]
    C14                  OBUF (Prop_obuf_I_O)         3.386    12.945 r  led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.945    led_r[3]
    C14                                                               r  led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/fft_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.654ns (51.876%)  route 3.390ns (48.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.387     5.021    spec_anal/controller/core/clk
    SLICE_X17Y79         FDRE                                         r  spec_anal/controller/core/fft_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDRE (Prop_fdre_C_Q)         0.269     5.290 r  spec_anal/controller/core/fft_in_progress_reg/Q
                         net (fo=8, routed)           3.390     8.680    led_r_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.385    12.065 r  led_r_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.065    led_r[5]
    C16                                                               r  led_r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/loading_samples_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 3.739ns (53.828%)  route 3.207ns (46.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.392     5.026    spec_anal/controller/core/clk
    SLICE_X13Y67         FDRE                                         r  spec_anal/controller/core/loading_samples_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.246     5.272 r  spec_anal/controller/core/loading_samples_reg/Q
                         net (fo=17, routed)          3.207     8.479    led_r_OBUF[6]
    D18                  OBUF (Prop_obuf_I_O)         3.493    11.972 r  led_r_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.972    led_r[6]
    D18                                                               r  led_r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/new_stage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 3.660ns (53.241%)  route 3.214ns (46.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.387     5.021    spec_anal/controller/core/clk
    SLICE_X17Y79         FDRE                                         r  spec_anal/controller/core/new_stage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDRE (Prop_fdre_C_Q)         0.269     5.290 r  spec_anal/controller/core/new_stage_reg/Q
                         net (fo=11, routed)          3.214     8.504    led_r_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.391    11.895 r  led_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.895    led_r[0]
    E16                                                               r  led_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 3.736ns (56.496%)  route 2.877ns (43.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.446     5.080    spec_anal/controller/core/clk
    SLICE_X0Y78          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.246     5.326 r  spec_anal/controller/core/stage_cntr_reg[3]/Q
                         net (fo=30, routed)          2.877     8.203    led_r_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         3.490    11.693 r  led_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.693    led_r[4]
    D15                                                               r  led_r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.743ns (61.794%)  route 2.314ns (38.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.446     5.080    spec_anal/controller/core/clk
    SLICE_X0Y78          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.246     5.326 r  spec_anal/controller/core/stage_cntr_reg[1]/Q
                         net (fo=34, routed)          2.314     7.640    led_r_OBUF[2]
    F19                  OBUF (Prop_obuf_I_O)         3.497    11.137 r  led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.137    led_r[2]
    F19                                                               r  led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.750ns  (logic 3.657ns (63.601%)  route 2.093ns (36.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.446     5.080    spec_anal/controller/core/clk
    SLICE_X0Y78          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.269     5.349 r  spec_anal/controller/core/stage_cntr_reg[0]/Q
                         net (fo=37, routed)          2.093     7.442    led_r_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.388    10.830 r  led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.830    led_r[1]
    E17                                                               r  led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.294ns  (logic 3.673ns (69.376%)  route 1.621ns (30.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.458     5.092    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     5.361 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/Q
                         net (fo=4, routed)           1.621     6.982    codec_lrclk_OBUF
    J23                  OBUF (Prop_obuf_I_O)         3.404    10.386 r  codec_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.386    codec_lrclk
    J23                                                               r  codec_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.979ns  (logic 3.674ns (73.787%)  route 1.305ns (26.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.459     5.093    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.269     5.362 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/Q
                         net (fo=4, routed)           1.305     6.667    codec_sclk_OBUF
    K23                  OBUF (Prop_obuf_I_O)         3.405    10.072 r  codec_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.072    codec_sclk
    K23                                                               r  codec_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_rstn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.977ns  (logic 3.681ns (73.965%)  route 1.296ns (26.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.458     5.092    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  spec_anal/codec_if_inst/genblk1.rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     5.361 r  spec_anal/codec_if_inst/genblk1.rst_ff_reg/Q
                         net (fo=1, routed)           1.296     6.657    codec_rstn_OBUF
    L22                  OBUF (Prop_obuf_I_O)         3.412    10.069 r  codec_rstn_OBUF_inst/O
                         net (fo=0)                   0.000    10.069    codec_rstn
    L22                                                               r  codec_rstn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.128ns (38.349%)  route 0.206ns (61.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[3]/Q
                         net (fo=5, routed)           0.206     2.025    spec_anal/controller/core/DSP1/P[3]
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.028     2.053 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.053    spec_anal/controller/core/ram_3_real_addr_a_reg[3]
    SLICE_X14Y74         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.128ns (30.285%)  route 0.295ns (69.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.538     1.720    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y76         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.100     1.820 r  spec_anal/controller/core/DSP1/p_reg_reg[9]/Q
                         net (fo=4, routed)           0.194     2.014    spec_anal/controller/core/DSP1/P[9]
    SLICE_X18Y74         LUT4 (Prop_lut4_I2_O)        0.028     2.042 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.101     2.143    spec_anal/controller/core/ram_1_real_addr_b_reg[9]
    SLICE_X18Y74         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.128ns (28.384%)  route 0.323ns (71.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[2]/Q
                         net (fo=5, routed)           0.214     2.034    spec_anal/controller/core/DSP1/P[2]
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.028     2.062 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.109     2.170    spec_anal/controller/core/ram_1_real_addr_b_reg[2]
    SLICE_X18Y73         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP2/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.128ns (28.593%)  route 0.320ns (71.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.543     1.725    spec_anal/controller/core/DSP2/clk
    SLICE_X17Y68         FDRE                                         r  spec_anal/controller/core/DSP2/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDRE (Prop_fdre_C_Q)         0.100     1.825 r  spec_anal/controller/core/DSP2/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.081     1.907    spec_anal/controller/core/DSP3/dout_reg[0]
    SLICE_X16Y68         LUT4 (Prop_lut4_I1_O)        0.028     1.935 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.238     2.173    spec_anal/controller/core/rom_real_addr_reg[0]
    SLICE_X22Y62         LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.128ns (27.162%)  route 0.343ns (72.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[1]/Q
                         net (fo=5, routed)           0.235     2.054    spec_anal/controller/core/DSP1/P[1]
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.028     2.082 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.109     2.191    spec_anal/controller/core/ram_1_real_addr_b_reg[1]
    SLICE_X18Y73         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.128ns (26.176%)  route 0.361ns (73.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y75         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[4]/Q
                         net (fo=5, routed)           0.261     2.081    spec_anal/controller/core/DSP1/P[4]
    SLICE_X19Y75         LUT4 (Prop_lut4_I2_O)        0.028     2.109 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.100     2.208    spec_anal/controller/core/ram_1_real_addr_b_reg[4]
    SLICE_X18Y75         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_2_real_addr_a_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.128ns (26.127%)  route 0.362ns (73.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[0]/Q
                         net (fo=5, routed)           0.206     2.025    spec_anal/controller/core/DSP1/P[0]
    SLICE_X17Y73         LUT6 (Prop_lut6_I1_O)        0.028     2.053 r  spec_anal/controller/core/DSP1/ram_2_real_addr_a_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.156     2.209    spec_anal/controller/core/ram_2_imag_addr_a_reg__0[0]
    SLICE_X21Y72         LDCE                                         r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.128ns (25.988%)  route 0.365ns (74.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[1]/Q
                         net (fo=5, routed)           0.207     2.026    spec_anal/controller/core/DSP1/P[1]
    SLICE_X18Y73         LUT6 (Prop_lut6_I1_O)        0.028     2.054 r  spec_anal/controller/core/DSP1/ram_2_real_addr_a_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.158     2.212    spec_anal/controller/core/ram_2_imag_addr_a_reg__0[1]
    SLICE_X21Y72         LDCE                                         r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.128ns (25.943%)  route 0.365ns (74.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y75         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[5]/Q
                         net (fo=5, routed)           0.257     2.077    spec_anal/controller/core/DSP1/P[5]
    SLICE_X19Y74         LUT4 (Prop_lut4_I2_O)        0.028     2.105 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.108     2.213    spec_anal/controller/core/ram_1_real_addr_b_reg[5]
    SLICE_X19Y74         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.128ns (25.792%)  route 0.368ns (74.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.537     1.719    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y74         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.819 r  spec_anal/controller/core/DSP1/p_reg_reg[0]/Q
                         net (fo=5, routed)           0.196     2.015    spec_anal/controller/core/DSP1/P[0]
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.028     2.043 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.216    spec_anal/controller/core/ram_3_real_addr_a_reg[0]
    SLICE_X10Y73         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk200M
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40M
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb fall edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  clk100M (IN)
                         net (fo=0)                   0.000     5.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     6.750 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     8.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.634 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.731    10.365    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.453 f  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.014    10.467    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.612     1.794    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.844 r  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.005     1.849    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100M

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.965ns (28.398%)  route 4.953ns (71.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.503     6.750    spec_anal/controller/core/p_17_in
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.168     6.918 r  spec_anal/controller/core/cb_addr_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.918    spec_anal/controller/core/cb_addr_cntr[2]_i_1_n_0
    SLICE_X13Y65         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.283     4.682    spec_anal/controller/core/clk
    SLICE_X13Y65         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[2]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.965ns (28.707%)  route 4.879ns (71.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.429     6.676    spec_anal/controller/core/p_17_in
    SLICE_X19Y75         LUT6 (Prop_lut6_I5_O)        0.168     6.844 r  spec_anal/controller/core/calc_sidevar_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.844    spec_anal/controller/core/calc_sidevar_cntr[0]_i_1_n_0
    SLICE_X19Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.273     4.672    spec_anal/controller/core/clk
    SLICE_X19Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[0]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.965ns (29.744%)  route 4.640ns (70.256%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.190     6.437    spec_anal/controller/core/p_17_in
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.168     6.605 r  spec_anal/controller/core/cb_addr_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     6.605    spec_anal/controller/core/cb_addr_cntr[7]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.283     4.682    spec_anal/controller/core/clk
    SLICE_X14Y65         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[7]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.838ns (27.940%)  route 4.739ns (72.060%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.662     5.393    spec_anal/controller/core/rst
    SLICE_X19Y78         LUT4 (Prop_lut4_I1_O)        0.053     5.446 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.638     6.084    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.137 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.440     6.577    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[2]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.838ns (27.940%)  route 4.739ns (72.060%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.662     5.393    spec_anal/controller/core/rst
    SLICE_X19Y78         LUT4 (Prop_lut4_I1_O)        0.053     5.446 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.638     6.084    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.137 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.440     6.577    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[3]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.838ns (27.940%)  route 4.739ns (72.060%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.662     5.393    spec_anal/controller/core/rst
    SLICE_X19Y78         LUT4 (Prop_lut4_I1_O)        0.053     5.446 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.638     6.084    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.137 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.440     6.577    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[4]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/half_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.797ns (27.464%)  route 4.745ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 r  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.295     6.542    spec_anal/controller/core/p_17_in
    SLICE_X16Y76         FDRE                                         r  spec_anal/controller/core/half_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X16Y76         FDRE                                         r  spec_anal/controller/core/half_reg[4]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/half_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.797ns (27.464%)  route 4.745ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 r  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.295     6.542    spec_anal/controller/core/p_17_in
    SLICE_X16Y76         FDRE                                         r  spec_anal/controller/core/half_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X16Y76         FDRE                                         r  spec_anal/controller/core/half_reg[7]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.838ns (28.564%)  route 4.596ns (71.436%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.662     5.393    spec_anal/controller/core/rst
    SLICE_X19Y78         LUT4 (Prop_lut4_I1_O)        0.053     5.446 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.638     6.084    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.137 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.296     6.433    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X20Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X20Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[1]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/half_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.797ns (27.999%)  route 4.620ns (72.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=78, routed)          3.450     5.182    spec_anal/controller/core/rst
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.065     5.247 r  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.170     6.417    spec_anal/controller/core/p_17_in
    SLICE_X15Y77         FDRE                                         r  spec_anal/controller/core/half_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.276     4.675    spec_anal/controller/core/clk
    SLICE_X15Y77         FDRE                                         r  spec_anal/controller/core/half_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.143ns (47.695%)  route 0.157ns (52.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[8]/G
    SLICE_X22Y62         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/rom_real_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.157     0.300    spec_anal/controller/core/coeff_rom_imag/addr[8]
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.143ns (47.695%)  route 0.157ns (52.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[4]/G
    SLICE_X22Y62         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/rom_real_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.157     0.300    spec_anal/controller/core/coeff_rom_imag/addr[4]
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.143ns (47.695%)  route 0.157ns (52.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[8]/G
    SLICE_X22Y62         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/rom_real_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.157     0.300    spec_anal/controller/core/coeff_rom_real/addr[8]
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_real/clk
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.143ns (47.695%)  route 0.157ns (52.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[4]/G
    SLICE_X22Y62         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/rom_real_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.157     0.300    spec_anal/controller/core/coeff_rom_real/addr[4]
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_real/clk
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.625%)  route 0.203ns (61.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/G
    SLICE_X21Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/Q
                         net (fo=2, routed)           0.203     0.331    spec_anal/controller/core/inst[2].smpl_ram_inst/addr_a[8]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.770     2.215    spec_anal/controller/core/inst[2].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.259%)  route 0.207ns (61.741%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/G
    SLICE_X21Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.207     0.335    spec_anal/controller/core/inst[2].smpl_ram_inst/addr_a[1]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.770     2.215    spec_anal/controller/core/inst[2].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.224%)  route 0.207ns (61.776%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
    SLICE_X23Y60         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.207     0.335    spec_anal/controller/core/coeff_rom_imag/addr[9]
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.224%)  route 0.207ns (61.776%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
    SLICE_X23Y60         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.207     0.335    spec_anal/controller/core/coeff_rom_real/addr[9]
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_real/clk
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.061%)  route 0.208ns (61.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[7]/G
    SLICE_X23Y60         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.208     0.336    spec_anal/controller/core/coeff_rom_imag/addr[7]
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X1Y24         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.061%)  route 0.208ns (61.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[7]/G
    SLICE_X23Y60         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.208     0.336    spec_anal/controller/core/coeff_rom_real/addr[7]
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.777     2.222    spec_anal/controller/core/coeff_rom_real/clk
    RAMB18_X1Y25         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40M

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.056ns (1.206%)  route 4.586ns (98.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.822     4.642    hdmi_tx_0/tmds_transmitter/encoder_r/rst
    SLICE_X4Y83          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342     8.362    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X4Y83          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.056ns (1.234%)  route 4.483ns (98.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.719     4.539    hdmi_tx_0/tmds_transmitter/encoder_r/rst
    SLICE_X4Y82          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342     8.362    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X4Y82          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 0.056ns (1.234%)  route 4.481ns (98.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.716     4.537    hdmi_tx_0/tmds_transmitter/encoder_r/rst
    SLICE_X5Y82          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342     8.362    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X5Y82          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[1]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[5]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[7]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[8]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 0.056ns (1.267%)  route 4.364ns (98.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.600     4.420    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X0Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X0Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[9]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.418ns  (logic 0.056ns (1.268%)  route 4.362ns (98.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.764     2.764    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.056     2.820 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          1.597     4.418    hdmi_tx_0/tmds_transmitter/encoder_g/rst
    SLICE_X1Y79          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    hdmi_tx_0/tmds_transmitter/encoder_g/tx_clk
    SLICE_X1Y79          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_g/tmds_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.028ns (1.863%)  route 1.475ns (98.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.475     1.475    pll_locked
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.028     1.503 r  vde_i_1/O
                         net (fo=1, routed)           0.000     1.503    vde_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X8Y88          FDRE                                         r  vde_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.028ns (1.809%)  route 1.520ns (98.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.520     1.520    spec_anal/controller/pll_locked
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.028     1.548 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     1.548    spec_anal_n_32
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.750     3.911    clk40M_BUFG
    SLICE_X9Y90          FDRE                                         r  display_ram_we_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_cntr_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.028ns (1.770%)  route 1.554ns (98.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.404     1.404    pll_locked
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.028     1.432 r  v_cntr_started_i_1/O
                         net (fo=1, routed)           0.150     1.582    v_cntr_started_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  v_cntr_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.745     3.906    clk40M_BUFG
    SLICE_X11Y84         FDRE                                         r  v_cntr_started_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.028ns (1.708%)  route 1.612ns (98.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.612     1.612    pll_locked
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.028     1.640 r  v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.640    v_sync_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X8Y88          FDRE                                         r  v_sync_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.028ns (1.680%)  route 1.639ns (98.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.520     1.520    pll_locked
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.028     1.548 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.119     1.667    v_cntr0
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.028ns (1.680%)  route 1.639ns (98.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.520     1.520    pll_locked
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.028     1.548 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.119     1.667    v_cntr0
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[3]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.028ns (1.680%)  route 1.639ns (98.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.520     1.520    pll_locked
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.028     1.548 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.119     1.667    v_cntr0
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[4]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.028ns (1.680%)  route 1.639ns (98.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.520     1.520    pll_locked
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.028     1.548 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.119     1.667    v_cntr0
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.749     3.910    clk40M_BUFG
    SLICE_X10Y88         FDRE                                         r  v_cntr_reg[5]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.030ns (1.800%)  route 1.637ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.404     1.404    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.030     1.434 r  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          0.233     1.667    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X7Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.781     3.942    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X7Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[3]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.030ns (1.800%)  route 1.637ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.404     1.404    pll_locked
    SLICE_X10Y87         LUT1 (Prop_lut1_I0_O)        0.030     1.434 r  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          0.233     1.667    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X7Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.781     3.942    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X7Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/ctrl_reg_reg[5]/C





