{
  "design": {
    "design_info": {
      "boundary_crc": "0x40652046FE44DB6A",
      "device": "xczu47dr-ffve1156-2-e",
      "gen_directory": "../../../../FrequencyHopping.gen/sources_1/bd/Frequency_Synthesizer",
      "name": "Frequency_Synthesizer",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "Hopping_Table_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "SYSTEM_CLOCK_1MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Frequency_Synthesizer_SYSTEM_CLOCK_1MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "1000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RST_N": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "HOP_SEQUENCE": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HOP_FREQUENCY_OUT": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "S_PHASE_TVALID": {
        "direction": "I"
      },
      "PHASE_TDATA": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "M_PHASE_TVALID": {
        "direction": "O"
      },
      "M_DATA_TVALID": {
        "direction": "O"
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "Frequency_Synthesizer_dds_compiler_0_0",
        "xci_path": "ip\\Frequency_Synthesizer_dds_compiler_0_0\\Frequency_Synthesizer_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "160"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Latency": {
            "value": "3"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "M_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Mode_of_Operation": {
            "value": "Standard"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine_and_Cosine"
          },
          "Output_Width": {
            "value": "8"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "29"
          },
          "Resync": {
            "value": "false"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "48"
          }
        }
      },
      "Hopping_Table_0": {
        "vlnv": "xilinx.com:module_ref:Hopping_Table:1.0",
        "xci_name": "Frequency_Synthesizer_Hopping_Table_0_0",
        "xci_path": "ip\\Frequency_Synthesizer_Hopping_Table_0_0\\Frequency_Synthesizer_Hopping_Table_0_0.xci",
        "inst_hier_path": "Hopping_Table_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hopping_Table",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hop_sequence": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "180.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "fcontrol_word": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "Frequency_Synthesizer_util_vector_logic_0_0",
        "xci_path": "ip\\Frequency_Synthesizer_util_vector_logic_0_0\\Frequency_Synthesizer_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "HOP_SEQUENCE_1": {
        "ports": [
          "HOP_SEQUENCE",
          "Hopping_Table_0/hop_sequence"
        ]
      },
      "Hopping_Table_0_fcontrol_word": {
        "ports": [
          "Hopping_Table_0/fcontrol_word",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "RST_N_1": {
        "ports": [
          "RST_N",
          "Hopping_Table_0/rst_n"
        ]
      },
      "SYSTEM_CLOCK_1MHZ_1": {
        "ports": [
          "SYSTEM_CLOCK_1MHZ",
          "dds_compiler_0/aclk"
        ]
      },
      "S_PHASE_TVALID_1": {
        "ports": [
          "S_PHASE_TVALID",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "HOP_FREQUENCY_OUT"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "M_DATA_TVALID"
        ]
      },
      "dds_compiler_0_m_axis_phase_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_phase_tdata",
          "PHASE_TDATA"
        ]
      },
      "dds_compiler_0_m_axis_phase_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_phase_tvalid",
          "M_PHASE_TVALID"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "Hopping_Table_0/clk"
        ]
      }
    }
  }
}