# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do FullAdder_2Bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/a/Documents/EG3205_Work/VHDL/Week_2/halfadder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity halfadder
# -- Compiling architecture dataflow of halfadder
# vcom -93 -work work {C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_1Bit/FullAdder_1Bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_1bit
# -- Compiling architecture structural of fulladder_1bit
# vcom -93 -work work {C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/FullAdder_2Bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_2bit
# -- Compiling architecture structural of fulladder_2bit
# 
# vcom -93 -work work {C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder_2bit_TB
# -- Compiling architecture TB of FullAdder_2bit_TB
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_2Bit/../FullAdder_2bit_TB.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  FullAdder_2bit_TB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FullAdder_2bit_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder_2bit_tb(tb)
# Loading work.fulladder_2bit(structural)
# Loading work.fulladder_1bit(structural)
# Loading work.halfadder(dataflow)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: a  Hostname: DESKTOP-BPC981N  ProcessID: 6812
# 
#           Attempting to use alternate WLF file "./wlftqdry2j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftqdry2j
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
