Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 29 14:41:49 2022
| Host         : LAPTOP-6D15CRP5 running 64-bit major release  (build 9200)
| Command      : report_drc -file ugv_wrapper_drc_routed.rpt -pb ugv_wrapper_drc_routed.pb -rpx ugv_wrapper_drc_routed.rpx
| Design       : ugv_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+--------------------------+------------+
| Rule   | Severity | Description              | Violations |
+--------+----------+--------------------------+------------+
| BUFC-1 | Warning  | Input Buffer Connections | 1          |
+--------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer Pmod_out_0_pin2_iobuf/IBUF (in Pmod_out_0_pin2_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>


