#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 26 17:57:49 2025
# Process ID         : 6812
# Current directory  : C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1
# Command line       : vivado.exe -log default_block_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source default_block_design_wrapper.tcl
# Log file           : C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/default_block_design_wrapper.vds
# Journal file       : C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1\vivado.jou
# Running On         : DESKTOP-7JMSQS2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-7600K CPU @ 3.80GHz
# CPU Frequency      : 3792 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 17141 MB
# Swap memory        : 18253 MB
# Total Virtual      : 35394 MB
# Available Virtual  : 19001 MB
#-----------------------------------------------------------
source default_block_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 496.270 ; gain = 206.727
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top default_block_design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.645 ; gain = 492.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'default_block_design_wrapper' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/hdl/default_block_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'default_block_design' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'default_block_design_processing_system7_0_0' [C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/.Xil/Vivado-6812-DESKTOP-7JMSQS2/realtime/default_block_design_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'default_block_design_processing_system7_0_0' (0#1) [C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/.Xil/Vivado-6812-DESKTOP-7JMSQS2/realtime/default_block_design_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7071] port 'FCLK_RESET0_N' of module 'default_block_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'default_block_design_processing_system7_0_0' has 68 connections declared, but only 35 given [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:81]
INFO: [Synth 8-6155] done synthesizing module 'default_block_design' (0#1) [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/synth/default_block_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'default_block_design_wrapper' (0#1) [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/hdl/default_block_design_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1346.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/ip/default_block_design_processing_system7_0_0/default_block_design_processing_system7_0_0/default_block_design_processing_system7_0_0_in_context.xdc] for cell 'default_block_design_i/processing_system7_0'
Finished Parsing XDC File [c:/Projects/HWSW/Vivado Project/test_2/test_2.gen/sources_1/bd/default_block_design/ip/default_block_design_processing_system7_0_0/default_block_design_processing_system7_0_0/default_block_design_processing_system7_0_0_in_context.xdc] for cell 'default_block_design_i/processing_system7_0'
Parsing XDC File [C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1346.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1346.688 ; gain = 599.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.832 ; gain = 616.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.430 ; gain = 796.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.578 ; gain = 796.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1553.152 ; gain = 805.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |default_block_design_processing_system7_0_0 |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |default_block_design_processing_system7_0 |     1|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1787.988 ; gain = 1040.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1787.988 ; gain = 1040.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1787.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 49ae214c
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1804.707 ; gain = 1292.184
INFO: [Common 17-1381] The checkpoint 'C:/Projects/HWSW/Vivado Project/test_2/test_2.runs/synth_1/default_block_design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file default_block_design_wrapper_utilization_synth.rpt -pb default_block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 17:58:40 2025...
