{
    "nl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/50-openroad-fillinsertion/highpass.nl.v",
    "pnl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/50-openroad-fillinsertion/highpass.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/50-openroad-fillinsertion/highpass.def",
    "lef": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/56-magic-writelef/highpass.lef",
    "openroad-lef": null,
    "odb": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/50-openroad-fillinsertion/highpass.odb",
    "sdc": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/50-openroad-fillinsertion/highpass.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_tt_025C_1v80/highpass__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_ss_100C_1v60/highpass__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_ff_n40C_1v95/highpass__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_tt_025C_1v80/highpass__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_ss_100C_1v60/highpass__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_ff_n40C_1v95/highpass__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_tt_025C_1v80/highpass__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_ss_100C_1v60/highpass__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_ff_n40C_1v95/highpass__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/51-openroad-rcx/nom/highpass.nom.spef",
        "min_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/51-openroad-rcx/min/highpass.min.spef",
        "max_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/51-openroad-rcx/max/highpass.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_tt_025C_1v80/highpass__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_ss_100C_1v60/highpass__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/nom_ff_n40C_1v95/highpass__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_tt_025C_1v80/highpass__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_ss_100C_1v60/highpass__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/min_ff_n40C_1v95/highpass__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_tt_025C_1v80/highpass__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_ss_100C_1v60/highpass__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/52-openroad-stapostpnr/max_ff_n40C_1v95/highpass__max_ff_n40C_1v95.lib"
    },
    "spice": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/64-magic-spiceextraction/highpass.spice",
    "mag": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/54-magic-streamout/highpass.mag",
    "gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/54-magic-streamout/highpass.gds",
    "mag_gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/54-magic-streamout/highpass.magic.gds",
    "klayout_gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/55-klayout-streamout/highpass.klayout.gds",
    "json_h": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/05-yosys-jsonheader/highpass.h.json",
    "vh": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/27-odb-writeverilogheader/highpass.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 20803,
        "design__instance__area": 105837,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 335,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.006406967528164387,
        "power__switching__total": 0.010887387208640575,
        "power__leakage__total": 1.1519598785980634e-07,
        "power__total": 0.017294470220804214,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.507095,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 8.839252,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 483,
        "design__max_fanout_violation__count": 335,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.0,
        "clock__skew__worst_setup": 0.0,
        "timing__hold__ws": 4.33029,
        "timing__setup__ws": -2.465727,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": -9.997748,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": -2.465727,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 18,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 600.0 600.0",
        "design__core__bbox": "5.52 10.88 594.32 587.52",
        "design__io": 263,
        "design__die__area": 360000,
        "design__core__area": 339526,
        "design__instance__count__stdcell": 20803,
        "design__instance__area__stdcell": 105837,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.311719,
        "design__instance__utilization__stdcell": 0.311719,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 417133,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 12032,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 6729,
        "route__wirelength__iter:1": 440562,
        "route__drc_errors__iter:2": 3668,
        "route__wirelength__iter:2": 437731,
        "route__drc_errors__iter:3": 3559,
        "route__wirelength__iter:3": 437099,
        "route__drc_errors__iter:4": 402,
        "route__wirelength__iter:4": 437132,
        "route__drc_errors__iter:5": 1,
        "route__wirelength__iter:5": 437062,
        "route__drc_errors__iter:6": 0,
        "route__wirelength__iter:6": 437062,
        "route__drc_errors": 0,
        "route__wirelength": 437062,
        "route__vias": 87837,
        "route__vias__singlecut": 87837,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 23,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 910.965,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 340,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 335,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.378157,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -2.010907,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -7.301998,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -2.010907,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 335,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.555315,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.950993,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 335,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.539157,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9.052576,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 220,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 335,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.435425,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.608159,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -4.823638,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.608159,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 335,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.576722,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 13.093467,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 335,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.477844,
        "timing__setup__ws__corner:max_tt_025C_1v80": 8.561351,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 483,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 335,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.33029,
        "timing__setup__ws__corner:max_ss_100C_1v60": -2.465727,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -9.997748,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -2.465727,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 335,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.535546,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 12.787607,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 23,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79857,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000161485,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00142743,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00174425,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000158614,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00174425,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000161,
        "ir__drop__worst": 0.00143,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0
    }
}