
turkcevideo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004894  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004a58  08004a58  00005a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004adc  08004adc  000060a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004adc  08004adc  00005adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ae4  08004ae4  000060a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ae4  08004ae4  00005ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  08004aec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200000a0  08004b8c  000060a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08004b8c  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc47  00000000  00000000  000060d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a7  00000000  00000000  00012d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  000152c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000094d  00000000  00000000  00015ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022616  00000000  00000000  00016835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f220  00000000  00000000  00038e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0412  00000000  00000000  0004806b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011847d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d0  00000000  00000000  001184c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0011bb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200000a0 	.word	0x200000a0
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004a40 	.word	0x08004a40

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000a4 	.word	0x200000a4
 8000200:	08004a40 	.word	0x08004a40

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b988 	b.w	800053c <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	468e      	mov	lr, r1
 800024c:	4604      	mov	r4, r0
 800024e:	4688      	mov	r8, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14a      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d962      	bls.n	8000320 <__udivmoddi4+0xdc>
 800025a:	fab2 f682 	clz	r6, r2
 800025e:	b14e      	cbz	r6, 8000274 <__udivmoddi4+0x30>
 8000260:	f1c6 0320 	rsb	r3, r6, #32
 8000264:	fa01 f806 	lsl.w	r8, r1, r6
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	40b7      	lsls	r7, r6
 800026e:	ea43 0808 	orr.w	r8, r3, r8
 8000272:	40b4      	lsls	r4, r6
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f fc87 	uxth.w	ip, r7
 800027c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000280:	0c23      	lsrs	r3, r4, #16
 8000282:	fb0e 8811 	mls	r8, lr, r1, r8
 8000286:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028a:	fb01 f20c 	mul.w	r2, r1, ip
 800028e:	429a      	cmp	r2, r3
 8000290:	d909      	bls.n	80002a6 <__udivmoddi4+0x62>
 8000292:	18fb      	adds	r3, r7, r3
 8000294:	f101 30ff 	add.w	r0, r1, #4294967295
 8000298:	f080 80ea 	bcs.w	8000470 <__udivmoddi4+0x22c>
 800029c:	429a      	cmp	r2, r3
 800029e:	f240 80e7 	bls.w	8000470 <__udivmoddi4+0x22c>
 80002a2:	3902      	subs	r1, #2
 80002a4:	443b      	add	r3, r7
 80002a6:	1a9a      	subs	r2, r3, r2
 80002a8:	b2a3      	uxth	r3, r4
 80002aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ba:	459c      	cmp	ip, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x8e>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c4:	f080 80d6 	bcs.w	8000474 <__udivmoddi4+0x230>
 80002c8:	459c      	cmp	ip, r3
 80002ca:	f240 80d3 	bls.w	8000474 <__udivmoddi4+0x230>
 80002ce:	443b      	add	r3, r7
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d6:	eba3 030c 	sub.w	r3, r3, ip
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa2>
 80002de:	40f3      	lsrs	r3, r6
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xb6>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb0>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa2>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x14c>
 8000302:	4573      	cmp	r3, lr
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xc8>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 8105 	bhi.w	8000516 <__udivmoddi4+0x2d2>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000312:	2001      	movs	r0, #1
 8000314:	4690      	mov	r8, r2
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e5      	beq.n	80002e6 <__udivmoddi4+0xa2>
 800031a:	e9c5 4800 	strd	r4, r8, [r5]
 800031e:	e7e2      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000320:	2a00      	cmp	r2, #0
 8000322:	f000 8090 	beq.w	8000446 <__udivmoddi4+0x202>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	2e00      	cmp	r6, #0
 800032c:	f040 80a4 	bne.w	8000478 <__udivmoddi4+0x234>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	0c03      	lsrs	r3, r0, #16
 8000334:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000338:	b280      	uxth	r0, r0
 800033a:	b2bc      	uxth	r4, r7
 800033c:	2101      	movs	r1, #1
 800033e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000342:	fb0e 221c 	mls	r2, lr, ip, r2
 8000346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034a:	fb04 f20c 	mul.w	r2, r4, ip
 800034e:	429a      	cmp	r2, r3
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x11e>
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x11c>
 800035a:	429a      	cmp	r2, r3
 800035c:	f200 80e0 	bhi.w	8000520 <__udivmoddi4+0x2dc>
 8000360:	46c4      	mov	ip, r8
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	fbb3 f2fe 	udiv	r2, r3, lr
 8000368:	fb0e 3312 	mls	r3, lr, r2, r3
 800036c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000370:	fb02 f404 	mul.w	r4, r2, r4
 8000374:	429c      	cmp	r4, r3
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x144>
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	f102 30ff 	add.w	r0, r2, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x142>
 8000380:	429c      	cmp	r4, r3
 8000382:	f200 80ca 	bhi.w	800051a <__udivmoddi4+0x2d6>
 8000386:	4602      	mov	r2, r0
 8000388:	1b1b      	subs	r3, r3, r4
 800038a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x98>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa0e f401 	lsl.w	r4, lr, r1
 80003a0:	fa20 f306 	lsr.w	r3, r0, r6
 80003a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ac:	4323      	orrs	r3, r4
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	fa1f fc87 	uxth.w	ip, r7
 80003b6:	fbbe f0f9 	udiv	r0, lr, r9
 80003ba:	0c1c      	lsrs	r4, r3, #16
 80003bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x1a0>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d6:	f080 809c 	bcs.w	8000512 <__udivmoddi4+0x2ce>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f240 8099 	bls.w	8000512 <__udivmoddi4+0x2ce>
 80003e0:	3802      	subs	r0, #2
 80003e2:	443c      	add	r4, r7
 80003e4:	eba4 040e 	sub.w	r4, r4, lr
 80003e8:	fa1f fe83 	uxth.w	lr, r3
 80003ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f0:	fb09 4413 	mls	r4, r9, r3, r4
 80003f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fc:	45a4      	cmp	ip, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1ce>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f103 3eff 	add.w	lr, r3, #4294967295
 8000406:	f080 8082 	bcs.w	800050e <__udivmoddi4+0x2ca>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d97f      	bls.n	800050e <__udivmoddi4+0x2ca>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	fba0 ec02 	umull	lr, ip, r0, r2
 800041e:	4564      	cmp	r4, ip
 8000420:	4673      	mov	r3, lr
 8000422:	46e1      	mov	r9, ip
 8000424:	d362      	bcc.n	80004ec <__udivmoddi4+0x2a8>
 8000426:	d05f      	beq.n	80004e8 <__udivmoddi4+0x2a4>
 8000428:	b15d      	cbz	r5, 8000442 <__udivmoddi4+0x1fe>
 800042a:	ebb8 0203 	subs.w	r2, r8, r3
 800042e:	eb64 0409 	sbc.w	r4, r4, r9
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	fa22 f301 	lsr.w	r3, r2, r1
 800043a:	431e      	orrs	r6, r3
 800043c:	40cc      	lsrs	r4, r1
 800043e:	e9c5 6400 	strd	r6, r4, [r5]
 8000442:	2100      	movs	r1, #0
 8000444:	e74f      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000446:	fbb1 fcf2 	udiv	ip, r1, r2
 800044a:	0c01      	lsrs	r1, r0, #16
 800044c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000450:	b280      	uxth	r0, r0
 8000452:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000456:	463b      	mov	r3, r7
 8000458:	4638      	mov	r0, r7
 800045a:	463c      	mov	r4, r7
 800045c:	46b8      	mov	r8, r7
 800045e:	46be      	mov	lr, r7
 8000460:	2620      	movs	r6, #32
 8000462:	fbb1 f1f7 	udiv	r1, r1, r7
 8000466:	eba2 0208 	sub.w	r2, r2, r8
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	e766      	b.n	800033e <__udivmoddi4+0xfa>
 8000470:	4601      	mov	r1, r0
 8000472:	e718      	b.n	80002a6 <__udivmoddi4+0x62>
 8000474:	4610      	mov	r0, r2
 8000476:	e72c      	b.n	80002d2 <__udivmoddi4+0x8e>
 8000478:	f1c6 0220 	rsb	r2, r6, #32
 800047c:	fa2e f302 	lsr.w	r3, lr, r2
 8000480:	40b7      	lsls	r7, r6
 8000482:	40b1      	lsls	r1, r6
 8000484:	fa20 f202 	lsr.w	r2, r0, r2
 8000488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800048c:	430a      	orrs	r2, r1
 800048e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000492:	b2bc      	uxth	r4, r7
 8000494:	fb0e 3318 	mls	r3, lr, r8, r3
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb08 f904 	mul.w	r9, r8, r4
 80004a2:	40b0      	lsls	r0, r6
 80004a4:	4589      	cmp	r9, r1
 80004a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004aa:	b280      	uxth	r0, r0
 80004ac:	d93e      	bls.n	800052c <__udivmoddi4+0x2e8>
 80004ae:	1879      	adds	r1, r7, r1
 80004b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b4:	d201      	bcs.n	80004ba <__udivmoddi4+0x276>
 80004b6:	4589      	cmp	r9, r1
 80004b8:	d81f      	bhi.n	80004fa <__udivmoddi4+0x2b6>
 80004ba:	eba1 0109 	sub.w	r1, r1, r9
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fb09 f804 	mul.w	r8, r9, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	b292      	uxth	r2, r2
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d229      	bcs.n	8000528 <__udivmoddi4+0x2e4>
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004da:	d2c4      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004dc:	4542      	cmp	r2, r8
 80004de:	d2c2      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004e0:	f1a9 0102 	sub.w	r1, r9, #2
 80004e4:	443a      	add	r2, r7
 80004e6:	e7be      	b.n	8000466 <__udivmoddi4+0x222>
 80004e8:	45f0      	cmp	r8, lr
 80004ea:	d29d      	bcs.n	8000428 <__udivmoddi4+0x1e4>
 80004ec:	ebbe 0302 	subs.w	r3, lr, r2
 80004f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f4:	3801      	subs	r0, #1
 80004f6:	46e1      	mov	r9, ip
 80004f8:	e796      	b.n	8000428 <__udivmoddi4+0x1e4>
 80004fa:	eba7 0909 	sub.w	r9, r7, r9
 80004fe:	4449      	add	r1, r9
 8000500:	f1a8 0c02 	sub.w	ip, r8, #2
 8000504:	fbb1 f9fe 	udiv	r9, r1, lr
 8000508:	fb09 f804 	mul.w	r8, r9, r4
 800050c:	e7db      	b.n	80004c6 <__udivmoddi4+0x282>
 800050e:	4673      	mov	r3, lr
 8000510:	e77f      	b.n	8000412 <__udivmoddi4+0x1ce>
 8000512:	4650      	mov	r0, sl
 8000514:	e766      	b.n	80003e4 <__udivmoddi4+0x1a0>
 8000516:	4608      	mov	r0, r1
 8000518:	e6fd      	b.n	8000316 <__udivmoddi4+0xd2>
 800051a:	443b      	add	r3, r7
 800051c:	3a02      	subs	r2, #2
 800051e:	e733      	b.n	8000388 <__udivmoddi4+0x144>
 8000520:	f1ac 0c02 	sub.w	ip, ip, #2
 8000524:	443b      	add	r3, r7
 8000526:	e71c      	b.n	8000362 <__udivmoddi4+0x11e>
 8000528:	4649      	mov	r1, r9
 800052a:	e79c      	b.n	8000466 <__udivmoddi4+0x222>
 800052c:	eba1 0109 	sub.w	r1, r1, r9
 8000530:	46c4      	mov	ip, r8
 8000532:	fbb1 f9fe 	udiv	r9, r1, lr
 8000536:	fb09 f804 	mul.w	r8, r9, r4
 800053a:	e7c4      	b.n	80004c6 <__udivmoddi4+0x282>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8000548:	4b22      	ldr	r3, [pc, #136]	@ (80005d4 <WIZCHIP_READ+0x94>)
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800054e:	4b21      	ldr	r3, [pc, #132]	@ (80005d4 <WIZCHIP_READ+0x94>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000554:	4b1f      	ldr	r3, [pc, #124]	@ (80005d4 <WIZCHIP_READ+0x94>)
 8000556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000558:	2b00      	cmp	r3, #0
 800055a:	d003      	beq.n	8000564 <WIZCHIP_READ+0x24>
 800055c:	4b1d      	ldr	r3, [pc, #116]	@ (80005d4 <WIZCHIP_READ+0x94>)
 800055e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000560:	2b00      	cmp	r3, #0
 8000562:	d114      	bne.n	800058e <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000564:	4b1b      	ldr	r3, [pc, #108]	@ (80005d4 <WIZCHIP_READ+0x94>)
 8000566:	6a1b      	ldr	r3, [r3, #32]
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	0c12      	lsrs	r2, r2, #16
 800056c:	b2d2      	uxtb	r2, r2
 800056e:	4610      	mov	r0, r2
 8000570:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000572:	4b18      	ldr	r3, [pc, #96]	@ (80005d4 <WIZCHIP_READ+0x94>)
 8000574:	6a1b      	ldr	r3, [r3, #32]
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	0a12      	lsrs	r2, r2, #8
 800057a:	b2d2      	uxtb	r2, r2
 800057c:	4610      	mov	r0, r2
 800057e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000580:	4b14      	ldr	r3, [pc, #80]	@ (80005d4 <WIZCHIP_READ+0x94>)
 8000582:	6a1b      	ldr	r3, [r3, #32]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	b2d2      	uxtb	r2, r2
 8000588:	4610      	mov	r0, r2
 800058a:	4798      	blx	r3
 800058c:	e011      	b.n	80005b2 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	0c1b      	lsrs	r3, r3, #16
 8000592:	b2db      	uxtb	r3, r3
 8000594:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	0a1b      	lsrs	r3, r3, #8
 800059a:	b2db      	uxtb	r3, r3
 800059c:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <WIZCHIP_READ+0x94>)
 80005a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005a8:	f107 020c 	add.w	r2, r7, #12
 80005ac:	2103      	movs	r1, #3
 80005ae:	4610      	mov	r0, r2
 80005b0:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <WIZCHIP_READ+0x94>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	4798      	blx	r3
 80005b8:	4603      	mov	r3, r0
 80005ba:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80005bc:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <WIZCHIP_READ+0x94>)
 80005be:	699b      	ldr	r3, [r3, #24]
 80005c0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80005c2:	4b04      	ldr	r3, [pc, #16]	@ (80005d4 <WIZCHIP_READ+0x94>)
 80005c4:	691b      	ldr	r3, [r3, #16]
 80005c6:	4798      	blx	r3
   return ret;
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000004 	.word	0x20000004

080005d8 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	460b      	mov	r3, r1
 80005e2:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80005e4:	4b22      	ldr	r3, [pc, #136]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80005ea:	4b21      	ldr	r3, [pc, #132]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	f043 0304 	orr.w	r3, r3, #4
 80005f6:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80005f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 80005fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d119      	bne.n	8000634 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000600:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 8000602:	6a1b      	ldr	r3, [r3, #32]
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	0c12      	lsrs	r2, r2, #16
 8000608:	b2d2      	uxtb	r2, r2
 800060a:	4610      	mov	r0, r2
 800060c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800060e:	4b18      	ldr	r3, [pc, #96]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 8000610:	6a1b      	ldr	r3, [r3, #32]
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	0a12      	lsrs	r2, r2, #8
 8000616:	b2d2      	uxtb	r2, r2
 8000618:	4610      	mov	r0, r2
 800061a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800061c:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 800061e:	6a1b      	ldr	r3, [r3, #32]
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	b2d2      	uxtb	r2, r2
 8000624:	4610      	mov	r0, r2
 8000626:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8000628:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 800062a:	6a1b      	ldr	r3, [r3, #32]
 800062c:	78fa      	ldrb	r2, [r7, #3]
 800062e:	4610      	mov	r0, r2
 8000630:	4798      	blx	r3
 8000632:	e013      	b.n	800065c <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	0c1b      	lsrs	r3, r3, #16
 8000638:	b2db      	uxtb	r3, r3
 800063a:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	b2db      	uxtb	r3, r3
 8000642:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	b2db      	uxtb	r3, r3
 8000648:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800064a:	78fb      	ldrb	r3, [r7, #3]
 800064c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800064e:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 8000650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000652:	f107 020c 	add.w	r2, r7, #12
 8000656:	2104      	movs	r1, #4
 8000658:	4610      	mov	r0, r2
 800065a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800065c:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000662:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <WIZCHIP_WRITE+0x98>)
 8000664:	691b      	ldr	r3, [r3, #16]
 8000666:	4798      	blx	r3
}
 8000668:	bf00      	nop
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000004 	.word	0x20000004

08000674 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b087      	sub	sp, #28
 8000678:	af00      	add	r7, sp, #0
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	4613      	mov	r3, r2
 8000680:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000688:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 800068a:	695b      	ldr	r3, [r3, #20]
 800068c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800068e:	4b28      	ldr	r3, [pc, #160]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000692:	2b00      	cmp	r3, #0
 8000694:	d003      	beq.n	800069e <WIZCHIP_READ_BUF+0x2a>
 8000696:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800069a:	2b00      	cmp	r3, #0
 800069c:	d126      	bne.n	80006ec <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 80006a0:	6a1b      	ldr	r3, [r3, #32]
 80006a2:	68fa      	ldr	r2, [r7, #12]
 80006a4:	0c12      	lsrs	r2, r2, #16
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	4610      	mov	r0, r2
 80006aa:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80006ac:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 80006ae:	6a1b      	ldr	r3, [r3, #32]
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	0a12      	lsrs	r2, r2, #8
 80006b4:	b2d2      	uxtb	r2, r2
 80006b6:	4610      	mov	r0, r2
 80006b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 80006bc:	6a1b      	ldr	r3, [r3, #32]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	4610      	mov	r0, r2
 80006c4:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80006c6:	2300      	movs	r3, #0
 80006c8:	82fb      	strh	r3, [r7, #22]
 80006ca:	e00a      	b.n	80006e2 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80006cc:	4b18      	ldr	r3, [pc, #96]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 80006ce:	69db      	ldr	r3, [r3, #28]
 80006d0:	8afa      	ldrh	r2, [r7, #22]
 80006d2:	68b9      	ldr	r1, [r7, #8]
 80006d4:	188c      	adds	r4, r1, r2
 80006d6:	4798      	blx	r3
 80006d8:	4603      	mov	r3, r0
 80006da:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80006dc:	8afb      	ldrh	r3, [r7, #22]
 80006de:	3301      	adds	r3, #1
 80006e0:	82fb      	strh	r3, [r7, #22]
 80006e2:	8afa      	ldrh	r2, [r7, #22]
 80006e4:	88fb      	ldrh	r3, [r7, #6]
 80006e6:	429a      	cmp	r2, r3
 80006e8:	d3f0      	bcc.n	80006cc <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80006ea:	e017      	b.n	800071c <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	0c1b      	lsrs	r3, r3, #16
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	0a1b      	lsrs	r3, r3, #8
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000706:	f107 0210 	add.w	r2, r7, #16
 800070a:	2103      	movs	r1, #3
 800070c:	4610      	mov	r0, r2
 800070e:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8000710:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000714:	88fa      	ldrh	r2, [r7, #6]
 8000716:	4611      	mov	r1, r2
 8000718:	68b8      	ldr	r0, [r7, #8]
 800071a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800071c:	4b04      	ldr	r3, [pc, #16]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000722:	4b03      	ldr	r3, [pc, #12]	@ (8000730 <WIZCHIP_READ_BUF+0xbc>)
 8000724:	691b      	ldr	r3, [r3, #16]
 8000726:	4798      	blx	r3
}
 8000728:	bf00      	nop
 800072a:	371c      	adds	r7, #28
 800072c:	46bd      	mov	sp, r7
 800072e:	bd90      	pop	{r4, r7, pc}
 8000730:	20000004 	.word	0x20000004

08000734 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	4613      	mov	r3, r2
 8000740:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000742:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000748:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800074a:	695b      	ldr	r3, [r3, #20]
 800074c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f043 0304 	orr.w	r3, r3, #4
 8000754:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800075a:	2b00      	cmp	r3, #0
 800075c:	d126      	bne.n	80007ac <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800075e:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000760:	6a1b      	ldr	r3, [r3, #32]
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	0c12      	lsrs	r2, r2, #16
 8000766:	b2d2      	uxtb	r2, r2
 8000768:	4610      	mov	r0, r2
 800076a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800076e:	6a1b      	ldr	r3, [r3, #32]
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	0a12      	lsrs	r2, r2, #8
 8000774:	b2d2      	uxtb	r2, r2
 8000776:	4610      	mov	r0, r2
 8000778:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800077a:	4b1d      	ldr	r3, [pc, #116]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800077c:	6a1b      	ldr	r3, [r3, #32]
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	b2d2      	uxtb	r2, r2
 8000782:	4610      	mov	r0, r2
 8000784:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000786:	2300      	movs	r3, #0
 8000788:	82fb      	strh	r3, [r7, #22]
 800078a:	e00a      	b.n	80007a2 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800078e:	6a1b      	ldr	r3, [r3, #32]
 8000790:	8afa      	ldrh	r2, [r7, #22]
 8000792:	68b9      	ldr	r1, [r7, #8]
 8000794:	440a      	add	r2, r1
 8000796:	7812      	ldrb	r2, [r2, #0]
 8000798:	4610      	mov	r0, r2
 800079a:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800079c:	8afb      	ldrh	r3, [r7, #22]
 800079e:	3301      	adds	r3, #1
 80007a0:	82fb      	strh	r3, [r7, #22]
 80007a2:	8afa      	ldrh	r2, [r7, #22]
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d3f0      	bcc.n	800078c <WIZCHIP_WRITE_BUF+0x58>
 80007aa:	e017      	b.n	80007dc <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	0c1b      	lsrs	r3, r3, #16
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	0a1b      	lsrs	r3, r3, #8
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 80007c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007c6:	f107 0210 	add.w	r2, r7, #16
 80007ca:	2103      	movs	r1, #3
 80007cc:	4610      	mov	r0, r2
 80007ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80007d0:	4b07      	ldr	r3, [pc, #28]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 80007d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007d4:	88fa      	ldrh	r2, [r7, #6]
 80007d6:	4611      	mov	r1, r2
 80007d8:	68b8      	ldr	r0, [r7, #8]
 80007da:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80007e2:	4b03      	ldr	r3, [pc, #12]	@ (80007f0 <WIZCHIP_WRITE_BUF+0xbc>)
 80007e4:	691b      	ldr	r3, [r3, #16]
 80007e6:	4798      	blx	r3
}
 80007e8:	bf00      	nop
 80007ea:	3718      	adds	r7, #24
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000004 	.word	0x20000004

080007f4 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80007f4:	b590      	push	{r4, r7, lr}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80007fe:	2300      	movs	r3, #0
 8000800:	81fb      	strh	r3, [r7, #14]
 8000802:	2300      	movs	r3, #0
 8000804:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	3301      	adds	r3, #1
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff fe94 	bl	8000540 <WIZCHIP_READ>
 8000818:	4603      	mov	r3, r0
 800081a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800081c:	89bb      	ldrh	r3, [r7, #12]
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	b29c      	uxth	r4, r3
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	3301      	adds	r3, #1
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff fe86 	bl	8000540 <WIZCHIP_READ>
 8000834:	4603      	mov	r3, r0
 8000836:	4423      	add	r3, r4
 8000838:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800083a:	89bb      	ldrh	r3, [r7, #12]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d019      	beq.n	8000874 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	3301      	adds	r3, #1
 8000846:	00db      	lsls	r3, r3, #3
 8000848:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fe77 	bl	8000540 <WIZCHIP_READ>
 8000852:	4603      	mov	r3, r0
 8000854:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	021b      	lsls	r3, r3, #8
 800085a:	b29c      	uxth	r4, r3
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	3301      	adds	r3, #1
 8000862:	00db      	lsls	r3, r3, #3
 8000864:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fe69 	bl	8000540 <WIZCHIP_READ>
 800086e:	4603      	mov	r3, r0
 8000870:	4423      	add	r3, r4
 8000872:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000874:	89fa      	ldrh	r2, [r7, #14]
 8000876:	89bb      	ldrh	r3, [r7, #12]
 8000878:	429a      	cmp	r2, r3
 800087a:	d1c4      	bne.n	8000806 <getSn_TX_FSR+0x12>
   return val;
 800087c:	89fb      	ldrh	r3, [r7, #14]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	bd90      	pop	{r4, r7, pc}

08000886 <wiz_send_data>:
   }while (val != val1);
   return val;
}

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000886:	b590      	push	{r4, r7, lr}
 8000888:	b085      	sub	sp, #20
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	6039      	str	r1, [r7, #0]
 8000890:	71fb      	strb	r3, [r7, #7]
 8000892:	4613      	mov	r3, r2
 8000894:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800089e:	88bb      	ldrh	r3, [r7, #4]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d046      	beq.n	8000932 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	3301      	adds	r3, #1
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fe45 	bl	8000540 <WIZCHIP_READ>
 80008b6:	4603      	mov	r3, r0
 80008b8:	021b      	lsls	r3, r3, #8
 80008ba:	b29c      	uxth	r4, r3
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	3301      	adds	r3, #1
 80008c2:	00db      	lsls	r3, r3, #3
 80008c4:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe39 	bl	8000540 <WIZCHIP_READ>
 80008ce:	4603      	mov	r3, r0
 80008d0:	4423      	add	r3, r4
 80008d2:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80008d4:	89fb      	ldrh	r3, [r7, #14]
 80008d6:	021a      	lsls	r2, r3, #8
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	3302      	adds	r3, #2
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	4413      	add	r3, r2
 80008e2:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80008e4:	88bb      	ldrh	r3, [r7, #4]
 80008e6:	461a      	mov	r2, r3
 80008e8:	6839      	ldr	r1, [r7, #0]
 80008ea:	68b8      	ldr	r0, [r7, #8]
 80008ec:	f7ff ff22 	bl	8000734 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80008f0:	89fa      	ldrh	r2, [r7, #14]
 80008f2:	88bb      	ldrh	r3, [r7, #4]
 80008f4:	4413      	add	r3, r2
 80008f6:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	3301      	adds	r3, #1
 80008fe:	00db      	lsls	r3, r3, #3
 8000900:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8000904:	461a      	mov	r2, r3
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	0a1b      	lsrs	r3, r3, #8
 800090a:	b29b      	uxth	r3, r3
 800090c:	b2db      	uxtb	r3, r3
 800090e:	4619      	mov	r1, r3
 8000910:	4610      	mov	r0, r2
 8000912:	f7ff fe61 	bl	80005d8 <WIZCHIP_WRITE>
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	3301      	adds	r3, #1
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8000922:	461a      	mov	r2, r3
 8000924:	89fb      	ldrh	r3, [r7, #14]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	4619      	mov	r1, r3
 800092a:	4610      	mov	r0, r2
 800092c:	f7ff fe54 	bl	80005d8 <WIZCHIP_WRITE>
 8000930:	e000      	b.n	8000934 <wiz_send_data+0xae>
   if(len == 0)  return;
 8000932:	bf00      	nop
}
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	bd90      	pop	{r4, r7, pc}
	...

0800093c <socket>:




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{ 
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b089      	sub	sp, #36	@ 0x24
 8000940:	af00      	add	r7, sp, #0
 8000942:	4604      	mov	r4, r0
 8000944:	4608      	mov	r0, r1
 8000946:	4611      	mov	r1, r2
 8000948:	461a      	mov	r2, r3
 800094a:	4623      	mov	r3, r4
 800094c:	71fb      	strb	r3, [r7, #7]
 800094e:	4603      	mov	r3, r0
 8000950:	71bb      	strb	r3, [r7, #6]
 8000952:	460b      	mov	r3, r1
 8000954:	80bb      	strh	r3, [r7, #4]
 8000956:	4613      	mov	r3, r2
 8000958:	70fb      	strb	r3, [r7, #3]

   uint8_t taddr[16];
   uint16_t local_port=0;
 800095a:	2300      	movs	r3, #0
 800095c:	83fb      	strh	r3, [r7, #30]
   CHECK_SOCKNUM(); 
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2b07      	cmp	r3, #7
 8000962:	d902      	bls.n	800096a <socket+0x2e>
 8000964:	f04f 33ff 	mov.w	r3, #4294967295
 8000968:	e10d      	b.n	8000b86 <socket+0x24a>
   switch (protocol & 0x0F)
 800096a:	79bb      	ldrb	r3, [r7, #6]
 800096c:	f003 030f 	and.w	r3, r3, #15
 8000970:	3b01      	subs	r3, #1
 8000972:	2b0d      	cmp	r3, #13
 8000974:	d82c      	bhi.n	80009d0 <socket+0x94>
 8000976:	a201      	add	r2, pc, #4	@ (adr r2, 800097c <socket+0x40>)
 8000978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800097c:	080009b5 	.word	0x080009b5
 8000980:	080009d7 	.word	0x080009d7
 8000984:	080009d7 	.word	0x080009d7
 8000988:	080009d7 	.word	0x080009d7
 800098c:	080009d1 	.word	0x080009d1
 8000990:	080009d1 	.word	0x080009d1
 8000994:	080009d1 	.word	0x080009d1
 8000998:	080009d1 	.word	0x080009d1
 800099c:	080009d1 	.word	0x080009d1
 80009a0:	080009d7 	.word	0x080009d7
 80009a4:	080009d7 	.word	0x080009d7
 80009a8:	080009d1 	.word	0x080009d1
 80009ac:	080009d1 	.word	0x080009d1
 80009b0:	080009d7 	.word	0x080009d7
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 80009b4:	f107 0308 	add.w	r3, r7, #8
 80009b8:	2204      	movs	r2, #4
 80009ba:	4619      	mov	r1, r3
 80009bc:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80009c0:	f7ff fe58 	bl	8000674 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d107      	bne.n	80009da <socket+0x9e>
 80009ca:	f06f 0302 	mvn.w	r3, #2
 80009ce:	e0da      	b.n	8000b86 <socket+0x24a>
      #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
      #endif
      default :
        return SOCKERR_SOCKMODE;
 80009d0:	f06f 0304 	mvn.w	r3, #4
 80009d4:	e0d7      	b.n	8000b86 <socket+0x24a>
         break; 
 80009d6:	bf00      	nop
 80009d8:	e000      	b.n	80009dc <socket+0xa0>
            break;
 80009da:	bf00      	nop
   } 
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 80009dc:	78fb      	ldrb	r3, [r7, #3]
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d002      	beq.n	80009ec <socket+0xb0>
 80009e6:	f06f 0305 	mvn.w	r3, #5
 80009ea:	e0cc      	b.n	8000b86 <socket+0x24a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
   if(flag != 0)
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d028      	beq.n	8000a44 <socket+0x108>
   {
      switch(protocol)
 80009f2:	79bb      	ldrb	r3, [r7, #6]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d002      	beq.n	80009fe <socket+0xc2>
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d008      	beq.n	8000a0e <socket+0xd2>
         break;

#endif 

         default:
            break;
 80009fc:	e022      	b.n	8000a44 <socket+0x108>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80009fe:	78fb      	ldrb	r3, [r7, #3]
 8000a00:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d11a      	bne.n	8000a3e <socket+0x102>
 8000a08:	f06f 0305 	mvn.w	r3, #5
 8000a0c:	e0bb      	b.n	8000b86 <socket+0x24a>
   	      if(flag & SF_IGMP_VER2)
 8000a0e:	78fb      	ldrb	r3, [r7, #3]
 8000a10:	f003 0320 	and.w	r3, r3, #32
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d006      	beq.n	8000a26 <socket+0xea>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000a18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	db02      	blt.n	8000a26 <socket+0xea>
 8000a20:	f06f 0305 	mvn.w	r3, #5
 8000a24:	e0af      	b.n	8000b86 <socket+0x24a>
      	      if(flag & SF_UNI_BLOCK)
 8000a26:	78fb      	ldrb	r3, [r7, #3]
 8000a28:	f003 0310 	and.w	r3, r3, #16
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d008      	beq.n	8000a42 <socket+0x106>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8000a30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	db04      	blt.n	8000a42 <socket+0x106>
 8000a38:	f06f 0305 	mvn.w	r3, #5
 8000a3c:	e0a3      	b.n	8000b86 <socket+0x24a>
   	      break;
 8000a3e:	bf00      	nop
 8000a40:	e000      	b.n	8000a44 <socket+0x108>
         break;
 8000a42:	bf00      	nop
      }
   }
   close(sn);
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 f8ac 	bl	8000ba4 <close>
	//M20150601
#if _WIZCHIP_ == 5300   
   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
#else
   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	3301      	adds	r3, #1
 8000a52:	00d8      	lsls	r0, r3, #3
 8000a54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a58:	f023 030f 	bic.w	r3, r3, #15
 8000a5c:	b25a      	sxtb	r2, r3
 8000a5e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	b25b      	sxtb	r3, r3
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	4619      	mov	r1, r3
 8000a6a:	f7ff fdb5 	bl	80005d8 <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
   setSn_MR2(sn, flag & 0x03);  
#endif 
   if(!port)
 8000a6e:	88bb      	ldrh	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d110      	bne.n	8000a96 <socket+0x15a>
   {
      port = sock_any_port++;
 8000a74:	4b46      	ldr	r3, [pc, #280]	@ (8000b90 <socket+0x254>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	1c5a      	adds	r2, r3, #1
 8000a7a:	b291      	uxth	r1, r2
 8000a7c:	4a44      	ldr	r2, [pc, #272]	@ (8000b90 <socket+0x254>)
 8000a7e:	8011      	strh	r1, [r2, #0]
 8000a80:	80bb      	strh	r3, [r7, #4]
      if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000a82:	4b43      	ldr	r3, [pc, #268]	@ (8000b90 <socket+0x254>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d103      	bne.n	8000a96 <socket+0x15a>
 8000a8e:	4b40      	ldr	r3, [pc, #256]	@ (8000b90 <socket+0x254>)
 8000a90:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8000a94:	801a      	strh	r2, [r3, #0]
   }
   setSn_PORTR(sn,port);
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	00db      	lsls	r3, r3, #3
 8000a9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	88bb      	ldrh	r3, [r7, #4]
 8000aa6:	0a1b      	lsrs	r3, r3, #8
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	4619      	mov	r1, r3
 8000aae:	4610      	mov	r0, r2
 8000ab0:	f7ff fd92 	bl	80005d8 <WIZCHIP_WRITE>
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	3301      	adds	r3, #1
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	88bb      	ldrh	r3, [r7, #4]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4610      	mov	r0, r2
 8000aca:	f7ff fd85 	bl	80005d8 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	00db      	lsls	r3, r3, #3
 8000ad6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000ada:	2101      	movs	r1, #1
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fd7b 	bl	80005d8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000ae2:	bf00      	nop
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	3301      	adds	r3, #1
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fd25 	bl	8000540 <WIZCHIP_READ>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1f3      	bne.n	8000ae4 <socket+0x1a8>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	2201      	movs	r2, #1
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	43db      	mvns	r3, r3
 8000b08:	b21a      	sxth	r2, r3
 8000b0a:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <socket+0x258>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	4013      	ands	r3, r2
 8000b12:	b21b      	sxth	r3, r3
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <socket+0x258>)
 8000b18:	801a      	strh	r2, [r3, #0]
   //
#ifndef IPV6_AVAILABLE
   sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	f003 0201 	and.w	r2, r3, #1
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <socket+0x258>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	b21b      	sxth	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b21b      	sxth	r3, r3
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <socket+0x258>)
 8000b36:	801a      	strh	r2, [r3, #0]
#else
   sock_io_mode |= ((flag & (SF_IO_NONBLOCK>>3)) << sn);
#endif
   sock_is_sending &= ~(1<<sn);
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	b21a      	sxth	r2, r3
 8000b46:	4b14      	ldr	r3, [pc, #80]	@ (8000b98 <socket+0x25c>)
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	b21b      	sxth	r3, r3
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	b21b      	sxth	r3, r3
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <socket+0x25c>)
 8000b54:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4a10      	ldr	r2, [pc, #64]	@ (8000b9c <socket+0x260>)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	4a0f      	ldr	r2, [pc, #60]	@ (8000ba0 <socket+0x264>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	54d1      	strb	r1, [r2, r3]
  //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8000b68:	bf00      	nop
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	3301      	adds	r3, #1
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fce2 	bl	8000540 <WIZCHIP_READ>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d0f3      	beq.n	8000b6a <socket+0x22e>
   return (int8_t)sn;
 8000b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
}  
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	@ 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000000 	.word	0x20000000
 8000b94:	200000bc 	.word	0x200000bc
 8000b98:	200000be 	.word	0x200000be
 8000b9c:	200000c0 	.word	0x200000c0
 8000ba0:	200000d0 	.word	0x200000d0

08000ba4 <close>:

int8_t close(uint8_t sn)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b07      	cmp	r3, #7
 8000bb2:	d902      	bls.n	8000bba <close+0x16>
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb8:	e055      	b.n	8000c66 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
   setSn_CR(sn,Sn_CR_CLOSE);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000bc6:	2110      	movs	r1, #16
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fd05 	bl	80005d8 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while( getSn_CR(sn) );
 8000bce:	bf00      	nop
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fcaf 	bl	8000540 <WIZCHIP_READ>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f3      	bne.n	8000bd0 <close+0x2c>
   /* clear all interrupt of SOCKETn. */
   setSn_IR(sn, 0xFF);  	
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	3301      	adds	r3, #1
 8000bee:	00db      	lsls	r3, r3, #3
 8000bf0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000bf4:	211f      	movs	r1, #31
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fcee 	bl	80005d8 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
   sock_io_mode &= ~(1<<sn); 
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	fa02 f303 	lsl.w	r3, r2, r3
 8000c04:	b21b      	sxth	r3, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	b21a      	sxth	r2, r3
 8000c0a:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <close+0xcc>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	b21b      	sxth	r3, r3
 8000c10:	4013      	ands	r3, r2
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <close+0xcc>)
 8000c18:	801a      	strh	r2, [r3, #0]
	//
   sock_is_sending &= ~(1<<sn);
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	4b12      	ldr	r3, [pc, #72]	@ (8000c74 <close+0xd0>)
 8000c2a:	881b      	ldrh	r3, [r3, #0]
 8000c2c:	b21b      	sxth	r3, r3
 8000c2e:	4013      	ands	r3, r2
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	4b0f      	ldr	r3, [pc, #60]	@ (8000c74 <close+0xd0>)
 8000c36:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c78 <close+0xd4>)
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = PACK_NONE;
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	4a0d      	ldr	r2, [pc, #52]	@ (8000c7c <close+0xd8>)
 8000c46:	2100      	movs	r1, #0
 8000c48:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) != SOCK_CLOSED);
 8000c4a:	bf00      	nop
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	3301      	adds	r3, #1
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fc71 	bl	8000540 <WIZCHIP_READ>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1f3      	bne.n	8000c4c <close+0xa8>
   return SOCK_OK;
 8000c64:	2301      	movs	r3, #1
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200000bc 	.word	0x200000bc
 8000c74:	200000be 	.word	0x200000be
 8000c78:	200000c0 	.word	0x200000c0
 8000c7c:	200000d0 	.word	0x200000d0

08000c80 <connect_W5x00>:
      return SOCKERR_SOCKCLOSED;
   }
   return SOCK_OK;
}
//int8_t connect (uint8_t sn, uint8_t * addr, uint16_t port )
int8_t connect_W5x00(uint8_t sn, uint8_t * addr, uint16_t port  ){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	80bb      	strh	r3, [r7, #4]
   // printf(" W5x00 - connect - addrlen = %d \r\n" , 4 );
   // #ifdef IPV6_AVAILABLE
   // TODO :define how to work, when IPV6_AVAILABLE is defined
   // #endif 
   return connect_IO_6(sn , addr , port, 4 );
 8000c90:	88ba      	ldrh	r2, [r7, #4]
 8000c92:	79f8      	ldrb	r0, [r7, #7]
 8000c94:	2304      	movs	r3, #4
 8000c96:	6839      	ldr	r1, [r7, #0]
 8000c98:	f000 f806 	bl	8000ca8 <connect_IO_6>
 8000c9c:	4603      	mov	r3, r0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <connect_IO_6>:
   // #endif 
   return connect_IO_6(sn , addr , port ,addrlen );
}

static int8_t connect_IO_6 (uint8_t sn, uint8_t * addr, uint16_t port, uint8_t addrlen )
{ 
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6039      	str	r1, [r7, #0]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	71fb      	strb	r3, [r7, #7]
 8000cb8:	460b      	mov	r3, r1
 8000cba:	80bb      	strh	r3, [r7, #4]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	71bb      	strb	r3, [r7, #6]

   // printf(" connect - addrlen = %d \r\n" , addrlen );

   CHECK_SOCKNUM();
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	2b07      	cmp	r3, #7
 8000cc4:	d902      	bls.n	8000ccc <connect_IO_6+0x24>
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	e0d9      	b.n	8000e80 <connect_IO_6+0x1d8>
   CHECK_TCPMODE(); // same macro " CHECK_SOCKMODE(Sn_MR_TCP);"
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fc33 	bl	8000540 <WIZCHIP_READ>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f003 0303 	and.w	r3, r3, #3
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d002      	beq.n	8000cea <connect_IO_6+0x42>
 8000ce4:	f06f 0304 	mvn.w	r3, #4
 8000ce8:	e0ca      	b.n	8000e80 <connect_IO_6+0x1d8>
   CHECK_SOCKINIT();
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	3301      	adds	r3, #1
 8000cf0:	00db      	lsls	r3, r3, #3
 8000cf2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fc22 	bl	8000540 <WIZCHIP_READ>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b13      	cmp	r3, #19
 8000d00:	d002      	beq.n	8000d08 <connect_IO_6+0x60>
 8000d02:	f06f 0302 	mvn.w	r3, #2
 8000d06:	e0bb      	b.n	8000e80 <connect_IO_6+0x1d8>
#else
//M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
   uint32_t taddr;
   taddr = ((uint32_t)addr[0] & 0x000000FF);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	60fb      	str	r3, [r7, #12]
   taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	021b      	lsls	r3, r3, #8
 8000d12:	683a      	ldr	r2, [r7, #0]
 8000d14:	3201      	adds	r2, #1
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	4413      	add	r3, r2
 8000d1a:	60fb      	str	r3, [r7, #12]
   taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	683a      	ldr	r2, [r7, #0]
 8000d22:	3202      	adds	r2, #2
 8000d24:	7812      	ldrb	r2, [r2, #0]
 8000d26:	4413      	add	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
   taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	683a      	ldr	r2, [r7, #0]
 8000d30:	3203      	adds	r2, #3
 8000d32:	7812      	ldrb	r2, [r2, #0]
 8000d34:	4413      	add	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]
   if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d3e:	d002      	beq.n	8000d46 <connect_IO_6+0x9e>
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d102      	bne.n	8000d4c <connect_IO_6+0xa4>
 8000d46:	f06f 030b 	mvn.w	r3, #11
 8000d4a:	e099      	b.n	8000e80 <connect_IO_6+0x1d8>
   }
   #endif 

   if(port == 0) return SOCKERR_PORTZERO;
 8000d4c:	88bb      	ldrh	r3, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d102      	bne.n	8000d58 <connect_IO_6+0xb0>
 8000d52:	f06f 030a 	mvn.w	r3, #10
 8000d56:	e093      	b.n	8000e80 <connect_IO_6+0x1d8>

   setSn_DPORTR(sn, port);
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	00db      	lsls	r3, r3, #3
 8000d60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d64:	461a      	mov	r2, r3
 8000d66:	88bb      	ldrh	r3, [r7, #4]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4610      	mov	r0, r2
 8000d72:	f7ff fc31 	bl	80005d8 <WIZCHIP_WRITE>
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	00db      	lsls	r3, r3, #3
 8000d7e:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8000d82:	461a      	mov	r2, r3
 8000d84:	88bb      	ldrh	r3, [r7, #4]
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	f7ff fc24 	bl	80005d8 <WIZCHIP_WRITE>
  
   if (addrlen == 16)     // addrlen=16, Sn_MR_TCP6(1001), Sn_MR_TCPD(1101))
 8000d90:	79bb      	ldrb	r3, [r7, #6]
 8000d92:	2b10      	cmp	r3, #16
 8000d94:	d102      	bne.n	8000d9c <connect_IO_6+0xf4>
         setSn_DIP6R(sn,addr);
         setSn_CR(sn,Sn_CR_CONNECT6);
      }
      else 
#endif 
      return SOCKERR_SOCKMODE;
 8000d96:	f06f 0304 	mvn.w	r3, #4
 8000d9a:	e071      	b.n	8000e80 <connect_IO_6+0x1d8>
   } 
   else           // addrlen=4, Sn_MR_TCP4(0001), Sn_MR_TCPD(1101)
   {
      if(getSn_MR(sn) == Sn_MR_TCP6) return SOCKERR_SOCKMODE;
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	3301      	adds	r3, #1
 8000da2:	00db      	lsls	r3, r3, #3
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fbcb 	bl	8000540 <WIZCHIP_READ>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b09      	cmp	r3, #9
 8000dae:	d102      	bne.n	8000db6 <connect_IO_6+0x10e>
 8000db0:	f06f 0304 	mvn.w	r3, #4
 8000db4:	e064      	b.n	8000e80 <connect_IO_6+0x1d8>
      setSn_DIPR(sn,addr);
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	3301      	adds	r3, #1
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	6839      	ldr	r1, [r7, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fcb4 	bl	8000734 <WIZCHIP_WRITE_BUF>
	   //setSn_DPORT(sn,port); //TODO::need verify:LINAN 20250421
      setSn_CR(sn,Sn_CR_CONNECT);
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	00db      	lsls	r3, r3, #3
 8000dd4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000dd8:	2104      	movs	r1, #4
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fbfc 	bl	80005d8 <WIZCHIP_WRITE>
   }
   while(getSn_CR(sn));
 8000de0:	bf00      	nop
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	3301      	adds	r3, #1
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fba6 	bl	8000540 <WIZCHIP_READ>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1f3      	bne.n	8000de2 <connect_IO_6+0x13a>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8000dfa:	4b23      	ldr	r3, [pc, #140]	@ (8000e88 <connect_IO_6+0x1e0>)
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	fa42 f303 	asr.w	r3, r2, r3
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d02b      	beq.n	8000e66 <connect_IO_6+0x1be>
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e036      	b.n	8000e80 <connect_IO_6+0x1d8>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
      if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	3301      	adds	r3, #1
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fb8e 	bl	8000540 <WIZCHIP_READ>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f003 0308 	and.w	r3, r3, #8
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d00c      	beq.n	8000e48 <connect_IO_6+0x1a0>
      {
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	3301      	adds	r3, #1
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e3a:	2108      	movs	r1, #8
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fbcb 	bl	80005d8 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8000e42:	f06f 030c 	mvn.w	r3, #12
 8000e46:	e01b      	b.n	8000e80 <connect_IO_6+0x1d8>
      }

      if (getSn_SR(sn) == SOCK_CLOSED)
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	00db      	lsls	r3, r3, #3
 8000e50:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fb73 	bl	8000540 <WIZCHIP_READ>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <connect_IO_6+0x1be>
      {
         return SOCKERR_SOCKCLOSED;
 8000e60:	f06f 0303 	mvn.w	r3, #3
 8000e64:	e00c      	b.n	8000e80 <connect_IO_6+0x1d8>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fb64 	bl	8000540 <WIZCHIP_READ>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b17      	cmp	r3, #23
 8000e7c:	d1c9      	bne.n	8000e12 <connect_IO_6+0x16a>
      }
   } 
   
   return SOCK_OK;
 8000e7e:	2301      	movs	r3, #1
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200000bc 	.word	0x200000bc

08000e8c <send>:
}


#if 1
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	81bb      	strh	r3, [r7, #12]
    */
   //CHECK_SOCKNUM();
   //CHECK_TCPMODE(Sn_MR_TCP4);
   /************/
#ifndef IPV6_AVAILABLE
   CHECK_SOCKNUM();
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	2b07      	cmp	r3, #7
 8000ea8:	d902      	bls.n	8000eb0 <send+0x24>
 8000eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000eae:	e138      	b.n	8001122 <send+0x296>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	00db      	lsls	r3, r3, #3
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fb41 	bl	8000540 <WIZCHIP_READ>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f003 030f 	and.w	r3, r3, #15
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d002      	beq.n	8000ece <send+0x42>
 8000ec8:	f06f 0304 	mvn.w	r3, #4
 8000ecc:	e129      	b.n	8001122 <send+0x296>
   CHECK_SOCKDATA();
 8000ece:	88bb      	ldrh	r3, [r7, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <send+0x4e>
 8000ed4:	f06f 030d 	mvn.w	r3, #13
 8000ed8:	e123      	b.n	8001122 <send+0x296>
   tmp = getSn_SR(sn);
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	3301      	adds	r3, #1
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fb2a 	bl	8000540 <WIZCHIP_READ>
 8000eec:	4603      	mov	r3, r0
 8000eee:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	2b17      	cmp	r3, #23
 8000ef4:	d005      	beq.n	8000f02 <send+0x76>
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	2b1c      	cmp	r3, #28
 8000efa:	d002      	beq.n	8000f02 <send+0x76>
 8000efc:	f06f 0306 	mvn.w	r3, #6
 8000f00:	e10f      	b.n	8001122 <send+0x296>
   if( sock_is_sending & (1<<sn) )
 8000f02:	4b8a      	ldr	r3, [pc, #552]	@ (800112c <send+0x2a0>)
 8000f04:	881b      	ldrh	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	fa42 f303 	asr.w	r3, r2, r3
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d039      	beq.n	8000f8a <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fb0c 	bl	8000540 <WIZCHIP_READ>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	f003 031f 	and.w	r3, r3, #31
 8000f2e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8000f30:	7bfb      	ldrb	r3, [r7, #15]
 8000f32:	f003 0310 	and.w	r3, r3, #16
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d019      	beq.n	8000f6e <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	3301      	adds	r3, #1
 8000f40:	00db      	lsls	r3, r3, #3
 8000f42:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000f46:	2110      	movs	r1, #16
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fb45 	bl	80005d8 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2201      	movs	r2, #1
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	b21b      	sxth	r3, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	b21a      	sxth	r2, r3
 8000f5c:	4b73      	ldr	r3, [pc, #460]	@ (800112c <send+0x2a0>)
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4013      	ands	r3, r2
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	4b70      	ldr	r3, [pc, #448]	@ (800112c <send+0x2a0>)
 8000f6a:	801a      	strh	r2, [r3, #0]
 8000f6c:	e00d      	b.n	8000f8a <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	f003 0308 	and.w	r3, r3, #8
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d006      	beq.n	8000f86 <send+0xfa>
      {
         close(sn);
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff fe12 	bl	8000ba4 <close>
         return SOCKERR_TIMEOUT;
 8000f80:	f06f 030c 	mvn.w	r3, #12
 8000f84:	e0cd      	b.n	8001122 <send+0x296>
      }
      else return SOCK_BUSY;
 8000f86:	2300      	movs	r3, #0
 8000f88:	e0cb      	b.n	8001122 <send+0x296>
   }
#endif 
   freesize = getSn_TxMAX(sn);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	3301      	adds	r3, #1
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fad2 	bl	8000540 <WIZCHIP_READ>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	029b      	lsls	r3, r3, #10
 8000fa0:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000fa2:	88ba      	ldrh	r2, [r7, #4]
 8000fa4:	89bb      	ldrh	r3, [r7, #12]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d901      	bls.n	8000fae <send+0x122>
 8000faa:	89bb      	ldrh	r3, [r7, #12]
 8000fac:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = (uint16_t)getSn_TX_FSR(sn);
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fc1f 	bl	80007f4 <getSn_TX_FSR>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff faba 	bl	8000540 <WIZCHIP_READ>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	2b17      	cmp	r3, #23
 8000fd4:	d00c      	beq.n	8000ff0 <send+0x164>
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	2b1c      	cmp	r3, #28
 8000fda:	d009      	beq.n	8000ff0 <send+0x164>
      {
         if(tmp == SOCK_CLOSED) close(sn);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d103      	bne.n	8000fea <send+0x15e>
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fddd 	bl	8000ba4 <close>
         return SOCKERR_SOCKSTATUS;
 8000fea:	f06f 0306 	mvn.w	r3, #6
 8000fee:	e098      	b.n	8001122 <send+0x296>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY; //TODO::need verify:LINAN 20250421
 8000ff0:	4b4f      	ldr	r3, [pc, #316]	@ (8001130 <send+0x2a4>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	fa42 f303 	asr.w	r3, r2, r3
 8000ffc:	f003 0301 	and.w	r3, r3, #1
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <send+0x184>
 8001004:	88ba      	ldrh	r2, [r7, #4]
 8001006:	89bb      	ldrh	r3, [r7, #12]
 8001008:	429a      	cmp	r2, r3
 800100a:	d901      	bls.n	8001010 <send+0x184>
 800100c:	2300      	movs	r3, #0
 800100e:	e088      	b.n	8001122 <send+0x296>
     // if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  //TODO::need verify:LINAN 20250421
      if(len <= freesize) break;
 8001010:	88ba      	ldrh	r2, [r7, #4]
 8001012:	89bb      	ldrh	r3, [r7, #12]
 8001014:	429a      	cmp	r2, r3
 8001016:	d900      	bls.n	800101a <send+0x18e>
      freesize = (uint16_t)getSn_TX_FSR(sn);
 8001018:	e7c9      	b.n	8000fae <send+0x122>
      if(len <= freesize) break;
 800101a:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800101c:	88ba      	ldrh	r2, [r7, #4]
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	6839      	ldr	r1, [r7, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fc2f 	bl	8000886 <wiz_send_data>
#endif

#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn,len);
#endif
   if(sock_is_sending & (1<<sn))
 8001028:	4b40      	ldr	r3, [pc, #256]	@ (800112c <send+0x2a0>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	fa42 f303 	asr.w	r3, r2, r3
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	2b00      	cmp	r3, #0
 800103a:	d04d      	beq.n	80010d8 <send+0x24c>
   {
      while ( !(getSn_IR(sn) & Sn_IR_SENDOK) )
 800103c:	e034      	b.n	80010a8 <send+0x21c>
      {    
         tmp = getSn_SR(sn);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	3301      	adds	r3, #1
 8001044:	00db      	lsls	r3, r3, #3
 8001046:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa78 	bl	8000540 <WIZCHIP_READ>
 8001050:	4603      	mov	r3, r0
 8001052:	73fb      	strb	r3, [r7, #15]
         if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT) )
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	2b17      	cmp	r3, #23
 8001058:	d01a      	beq.n	8001090 <send+0x204>
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	2b1c      	cmp	r3, #28
 800105e:	d017      	beq.n	8001090 <send+0x204>
         {
            if( (tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT) ) close(sn);
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d00d      	beq.n	8001082 <send+0x1f6>
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	3301      	adds	r3, #1
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa64 	bl	8000540 <WIZCHIP_READ>
 8001078:	4603      	mov	r3, r0
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <send+0x1fe>
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fd8d 	bl	8000ba4 <close>
            return SOCKERR_SOCKSTATUS;
 800108a:	f06f 0306 	mvn.w	r3, #6
 800108e:	e048      	b.n	8001122 <send+0x296>
         }
         if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <send+0x2a4>)
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	fa42 f303 	asr.w	r3, r2, r3
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <send+0x21c>
 80010a4:	2300      	movs	r3, #0
 80010a6:	e03c      	b.n	8001122 <send+0x296>
      while ( !(getSn_IR(sn) & Sn_IR_SENDOK) )
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	3301      	adds	r3, #1
 80010ae:	00db      	lsls	r3, r3, #3
 80010b0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fa43 	bl	8000540 <WIZCHIP_READ>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f003 0310 	and.w	r3, r3, #16
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0bc      	beq.n	800103e <send+0x1b2>
      } 
      setSn_IR(sn, Sn_IR_SENDOK);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	3301      	adds	r3, #1
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80010d0:	2110      	movs	r1, #16
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa80 	bl	80005d8 <WIZCHIP_WRITE>
   }
   setSn_CR(sn,Sn_CR_SEND);
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	3301      	adds	r3, #1
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80010e4:	2120      	movs	r1, #32
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fa76 	bl	80005d8 <WIZCHIP_WRITE>
 
   while(getSn_CR(sn));   // wait to process the command...
 80010ec:	bf00      	nop
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	3301      	adds	r3, #1
 80010f4:	00db      	lsls	r3, r3, #3
 80010f6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa20 	bl	8000540 <WIZCHIP_READ>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f3      	bne.n	80010ee <send+0x262>
   sock_is_sending |= (1<<sn);
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2201      	movs	r2, #1
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	b21a      	sxth	r2, r3
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <send+0x2a0>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29a      	uxth	r2, r3
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <send+0x2a0>)
 800111e:	801a      	strh	r2, [r3, #0]
 
   return len;
 8001120:	88bb      	ldrh	r3, [r7, #4]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200000be 	.word	0x200000be
 8001130:	200000bc 	.word	0x200000bc

08001134 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001142:	b480      	push	{r7}
 8001144:	af00      	add	r7, sp, #0
 8001146:	bf00      	nop
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0
 8001162:	bf00      	nop
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	460b      	mov	r3, r1
 8001190:	70fb      	strb	r3, [r7, #3]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	78fa      	ldrb	r2, [r7, #3]
 8001196:	701a      	strb	r2, [r3, #0]
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	2300      	movs	r3, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <reg_wizchip_cs_cbfunc+0x16>
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d106      	bne.n	80011f0 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <reg_wizchip_cs_cbfunc+0x40>)
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <reg_wizchip_cs_cbfunc+0x44>)
 80011e6:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <reg_wizchip_cs_cbfunc+0x40>)
 80011ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <reg_wizchip_cs_cbfunc+0x48>)
 80011ec:	619a      	str	r2, [r3, #24]
 80011ee:	e006      	b.n	80011fe <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80011f0:	4a06      	ldr	r2, [pc, #24]	@ (800120c <reg_wizchip_cs_cbfunc+0x40>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <reg_wizchip_cs_cbfunc+0x40>)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	6193      	str	r3, [r2, #24]
   }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000004 	.word	0x20000004
 8001210:	08001151 	.word	0x08001151
 8001214:	0800115f 	.word	0x0800115f

08001218 <reg_wizchip_spi_cbfunc>:
   else           WIZCHIP.IF.SPI._write_burst = spi_wbuf;
}
#else 

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001222:	bf00      	nop
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <reg_wizchip_spi_cbfunc+0x4c>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800122c:	2b00      	cmp	r3, #0
 800122e:	d0f9      	beq.n	8001224 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d002      	beq.n	800123c <reg_wizchip_spi_cbfunc+0x24>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d106      	bne.n	800124a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800123c:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <reg_wizchip_spi_cbfunc+0x4c>)
 800123e:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <reg_wizchip_spi_cbfunc+0x50>)
 8001240:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <reg_wizchip_spi_cbfunc+0x4c>)
 8001244:	4a09      	ldr	r2, [pc, #36]	@ (800126c <reg_wizchip_spi_cbfunc+0x54>)
 8001246:	621a      	str	r2, [r3, #32]
 8001248:	e006      	b.n	8001258 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800124a:	4a06      	ldr	r2, [pc, #24]	@ (8001264 <reg_wizchip_spi_cbfunc+0x4c>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001250:	4a04      	ldr	r2, [pc, #16]	@ (8001264 <reg_wizchip_spi_cbfunc+0x4c>)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	6213      	str	r3, [r2, #32]
   }
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	20000004 	.word	0x20000004
 8001268:	080011a5 	.word	0x080011a5
 800126c:	080011b5 	.word	0x080011b5

08001270 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	2206      	movs	r2, #6
 800127a:	4619      	mov	r1, r3
 800127c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001280:	f7ff f9f8 	bl	8000674 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	2204      	movs	r2, #4
 800128a:	4619      	mov	r1, r3
 800128c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001290:	f7ff f9f0 	bl	8000674 <WIZCHIP_READ_BUF>
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	2204      	movs	r2, #4
 800129a:	4619      	mov	r1, r3
 800129c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80012a0:	f7ff f9e8 	bl	8000674 <WIZCHIP_READ_BUF>
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2204      	movs	r2, #4
 80012aa:	4619      	mov	r1, r3
 80012ac:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80012b0:	f7ff f9e0 	bl	8000674 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80012b4:	2180      	movs	r1, #128	@ 0x80
 80012b6:	2000      	movs	r0, #0
 80012b8:	f7ff f98e 	bl	80005d8 <WIZCHIP_WRITE>
   getMR(); // for delay
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff f93f 	bl	8000540 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2206      	movs	r2, #6
 80012c6:	4619      	mov	r1, r3
 80012c8:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80012cc:	f7ff fa32 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2204      	movs	r2, #4
 80012d6:	4619      	mov	r1, r3
 80012d8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80012dc:	f7ff fa2a 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	2204      	movs	r2, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80012ec:	f7ff fa22 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2204      	movs	r2, #4
 80012f6:	4619      	mov	r1, r3
 80012f8:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80012fc:	f7ff fa1a 	bl	8000734 <WIZCHIP_WRITE_BUF>
  setLLAR(lla);
  setGUAR(gua);
  if(islock & SYSR_CHPL) CHIPLOCK();
  if(islock & SYSR_NETL) NETLOCK();
#endif
}
 8001300:	bf00      	nop
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8001316:	f7ff ffab 	bl	8001270 <wizchip_sw_reset>
   if(txsize)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d03b      	beq.n	8001398 <wizchip_init+0x90>
   {
      tmp = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001324:	2300      	movs	r3, #0
 8001326:	73fb      	strb	r3, [r7, #15]
 8001328:	e015      	b.n	8001356 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800132a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	781a      	ldrb	r2, [r3, #0]
 8001334:	7bbb      	ldrb	r3, [r7, #14]
 8001336:	4413      	add	r3, r2
 8001338:	b2db      	uxtb	r3, r3
 800133a:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 800133c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001340:	2b10      	cmp	r3, #16
 8001342:	dd02      	ble.n	800134a <wizchip_init+0x42>
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	e066      	b.n	8001418 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	b2db      	uxtb	r3, r3
 8001350:	3301      	adds	r3, #1
 8001352:	b2db      	uxtb	r3, r3
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135a:	2b07      	cmp	r3, #7
 800135c:	dde5      	ble.n	800132a <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800135e:	2300      	movs	r3, #0
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	e015      	b.n	8001390 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8001364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	3301      	adds	r3, #1
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001372:	4618      	mov	r0, r3
 8001374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	4413      	add	r3, r2
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4619      	mov	r1, r3
 8001380:	f7ff f92a 	bl	80005d8 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001384:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	3301      	adds	r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001394:	2b07      	cmp	r3, #7
 8001396:	dde5      	ble.n	8001364 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d03b      	beq.n	8001416 <wizchip_init+0x10e>
   {
      tmp = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80013a2:	2300      	movs	r3, #0
 80013a4:	73fb      	strb	r3, [r7, #15]
 80013a6:	e015      	b.n	80013d4 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80013a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	7bbb      	ldrb	r3, [r7, #14]
 80013b4:	4413      	add	r3, r2
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 80013ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80013be:	2b10      	cmp	r3, #16
 80013c0:	dd02      	ble.n	80013c8 <wizchip_init+0xc0>
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e027      	b.n	8001418 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80013c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d8:	2b07      	cmp	r3, #7
 80013da:	dde5      	ble.n	80013a8 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e015      	b.n	800140e <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80013e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	3301      	adds	r3, #1
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 80013f0:	4618      	mov	r0, r3
 80013f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff f8eb 	bl	80005d8 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	3301      	adds	r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	73fb      	strb	r3, [r7, #15]
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001412:	2b07      	cmp	r3, #7
 8001414:	dde5      	ble.n	80013e2 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <wizchip_setnetinfo>:

#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2206      	movs	r2, #6
 800142c:	4619      	mov	r1, r3
 800142e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001432:	f7ff f97f 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	330e      	adds	r3, #14
 800143a:	2204      	movs	r2, #4
 800143c:	4619      	mov	r1, r3
 800143e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001442:	f7ff f977 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	330a      	adds	r3, #10
 800144a:	2204      	movs	r2, #4
 800144c:	4619      	mov	r1, r3
 800144e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001452:	f7ff f96f 	bl	8000734 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3306      	adds	r3, #6
 800145a:	2204      	movs	r2, #4
 800145c:	4619      	mov	r1, r3
 800145e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001462:	f7ff f967 	bl	8000734 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7c9a      	ldrb	r2, [r3, #18]
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <wizchip_setnetinfo+0x78>)
 800146c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7cda      	ldrb	r2, [r3, #19]
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <wizchip_setnetinfo+0x78>)
 8001474:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	7d1a      	ldrb	r2, [r3, #20]
 800147a:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <wizchip_setnetinfo+0x78>)
 800147c:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7d5a      	ldrb	r2, [r3, #21]
 8001482:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <wizchip_setnetinfo+0x78>)
 8001484:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7d9a      	ldrb	r2, [r3, #22]
 800148a:	4b04      	ldr	r3, [pc, #16]	@ (800149c <wizchip_setnetinfo+0x7c>)
 800148c:	701a      	strb	r2, [r3, #0]
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200000d8 	.word	0x200000d8
 800149c:	200000dc 	.word	0x200000dc

080014a0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2206      	movs	r2, #6
 80014ac:	4619      	mov	r1, r3
 80014ae:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80014b2:	f7ff f8df 	bl	8000674 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	330e      	adds	r3, #14
 80014ba:	2204      	movs	r2, #4
 80014bc:	4619      	mov	r1, r3
 80014be:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80014c2:	f7ff f8d7 	bl	8000674 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	330a      	adds	r3, #10
 80014ca:	2204      	movs	r2, #4
 80014cc:	4619      	mov	r1, r3
 80014ce:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80014d2:	f7ff f8cf 	bl	8000674 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3306      	adds	r3, #6
 80014da:	2204      	movs	r2, #4
 80014dc:	4619      	mov	r1, r3
 80014de:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80014e2:	f7ff f8c7 	bl	8000674 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80014e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001518 <wizchip_getnetinfo+0x78>)
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80014ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <wizchip_getnetinfo+0x78>)
 80014f0:	785a      	ldrb	r2, [r3, #1]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80014f6:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <wizchip_getnetinfo+0x78>)
 80014f8:	789a      	ldrb	r2, [r3, #2]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <wizchip_getnetinfo+0x78>)
 8001500:	78da      	ldrb	r2, [r3, #3]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8001506:	4b05      	ldr	r3, [pc, #20]	@ (800151c <wizchip_getnetinfo+0x7c>)
 8001508:	781a      	ldrb	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	759a      	strb	r2, [r3, #22]
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200000d8 	.word	0x200000d8
 800151c:	200000dc 	.word	0x200000dc

08001520 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	@ 0x28
 8001524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b2d      	ldr	r3, [pc, #180]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a2c      	ldr	r2, [pc, #176]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b2a      	ldr	r3, [pc, #168]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b26      	ldr	r3, [pc, #152]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	4a25      	ldr	r2, [pc, #148]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 800155c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001560:	6313      	str	r3, [r2, #48]	@ 0x30
 8001562:	4b23      	ldr	r3, [pc, #140]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a1e      	ldr	r2, [pc, #120]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a17      	ldr	r2, [pc, #92]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <MX_GPIO_Init+0xd0>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, reset_Pin|cs_Pin|LD2_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2123      	movs	r1, #35	@ 0x23
 80015aa:	4812      	ldr	r0, [pc, #72]	@ (80015f4 <MX_GPIO_Init+0xd4>)
 80015ac:	f000 ff04 	bl	80023b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <MX_GPIO_Init+0xd8>)
 80015c8:	f000 fd62 	bl	8002090 <HAL_GPIO_Init>

  /*Configure GPIO pins : reset_Pin cs_Pin LD2_Pin */
  GPIO_InitStruct.Pin = reset_Pin|cs_Pin|LD2_Pin;
 80015cc:	2323      	movs	r3, #35	@ 0x23
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	4804      	ldr	r0, [pc, #16]	@ (80015f4 <MX_GPIO_Init+0xd4>)
 80015e4:	f000 fd54 	bl	8002090 <HAL_GPIO_Init>

}
 80015e8:	bf00      	nop
 80015ea:	3728      	adds	r7, #40	@ 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020000 	.word	0x40020000
 80015f8:	40020800 	.word	0x40020800

080015fc <cs_sel>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void cs_sel() {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(cs_GPIO_Port, cs_Pin, GPIO_PIN_RESET); //CS LOW
 8001600:	2200      	movs	r2, #0
 8001602:	2102      	movs	r1, #2
 8001604:	4802      	ldr	r0, [pc, #8]	@ (8001610 <cs_sel+0x14>)
 8001606:	f000 fed7 	bl	80023b8 <HAL_GPIO_WritePin>
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40020000 	.word	0x40020000

08001614 <cs_desel>:

void cs_desel() {
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(cs_GPIO_Port, cs_Pin, GPIO_PIN_SET); //CS HIGH
 8001618:	2201      	movs	r2, #1
 800161a:	2102      	movs	r1, #2
 800161c:	4802      	ldr	r0, [pc, #8]	@ (8001628 <cs_desel+0x14>)
 800161e:	f000 fecb 	bl	80023b8 <HAL_GPIO_WritePin>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40020000 	.word	0x40020000

0800162c <spi_rb>:

uint8_t spi_rb(void) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi2, &rbuf, 1, 0xFFFFFFFF);
 8001632:	1df9      	adds	r1, r7, #7
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
 8001638:	2201      	movs	r2, #1
 800163a:	4804      	ldr	r0, [pc, #16]	@ (800164c <spi_rb+0x20>)
 800163c:	f001 fe8b 	bl	8003356 <HAL_SPI_Receive>
	return rbuf;
 8001640:	79fb      	ldrb	r3, [r7, #7]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200000e0 	.word	0x200000e0

08001650 <spi_wb>:

void spi_wb(uint8_t b) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2, &b, 1, 0xFFFFFFFF);
 800165a:	1df9      	adds	r1, r7, #7
 800165c:	f04f 33ff 	mov.w	r3, #4294967295
 8001660:	2201      	movs	r2, #1
 8001662:	4803      	ldr	r0, [pc, #12]	@ (8001670 <spi_wb+0x20>)
 8001664:	f001 fd33 	bl	80030ce <HAL_SPI_Transmit>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200000e0 	.word	0x200000e0

08001674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001674:	b5b0      	push	{r4, r5, r7, lr}
 8001676:	b090      	sub	sp, #64	@ 0x40
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167a:	f000 fb8d 	bl	8001d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800167e:	f000 f8c3 	bl	8001808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001682:	f7ff ff4d 	bl	8001520 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001686:	f000 faeb 	bl	8001c60 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800168a:	f000 f92f 	bl	80018ec <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 800168e:	494f      	ldr	r1, [pc, #316]	@ (80017cc <main+0x158>)
 8001690:	484f      	ldr	r0, [pc, #316]	@ (80017d0 <main+0x15c>)
 8001692:	f7ff fd9b 	bl	80011cc <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 8001696:	494f      	ldr	r1, [pc, #316]	@ (80017d4 <main+0x160>)
 8001698:	484f      	ldr	r0, [pc, #316]	@ (80017d8 <main+0x164>)
 800169a:	f7ff fdbd 	bl	8001218 <reg_wizchip_spi_cbfunc>

  wizchip_init(bufSize, bufSize);
 800169e:	494f      	ldr	r1, [pc, #316]	@ (80017dc <main+0x168>)
 80016a0:	484e      	ldr	r0, [pc, #312]	@ (80017dc <main+0x168>)
 80016a2:	f7ff fe31 	bl	8001308 <wizchip_init>
       wiz_NetInfo netInfo = { .mac 	= {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},	// Mac address
 80016a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
 80016b4:	611a      	str	r2, [r3, #16]
 80016b6:	f8c3 2013 	str.w	r2, [r3, #19]
 80016ba:	4a49      	ldr	r2, [pc, #292]	@ (80017e0 <main+0x16c>)
 80016bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016c4:	6018      	str	r0, [r3, #0]
 80016c6:	3304      	adds	r3, #4
 80016c8:	8019      	strh	r1, [r3, #0]
 80016ca:	4a46      	ldr	r2, [pc, #280]	@ (80017e4 <main+0x170>)
 80016cc:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 80016d0:	6810      	ldr	r0, [r2, #0]
 80016d2:	6018      	str	r0, [r3, #0]
 80016d4:	4a44      	ldr	r2, [pc, #272]	@ (80017e8 <main+0x174>)
 80016d6:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80016da:	6810      	ldr	r0, [r2, #0]
 80016dc:	6018      	str	r0, [r3, #0]
 80016de:	4a43      	ldr	r2, [pc, #268]	@ (80017ec <main+0x178>)
 80016e0:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 80016e4:	6810      	ldr	r0, [r2, #0]
 80016e6:	6018      	str	r0, [r3, #0]
                               .ip 	= {192, 168, 1, 192},					// IP address
                               .sn 	= {255, 255, 255, 0},					// Subnet mask
                               .gw 	= {192, 168, 1, 2}};					// Gateway address
       wizchip_setnetinfo(&netInfo);
 80016e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fe97 	bl	8001420 <wizchip_setnetinfo>
       wizchip_getnetinfo(&netInfo);
 80016f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fed2 	bl	80014a0 <wizchip_getnetinfo>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (getSn_SR(s) != SOCK_CLOSED) {
 80016fc:	4b3c      	ldr	r3, [pc, #240]	@ (80017f0 <main+0x17c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	3301      	adds	r3, #1
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe ff18 	bl	8000540 <WIZCHIP_READ>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d004      	beq.n	8001720 <main+0xac>
	      close(s);
 8001716:	4b36      	ldr	r3, [pc, #216]	@ (80017f0 <main+0x17c>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fa42 	bl	8000ba4 <close>
	  }

	  socket(s, Sn_MR_TCP, 50000, 0);
 8001720:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <main+0x17c>)
 8001722:	7818      	ldrb	r0, [r3, #0]
 8001724:	2300      	movs	r3, #0
 8001726:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800172a:	2101      	movs	r1, #1
 800172c:	f7ff f906 	bl	800093c <socket>

	  Baglan = connect_3(s, serverip, 45000);
 8001730:	4b2f      	ldr	r3, [pc, #188]	@ (80017f0 <main+0x17c>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8001738:	492e      	ldr	r1, [pc, #184]	@ (80017f4 <main+0x180>)
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff faa0 	bl	8000c80 <connect_W5x00>
 8001740:	4603      	mov	r3, r0
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b2c      	ldr	r3, [pc, #176]	@ (80017f8 <main+0x184>)
 8001746:	701a      	strb	r2, [r3, #0]

	  while(getSn_SR(s) != SOCK_ESTABLISHED) {//tcp balants kurana kadar bekler
 8001748:	e006      	b.n	8001758 <main+0xe4>
	      printf("Balanmaya alyor...\n");
 800174a:	482c      	ldr	r0, [pc, #176]	@ (80017fc <main+0x188>)
 800174c:	f002 fde4 	bl	8004318 <puts>
	      HAL_Delay(500);
 8001750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001754:	f000 fb92 	bl	8001e7c <HAL_Delay>
	  while(getSn_SR(s) != SOCK_ESTABLISHED) {//tcp balants kurana kadar bekler
 8001758:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <main+0x17c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	3301      	adds	r3, #1
 8001760:	00db      	lsls	r3, r3, #3
 8001762:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe feea 	bl	8000540 <WIZCHIP_READ>
 800176c:	4603      	mov	r3, r0
 800176e:	2b17      	cmp	r3, #23
 8001770:	d1eb      	bne.n	800174a <main+0xd6>
	  }

	  printf("Balant kuruldu!\n");
 8001772:	4823      	ldr	r0, [pc, #140]	@ (8001800 <main+0x18c>)
 8001774:	f002 fdd0 	bl	8004318 <puts>


	  while (getSn_SR(s) == SOCK_ESTABLISHED) {
 8001778:	e01a      	b.n	80017b0 <main+0x13c>
	      char mesaj[] = "Selam mecit grevimi tamamladm\n";
 800177a:	4b22      	ldr	r3, [pc, #136]	@ (8001804 <main+0x190>)
 800177c:	463c      	mov	r4, r7
 800177e:	461d      	mov	r5, r3
 8001780:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001782:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	8022      	strh	r2, [r4, #0]
 800178e:	3402      	adds	r4, #2
 8001790:	0c1b      	lsrs	r3, r3, #16
 8001792:	7023      	strb	r3, [r4, #0]
	      int gonderilen = send(s, (uint8_t *)mesaj, strlen(mesaj));
 8001794:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <main+0x17c>)
 8001796:	781c      	ldrb	r4, [r3, #0]
 8001798:	463b      	mov	r3, r7
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fd32 	bl	8000204 <strlen>
 80017a0:	4603      	mov	r3, r0
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	4620      	mov	r0, r4
 80017aa:	f7ff fb6f 	bl	8000e8c <send>
 80017ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
	  while (getSn_SR(s) == SOCK_ESTABLISHED) {
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <main+0x17c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	3301      	adds	r3, #1
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe febe 	bl	8000540 <WIZCHIP_READ>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b17      	cmp	r3, #23
 80017c8:	d0d7      	beq.n	800177a <main+0x106>
  {
 80017ca:	e797      	b.n	80016fc <main+0x88>
 80017cc:	08001615 	.word	0x08001615
 80017d0:	080015fd 	.word	0x080015fd
 80017d4:	08001651 	.word	0x08001651
 80017d8:	0800162d 	.word	0x0800162d
 80017dc:	20000034 	.word	0x20000034
 80017e0:	08004a8c 	.word	0x08004a8c
 80017e4:	08004a94 	.word	0x08004a94
 80017e8:	08004a98 	.word	0x08004a98
 80017ec:	08004a9c 	.word	0x08004a9c
 80017f0:	200000dd 	.word	0x200000dd
 80017f4:	20000030 	.word	0x20000030
 80017f8:	200000de 	.word	0x200000de
 80017fc:	08004a58 	.word	0x08004a58
 8001800:	08004a78 	.word	0x08004a78
 8001804:	08004aa0 	.word	0x08004aa0

08001808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b094      	sub	sp, #80	@ 0x50
 800180c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180e:	f107 031c 	add.w	r3, r7, #28
 8001812:	2234      	movs	r2, #52	@ 0x34
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f002 fe5e 	bl	80044d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181c:	f107 0308 	add.w	r3, r7, #8
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	4b29      	ldr	r3, [pc, #164]	@ (80018d8 <SystemClock_Config+0xd0>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	4a28      	ldr	r2, [pc, #160]	@ (80018d8 <SystemClock_Config+0xd0>)
 8001836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800183a:	6413      	str	r3, [r2, #64]	@ 0x40
 800183c:	4b26      	ldr	r3, [pc, #152]	@ (80018d8 <SystemClock_Config+0xd0>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001848:	2300      	movs	r3, #0
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	4b23      	ldr	r3, [pc, #140]	@ (80018dc <SystemClock_Config+0xd4>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001854:	4a21      	ldr	r2, [pc, #132]	@ (80018dc <SystemClock_Config+0xd4>)
 8001856:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <SystemClock_Config+0xd4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001864:	603b      	str	r3, [r7, #0]
 8001866:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001868:	2301      	movs	r3, #1
 800186a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800186c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001870:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001872:	2302      	movs	r3, #2
 8001874:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001876:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800187a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800187c:	2304      	movs	r3, #4
 800187e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 82;
 8001880:	2352      	movs	r3, #82	@ 0x52
 8001882:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001884:	2302      	movs	r3, #2
 8001886:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001888:	2302      	movs	r3, #2
 800188a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800188c:	2302      	movs	r3, #2
 800188e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4618      	mov	r0, r3
 8001896:	f001 f8f3 	bl	8002a80 <HAL_RCC_OscConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80018a0:	f000 f81e 	bl	80018e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a4:	230f      	movs	r3, #15
 80018a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a8:	2302      	movs	r3, #2
 80018aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ac:	2300      	movs	r3, #0
 80018ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ba:	f107 0308 	add.w	r3, r7, #8
 80018be:	2102      	movs	r1, #2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f000 fd93 	bl	80023ec <HAL_RCC_ClockConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80018cc:	f000 f808 	bl	80018e0 <Error_Handler>
  }
}
 80018d0:	bf00      	nop
 80018d2:	3750      	adds	r7, #80	@ 0x50
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40007000 	.word	0x40007000

080018e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e4:	b672      	cpsid	i
}
 80018e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <Error_Handler+0x8>

080018ec <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80018f0:	4b17      	ldr	r3, [pc, #92]	@ (8001950 <MX_SPI2_Init+0x64>)
 80018f2:	4a18      	ldr	r2, [pc, #96]	@ (8001954 <MX_SPI2_Init+0x68>)
 80018f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018f6:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <MX_SPI2_Init+0x64>)
 80018f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018fe:	4b14      	ldr	r3, [pc, #80]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800190a:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <MX_SPI2_Init+0x64>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800191c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001920:	2200      	movs	r2, #0
 8001922:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001924:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001926:	2200      	movs	r2, #0
 8001928:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MX_SPI2_Init+0x64>)
 800192c:	2200      	movs	r2, #0
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001930:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001932:	2200      	movs	r2, #0
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MX_SPI2_Init+0x64>)
 8001938:	220a      	movs	r2, #10
 800193a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800193c:	4804      	ldr	r0, [pc, #16]	@ (8001950 <MX_SPI2_Init+0x64>)
 800193e:	f001 fb3d 	bl	8002fbc <HAL_SPI_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001948:	f7ff ffca 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200000e0 	.word	0x200000e0
 8001954:	40003800 	.word	0x40003800

08001958 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a30      	ldr	r2, [pc, #192]	@ (8001a38 <HAL_SPI_MspInit+0xe0>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d15a      	bne.n	8001a30 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	4a2e      	ldr	r2, [pc, #184]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 8001984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001988:	6413      	str	r3, [r2, #64]	@ 0x40
 800198a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b28      	ldr	r3, [pc, #160]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a27      	ldr	r2, [pc, #156]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 80019a0:	f043 0304 	orr.w	r3, r3, #4
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b25      	ldr	r3, [pc, #148]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0304 	and.w	r3, r3, #4
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a20      	ldr	r2, [pc, #128]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a3c <HAL_SPI_MspInit+0xe4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019ce:	2302      	movs	r3, #2
 80019d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d2:	2302      	movs	r3, #2
 80019d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019da:	2303      	movs	r3, #3
 80019dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80019de:	2307      	movs	r3, #7
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4619      	mov	r1, r3
 80019e8:	4815      	ldr	r0, [pc, #84]	@ (8001a40 <HAL_SPI_MspInit+0xe8>)
 80019ea:	f000 fb51 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019ee:	2304      	movs	r3, #4
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f2:	2302      	movs	r3, #2
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019fe:	2305      	movs	r3, #5
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	480d      	ldr	r0, [pc, #52]	@ (8001a40 <HAL_SPI_MspInit+0xe8>)
 8001a0a:	f000 fb41 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a20:	2305      	movs	r3, #5
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <HAL_SPI_MspInit+0xec>)
 8001a2c:	f000 fb30 	bl	8002090 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001a30:	bf00      	nop
 8001a32:	3728      	adds	r7, #40	@ 0x28
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40003800 	.word	0x40003800
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020800 	.word	0x40020800
 8001a44:	40020400 	.word	0x40020400

08001a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a56:	4a0f      	ldr	r2, [pc, #60]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	603b      	str	r3, [r7, #0]
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	4a08      	ldr	r2, [pc, #32]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_MspInit+0x4c>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a86:	2007      	movs	r0, #7
 8001a88:	f000 face 	bl	8002028 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40023800 	.word	0x40023800

08001a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <NMI_Handler+0x4>

08001aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa4:	bf00      	nop
 8001aa6:	e7fd      	b.n	8001aa4 <HardFault_Handler+0x4>

08001aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <MemManage_Handler+0x4>

08001ab0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab4:	bf00      	nop
 8001ab6:	e7fd      	b.n	8001ab4 <BusFault_Handler+0x4>

08001ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <UsageFault_Handler+0x4>

08001ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aee:	f000 f9a5 	bl	8001e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b086      	sub	sp, #24
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	e00a      	b.n	8001b1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b08:	f3af 8000 	nop.w
 8001b0c:	4601      	mov	r1, r0
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	60ba      	str	r2, [r7, #8]
 8001b14:	b2ca      	uxtb	r2, r1
 8001b16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dbf0      	blt.n	8001b08 <_read+0x12>
  }

  return len;
 8001b26:	687b      	ldr	r3, [r7, #4]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
 8001b40:	e009      	b.n	8001b56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3301      	adds	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	dbf1      	blt.n	8001b42 <_write+0x12>
  }
  return len;
 8001b5e:	687b      	ldr	r3, [r7, #4]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <_close>:

int _close(int file)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b90:	605a      	str	r2, [r3, #4]
  return 0;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <_isatty>:

int _isatty(int file)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ba8:	2301      	movs	r3, #1
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b085      	sub	sp, #20
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd8:	4a14      	ldr	r2, [pc, #80]	@ (8001c2c <_sbrk+0x5c>)
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <_sbrk+0x60>)
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001be4:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <_sbrk+0x64>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d102      	bne.n	8001bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <_sbrk+0x64>)
 8001bee:	4a12      	ldr	r2, [pc, #72]	@ (8001c38 <_sbrk+0x68>)
 8001bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bf2:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <_sbrk+0x64>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d207      	bcs.n	8001c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c00:	f002 fcb8 	bl	8004574 <__errno>
 8001c04:	4603      	mov	r3, r0
 8001c06:	220c      	movs	r2, #12
 8001c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	e009      	b.n	8001c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c10:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <_sbrk+0x64>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c16:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <_sbrk+0x64>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <_sbrk+0x64>)
 8001c20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c22:	68fb      	ldr	r3, [r7, #12]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20020000 	.word	0x20020000
 8001c30:	00000400 	.word	0x00000400
 8001c34:	20000138 	.word	0x20000138
 8001c38:	200002d8 	.word	0x200002d8

08001c3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c40:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <SystemInit+0x20>)
 8001c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c46:	4a05      	ldr	r2, [pc, #20]	@ (8001c5c <SystemInit+0x20>)
 8001c48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c64:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c66:	4a12      	ldr	r2, [pc, #72]	@ (8001cb0 <MX_USART2_UART_Init+0x50>)
 8001c68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c72:	4b0e      	ldr	r3, [pc, #56]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c78:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c84:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c86:	220c      	movs	r2, #12
 8001c88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8a:	4b08      	ldr	r3, [pc, #32]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c98:	f001 ff62 	bl	8003b60 <HAL_UART_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ca2:	f7ff fe1d 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2000013c 	.word	0x2000013c
 8001cb0:	40004400 	.word	0x40004400

08001cb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a19      	ldr	r2, [pc, #100]	@ (8001d38 <HAL_UART_MspInit+0x84>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d12b      	bne.n	8001d2e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a17      	ldr	r2, [pc, #92]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	4a10      	ldr	r2, [pc, #64]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <HAL_UART_MspInit+0x88>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d0e:	230c      	movs	r3, #12
 8001d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1e:	2307      	movs	r3, #7
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <HAL_UART_MspInit+0x8c>)
 8001d2a:	f000 f9b1 	bl	8002090 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	@ 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40004400 	.word	0x40004400
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000

08001d44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d48:	f7ff ff78 	bl	8001c3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d4c:	480c      	ldr	r0, [pc, #48]	@ (8001d80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4e:	490d      	ldr	r1, [pc, #52]	@ (8001d84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d50:	4a0d      	ldr	r2, [pc, #52]	@ (8001d88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d54:	e002      	b.n	8001d5c <LoopCopyDataInit>

08001d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5a:	3304      	adds	r3, #4

08001d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d60:	d3f9      	bcc.n	8001d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d64:	4c0a      	ldr	r4, [pc, #40]	@ (8001d90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d68:	e001      	b.n	8001d6e <LoopFillZerobss>

08001d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d6c:	3204      	adds	r2, #4

08001d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d70:	d3fb      	bcc.n	8001d6a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d72:	f002 fc05 	bl	8004580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d76:	f7ff fc7d 	bl	8001674 <main>
  bx  lr    
 8001d7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d84:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001d88:	08004aec 	.word	0x08004aec
  ldr r2, =_sbss
 8001d8c:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001d90:	200002d4 	.word	0x200002d4

08001d94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d94:	e7fe      	b.n	8001d94 <ADC_IRQHandler>
	...

08001d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_Init+0x40>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <HAL_Init+0x40>)
 8001da2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <HAL_Init+0x40>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <HAL_Init+0x40>)
 8001dae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001db2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <HAL_Init+0x40>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a07      	ldr	r2, [pc, #28]	@ (8001dd8 <HAL_Init+0x40>)
 8001dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc0:	2003      	movs	r0, #3
 8001dc2:	f000 f931 	bl	8002028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f000 f808 	bl	8001ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dcc:	f7ff fe3c 	bl	8001a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023c00 	.word	0x40023c00

08001ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_InitTick+0x54>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_InitTick+0x58>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4619      	mov	r1, r3
 8001dee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f93b 	bl	8002076 <HAL_SYSTICK_Config>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00e      	b.n	8001e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b0f      	cmp	r3, #15
 8001e0e:	d80a      	bhi.n	8001e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	2200      	movs	r2, #0
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f000 f911 	bl	800203e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e1c:	4a06      	ldr	r2, [pc, #24]	@ (8001e38 <HAL_InitTick+0x5c>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e000      	b.n	8001e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000038 	.word	0x20000038
 8001e34:	20000040 	.word	0x20000040
 8001e38:	2000003c 	.word	0x2000003c

08001e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e40:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <HAL_IncTick+0x20>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_IncTick+0x24>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	4a04      	ldr	r2, [pc, #16]	@ (8001e60 <HAL_IncTick+0x24>)
 8001e4e:	6013      	str	r3, [r2, #0]
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	20000040 	.word	0x20000040
 8001e60:	20000184 	.word	0x20000184

08001e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return uwTick;
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <HAL_GetTick+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	20000184 	.word	0x20000184

08001e7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e84:	f7ff ffee 	bl	8001e64 <HAL_GetTick>
 8001e88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e94:	d005      	beq.n	8001ea2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e96:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec0 <HAL_Delay+0x44>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ea2:	bf00      	nop
 8001ea4:	f7ff ffde 	bl	8001e64 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d8f7      	bhi.n	8001ea4 <HAL_Delay+0x28>
  {
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000040 	.word	0x20000040

08001ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ef6:	4a04      	ldr	r2, [pc, #16]	@ (8001f08 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	60d3      	str	r3, [r2, #12]
}
 8001efc:	bf00      	nop
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f10:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <__NVIC_GetPriorityGrouping+0x18>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	0a1b      	lsrs	r3, r3, #8
 8001f16:	f003 0307 	and.w	r3, r3, #7
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	db0a      	blt.n	8001f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	490c      	ldr	r1, [pc, #48]	@ (8001f74 <__NVIC_SetPriority+0x4c>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f50:	e00a      	b.n	8001f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4908      	ldr	r1, [pc, #32]	@ (8001f78 <__NVIC_SetPriority+0x50>)
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	3b04      	subs	r3, #4
 8001f60:	0112      	lsls	r2, r2, #4
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	440b      	add	r3, r1
 8001f66:	761a      	strb	r2, [r3, #24]
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	e000e100 	.word	0xe000e100
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f1c3 0307 	rsb	r3, r3, #7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	bf28      	it	cs
 8001f9a:	2304      	movcs	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d902      	bls.n	8001fac <NVIC_EncodePriority+0x30>
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3b03      	subs	r3, #3
 8001faa:	e000      	b.n	8001fae <NVIC_EncodePriority+0x32>
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	fa01 f303 	lsl.w	r3, r1, r3
 8001fce:	43d9      	mvns	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	4313      	orrs	r3, r2
         );
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3724      	adds	r7, #36	@ 0x24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ff4:	d301      	bcc.n	8001ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e00f      	b.n	800201a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <SysTick_Config+0x40>)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002002:	210f      	movs	r1, #15
 8002004:	f04f 30ff 	mov.w	r0, #4294967295
 8002008:	f7ff ff8e 	bl	8001f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800200c:	4b05      	ldr	r3, [pc, #20]	@ (8002024 <SysTick_Config+0x40>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002012:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <SysTick_Config+0x40>)
 8002014:	2207      	movs	r2, #7
 8002016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	e000e010 	.word	0xe000e010

08002028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ff47 	bl	8001ec4 <__NVIC_SetPriorityGrouping>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	4603      	mov	r3, r0
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002050:	f7ff ff5c 	bl	8001f0c <__NVIC_GetPriorityGrouping>
 8002054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	6978      	ldr	r0, [r7, #20]
 800205c:	f7ff ff8e 	bl	8001f7c <NVIC_EncodePriority>
 8002060:	4602      	mov	r2, r0
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff5d 	bl	8001f28 <__NVIC_SetPriority>
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff ffb0 	bl	8001fe4 <SysTick_Config>
 8002084:	4603      	mov	r3, r0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002090:	b480      	push	{r7}
 8002092:	b089      	sub	sp, #36	@ 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	e165      	b.n	8002378 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020ac:	2201      	movs	r2, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	f040 8154 	bne.w	8002372 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d005      	beq.n	80020e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d130      	bne.n	8002144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4013      	ands	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	f003 0201 	and.w	r2, r3, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b03      	cmp	r3, #3
 800214e:	d017      	beq.n	8002180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d123      	bne.n	80021d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	08da      	lsrs	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3208      	adds	r2, #8
 8002194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	08da      	lsrs	r2, r3, #3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3208      	adds	r2, #8
 80021ce:	69b9      	ldr	r1, [r7, #24]
 80021d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2203      	movs	r2, #3
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80ae 	beq.w	8002372 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4b5d      	ldr	r3, [pc, #372]	@ (8002390 <HAL_GPIO_Init+0x300>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	4a5c      	ldr	r2, [pc, #368]	@ (8002390 <HAL_GPIO_Init+0x300>)
 8002220:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002224:	6453      	str	r3, [r2, #68]	@ 0x44
 8002226:	4b5a      	ldr	r3, [pc, #360]	@ (8002390 <HAL_GPIO_Init+0x300>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002232:	4a58      	ldr	r2, [pc, #352]	@ (8002394 <HAL_GPIO_Init+0x304>)
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3302      	adds	r3, #2
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	220f      	movs	r2, #15
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a4f      	ldr	r2, [pc, #316]	@ (8002398 <HAL_GPIO_Init+0x308>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d025      	beq.n	80022aa <HAL_GPIO_Init+0x21a>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a4e      	ldr	r2, [pc, #312]	@ (800239c <HAL_GPIO_Init+0x30c>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d01f      	beq.n	80022a6 <HAL_GPIO_Init+0x216>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a4d      	ldr	r2, [pc, #308]	@ (80023a0 <HAL_GPIO_Init+0x310>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d019      	beq.n	80022a2 <HAL_GPIO_Init+0x212>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4c      	ldr	r2, [pc, #304]	@ (80023a4 <HAL_GPIO_Init+0x314>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d013      	beq.n	800229e <HAL_GPIO_Init+0x20e>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a4b      	ldr	r2, [pc, #300]	@ (80023a8 <HAL_GPIO_Init+0x318>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00d      	beq.n	800229a <HAL_GPIO_Init+0x20a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a4a      	ldr	r2, [pc, #296]	@ (80023ac <HAL_GPIO_Init+0x31c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x206>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a49      	ldr	r2, [pc, #292]	@ (80023b0 <HAL_GPIO_Init+0x320>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_GPIO_Init+0x202>
 800228e:	2306      	movs	r3, #6
 8002290:	e00c      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 8002292:	2307      	movs	r3, #7
 8002294:	e00a      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 8002296:	2305      	movs	r3, #5
 8002298:	e008      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 800229a:	2304      	movs	r3, #4
 800229c:	e006      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 800229e:	2303      	movs	r3, #3
 80022a0:	e004      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e002      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_GPIO_Init+0x21c>
 80022aa:	2300      	movs	r3, #0
 80022ac:	69fa      	ldr	r2, [r7, #28]
 80022ae:	f002 0203 	and.w	r2, r2, #3
 80022b2:	0092      	lsls	r2, r2, #2
 80022b4:	4093      	lsls	r3, r2
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022bc:	4935      	ldr	r1, [pc, #212]	@ (8002394 <HAL_GPIO_Init+0x304>)
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	089b      	lsrs	r3, r3, #2
 80022c2:	3302      	adds	r3, #2
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ca:	4b3a      	ldr	r3, [pc, #232]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4013      	ands	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ee:	4a31      	ldr	r2, [pc, #196]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022f4:	4b2f      	ldr	r3, [pc, #188]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d003      	beq.n	8002318 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002318:	4a26      	ldr	r2, [pc, #152]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800231e:	4b25      	ldr	r3, [pc, #148]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	4313      	orrs	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002342:	4a1c      	ldr	r2, [pc, #112]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002348:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	43db      	mvns	r3, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d003      	beq.n	800236c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800236c:	4a11      	ldr	r2, [pc, #68]	@ (80023b4 <HAL_GPIO_Init+0x324>)
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3301      	adds	r3, #1
 8002376:	61fb      	str	r3, [r7, #28]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	2b0f      	cmp	r3, #15
 800237c:	f67f ae96 	bls.w	80020ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002380:	bf00      	nop
 8002382:	bf00      	nop
 8002384:	3724      	adds	r7, #36	@ 0x24
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	40013800 	.word	0x40013800
 8002398:	40020000 	.word	0x40020000
 800239c:	40020400 	.word	0x40020400
 80023a0:	40020800 	.word	0x40020800
 80023a4:	40020c00 	.word	0x40020c00
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40021400 	.word	0x40021400
 80023b0:	40021800 	.word	0x40021800
 80023b4:	40013c00 	.word	0x40013c00

080023b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	807b      	strh	r3, [r7, #2]
 80023c4:	4613      	mov	r3, r2
 80023c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023c8:	787b      	ldrb	r3, [r7, #1]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ce:	887a      	ldrh	r2, [r7, #2]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023d4:	e003      	b.n	80023de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023d6:	887b      	ldrh	r3, [r7, #2]
 80023d8:	041a      	lsls	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	619a      	str	r2, [r3, #24]
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0cc      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002400:	4b68      	ldr	r3, [pc, #416]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d90c      	bls.n	8002428 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b65      	ldr	r3, [pc, #404]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b63      	ldr	r3, [pc, #396]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0b8      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d020      	beq.n	8002476 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002440:	4b59      	ldr	r3, [pc, #356]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4a58      	ldr	r2, [pc, #352]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800244a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002458:	4b53      	ldr	r3, [pc, #332]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4a52      	ldr	r2, [pc, #328]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002462:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002464:	4b50      	ldr	r3, [pc, #320]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	494d      	ldr	r1, [pc, #308]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	4313      	orrs	r3, r2
 8002474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d044      	beq.n	800250c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248a:	4b47      	ldr	r3, [pc, #284]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d119      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e07f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d003      	beq.n	80024aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024aa:	4b3f      	ldr	r3, [pc, #252]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e06f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ba:	4b3b      	ldr	r3, [pc, #236]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e067      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ca:	4b37      	ldr	r3, [pc, #220]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f023 0203 	bic.w	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4934      	ldr	r1, [pc, #208]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024dc:	f7ff fcc2 	bl	8001e64 <HAL_GetTick>
 80024e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e4:	f7ff fcbe 	bl	8001e64 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e04f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fa:	4b2b      	ldr	r3, [pc, #172]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 020c 	and.w	r2, r3, #12
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	429a      	cmp	r2, r3
 800250a:	d1eb      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800250c:	4b25      	ldr	r3, [pc, #148]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d20c      	bcs.n	8002534 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b22      	ldr	r3, [pc, #136]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b20      	ldr	r3, [pc, #128]	@ (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e032      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d008      	beq.n	8002552 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002540:	4b19      	ldr	r3, [pc, #100]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4916      	ldr	r1, [pc, #88]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d009      	beq.n	8002572 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800255e:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	490e      	ldr	r1, [pc, #56]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800256e:	4313      	orrs	r3, r2
 8002570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002572:	f000 f855 	bl	8002620 <HAL_RCC_GetSysClockFreq>
 8002576:	4602      	mov	r2, r0
 8002578:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	490a      	ldr	r1, [pc, #40]	@ (80025ac <HAL_RCC_ClockConfig+0x1c0>)
 8002584:	5ccb      	ldrb	r3, [r1, r3]
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	4a09      	ldr	r2, [pc, #36]	@ (80025b0 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800258e:	4b09      	ldr	r3, [pc, #36]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fc22 	bl	8001ddc <HAL_InitTick>

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023c00 	.word	0x40023c00
 80025a8:	40023800 	.word	0x40023800
 80025ac:	08004ac4 	.word	0x08004ac4
 80025b0:	20000038 	.word	0x20000038
 80025b4:	2000003c 	.word	0x2000003c

080025b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025bc:	4b03      	ldr	r3, [pc, #12]	@ (80025cc <HAL_RCC_GetHCLKFreq+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	20000038 	.word	0x20000038

080025d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025d4:	f7ff fff0 	bl	80025b8 <HAL_RCC_GetHCLKFreq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	0a9b      	lsrs	r3, r3, #10
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	4903      	ldr	r1, [pc, #12]	@ (80025f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025e6:	5ccb      	ldrb	r3, [r1, r3]
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	08004ad4 	.word	0x08004ad4

080025f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025fc:	f7ff ffdc 	bl	80025b8 <HAL_RCC_GetHCLKFreq>
 8002600:	4602      	mov	r2, r0
 8002602:	4b05      	ldr	r3, [pc, #20]	@ (8002618 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	0b5b      	lsrs	r3, r3, #13
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	4903      	ldr	r1, [pc, #12]	@ (800261c <HAL_RCC_GetPCLK2Freq+0x24>)
 800260e:	5ccb      	ldrb	r3, [r1, r3]
 8002610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002614:	4618      	mov	r0, r3
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40023800 	.word	0x40023800
 800261c:	08004ad4 	.word	0x08004ad4

08002620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002624:	b0ae      	sub	sp, #184	@ 0xb8
 8002626:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800262e:	2300      	movs	r3, #0
 8002630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800263a:	2300      	movs	r3, #0
 800263c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002646:	4bcb      	ldr	r3, [pc, #812]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	2b0c      	cmp	r3, #12
 8002650:	f200 8206 	bhi.w	8002a60 <HAL_RCC_GetSysClockFreq+0x440>
 8002654:	a201      	add	r2, pc, #4	@ (adr r2, 800265c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	08002691 	.word	0x08002691
 8002660:	08002a61 	.word	0x08002a61
 8002664:	08002a61 	.word	0x08002a61
 8002668:	08002a61 	.word	0x08002a61
 800266c:	08002699 	.word	0x08002699
 8002670:	08002a61 	.word	0x08002a61
 8002674:	08002a61 	.word	0x08002a61
 8002678:	08002a61 	.word	0x08002a61
 800267c:	080026a1 	.word	0x080026a1
 8002680:	08002a61 	.word	0x08002a61
 8002684:	08002a61 	.word	0x08002a61
 8002688:	08002a61 	.word	0x08002a61
 800268c:	08002891 	.word	0x08002891
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002690:	4bb9      	ldr	r3, [pc, #740]	@ (8002978 <HAL_RCC_GetSysClockFreq+0x358>)
 8002692:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002696:	e1e7      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002698:	4bb8      	ldr	r3, [pc, #736]	@ (800297c <HAL_RCC_GetSysClockFreq+0x35c>)
 800269a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800269e:	e1e3      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026a0:	4bb4      	ldr	r3, [pc, #720]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026ac:	4bb1      	ldr	r3, [pc, #708]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d071      	beq.n	800279c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b8:	4bae      	ldr	r3, [pc, #696]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	099b      	lsrs	r3, r3, #6
 80026be:	2200      	movs	r2, #0
 80026c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026c4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80026c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026de:	4622      	mov	r2, r4
 80026e0:	462b      	mov	r3, r5
 80026e2:	f04f 0000 	mov.w	r0, #0
 80026e6:	f04f 0100 	mov.w	r1, #0
 80026ea:	0159      	lsls	r1, r3, #5
 80026ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026f0:	0150      	lsls	r0, r2, #5
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4621      	mov	r1, r4
 80026f8:	1a51      	subs	r1, r2, r1
 80026fa:	6439      	str	r1, [r7, #64]	@ 0x40
 80026fc:	4629      	mov	r1, r5
 80026fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002702:	647b      	str	r3, [r7, #68]	@ 0x44
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002710:	4649      	mov	r1, r9
 8002712:	018b      	lsls	r3, r1, #6
 8002714:	4641      	mov	r1, r8
 8002716:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800271a:	4641      	mov	r1, r8
 800271c:	018a      	lsls	r2, r1, #6
 800271e:	4641      	mov	r1, r8
 8002720:	1a51      	subs	r1, r2, r1
 8002722:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002724:	4649      	mov	r1, r9
 8002726:	eb63 0301 	sbc.w	r3, r3, r1
 800272a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800272c:	f04f 0200 	mov.w	r2, #0
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002738:	4649      	mov	r1, r9
 800273a:	00cb      	lsls	r3, r1, #3
 800273c:	4641      	mov	r1, r8
 800273e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002742:	4641      	mov	r1, r8
 8002744:	00ca      	lsls	r2, r1, #3
 8002746:	4610      	mov	r0, r2
 8002748:	4619      	mov	r1, r3
 800274a:	4603      	mov	r3, r0
 800274c:	4622      	mov	r2, r4
 800274e:	189b      	adds	r3, r3, r2
 8002750:	633b      	str	r3, [r7, #48]	@ 0x30
 8002752:	462b      	mov	r3, r5
 8002754:	460a      	mov	r2, r1
 8002756:	eb42 0303 	adc.w	r3, r2, r3
 800275a:	637b      	str	r3, [r7, #52]	@ 0x34
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002768:	4629      	mov	r1, r5
 800276a:	024b      	lsls	r3, r1, #9
 800276c:	4621      	mov	r1, r4
 800276e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002772:	4621      	mov	r1, r4
 8002774:	024a      	lsls	r2, r1, #9
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800277e:	2200      	movs	r2, #0
 8002780:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002784:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002788:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800278c:	f7fd fd42 	bl	8000214 <__aeabi_uldivmod>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4613      	mov	r3, r2
 8002796:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800279a:	e067      	b.n	800286c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800279c:	4b75      	ldr	r3, [pc, #468]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	099b      	lsrs	r3, r3, #6
 80027a2:	2200      	movs	r2, #0
 80027a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80027a8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80027ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027b6:	2300      	movs	r3, #0
 80027b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027ba:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80027be:	4622      	mov	r2, r4
 80027c0:	462b      	mov	r3, r5
 80027c2:	f04f 0000 	mov.w	r0, #0
 80027c6:	f04f 0100 	mov.w	r1, #0
 80027ca:	0159      	lsls	r1, r3, #5
 80027cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027d0:	0150      	lsls	r0, r2, #5
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4621      	mov	r1, r4
 80027d8:	1a51      	subs	r1, r2, r1
 80027da:	62b9      	str	r1, [r7, #40]	@ 0x28
 80027dc:	4629      	mov	r1, r5
 80027de:	eb63 0301 	sbc.w	r3, r3, r1
 80027e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	f04f 0300 	mov.w	r3, #0
 80027ec:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80027f0:	4649      	mov	r1, r9
 80027f2:	018b      	lsls	r3, r1, #6
 80027f4:	4641      	mov	r1, r8
 80027f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027fa:	4641      	mov	r1, r8
 80027fc:	018a      	lsls	r2, r1, #6
 80027fe:	4641      	mov	r1, r8
 8002800:	ebb2 0a01 	subs.w	sl, r2, r1
 8002804:	4649      	mov	r1, r9
 8002806:	eb63 0b01 	sbc.w	fp, r3, r1
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	f04f 0300 	mov.w	r3, #0
 8002812:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002816:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800281a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800281e:	4692      	mov	sl, r2
 8002820:	469b      	mov	fp, r3
 8002822:	4623      	mov	r3, r4
 8002824:	eb1a 0303 	adds.w	r3, sl, r3
 8002828:	623b      	str	r3, [r7, #32]
 800282a:	462b      	mov	r3, r5
 800282c:	eb4b 0303 	adc.w	r3, fp, r3
 8002830:	627b      	str	r3, [r7, #36]	@ 0x24
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800283e:	4629      	mov	r1, r5
 8002840:	028b      	lsls	r3, r1, #10
 8002842:	4621      	mov	r1, r4
 8002844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002848:	4621      	mov	r1, r4
 800284a:	028a      	lsls	r2, r1, #10
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002854:	2200      	movs	r2, #0
 8002856:	673b      	str	r3, [r7, #112]	@ 0x70
 8002858:	677a      	str	r2, [r7, #116]	@ 0x74
 800285a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800285e:	f7fd fcd9 	bl	8000214 <__aeabi_uldivmod>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4613      	mov	r3, r2
 8002868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800286c:	4b41      	ldr	r3, [pc, #260]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	0c1b      	lsrs	r3, r3, #16
 8002872:	f003 0303 	and.w	r3, r3, #3
 8002876:	3301      	adds	r3, #1
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800287e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002886:	fbb2 f3f3 	udiv	r3, r2, r3
 800288a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800288e:	e0eb      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002890:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002898:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800289c:	4b35      	ldr	r3, [pc, #212]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d06b      	beq.n	8002980 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a8:	4b32      	ldr	r3, [pc, #200]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x354>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	099b      	lsrs	r3, r3, #6
 80028ae:	2200      	movs	r2, #0
 80028b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80028bc:	2300      	movs	r3, #0
 80028be:	667b      	str	r3, [r7, #100]	@ 0x64
 80028c0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80028c4:	4622      	mov	r2, r4
 80028c6:	462b      	mov	r3, r5
 80028c8:	f04f 0000 	mov.w	r0, #0
 80028cc:	f04f 0100 	mov.w	r1, #0
 80028d0:	0159      	lsls	r1, r3, #5
 80028d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d6:	0150      	lsls	r0, r2, #5
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4621      	mov	r1, r4
 80028de:	1a51      	subs	r1, r2, r1
 80028e0:	61b9      	str	r1, [r7, #24]
 80028e2:	4629      	mov	r1, r5
 80028e4:	eb63 0301 	sbc.w	r3, r3, r1
 80028e8:	61fb      	str	r3, [r7, #28]
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	f04f 0300 	mov.w	r3, #0
 80028f2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80028f6:	4659      	mov	r1, fp
 80028f8:	018b      	lsls	r3, r1, #6
 80028fa:	4651      	mov	r1, sl
 80028fc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002900:	4651      	mov	r1, sl
 8002902:	018a      	lsls	r2, r1, #6
 8002904:	4651      	mov	r1, sl
 8002906:	ebb2 0801 	subs.w	r8, r2, r1
 800290a:	4659      	mov	r1, fp
 800290c:	eb63 0901 	sbc.w	r9, r3, r1
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800291c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002920:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002924:	4690      	mov	r8, r2
 8002926:	4699      	mov	r9, r3
 8002928:	4623      	mov	r3, r4
 800292a:	eb18 0303 	adds.w	r3, r8, r3
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	462b      	mov	r3, r5
 8002932:	eb49 0303 	adc.w	r3, r9, r3
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	f04f 0300 	mov.w	r3, #0
 8002940:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002944:	4629      	mov	r1, r5
 8002946:	024b      	lsls	r3, r1, #9
 8002948:	4621      	mov	r1, r4
 800294a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800294e:	4621      	mov	r1, r4
 8002950:	024a      	lsls	r2, r1, #9
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800295a:	2200      	movs	r2, #0
 800295c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800295e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002960:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002964:	f7fd fc56 	bl	8000214 <__aeabi_uldivmod>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	4613      	mov	r3, r2
 800296e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002972:	e065      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x420>
 8002974:	40023800 	.word	0x40023800
 8002978:	00f42400 	.word	0x00f42400
 800297c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002980:	4b3d      	ldr	r3, [pc, #244]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x458>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	099b      	lsrs	r3, r3, #6
 8002986:	2200      	movs	r2, #0
 8002988:	4618      	mov	r0, r3
 800298a:	4611      	mov	r1, r2
 800298c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002990:	653b      	str	r3, [r7, #80]	@ 0x50
 8002992:	2300      	movs	r3, #0
 8002994:	657b      	str	r3, [r7, #84]	@ 0x54
 8002996:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800299a:	4642      	mov	r2, r8
 800299c:	464b      	mov	r3, r9
 800299e:	f04f 0000 	mov.w	r0, #0
 80029a2:	f04f 0100 	mov.w	r1, #0
 80029a6:	0159      	lsls	r1, r3, #5
 80029a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029ac:	0150      	lsls	r0, r2, #5
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4641      	mov	r1, r8
 80029b4:	1a51      	subs	r1, r2, r1
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	4649      	mov	r1, r9
 80029ba:	eb63 0301 	sbc.w	r3, r3, r1
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80029cc:	4659      	mov	r1, fp
 80029ce:	018b      	lsls	r3, r1, #6
 80029d0:	4651      	mov	r1, sl
 80029d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029d6:	4651      	mov	r1, sl
 80029d8:	018a      	lsls	r2, r1, #6
 80029da:	4651      	mov	r1, sl
 80029dc:	1a54      	subs	r4, r2, r1
 80029de:	4659      	mov	r1, fp
 80029e0:	eb63 0501 	sbc.w	r5, r3, r1
 80029e4:	f04f 0200 	mov.w	r2, #0
 80029e8:	f04f 0300 	mov.w	r3, #0
 80029ec:	00eb      	lsls	r3, r5, #3
 80029ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029f2:	00e2      	lsls	r2, r4, #3
 80029f4:	4614      	mov	r4, r2
 80029f6:	461d      	mov	r5, r3
 80029f8:	4643      	mov	r3, r8
 80029fa:	18e3      	adds	r3, r4, r3
 80029fc:	603b      	str	r3, [r7, #0]
 80029fe:	464b      	mov	r3, r9
 8002a00:	eb45 0303 	adc.w	r3, r5, r3
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a12:	4629      	mov	r1, r5
 8002a14:	028b      	lsls	r3, r1, #10
 8002a16:	4621      	mov	r1, r4
 8002a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a1c:	4621      	mov	r1, r4
 8002a1e:	028a      	lsls	r2, r1, #10
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a28:	2200      	movs	r2, #0
 8002a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a2c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002a2e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a32:	f7fd fbef 	bl	8000214 <__aeabi_uldivmod>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002a40:	4b0d      	ldr	r3, [pc, #52]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x458>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	0f1b      	lsrs	r3, r3, #28
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002a4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a5e:	e003      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	37b8      	adds	r7, #184	@ 0xb8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a76:	bf00      	nop
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	00f42400 	.word	0x00f42400

08002a80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e28d      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	f000 8083 	beq.w	8002ba6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002aa0:	4b94      	ldr	r3, [pc, #592]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 030c 	and.w	r3, r3, #12
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d019      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002aac:	4b91      	ldr	r3, [pc, #580]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 030c 	and.w	r3, r3, #12
        || \
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d106      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ab8:	4b8e      	ldr	r3, [pc, #568]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ac4:	d00c      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ac6:	4b8b      	ldr	r3, [pc, #556]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ace:	2b0c      	cmp	r3, #12
 8002ad0:	d112      	bne.n	8002af8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad2:	4b88      	ldr	r3, [pc, #544]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ada:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ade:	d10b      	bne.n	8002af8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae0:	4b84      	ldr	r3, [pc, #528]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d05b      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x124>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d157      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e25a      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b00:	d106      	bne.n	8002b10 <HAL_RCC_OscConfig+0x90>
 8002b02:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a7b      	ldr	r2, [pc, #492]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b0c:	6013      	str	r3, [r2, #0]
 8002b0e:	e01d      	b.n	8002b4c <HAL_RCC_OscConfig+0xcc>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b18:	d10c      	bne.n	8002b34 <HAL_RCC_OscConfig+0xb4>
 8002b1a:	4b76      	ldr	r3, [pc, #472]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a75      	ldr	r2, [pc, #468]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	4b73      	ldr	r3, [pc, #460]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a72      	ldr	r2, [pc, #456]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b30:	6013      	str	r3, [r2, #0]
 8002b32:	e00b      	b.n	8002b4c <HAL_RCC_OscConfig+0xcc>
 8002b34:	4b6f      	ldr	r3, [pc, #444]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a6e      	ldr	r2, [pc, #440]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	4b6c      	ldr	r3, [pc, #432]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a6b      	ldr	r2, [pc, #428]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d013      	beq.n	8002b7c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7ff f986 	bl	8001e64 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7ff f982 	bl	8001e64 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	@ 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e21f      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6e:	4b61      	ldr	r3, [pc, #388]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0f0      	beq.n	8002b5c <HAL_RCC_OscConfig+0xdc>
 8002b7a:	e014      	b.n	8002ba6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7c:	f7ff f972 	bl	8001e64 <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b84:	f7ff f96e 	bl	8001e64 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b64      	cmp	r3, #100	@ 0x64
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e20b      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b96:	4b57      	ldr	r3, [pc, #348]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1f0      	bne.n	8002b84 <HAL_RCC_OscConfig+0x104>
 8002ba2:	e000      	b.n	8002ba6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d06f      	beq.n	8002c92 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002bb2:	4b50      	ldr	r3, [pc, #320]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d017      	beq.n	8002bee <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bbe:	4b4d      	ldr	r3, [pc, #308]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 030c 	and.w	r3, r3, #12
        || \
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d105      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bca:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00b      	beq.n	8002bee <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bd6:	4b47      	ldr	r3, [pc, #284]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d11c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002be2:	4b44      	ldr	r3, [pc, #272]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d116      	bne.n	8002c1c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bee:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d005      	beq.n	8002c06 <HAL_RCC_OscConfig+0x186>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e1d3      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c06:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	4937      	ldr	r1, [pc, #220]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	e03a      	b.n	8002c92 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d020      	beq.n	8002c66 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c24:	4b34      	ldr	r3, [pc, #208]	@ (8002cf8 <HAL_RCC_OscConfig+0x278>)
 8002c26:	2201      	movs	r2, #1
 8002c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2a:	f7ff f91b 	bl	8001e64 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c32:	f7ff f917 	bl	8001e64 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e1b4      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c44:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c50:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	4925      	ldr	r1, [pc, #148]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	600b      	str	r3, [r1, #0]
 8002c64:	e015      	b.n	8002c92 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c66:	4b24      	ldr	r3, [pc, #144]	@ (8002cf8 <HAL_RCC_OscConfig+0x278>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6c:	f7ff f8fa 	bl	8001e64 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c74:	f7ff f8f6 	bl	8001e64 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e193      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0308 	and.w	r3, r3, #8
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d036      	beq.n	8002d0c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <HAL_RCC_OscConfig+0x27c>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7ff f8da 	bl	8001e64 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb4:	f7ff f8d6 	bl	8001e64 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e173      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x234>
 8002cd2:	e01b      	b.n	8002d0c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <HAL_RCC_OscConfig+0x27c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cda:	f7ff f8c3 	bl	8001e64 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce0:	e00e      	b.n	8002d00 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce2:	f7ff f8bf 	bl	8001e64 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d907      	bls.n	8002d00 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e15c      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	42470000 	.word	0x42470000
 8002cfc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d00:	4b8a      	ldr	r3, [pc, #552]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1ea      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8097 	beq.w	8002e48 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1e:	4b83      	ldr	r3, [pc, #524]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10f      	bne.n	8002d4a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	4a7e      	ldr	r2, [pc, #504]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d3a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d46:	2301      	movs	r3, #1
 8002d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4a:	4b79      	ldr	r3, [pc, #484]	@ (8002f30 <HAL_RCC_OscConfig+0x4b0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d118      	bne.n	8002d88 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d56:	4b76      	ldr	r3, [pc, #472]	@ (8002f30 <HAL_RCC_OscConfig+0x4b0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a75      	ldr	r2, [pc, #468]	@ (8002f30 <HAL_RCC_OscConfig+0x4b0>)
 8002d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d62:	f7ff f87f 	bl	8001e64 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d6a:	f7ff f87b 	bl	8001e64 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e118      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f30 <HAL_RCC_OscConfig+0x4b0>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d106      	bne.n	8002d9e <HAL_RCC_OscConfig+0x31e>
 8002d90:	4b66      	ldr	r3, [pc, #408]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d94:	4a65      	ldr	r2, [pc, #404]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002d96:	f043 0301 	orr.w	r3, r3, #1
 8002d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9c:	e01c      	b.n	8002dd8 <HAL_RCC_OscConfig+0x358>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b05      	cmp	r3, #5
 8002da4:	d10c      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x340>
 8002da6:	4b61      	ldr	r3, [pc, #388]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002daa:	4a60      	ldr	r2, [pc, #384]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002dac:	f043 0304 	orr.w	r3, r3, #4
 8002db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db2:	4b5e      	ldr	r3, [pc, #376]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db6:	4a5d      	ldr	r2, [pc, #372]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dbe:	e00b      	b.n	8002dd8 <HAL_RCC_OscConfig+0x358>
 8002dc0:	4b5a      	ldr	r3, [pc, #360]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc4:	4a59      	ldr	r2, [pc, #356]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002dc6:	f023 0301 	bic.w	r3, r3, #1
 8002dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dcc:	4b57      	ldr	r3, [pc, #348]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd0:	4a56      	ldr	r2, [pc, #344]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002dd2:	f023 0304 	bic.w	r3, r3, #4
 8002dd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d015      	beq.n	8002e0c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de0:	f7ff f840 	bl	8001e64 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de6:	e00a      	b.n	8002dfe <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de8:	f7ff f83c 	bl	8001e64 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e0d7      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfe:	4b4b      	ldr	r3, [pc, #300]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0ee      	beq.n	8002de8 <HAL_RCC_OscConfig+0x368>
 8002e0a:	e014      	b.n	8002e36 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7ff f82a 	bl	8001e64 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7ff f826 	bl	8001e64 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e0c1      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e2a:	4b40      	ldr	r3, [pc, #256]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1ee      	bne.n	8002e14 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e36:	7dfb      	ldrb	r3, [r7, #23]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d105      	bne.n	8002e48 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	4a3a      	ldr	r2, [pc, #232]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80ad 	beq.w	8002fac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e52:	4b36      	ldr	r3, [pc, #216]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d060      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d145      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e66:	4b33      	ldr	r3, [pc, #204]	@ (8002f34 <HAL_RCC_OscConfig+0x4b4>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6c:	f7fe fffa 	bl	8001e64 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e74:	f7fe fff6 	bl	8001e64 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e093      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e86:	4b29      	ldr	r3, [pc, #164]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69da      	ldr	r2, [r3, #28]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	019b      	lsls	r3, r3, #6
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea8:	085b      	lsrs	r3, r3, #1
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	041b      	lsls	r3, r3, #16
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb4:	061b      	lsls	r3, r3, #24
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebc:	071b      	lsls	r3, r3, #28
 8002ebe:	491b      	ldr	r1, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_RCC_OscConfig+0x4b4>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eca:	f7fe ffcb 	bl	8001e64 <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7fe ffc7 	bl	8001e64 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e064      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee4:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0f0      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x452>
 8002ef0:	e05c      	b.n	8002fac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_RCC_OscConfig+0x4b4>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef8:	f7fe ffb4 	bl	8001e64 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe ffb0 	bl	8001e64 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e04d      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_RCC_OscConfig+0x4ac>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x480>
 8002f1e:	e045      	b.n	8002fac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e040      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40007000 	.word	0x40007000
 8002f34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f38:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb8 <HAL_RCC_OscConfig+0x538>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d030      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d129      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d122      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f68:	4013      	ands	r3, r2
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d119      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	085b      	lsrs	r3, r3, #1
 8002f80:	3b01      	subs	r3, #1
 8002f82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d10f      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d107      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d001      	beq.n	8002fac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800

08002fbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e07b      	b.n	80030c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d108      	bne.n	8002fe8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fde:	d009      	beq.n	8002ff4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	61da      	str	r2, [r3, #28]
 8002fe6:	e005      	b.n	8002ff4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fe fca2 	bl	8001958 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800302a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800303c:	431a      	orrs	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003078:	ea42 0103 	orr.w	r1, r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	0c1b      	lsrs	r3, r3, #16
 8003092:	f003 0104 	and.w	r1, r3, #4
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	f003 0210 	and.w	r2, r3, #16
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	69da      	ldr	r2, [r3, #28]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b088      	sub	sp, #32
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	60f8      	str	r0, [r7, #12]
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	603b      	str	r3, [r7, #0]
 80030da:	4613      	mov	r3, r2
 80030dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030de:	f7fe fec1 	bl	8001e64 <HAL_GetTick>
 80030e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d001      	beq.n	80030f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80030f4:	2302      	movs	r3, #2
 80030f6:	e12a      	b.n	800334e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <HAL_SPI_Transmit+0x36>
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e122      	b.n	800334e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_SPI_Transmit+0x48>
 8003112:	2302      	movs	r3, #2
 8003114:	e11b      	b.n	800334e <HAL_SPI_Transmit+0x280>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2203      	movs	r2, #3
 8003122:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	88fa      	ldrh	r2, [r7, #6]
 8003136:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	88fa      	ldrh	r2, [r7, #6]
 800313c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003164:	d10f      	bne.n	8003186 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003174:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003184:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003190:	2b40      	cmp	r3, #64	@ 0x40
 8003192:	d007      	beq.n	80031a4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031ac:	d152      	bne.n	8003254 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d002      	beq.n	80031bc <HAL_SPI_Transmit+0xee>
 80031b6:	8b7b      	ldrh	r3, [r7, #26]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d145      	bne.n	8003248 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c0:	881a      	ldrh	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031cc:	1c9a      	adds	r2, r3, #2
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80031e0:	e032      	b.n	8003248 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d112      	bne.n	8003216 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	881a      	ldrh	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	1c9a      	adds	r2, r3, #2
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003214:	e018      	b.n	8003248 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003216:	f7fe fe25 	bl	8001e64 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	429a      	cmp	r2, r3
 8003224:	d803      	bhi.n	800322e <HAL_SPI_Transmit+0x160>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322c:	d102      	bne.n	8003234 <HAL_SPI_Transmit+0x166>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e082      	b.n	800334e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800324c:	b29b      	uxth	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1c7      	bne.n	80031e2 <HAL_SPI_Transmit+0x114>
 8003252:	e053      	b.n	80032fc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <HAL_SPI_Transmit+0x194>
 800325c:	8b7b      	ldrh	r3, [r7, #26]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d147      	bne.n	80032f2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	330c      	adds	r3, #12
 800326c:	7812      	ldrb	r2, [r2, #0]
 800326e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003274:	1c5a      	adds	r2, r3, #1
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800327e:	b29b      	uxth	r3, r3
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003288:	e033      	b.n	80032f2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b02      	cmp	r3, #2
 8003296:	d113      	bne.n	80032c0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	330c      	adds	r3, #12
 80032a2:	7812      	ldrb	r2, [r2, #0]
 80032a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80032be:	e018      	b.n	80032f2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032c0:	f7fe fdd0 	bl	8001e64 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d803      	bhi.n	80032d8 <HAL_SPI_Transmit+0x20a>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d6:	d102      	bne.n	80032de <HAL_SPI_Transmit+0x210>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d109      	bne.n	80032f2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e02d      	b.n	800334e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1c6      	bne.n	800328a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032fc:	69fa      	ldr	r2, [r7, #28]
 80032fe:	6839      	ldr	r1, [r7, #0]
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f000 fbd9 	bl	8003ab8 <SPI_EndRxTxTransaction>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d002      	beq.n	8003312 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2220      	movs	r2, #32
 8003310:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10a      	bne.n	8003330 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800331a:	2300      	movs	r3, #0
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	617b      	str	r3, [r7, #20]
 800332e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800334c:	2300      	movs	r3, #0
  }
}
 800334e:	4618      	mov	r0, r3
 8003350:	3720      	adds	r7, #32
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b088      	sub	sp, #32
 800335a:	af02      	add	r7, sp, #8
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	603b      	str	r3, [r7, #0]
 8003362:	4613      	mov	r3, r2
 8003364:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d001      	beq.n	8003376 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
 8003374:	e104      	b.n	8003580 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_SPI_Receive+0x2c>
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e0fc      	b.n	8003580 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800338e:	d112      	bne.n	80033b6 <HAL_SPI_Receive+0x60>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10e      	bne.n	80033b6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2204      	movs	r2, #4
 800339c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033a0:	88fa      	ldrh	r2, [r7, #6]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	4613      	mov	r3, r2
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	68b9      	ldr	r1, [r7, #8]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f8eb 	bl	8003588 <HAL_SPI_TransmitReceive>
 80033b2:	4603      	mov	r3, r0
 80033b4:	e0e4      	b.n	8003580 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033b6:	f7fe fd55 	bl	8001e64 <HAL_GetTick>
 80033ba:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d101      	bne.n	80033ca <HAL_SPI_Receive+0x74>
 80033c6:	2302      	movs	r3, #2
 80033c8:	e0da      	b.n	8003580 <HAL_SPI_Receive+0x22a>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2204      	movs	r2, #4
 80033d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	88fa      	ldrh	r2, [r7, #6]
 80033ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003418:	d10f      	bne.n	800343a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003428:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003438:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003444:	2b40      	cmp	r3, #64	@ 0x40
 8003446:	d007      	beq.n	8003458 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003456:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d170      	bne.n	8003542 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003460:	e035      	b.n	80034ce <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	2b01      	cmp	r3, #1
 800346e:	d115      	bne.n	800349c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f103 020c 	add.w	r2, r3, #12
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800347c:	7812      	ldrb	r2, [r2, #0]
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003490:	b29b      	uxth	r3, r3
 8003492:	3b01      	subs	r3, #1
 8003494:	b29a      	uxth	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800349a:	e018      	b.n	80034ce <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800349c:	f7fe fce2 	bl	8001e64 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d803      	bhi.n	80034b4 <HAL_SPI_Receive+0x15e>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b2:	d102      	bne.n	80034ba <HAL_SPI_Receive+0x164>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d109      	bne.n	80034ce <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e058      	b.n	8003580 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1c4      	bne.n	8003462 <HAL_SPI_Receive+0x10c>
 80034d8:	e038      	b.n	800354c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d113      	bne.n	8003510 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f2:	b292      	uxth	r2, r2
 80034f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fa:	1c9a      	adds	r2, r3, #2
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003504:	b29b      	uxth	r3, r3
 8003506:	3b01      	subs	r3, #1
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800350e:	e018      	b.n	8003542 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003510:	f7fe fca8 	bl	8001e64 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d803      	bhi.n	8003528 <HAL_SPI_Receive+0x1d2>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003526:	d102      	bne.n	800352e <HAL_SPI_Receive+0x1d8>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e01e      	b.n	8003580 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003546:	b29b      	uxth	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1c6      	bne.n	80034da <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	6839      	ldr	r1, [r7, #0]
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f000 fa4b 	bl	80039ec <SPI_EndRxTransaction>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d002      	beq.n	8003562 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2220      	movs	r2, #32
 8003560:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800357e:	2300      	movs	r3, #0
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	@ 0x28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
 8003594:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003596:	2301      	movs	r3, #1
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800359a:	f7fe fc63 	bl	8001e64 <HAL_GetTick>
 800359e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035a6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035ae:	887b      	ldrh	r3, [r7, #2]
 80035b0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035b2:	7ffb      	ldrb	r3, [r7, #31]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d00c      	beq.n	80035d2 <HAL_SPI_TransmitReceive+0x4a>
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035be:	d106      	bne.n	80035ce <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d102      	bne.n	80035ce <HAL_SPI_TransmitReceive+0x46>
 80035c8:	7ffb      	ldrb	r3, [r7, #31]
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d001      	beq.n	80035d2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80035ce:	2302      	movs	r3, #2
 80035d0:	e17f      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_SPI_TransmitReceive+0x5c>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <HAL_SPI_TransmitReceive+0x5c>
 80035de:	887b      	ldrh	r3, [r7, #2]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e174      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_SPI_TransmitReceive+0x6e>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e16d      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b04      	cmp	r3, #4
 8003608:	d003      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2205      	movs	r2, #5
 800360e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	887a      	ldrh	r2, [r7, #2]
 8003622:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	887a      	ldrh	r2, [r7, #2]
 8003628:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	887a      	ldrh	r2, [r7, #2]
 8003634:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	887a      	ldrh	r2, [r7, #2]
 800363a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003652:	2b40      	cmp	r3, #64	@ 0x40
 8003654:	d007      	beq.n	8003666 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003664:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800366e:	d17e      	bne.n	800376e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_SPI_TransmitReceive+0xf6>
 8003678:	8afb      	ldrh	r3, [r7, #22]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d16c      	bne.n	8003758 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003682:	881a      	ldrh	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368e:	1c9a      	adds	r2, r3, #2
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003698:	b29b      	uxth	r3, r3
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036a2:	e059      	b.n	8003758 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d11b      	bne.n	80036ea <HAL_SPI_TransmitReceive+0x162>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d016      	beq.n	80036ea <HAL_SPI_TransmitReceive+0x162>
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d113      	bne.n	80036ea <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	881a      	ldrh	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	1c9a      	adds	r2, r3, #2
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036dc:	b29b      	uxth	r3, r3
 80036de:	3b01      	subs	r3, #1
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d119      	bne.n	800372c <HAL_SPI_TransmitReceive+0x1a4>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d014      	beq.n	800372c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800370c:	b292      	uxth	r2, r2
 800370e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003714:	1c9a      	adds	r2, r3, #2
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003728:	2301      	movs	r3, #1
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800372c:	f7fe fb9a 	bl	8001e64 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003738:	429a      	cmp	r2, r3
 800373a:	d80d      	bhi.n	8003758 <HAL_SPI_TransmitReceive+0x1d0>
 800373c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003742:	d009      	beq.n	8003758 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0bc      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1a0      	bne.n	80036a4 <HAL_SPI_TransmitReceive+0x11c>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003766:	b29b      	uxth	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d19b      	bne.n	80036a4 <HAL_SPI_TransmitReceive+0x11c>
 800376c:	e082      	b.n	8003874 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_SPI_TransmitReceive+0x1f4>
 8003776:	8afb      	ldrh	r3, [r7, #22]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d171      	bne.n	8003860 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	330c      	adds	r3, #12
 8003786:	7812      	ldrb	r2, [r2, #0]
 8003788:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	1c5a      	adds	r2, r3, #1
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003798:	b29b      	uxth	r3, r3
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037a2:	e05d      	b.n	8003860 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d11c      	bne.n	80037ec <HAL_SPI_TransmitReceive+0x264>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d017      	beq.n	80037ec <HAL_SPI_TransmitReceive+0x264>
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d114      	bne.n	80037ec <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	330c      	adds	r3, #12
 80037cc:	7812      	ldrb	r2, [r2, #0]
 80037ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037de:	b29b      	uxth	r3, r3
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d119      	bne.n	800382e <HAL_SPI_TransmitReceive+0x2a6>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	d014      	beq.n	800382e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800382a:	2301      	movs	r3, #1
 800382c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800382e:	f7fe fb19 	bl	8001e64 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383a:	429a      	cmp	r2, r3
 800383c:	d803      	bhi.n	8003846 <HAL_SPI_TransmitReceive+0x2be>
 800383e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003844:	d102      	bne.n	800384c <HAL_SPI_TransmitReceive+0x2c4>
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	2b00      	cmp	r3, #0
 800384a:	d109      	bne.n	8003860 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e038      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003864:	b29b      	uxth	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d19c      	bne.n	80037a4 <HAL_SPI_TransmitReceive+0x21c>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386e:	b29b      	uxth	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	d197      	bne.n	80037a4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003874:	6a3a      	ldr	r2, [r7, #32]
 8003876:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 f91d 	bl	8003ab8 <SPI_EndRxTxTransaction>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2220      	movs	r2, #32
 8003888:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e01d      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800389e:	2300      	movs	r3, #0
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	613b      	str	r3, [r7, #16]
 80038b2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80038d0:	2300      	movs	r3, #0
  }
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3728      	adds	r7, #40	@ 0x28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	4613      	mov	r3, r2
 80038ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038ec:	f7fe faba 	bl	8001e64 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	4413      	add	r3, r2
 80038fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038fc:	f7fe fab2 	bl	8001e64 <HAL_GetTick>
 8003900:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003902:	4b39      	ldr	r3, [pc, #228]	@ (80039e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	015b      	lsls	r3, r3, #5
 8003908:	0d1b      	lsrs	r3, r3, #20
 800390a:	69fa      	ldr	r2, [r7, #28]
 800390c:	fb02 f303 	mul.w	r3, r2, r3
 8003910:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003912:	e055      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391a:	d051      	beq.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800391c:	f7fe faa2 	bl	8001e64 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	69fa      	ldr	r2, [r7, #28]
 8003928:	429a      	cmp	r2, r3
 800392a:	d902      	bls.n	8003932 <SPI_WaitFlagStateUntilTimeout+0x56>
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d13d      	bne.n	80039ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800394a:	d111      	bne.n	8003970 <SPI_WaitFlagStateUntilTimeout+0x94>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003954:	d004      	beq.n	8003960 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800395e:	d107      	bne.n	8003970 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800396e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003974:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003978:	d10f      	bne.n	800399a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e018      	b.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d102      	bne.n	80039ba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61fb      	str	r3, [r7, #28]
 80039b8:	e002      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	3b01      	subs	r3, #1
 80039be:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4013      	ands	r3, r2
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	bf0c      	ite	eq
 80039d0:	2301      	moveq	r3, #1
 80039d2:	2300      	movne	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	461a      	mov	r2, r3
 80039d8:	79fb      	ldrb	r3, [r7, #7]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d19a      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3720      	adds	r7, #32
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	20000038 	.word	0x20000038

080039ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af02      	add	r7, sp, #8
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a00:	d111      	bne.n	8003a26 <SPI_EndRxTransaction+0x3a>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a0a:	d004      	beq.n	8003a16 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a14:	d107      	bne.n	8003a26 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a24:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a2e:	d12a      	bne.n	8003a86 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a38:	d012      	beq.n	8003a60 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2200      	movs	r2, #0
 8003a42:	2180      	movs	r1, #128	@ 0x80
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff ff49 	bl	80038dc <SPI_WaitFlagStateUntilTimeout>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d02d      	beq.n	8003aac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a54:	f043 0220 	orr.w	r2, r3, #32
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e026      	b.n	8003aae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2200      	movs	r2, #0
 8003a68:	2101      	movs	r1, #1
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f7ff ff36 	bl	80038dc <SPI_WaitFlagStateUntilTimeout>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d01a      	beq.n	8003aac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7a:	f043 0220 	orr.w	r2, r3, #32
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e013      	b.n	8003aae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2101      	movs	r1, #1
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f7ff ff23 	bl	80038dc <SPI_WaitFlagStateUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d007      	beq.n	8003aac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e000      	b.n	8003aae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2201      	movs	r2, #1
 8003acc:	2102      	movs	r1, #2
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f7ff ff04 	bl	80038dc <SPI_WaitFlagStateUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d007      	beq.n	8003aea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ade:	f043 0220 	orr.w	r2, r3, #32
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e032      	b.n	8003b50 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003aea:	4b1b      	ldr	r3, [pc, #108]	@ (8003b58 <SPI_EndRxTxTransaction+0xa0>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1b      	ldr	r2, [pc, #108]	@ (8003b5c <SPI_EndRxTxTransaction+0xa4>)
 8003af0:	fba2 2303 	umull	r2, r3, r2, r3
 8003af4:	0d5b      	lsrs	r3, r3, #21
 8003af6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b08:	d112      	bne.n	8003b30 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2200      	movs	r2, #0
 8003b12:	2180      	movs	r1, #128	@ 0x80
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f7ff fee1 	bl	80038dc <SPI_WaitFlagStateUntilTimeout>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d016      	beq.n	8003b4e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e00f      	b.n	8003b50 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b46:	2b80      	cmp	r3, #128	@ 0x80
 8003b48:	d0f2      	beq.n	8003b30 <SPI_EndRxTxTransaction+0x78>
 8003b4a:	e000      	b.n	8003b4e <SPI_EndRxTxTransaction+0x96>
        break;
 8003b4c:	bf00      	nop
  }

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3718      	adds	r7, #24
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000038 	.word	0x20000038
 8003b5c:	165e9f81 	.word	0x165e9f81

08003b60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e042      	b.n	8003bf8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d106      	bne.n	8003b8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7fe f894 	bl	8001cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2224      	movs	r2, #36	@ 0x24
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ba2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f82b 	bl	8003c00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	691a      	ldr	r2, [r3, #16]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695a      	ldr	r2, [r3, #20]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2220      	movs	r2, #32
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c04:	b0c0      	sub	sp, #256	@ 0x100
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1c:	68d9      	ldr	r1, [r3, #12]
 8003c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	ea40 0301 	orr.w	r3, r0, r1
 8003c28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c58:	f021 010c 	bic.w	r1, r1, #12
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c66:	430b      	orrs	r3, r1
 8003c68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c7a:	6999      	ldr	r1, [r3, #24]
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	ea40 0301 	orr.w	r3, r0, r1
 8003c86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	4b8f      	ldr	r3, [pc, #572]	@ (8003ecc <UART_SetConfig+0x2cc>)
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d005      	beq.n	8003ca0 <UART_SetConfig+0xa0>
 8003c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	4b8d      	ldr	r3, [pc, #564]	@ (8003ed0 <UART_SetConfig+0x2d0>)
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d104      	bne.n	8003caa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ca0:	f7fe fcaa 	bl	80025f8 <HAL_RCC_GetPCLK2Freq>
 8003ca4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ca8:	e003      	b.n	8003cb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003caa:	f7fe fc91 	bl	80025d0 <HAL_RCC_GetPCLK1Freq>
 8003cae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cbc:	f040 810c 	bne.w	8003ed8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003cca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003cce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003cd2:	4622      	mov	r2, r4
 8003cd4:	462b      	mov	r3, r5
 8003cd6:	1891      	adds	r1, r2, r2
 8003cd8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003cda:	415b      	adcs	r3, r3
 8003cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	eb12 0801 	adds.w	r8, r2, r1
 8003ce8:	4629      	mov	r1, r5
 8003cea:	eb43 0901 	adc.w	r9, r3, r1
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d02:	4690      	mov	r8, r2
 8003d04:	4699      	mov	r9, r3
 8003d06:	4623      	mov	r3, r4
 8003d08:	eb18 0303 	adds.w	r3, r8, r3
 8003d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d10:	462b      	mov	r3, r5
 8003d12:	eb49 0303 	adc.w	r3, r9, r3
 8003d16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d26:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d2e:	460b      	mov	r3, r1
 8003d30:	18db      	adds	r3, r3, r3
 8003d32:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d34:	4613      	mov	r3, r2
 8003d36:	eb42 0303 	adc.w	r3, r2, r3
 8003d3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003d44:	f7fc fa66 	bl	8000214 <__aeabi_uldivmod>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4b61      	ldr	r3, [pc, #388]	@ (8003ed4 <UART_SetConfig+0x2d4>)
 8003d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8003d52:	095b      	lsrs	r3, r3, #5
 8003d54:	011c      	lsls	r4, r3, #4
 8003d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d60:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d68:	4642      	mov	r2, r8
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	1891      	adds	r1, r2, r2
 8003d6e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d70:	415b      	adcs	r3, r3
 8003d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d78:	4641      	mov	r1, r8
 8003d7a:	eb12 0a01 	adds.w	sl, r2, r1
 8003d7e:	4649      	mov	r1, r9
 8003d80:	eb43 0b01 	adc.w	fp, r3, r1
 8003d84:	f04f 0200 	mov.w	r2, #0
 8003d88:	f04f 0300 	mov.w	r3, #0
 8003d8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d98:	4692      	mov	sl, r2
 8003d9a:	469b      	mov	fp, r3
 8003d9c:	4643      	mov	r3, r8
 8003d9e:	eb1a 0303 	adds.w	r3, sl, r3
 8003da2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003da6:	464b      	mov	r3, r9
 8003da8:	eb4b 0303 	adc.w	r3, fp, r3
 8003dac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003dbc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003dc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	18db      	adds	r3, r3, r3
 8003dc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dca:	4613      	mov	r3, r2
 8003dcc:	eb42 0303 	adc.w	r3, r2, r3
 8003dd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003dd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003dda:	f7fc fa1b 	bl	8000214 <__aeabi_uldivmod>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4611      	mov	r1, r2
 8003de4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed4 <UART_SetConfig+0x2d4>)
 8003de6:	fba3 2301 	umull	r2, r3, r3, r1
 8003dea:	095b      	lsrs	r3, r3, #5
 8003dec:	2264      	movs	r2, #100	@ 0x64
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	1acb      	subs	r3, r1, r3
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003dfa:	4b36      	ldr	r3, [pc, #216]	@ (8003ed4 <UART_SetConfig+0x2d4>)
 8003dfc:	fba3 2302 	umull	r2, r3, r3, r2
 8003e00:	095b      	lsrs	r3, r3, #5
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e08:	441c      	add	r4, r3
 8003e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e1c:	4642      	mov	r2, r8
 8003e1e:	464b      	mov	r3, r9
 8003e20:	1891      	adds	r1, r2, r2
 8003e22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e24:	415b      	adcs	r3, r3
 8003e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e2c:	4641      	mov	r1, r8
 8003e2e:	1851      	adds	r1, r2, r1
 8003e30:	6339      	str	r1, [r7, #48]	@ 0x30
 8003e32:	4649      	mov	r1, r9
 8003e34:	414b      	adcs	r3, r1
 8003e36:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e38:	f04f 0200 	mov.w	r2, #0
 8003e3c:	f04f 0300 	mov.w	r3, #0
 8003e40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003e44:	4659      	mov	r1, fp
 8003e46:	00cb      	lsls	r3, r1, #3
 8003e48:	4651      	mov	r1, sl
 8003e4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e4e:	4651      	mov	r1, sl
 8003e50:	00ca      	lsls	r2, r1, #3
 8003e52:	4610      	mov	r0, r2
 8003e54:	4619      	mov	r1, r3
 8003e56:	4603      	mov	r3, r0
 8003e58:	4642      	mov	r2, r8
 8003e5a:	189b      	adds	r3, r3, r2
 8003e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e60:	464b      	mov	r3, r9
 8003e62:	460a      	mov	r2, r1
 8003e64:	eb42 0303 	adc.w	r3, r2, r3
 8003e68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e80:	460b      	mov	r3, r1
 8003e82:	18db      	adds	r3, r3, r3
 8003e84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e86:	4613      	mov	r3, r2
 8003e88:	eb42 0303 	adc.w	r3, r2, r3
 8003e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e96:	f7fc f9bd 	bl	8000214 <__aeabi_uldivmod>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed4 <UART_SetConfig+0x2d4>)
 8003ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ea4:	095b      	lsrs	r3, r3, #5
 8003ea6:	2164      	movs	r1, #100	@ 0x64
 8003ea8:	fb01 f303 	mul.w	r3, r1, r3
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	3332      	adds	r3, #50	@ 0x32
 8003eb2:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <UART_SetConfig+0x2d4>)
 8003eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb8:	095b      	lsrs	r3, r3, #5
 8003eba:	f003 0207 	and.w	r2, r3, #7
 8003ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4422      	add	r2, r4
 8003ec6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ec8:	e106      	b.n	80040d8 <UART_SetConfig+0x4d8>
 8003eca:	bf00      	nop
 8003ecc:	40011000 	.word	0x40011000
 8003ed0:	40011400 	.word	0x40011400
 8003ed4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ee2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ee6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003eea:	4642      	mov	r2, r8
 8003eec:	464b      	mov	r3, r9
 8003eee:	1891      	adds	r1, r2, r2
 8003ef0:	6239      	str	r1, [r7, #32]
 8003ef2:	415b      	adcs	r3, r3
 8003ef4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003efa:	4641      	mov	r1, r8
 8003efc:	1854      	adds	r4, r2, r1
 8003efe:	4649      	mov	r1, r9
 8003f00:	eb43 0501 	adc.w	r5, r3, r1
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	00eb      	lsls	r3, r5, #3
 8003f0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f12:	00e2      	lsls	r2, r4, #3
 8003f14:	4614      	mov	r4, r2
 8003f16:	461d      	mov	r5, r3
 8003f18:	4643      	mov	r3, r8
 8003f1a:	18e3      	adds	r3, r4, r3
 8003f1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f20:	464b      	mov	r3, r9
 8003f22:	eb45 0303 	adc.w	r3, r5, r3
 8003f26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	f04f 0300 	mov.w	r3, #0
 8003f42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f46:	4629      	mov	r1, r5
 8003f48:	008b      	lsls	r3, r1, #2
 8003f4a:	4621      	mov	r1, r4
 8003f4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f50:	4621      	mov	r1, r4
 8003f52:	008a      	lsls	r2, r1, #2
 8003f54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f58:	f7fc f95c 	bl	8000214 <__aeabi_uldivmod>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4b60      	ldr	r3, [pc, #384]	@ (80040e4 <UART_SetConfig+0x4e4>)
 8003f62:	fba3 2302 	umull	r2, r3, r3, r2
 8003f66:	095b      	lsrs	r3, r3, #5
 8003f68:	011c      	lsls	r4, r3, #4
 8003f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f7c:	4642      	mov	r2, r8
 8003f7e:	464b      	mov	r3, r9
 8003f80:	1891      	adds	r1, r2, r2
 8003f82:	61b9      	str	r1, [r7, #24]
 8003f84:	415b      	adcs	r3, r3
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f8c:	4641      	mov	r1, r8
 8003f8e:	1851      	adds	r1, r2, r1
 8003f90:	6139      	str	r1, [r7, #16]
 8003f92:	4649      	mov	r1, r9
 8003f94:	414b      	adcs	r3, r1
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fa4:	4659      	mov	r1, fp
 8003fa6:	00cb      	lsls	r3, r1, #3
 8003fa8:	4651      	mov	r1, sl
 8003faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fae:	4651      	mov	r1, sl
 8003fb0:	00ca      	lsls	r2, r1, #3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	4642      	mov	r2, r8
 8003fba:	189b      	adds	r3, r3, r2
 8003fbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003fc0:	464b      	mov	r3, r9
 8003fc2:	460a      	mov	r2, r1
 8003fc4:	eb42 0303 	adc.w	r3, r2, r3
 8003fc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003fd8:	f04f 0200 	mov.w	r2, #0
 8003fdc:	f04f 0300 	mov.w	r3, #0
 8003fe0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003fe4:	4649      	mov	r1, r9
 8003fe6:	008b      	lsls	r3, r1, #2
 8003fe8:	4641      	mov	r1, r8
 8003fea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fee:	4641      	mov	r1, r8
 8003ff0:	008a      	lsls	r2, r1, #2
 8003ff2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ff6:	f7fc f90d 	bl	8000214 <__aeabi_uldivmod>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4611      	mov	r1, r2
 8004000:	4b38      	ldr	r3, [pc, #224]	@ (80040e4 <UART_SetConfig+0x4e4>)
 8004002:	fba3 2301 	umull	r2, r3, r3, r1
 8004006:	095b      	lsrs	r3, r3, #5
 8004008:	2264      	movs	r2, #100	@ 0x64
 800400a:	fb02 f303 	mul.w	r3, r2, r3
 800400e:	1acb      	subs	r3, r1, r3
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	3332      	adds	r3, #50	@ 0x32
 8004014:	4a33      	ldr	r2, [pc, #204]	@ (80040e4 <UART_SetConfig+0x4e4>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004020:	441c      	add	r4, r3
 8004022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004026:	2200      	movs	r2, #0
 8004028:	673b      	str	r3, [r7, #112]	@ 0x70
 800402a:	677a      	str	r2, [r7, #116]	@ 0x74
 800402c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004030:	4642      	mov	r2, r8
 8004032:	464b      	mov	r3, r9
 8004034:	1891      	adds	r1, r2, r2
 8004036:	60b9      	str	r1, [r7, #8]
 8004038:	415b      	adcs	r3, r3
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004040:	4641      	mov	r1, r8
 8004042:	1851      	adds	r1, r2, r1
 8004044:	6039      	str	r1, [r7, #0]
 8004046:	4649      	mov	r1, r9
 8004048:	414b      	adcs	r3, r1
 800404a:	607b      	str	r3, [r7, #4]
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004058:	4659      	mov	r1, fp
 800405a:	00cb      	lsls	r3, r1, #3
 800405c:	4651      	mov	r1, sl
 800405e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004062:	4651      	mov	r1, sl
 8004064:	00ca      	lsls	r2, r1, #3
 8004066:	4610      	mov	r0, r2
 8004068:	4619      	mov	r1, r3
 800406a:	4603      	mov	r3, r0
 800406c:	4642      	mov	r2, r8
 800406e:	189b      	adds	r3, r3, r2
 8004070:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004072:	464b      	mov	r3, r9
 8004074:	460a      	mov	r2, r1
 8004076:	eb42 0303 	adc.w	r3, r2, r3
 800407a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800407c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	663b      	str	r3, [r7, #96]	@ 0x60
 8004086:	667a      	str	r2, [r7, #100]	@ 0x64
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004094:	4649      	mov	r1, r9
 8004096:	008b      	lsls	r3, r1, #2
 8004098:	4641      	mov	r1, r8
 800409a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800409e:	4641      	mov	r1, r8
 80040a0:	008a      	lsls	r2, r1, #2
 80040a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80040a6:	f7fc f8b5 	bl	8000214 <__aeabi_uldivmod>
 80040aa:	4602      	mov	r2, r0
 80040ac:	460b      	mov	r3, r1
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <UART_SetConfig+0x4e4>)
 80040b0:	fba3 1302 	umull	r1, r3, r3, r2
 80040b4:	095b      	lsrs	r3, r3, #5
 80040b6:	2164      	movs	r1, #100	@ 0x64
 80040b8:	fb01 f303 	mul.w	r3, r1, r3
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	3332      	adds	r3, #50	@ 0x32
 80040c2:	4a08      	ldr	r2, [pc, #32]	@ (80040e4 <UART_SetConfig+0x4e4>)
 80040c4:	fba2 2303 	umull	r2, r3, r2, r3
 80040c8:	095b      	lsrs	r3, r3, #5
 80040ca:	f003 020f 	and.w	r2, r3, #15
 80040ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4422      	add	r2, r4
 80040d6:	609a      	str	r2, [r3, #8]
}
 80040d8:	bf00      	nop
 80040da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80040de:	46bd      	mov	sp, r7
 80040e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040e4:	51eb851f 	.word	0x51eb851f

080040e8 <std>:
 80040e8:	2300      	movs	r3, #0
 80040ea:	b510      	push	{r4, lr}
 80040ec:	4604      	mov	r4, r0
 80040ee:	e9c0 3300 	strd	r3, r3, [r0]
 80040f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040f6:	6083      	str	r3, [r0, #8]
 80040f8:	8181      	strh	r1, [r0, #12]
 80040fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80040fc:	81c2      	strh	r2, [r0, #14]
 80040fe:	6183      	str	r3, [r0, #24]
 8004100:	4619      	mov	r1, r3
 8004102:	2208      	movs	r2, #8
 8004104:	305c      	adds	r0, #92	@ 0x5c
 8004106:	f000 f9e7 	bl	80044d8 <memset>
 800410a:	4b0d      	ldr	r3, [pc, #52]	@ (8004140 <std+0x58>)
 800410c:	6263      	str	r3, [r4, #36]	@ 0x24
 800410e:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <std+0x5c>)
 8004110:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <std+0x60>)
 8004114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004116:	4b0d      	ldr	r3, [pc, #52]	@ (800414c <std+0x64>)
 8004118:	6323      	str	r3, [r4, #48]	@ 0x30
 800411a:	4b0d      	ldr	r3, [pc, #52]	@ (8004150 <std+0x68>)
 800411c:	6224      	str	r4, [r4, #32]
 800411e:	429c      	cmp	r4, r3
 8004120:	d006      	beq.n	8004130 <std+0x48>
 8004122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004126:	4294      	cmp	r4, r2
 8004128:	d002      	beq.n	8004130 <std+0x48>
 800412a:	33d0      	adds	r3, #208	@ 0xd0
 800412c:	429c      	cmp	r4, r3
 800412e:	d105      	bne.n	800413c <std+0x54>
 8004130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004138:	f000 ba46 	b.w	80045c8 <__retarget_lock_init_recursive>
 800413c:	bd10      	pop	{r4, pc}
 800413e:	bf00      	nop
 8004140:	08004329 	.word	0x08004329
 8004144:	0800434b 	.word	0x0800434b
 8004148:	08004383 	.word	0x08004383
 800414c:	080043a7 	.word	0x080043a7
 8004150:	20000188 	.word	0x20000188

08004154 <stdio_exit_handler>:
 8004154:	4a02      	ldr	r2, [pc, #8]	@ (8004160 <stdio_exit_handler+0xc>)
 8004156:	4903      	ldr	r1, [pc, #12]	@ (8004164 <stdio_exit_handler+0x10>)
 8004158:	4803      	ldr	r0, [pc, #12]	@ (8004168 <stdio_exit_handler+0x14>)
 800415a:	f000 b869 	b.w	8004230 <_fwalk_sglue>
 800415e:	bf00      	nop
 8004160:	20000044 	.word	0x20000044
 8004164:	080048c9 	.word	0x080048c9
 8004168:	20000054 	.word	0x20000054

0800416c <cleanup_stdio>:
 800416c:	6841      	ldr	r1, [r0, #4]
 800416e:	4b0c      	ldr	r3, [pc, #48]	@ (80041a0 <cleanup_stdio+0x34>)
 8004170:	4299      	cmp	r1, r3
 8004172:	b510      	push	{r4, lr}
 8004174:	4604      	mov	r4, r0
 8004176:	d001      	beq.n	800417c <cleanup_stdio+0x10>
 8004178:	f000 fba6 	bl	80048c8 <_fflush_r>
 800417c:	68a1      	ldr	r1, [r4, #8]
 800417e:	4b09      	ldr	r3, [pc, #36]	@ (80041a4 <cleanup_stdio+0x38>)
 8004180:	4299      	cmp	r1, r3
 8004182:	d002      	beq.n	800418a <cleanup_stdio+0x1e>
 8004184:	4620      	mov	r0, r4
 8004186:	f000 fb9f 	bl	80048c8 <_fflush_r>
 800418a:	68e1      	ldr	r1, [r4, #12]
 800418c:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <cleanup_stdio+0x3c>)
 800418e:	4299      	cmp	r1, r3
 8004190:	d004      	beq.n	800419c <cleanup_stdio+0x30>
 8004192:	4620      	mov	r0, r4
 8004194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004198:	f000 bb96 	b.w	80048c8 <_fflush_r>
 800419c:	bd10      	pop	{r4, pc}
 800419e:	bf00      	nop
 80041a0:	20000188 	.word	0x20000188
 80041a4:	200001f0 	.word	0x200001f0
 80041a8:	20000258 	.word	0x20000258

080041ac <global_stdio_init.part.0>:
 80041ac:	b510      	push	{r4, lr}
 80041ae:	4b0b      	ldr	r3, [pc, #44]	@ (80041dc <global_stdio_init.part.0+0x30>)
 80041b0:	4c0b      	ldr	r4, [pc, #44]	@ (80041e0 <global_stdio_init.part.0+0x34>)
 80041b2:	4a0c      	ldr	r2, [pc, #48]	@ (80041e4 <global_stdio_init.part.0+0x38>)
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	4620      	mov	r0, r4
 80041b8:	2200      	movs	r2, #0
 80041ba:	2104      	movs	r1, #4
 80041bc:	f7ff ff94 	bl	80040e8 <std>
 80041c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80041c4:	2201      	movs	r2, #1
 80041c6:	2109      	movs	r1, #9
 80041c8:	f7ff ff8e 	bl	80040e8 <std>
 80041cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80041d0:	2202      	movs	r2, #2
 80041d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041d6:	2112      	movs	r1, #18
 80041d8:	f7ff bf86 	b.w	80040e8 <std>
 80041dc:	200002c0 	.word	0x200002c0
 80041e0:	20000188 	.word	0x20000188
 80041e4:	08004155 	.word	0x08004155

080041e8 <__sfp_lock_acquire>:
 80041e8:	4801      	ldr	r0, [pc, #4]	@ (80041f0 <__sfp_lock_acquire+0x8>)
 80041ea:	f000 b9ee 	b.w	80045ca <__retarget_lock_acquire_recursive>
 80041ee:	bf00      	nop
 80041f0:	200002c9 	.word	0x200002c9

080041f4 <__sfp_lock_release>:
 80041f4:	4801      	ldr	r0, [pc, #4]	@ (80041fc <__sfp_lock_release+0x8>)
 80041f6:	f000 b9e9 	b.w	80045cc <__retarget_lock_release_recursive>
 80041fa:	bf00      	nop
 80041fc:	200002c9 	.word	0x200002c9

08004200 <__sinit>:
 8004200:	b510      	push	{r4, lr}
 8004202:	4604      	mov	r4, r0
 8004204:	f7ff fff0 	bl	80041e8 <__sfp_lock_acquire>
 8004208:	6a23      	ldr	r3, [r4, #32]
 800420a:	b11b      	cbz	r3, 8004214 <__sinit+0x14>
 800420c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004210:	f7ff bff0 	b.w	80041f4 <__sfp_lock_release>
 8004214:	4b04      	ldr	r3, [pc, #16]	@ (8004228 <__sinit+0x28>)
 8004216:	6223      	str	r3, [r4, #32]
 8004218:	4b04      	ldr	r3, [pc, #16]	@ (800422c <__sinit+0x2c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f5      	bne.n	800420c <__sinit+0xc>
 8004220:	f7ff ffc4 	bl	80041ac <global_stdio_init.part.0>
 8004224:	e7f2      	b.n	800420c <__sinit+0xc>
 8004226:	bf00      	nop
 8004228:	0800416d 	.word	0x0800416d
 800422c:	200002c0 	.word	0x200002c0

08004230 <_fwalk_sglue>:
 8004230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004234:	4607      	mov	r7, r0
 8004236:	4688      	mov	r8, r1
 8004238:	4614      	mov	r4, r2
 800423a:	2600      	movs	r6, #0
 800423c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004240:	f1b9 0901 	subs.w	r9, r9, #1
 8004244:	d505      	bpl.n	8004252 <_fwalk_sglue+0x22>
 8004246:	6824      	ldr	r4, [r4, #0]
 8004248:	2c00      	cmp	r4, #0
 800424a:	d1f7      	bne.n	800423c <_fwalk_sglue+0xc>
 800424c:	4630      	mov	r0, r6
 800424e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004252:	89ab      	ldrh	r3, [r5, #12]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d907      	bls.n	8004268 <_fwalk_sglue+0x38>
 8004258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800425c:	3301      	adds	r3, #1
 800425e:	d003      	beq.n	8004268 <_fwalk_sglue+0x38>
 8004260:	4629      	mov	r1, r5
 8004262:	4638      	mov	r0, r7
 8004264:	47c0      	blx	r8
 8004266:	4306      	orrs	r6, r0
 8004268:	3568      	adds	r5, #104	@ 0x68
 800426a:	e7e9      	b.n	8004240 <_fwalk_sglue+0x10>

0800426c <_puts_r>:
 800426c:	6a03      	ldr	r3, [r0, #32]
 800426e:	b570      	push	{r4, r5, r6, lr}
 8004270:	6884      	ldr	r4, [r0, #8]
 8004272:	4605      	mov	r5, r0
 8004274:	460e      	mov	r6, r1
 8004276:	b90b      	cbnz	r3, 800427c <_puts_r+0x10>
 8004278:	f7ff ffc2 	bl	8004200 <__sinit>
 800427c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800427e:	07db      	lsls	r3, r3, #31
 8004280:	d405      	bmi.n	800428e <_puts_r+0x22>
 8004282:	89a3      	ldrh	r3, [r4, #12]
 8004284:	0598      	lsls	r0, r3, #22
 8004286:	d402      	bmi.n	800428e <_puts_r+0x22>
 8004288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800428a:	f000 f99e 	bl	80045ca <__retarget_lock_acquire_recursive>
 800428e:	89a3      	ldrh	r3, [r4, #12]
 8004290:	0719      	lsls	r1, r3, #28
 8004292:	d502      	bpl.n	800429a <_puts_r+0x2e>
 8004294:	6923      	ldr	r3, [r4, #16]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d135      	bne.n	8004306 <_puts_r+0x9a>
 800429a:	4621      	mov	r1, r4
 800429c:	4628      	mov	r0, r5
 800429e:	f000 f8c5 	bl	800442c <__swsetup_r>
 80042a2:	b380      	cbz	r0, 8004306 <_puts_r+0x9a>
 80042a4:	f04f 35ff 	mov.w	r5, #4294967295
 80042a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042aa:	07da      	lsls	r2, r3, #31
 80042ac:	d405      	bmi.n	80042ba <_puts_r+0x4e>
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	059b      	lsls	r3, r3, #22
 80042b2:	d402      	bmi.n	80042ba <_puts_r+0x4e>
 80042b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042b6:	f000 f989 	bl	80045cc <__retarget_lock_release_recursive>
 80042ba:	4628      	mov	r0, r5
 80042bc:	bd70      	pop	{r4, r5, r6, pc}
 80042be:	2b00      	cmp	r3, #0
 80042c0:	da04      	bge.n	80042cc <_puts_r+0x60>
 80042c2:	69a2      	ldr	r2, [r4, #24]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	dc17      	bgt.n	80042f8 <_puts_r+0x8c>
 80042c8:	290a      	cmp	r1, #10
 80042ca:	d015      	beq.n	80042f8 <_puts_r+0x8c>
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	1c5a      	adds	r2, r3, #1
 80042d0:	6022      	str	r2, [r4, #0]
 80042d2:	7019      	strb	r1, [r3, #0]
 80042d4:	68a3      	ldr	r3, [r4, #8]
 80042d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80042da:	3b01      	subs	r3, #1
 80042dc:	60a3      	str	r3, [r4, #8]
 80042de:	2900      	cmp	r1, #0
 80042e0:	d1ed      	bne.n	80042be <_puts_r+0x52>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	da11      	bge.n	800430a <_puts_r+0x9e>
 80042e6:	4622      	mov	r2, r4
 80042e8:	210a      	movs	r1, #10
 80042ea:	4628      	mov	r0, r5
 80042ec:	f000 f85f 	bl	80043ae <__swbuf_r>
 80042f0:	3001      	adds	r0, #1
 80042f2:	d0d7      	beq.n	80042a4 <_puts_r+0x38>
 80042f4:	250a      	movs	r5, #10
 80042f6:	e7d7      	b.n	80042a8 <_puts_r+0x3c>
 80042f8:	4622      	mov	r2, r4
 80042fa:	4628      	mov	r0, r5
 80042fc:	f000 f857 	bl	80043ae <__swbuf_r>
 8004300:	3001      	adds	r0, #1
 8004302:	d1e7      	bne.n	80042d4 <_puts_r+0x68>
 8004304:	e7ce      	b.n	80042a4 <_puts_r+0x38>
 8004306:	3e01      	subs	r6, #1
 8004308:	e7e4      	b.n	80042d4 <_puts_r+0x68>
 800430a:	6823      	ldr	r3, [r4, #0]
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	6022      	str	r2, [r4, #0]
 8004310:	220a      	movs	r2, #10
 8004312:	701a      	strb	r2, [r3, #0]
 8004314:	e7ee      	b.n	80042f4 <_puts_r+0x88>
	...

08004318 <puts>:
 8004318:	4b02      	ldr	r3, [pc, #8]	@ (8004324 <puts+0xc>)
 800431a:	4601      	mov	r1, r0
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	f7ff bfa5 	b.w	800426c <_puts_r>
 8004322:	bf00      	nop
 8004324:	20000050 	.word	0x20000050

08004328 <__sread>:
 8004328:	b510      	push	{r4, lr}
 800432a:	460c      	mov	r4, r1
 800432c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004330:	f000 f8fc 	bl	800452c <_read_r>
 8004334:	2800      	cmp	r0, #0
 8004336:	bfab      	itete	ge
 8004338:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800433a:	89a3      	ldrhlt	r3, [r4, #12]
 800433c:	181b      	addge	r3, r3, r0
 800433e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004342:	bfac      	ite	ge
 8004344:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004346:	81a3      	strhlt	r3, [r4, #12]
 8004348:	bd10      	pop	{r4, pc}

0800434a <__swrite>:
 800434a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800434e:	461f      	mov	r7, r3
 8004350:	898b      	ldrh	r3, [r1, #12]
 8004352:	05db      	lsls	r3, r3, #23
 8004354:	4605      	mov	r5, r0
 8004356:	460c      	mov	r4, r1
 8004358:	4616      	mov	r6, r2
 800435a:	d505      	bpl.n	8004368 <__swrite+0x1e>
 800435c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004360:	2302      	movs	r3, #2
 8004362:	2200      	movs	r2, #0
 8004364:	f000 f8d0 	bl	8004508 <_lseek_r>
 8004368:	89a3      	ldrh	r3, [r4, #12]
 800436a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800436e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004372:	81a3      	strh	r3, [r4, #12]
 8004374:	4632      	mov	r2, r6
 8004376:	463b      	mov	r3, r7
 8004378:	4628      	mov	r0, r5
 800437a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800437e:	f000 b8e7 	b.w	8004550 <_write_r>

08004382 <__sseek>:
 8004382:	b510      	push	{r4, lr}
 8004384:	460c      	mov	r4, r1
 8004386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800438a:	f000 f8bd 	bl	8004508 <_lseek_r>
 800438e:	1c43      	adds	r3, r0, #1
 8004390:	89a3      	ldrh	r3, [r4, #12]
 8004392:	bf15      	itete	ne
 8004394:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004396:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800439a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800439e:	81a3      	strheq	r3, [r4, #12]
 80043a0:	bf18      	it	ne
 80043a2:	81a3      	strhne	r3, [r4, #12]
 80043a4:	bd10      	pop	{r4, pc}

080043a6 <__sclose>:
 80043a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043aa:	f000 b89d 	b.w	80044e8 <_close_r>

080043ae <__swbuf_r>:
 80043ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b0:	460e      	mov	r6, r1
 80043b2:	4614      	mov	r4, r2
 80043b4:	4605      	mov	r5, r0
 80043b6:	b118      	cbz	r0, 80043c0 <__swbuf_r+0x12>
 80043b8:	6a03      	ldr	r3, [r0, #32]
 80043ba:	b90b      	cbnz	r3, 80043c0 <__swbuf_r+0x12>
 80043bc:	f7ff ff20 	bl	8004200 <__sinit>
 80043c0:	69a3      	ldr	r3, [r4, #24]
 80043c2:	60a3      	str	r3, [r4, #8]
 80043c4:	89a3      	ldrh	r3, [r4, #12]
 80043c6:	071a      	lsls	r2, r3, #28
 80043c8:	d501      	bpl.n	80043ce <__swbuf_r+0x20>
 80043ca:	6923      	ldr	r3, [r4, #16]
 80043cc:	b943      	cbnz	r3, 80043e0 <__swbuf_r+0x32>
 80043ce:	4621      	mov	r1, r4
 80043d0:	4628      	mov	r0, r5
 80043d2:	f000 f82b 	bl	800442c <__swsetup_r>
 80043d6:	b118      	cbz	r0, 80043e0 <__swbuf_r+0x32>
 80043d8:	f04f 37ff 	mov.w	r7, #4294967295
 80043dc:	4638      	mov	r0, r7
 80043de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	6922      	ldr	r2, [r4, #16]
 80043e4:	1a98      	subs	r0, r3, r2
 80043e6:	6963      	ldr	r3, [r4, #20]
 80043e8:	b2f6      	uxtb	r6, r6
 80043ea:	4283      	cmp	r3, r0
 80043ec:	4637      	mov	r7, r6
 80043ee:	dc05      	bgt.n	80043fc <__swbuf_r+0x4e>
 80043f0:	4621      	mov	r1, r4
 80043f2:	4628      	mov	r0, r5
 80043f4:	f000 fa68 	bl	80048c8 <_fflush_r>
 80043f8:	2800      	cmp	r0, #0
 80043fa:	d1ed      	bne.n	80043d8 <__swbuf_r+0x2a>
 80043fc:	68a3      	ldr	r3, [r4, #8]
 80043fe:	3b01      	subs	r3, #1
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	6022      	str	r2, [r4, #0]
 8004408:	701e      	strb	r6, [r3, #0]
 800440a:	6962      	ldr	r2, [r4, #20]
 800440c:	1c43      	adds	r3, r0, #1
 800440e:	429a      	cmp	r2, r3
 8004410:	d004      	beq.n	800441c <__swbuf_r+0x6e>
 8004412:	89a3      	ldrh	r3, [r4, #12]
 8004414:	07db      	lsls	r3, r3, #31
 8004416:	d5e1      	bpl.n	80043dc <__swbuf_r+0x2e>
 8004418:	2e0a      	cmp	r6, #10
 800441a:	d1df      	bne.n	80043dc <__swbuf_r+0x2e>
 800441c:	4621      	mov	r1, r4
 800441e:	4628      	mov	r0, r5
 8004420:	f000 fa52 	bl	80048c8 <_fflush_r>
 8004424:	2800      	cmp	r0, #0
 8004426:	d0d9      	beq.n	80043dc <__swbuf_r+0x2e>
 8004428:	e7d6      	b.n	80043d8 <__swbuf_r+0x2a>
	...

0800442c <__swsetup_r>:
 800442c:	b538      	push	{r3, r4, r5, lr}
 800442e:	4b29      	ldr	r3, [pc, #164]	@ (80044d4 <__swsetup_r+0xa8>)
 8004430:	4605      	mov	r5, r0
 8004432:	6818      	ldr	r0, [r3, #0]
 8004434:	460c      	mov	r4, r1
 8004436:	b118      	cbz	r0, 8004440 <__swsetup_r+0x14>
 8004438:	6a03      	ldr	r3, [r0, #32]
 800443a:	b90b      	cbnz	r3, 8004440 <__swsetup_r+0x14>
 800443c:	f7ff fee0 	bl	8004200 <__sinit>
 8004440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004444:	0719      	lsls	r1, r3, #28
 8004446:	d422      	bmi.n	800448e <__swsetup_r+0x62>
 8004448:	06da      	lsls	r2, r3, #27
 800444a:	d407      	bmi.n	800445c <__swsetup_r+0x30>
 800444c:	2209      	movs	r2, #9
 800444e:	602a      	str	r2, [r5, #0]
 8004450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004454:	81a3      	strh	r3, [r4, #12]
 8004456:	f04f 30ff 	mov.w	r0, #4294967295
 800445a:	e033      	b.n	80044c4 <__swsetup_r+0x98>
 800445c:	0758      	lsls	r0, r3, #29
 800445e:	d512      	bpl.n	8004486 <__swsetup_r+0x5a>
 8004460:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004462:	b141      	cbz	r1, 8004476 <__swsetup_r+0x4a>
 8004464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004468:	4299      	cmp	r1, r3
 800446a:	d002      	beq.n	8004472 <__swsetup_r+0x46>
 800446c:	4628      	mov	r0, r5
 800446e:	f000 f8af 	bl	80045d0 <_free_r>
 8004472:	2300      	movs	r3, #0
 8004474:	6363      	str	r3, [r4, #52]	@ 0x34
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800447c:	81a3      	strh	r3, [r4, #12]
 800447e:	2300      	movs	r3, #0
 8004480:	6063      	str	r3, [r4, #4]
 8004482:	6923      	ldr	r3, [r4, #16]
 8004484:	6023      	str	r3, [r4, #0]
 8004486:	89a3      	ldrh	r3, [r4, #12]
 8004488:	f043 0308 	orr.w	r3, r3, #8
 800448c:	81a3      	strh	r3, [r4, #12]
 800448e:	6923      	ldr	r3, [r4, #16]
 8004490:	b94b      	cbnz	r3, 80044a6 <__swsetup_r+0x7a>
 8004492:	89a3      	ldrh	r3, [r4, #12]
 8004494:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800449c:	d003      	beq.n	80044a6 <__swsetup_r+0x7a>
 800449e:	4621      	mov	r1, r4
 80044a0:	4628      	mov	r0, r5
 80044a2:	f000 fa5f 	bl	8004964 <__smakebuf_r>
 80044a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044aa:	f013 0201 	ands.w	r2, r3, #1
 80044ae:	d00a      	beq.n	80044c6 <__swsetup_r+0x9a>
 80044b0:	2200      	movs	r2, #0
 80044b2:	60a2      	str	r2, [r4, #8]
 80044b4:	6962      	ldr	r2, [r4, #20]
 80044b6:	4252      	negs	r2, r2
 80044b8:	61a2      	str	r2, [r4, #24]
 80044ba:	6922      	ldr	r2, [r4, #16]
 80044bc:	b942      	cbnz	r2, 80044d0 <__swsetup_r+0xa4>
 80044be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044c2:	d1c5      	bne.n	8004450 <__swsetup_r+0x24>
 80044c4:	bd38      	pop	{r3, r4, r5, pc}
 80044c6:	0799      	lsls	r1, r3, #30
 80044c8:	bf58      	it	pl
 80044ca:	6962      	ldrpl	r2, [r4, #20]
 80044cc:	60a2      	str	r2, [r4, #8]
 80044ce:	e7f4      	b.n	80044ba <__swsetup_r+0x8e>
 80044d0:	2000      	movs	r0, #0
 80044d2:	e7f7      	b.n	80044c4 <__swsetup_r+0x98>
 80044d4:	20000050 	.word	0x20000050

080044d8 <memset>:
 80044d8:	4402      	add	r2, r0
 80044da:	4603      	mov	r3, r0
 80044dc:	4293      	cmp	r3, r2
 80044de:	d100      	bne.n	80044e2 <memset+0xa>
 80044e0:	4770      	bx	lr
 80044e2:	f803 1b01 	strb.w	r1, [r3], #1
 80044e6:	e7f9      	b.n	80044dc <memset+0x4>

080044e8 <_close_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4d06      	ldr	r5, [pc, #24]	@ (8004504 <_close_r+0x1c>)
 80044ec:	2300      	movs	r3, #0
 80044ee:	4604      	mov	r4, r0
 80044f0:	4608      	mov	r0, r1
 80044f2:	602b      	str	r3, [r5, #0]
 80044f4:	f7fd fb38 	bl	8001b68 <_close>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_close_r+0x1a>
 80044fc:	682b      	ldr	r3, [r5, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_close_r+0x1a>
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	200002c4 	.word	0x200002c4

08004508 <_lseek_r>:
 8004508:	b538      	push	{r3, r4, r5, lr}
 800450a:	4d07      	ldr	r5, [pc, #28]	@ (8004528 <_lseek_r+0x20>)
 800450c:	4604      	mov	r4, r0
 800450e:	4608      	mov	r0, r1
 8004510:	4611      	mov	r1, r2
 8004512:	2200      	movs	r2, #0
 8004514:	602a      	str	r2, [r5, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	f7fd fb4d 	bl	8001bb6 <_lseek>
 800451c:	1c43      	adds	r3, r0, #1
 800451e:	d102      	bne.n	8004526 <_lseek_r+0x1e>
 8004520:	682b      	ldr	r3, [r5, #0]
 8004522:	b103      	cbz	r3, 8004526 <_lseek_r+0x1e>
 8004524:	6023      	str	r3, [r4, #0]
 8004526:	bd38      	pop	{r3, r4, r5, pc}
 8004528:	200002c4 	.word	0x200002c4

0800452c <_read_r>:
 800452c:	b538      	push	{r3, r4, r5, lr}
 800452e:	4d07      	ldr	r5, [pc, #28]	@ (800454c <_read_r+0x20>)
 8004530:	4604      	mov	r4, r0
 8004532:	4608      	mov	r0, r1
 8004534:	4611      	mov	r1, r2
 8004536:	2200      	movs	r2, #0
 8004538:	602a      	str	r2, [r5, #0]
 800453a:	461a      	mov	r2, r3
 800453c:	f7fd fadb 	bl	8001af6 <_read>
 8004540:	1c43      	adds	r3, r0, #1
 8004542:	d102      	bne.n	800454a <_read_r+0x1e>
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	b103      	cbz	r3, 800454a <_read_r+0x1e>
 8004548:	6023      	str	r3, [r4, #0]
 800454a:	bd38      	pop	{r3, r4, r5, pc}
 800454c:	200002c4 	.word	0x200002c4

08004550 <_write_r>:
 8004550:	b538      	push	{r3, r4, r5, lr}
 8004552:	4d07      	ldr	r5, [pc, #28]	@ (8004570 <_write_r+0x20>)
 8004554:	4604      	mov	r4, r0
 8004556:	4608      	mov	r0, r1
 8004558:	4611      	mov	r1, r2
 800455a:	2200      	movs	r2, #0
 800455c:	602a      	str	r2, [r5, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	f7fd fae6 	bl	8001b30 <_write>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <_write_r+0x1e>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	b103      	cbz	r3, 800456e <_write_r+0x1e>
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	bd38      	pop	{r3, r4, r5, pc}
 8004570:	200002c4 	.word	0x200002c4

08004574 <__errno>:
 8004574:	4b01      	ldr	r3, [pc, #4]	@ (800457c <__errno+0x8>)
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	20000050 	.word	0x20000050

08004580 <__libc_init_array>:
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4d0d      	ldr	r5, [pc, #52]	@ (80045b8 <__libc_init_array+0x38>)
 8004584:	4c0d      	ldr	r4, [pc, #52]	@ (80045bc <__libc_init_array+0x3c>)
 8004586:	1b64      	subs	r4, r4, r5
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	2600      	movs	r6, #0
 800458c:	42a6      	cmp	r6, r4
 800458e:	d109      	bne.n	80045a4 <__libc_init_array+0x24>
 8004590:	4d0b      	ldr	r5, [pc, #44]	@ (80045c0 <__libc_init_array+0x40>)
 8004592:	4c0c      	ldr	r4, [pc, #48]	@ (80045c4 <__libc_init_array+0x44>)
 8004594:	f000 fa54 	bl	8004a40 <_init>
 8004598:	1b64      	subs	r4, r4, r5
 800459a:	10a4      	asrs	r4, r4, #2
 800459c:	2600      	movs	r6, #0
 800459e:	42a6      	cmp	r6, r4
 80045a0:	d105      	bne.n	80045ae <__libc_init_array+0x2e>
 80045a2:	bd70      	pop	{r4, r5, r6, pc}
 80045a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045a8:	4798      	blx	r3
 80045aa:	3601      	adds	r6, #1
 80045ac:	e7ee      	b.n	800458c <__libc_init_array+0xc>
 80045ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80045b2:	4798      	blx	r3
 80045b4:	3601      	adds	r6, #1
 80045b6:	e7f2      	b.n	800459e <__libc_init_array+0x1e>
 80045b8:	08004ae4 	.word	0x08004ae4
 80045bc:	08004ae4 	.word	0x08004ae4
 80045c0:	08004ae4 	.word	0x08004ae4
 80045c4:	08004ae8 	.word	0x08004ae8

080045c8 <__retarget_lock_init_recursive>:
 80045c8:	4770      	bx	lr

080045ca <__retarget_lock_acquire_recursive>:
 80045ca:	4770      	bx	lr

080045cc <__retarget_lock_release_recursive>:
 80045cc:	4770      	bx	lr
	...

080045d0 <_free_r>:
 80045d0:	b538      	push	{r3, r4, r5, lr}
 80045d2:	4605      	mov	r5, r0
 80045d4:	2900      	cmp	r1, #0
 80045d6:	d041      	beq.n	800465c <_free_r+0x8c>
 80045d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045dc:	1f0c      	subs	r4, r1, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	bfb8      	it	lt
 80045e2:	18e4      	addlt	r4, r4, r3
 80045e4:	f000 f8e0 	bl	80047a8 <__malloc_lock>
 80045e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004660 <_free_r+0x90>)
 80045ea:	6813      	ldr	r3, [r2, #0]
 80045ec:	b933      	cbnz	r3, 80045fc <_free_r+0x2c>
 80045ee:	6063      	str	r3, [r4, #4]
 80045f0:	6014      	str	r4, [r2, #0]
 80045f2:	4628      	mov	r0, r5
 80045f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045f8:	f000 b8dc 	b.w	80047b4 <__malloc_unlock>
 80045fc:	42a3      	cmp	r3, r4
 80045fe:	d908      	bls.n	8004612 <_free_r+0x42>
 8004600:	6820      	ldr	r0, [r4, #0]
 8004602:	1821      	adds	r1, r4, r0
 8004604:	428b      	cmp	r3, r1
 8004606:	bf01      	itttt	eq
 8004608:	6819      	ldreq	r1, [r3, #0]
 800460a:	685b      	ldreq	r3, [r3, #4]
 800460c:	1809      	addeq	r1, r1, r0
 800460e:	6021      	streq	r1, [r4, #0]
 8004610:	e7ed      	b.n	80045ee <_free_r+0x1e>
 8004612:	461a      	mov	r2, r3
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	b10b      	cbz	r3, 800461c <_free_r+0x4c>
 8004618:	42a3      	cmp	r3, r4
 800461a:	d9fa      	bls.n	8004612 <_free_r+0x42>
 800461c:	6811      	ldr	r1, [r2, #0]
 800461e:	1850      	adds	r0, r2, r1
 8004620:	42a0      	cmp	r0, r4
 8004622:	d10b      	bne.n	800463c <_free_r+0x6c>
 8004624:	6820      	ldr	r0, [r4, #0]
 8004626:	4401      	add	r1, r0
 8004628:	1850      	adds	r0, r2, r1
 800462a:	4283      	cmp	r3, r0
 800462c:	6011      	str	r1, [r2, #0]
 800462e:	d1e0      	bne.n	80045f2 <_free_r+0x22>
 8004630:	6818      	ldr	r0, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	6053      	str	r3, [r2, #4]
 8004636:	4408      	add	r0, r1
 8004638:	6010      	str	r0, [r2, #0]
 800463a:	e7da      	b.n	80045f2 <_free_r+0x22>
 800463c:	d902      	bls.n	8004644 <_free_r+0x74>
 800463e:	230c      	movs	r3, #12
 8004640:	602b      	str	r3, [r5, #0]
 8004642:	e7d6      	b.n	80045f2 <_free_r+0x22>
 8004644:	6820      	ldr	r0, [r4, #0]
 8004646:	1821      	adds	r1, r4, r0
 8004648:	428b      	cmp	r3, r1
 800464a:	bf04      	itt	eq
 800464c:	6819      	ldreq	r1, [r3, #0]
 800464e:	685b      	ldreq	r3, [r3, #4]
 8004650:	6063      	str	r3, [r4, #4]
 8004652:	bf04      	itt	eq
 8004654:	1809      	addeq	r1, r1, r0
 8004656:	6021      	streq	r1, [r4, #0]
 8004658:	6054      	str	r4, [r2, #4]
 800465a:	e7ca      	b.n	80045f2 <_free_r+0x22>
 800465c:	bd38      	pop	{r3, r4, r5, pc}
 800465e:	bf00      	nop
 8004660:	200002d0 	.word	0x200002d0

08004664 <sbrk_aligned>:
 8004664:	b570      	push	{r4, r5, r6, lr}
 8004666:	4e0f      	ldr	r6, [pc, #60]	@ (80046a4 <sbrk_aligned+0x40>)
 8004668:	460c      	mov	r4, r1
 800466a:	6831      	ldr	r1, [r6, #0]
 800466c:	4605      	mov	r5, r0
 800466e:	b911      	cbnz	r1, 8004676 <sbrk_aligned+0x12>
 8004670:	f000 f9d6 	bl	8004a20 <_sbrk_r>
 8004674:	6030      	str	r0, [r6, #0]
 8004676:	4621      	mov	r1, r4
 8004678:	4628      	mov	r0, r5
 800467a:	f000 f9d1 	bl	8004a20 <_sbrk_r>
 800467e:	1c43      	adds	r3, r0, #1
 8004680:	d103      	bne.n	800468a <sbrk_aligned+0x26>
 8004682:	f04f 34ff 	mov.w	r4, #4294967295
 8004686:	4620      	mov	r0, r4
 8004688:	bd70      	pop	{r4, r5, r6, pc}
 800468a:	1cc4      	adds	r4, r0, #3
 800468c:	f024 0403 	bic.w	r4, r4, #3
 8004690:	42a0      	cmp	r0, r4
 8004692:	d0f8      	beq.n	8004686 <sbrk_aligned+0x22>
 8004694:	1a21      	subs	r1, r4, r0
 8004696:	4628      	mov	r0, r5
 8004698:	f000 f9c2 	bl	8004a20 <_sbrk_r>
 800469c:	3001      	adds	r0, #1
 800469e:	d1f2      	bne.n	8004686 <sbrk_aligned+0x22>
 80046a0:	e7ef      	b.n	8004682 <sbrk_aligned+0x1e>
 80046a2:	bf00      	nop
 80046a4:	200002cc 	.word	0x200002cc

080046a8 <_malloc_r>:
 80046a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046ac:	1ccd      	adds	r5, r1, #3
 80046ae:	f025 0503 	bic.w	r5, r5, #3
 80046b2:	3508      	adds	r5, #8
 80046b4:	2d0c      	cmp	r5, #12
 80046b6:	bf38      	it	cc
 80046b8:	250c      	movcc	r5, #12
 80046ba:	2d00      	cmp	r5, #0
 80046bc:	4606      	mov	r6, r0
 80046be:	db01      	blt.n	80046c4 <_malloc_r+0x1c>
 80046c0:	42a9      	cmp	r1, r5
 80046c2:	d904      	bls.n	80046ce <_malloc_r+0x26>
 80046c4:	230c      	movs	r3, #12
 80046c6:	6033      	str	r3, [r6, #0]
 80046c8:	2000      	movs	r0, #0
 80046ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047a4 <_malloc_r+0xfc>
 80046d2:	f000 f869 	bl	80047a8 <__malloc_lock>
 80046d6:	f8d8 3000 	ldr.w	r3, [r8]
 80046da:	461c      	mov	r4, r3
 80046dc:	bb44      	cbnz	r4, 8004730 <_malloc_r+0x88>
 80046de:	4629      	mov	r1, r5
 80046e0:	4630      	mov	r0, r6
 80046e2:	f7ff ffbf 	bl	8004664 <sbrk_aligned>
 80046e6:	1c43      	adds	r3, r0, #1
 80046e8:	4604      	mov	r4, r0
 80046ea:	d158      	bne.n	800479e <_malloc_r+0xf6>
 80046ec:	f8d8 4000 	ldr.w	r4, [r8]
 80046f0:	4627      	mov	r7, r4
 80046f2:	2f00      	cmp	r7, #0
 80046f4:	d143      	bne.n	800477e <_malloc_r+0xd6>
 80046f6:	2c00      	cmp	r4, #0
 80046f8:	d04b      	beq.n	8004792 <_malloc_r+0xea>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	4639      	mov	r1, r7
 80046fe:	4630      	mov	r0, r6
 8004700:	eb04 0903 	add.w	r9, r4, r3
 8004704:	f000 f98c 	bl	8004a20 <_sbrk_r>
 8004708:	4581      	cmp	r9, r0
 800470a:	d142      	bne.n	8004792 <_malloc_r+0xea>
 800470c:	6821      	ldr	r1, [r4, #0]
 800470e:	1a6d      	subs	r5, r5, r1
 8004710:	4629      	mov	r1, r5
 8004712:	4630      	mov	r0, r6
 8004714:	f7ff ffa6 	bl	8004664 <sbrk_aligned>
 8004718:	3001      	adds	r0, #1
 800471a:	d03a      	beq.n	8004792 <_malloc_r+0xea>
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	442b      	add	r3, r5
 8004720:	6023      	str	r3, [r4, #0]
 8004722:	f8d8 3000 	ldr.w	r3, [r8]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	bb62      	cbnz	r2, 8004784 <_malloc_r+0xdc>
 800472a:	f8c8 7000 	str.w	r7, [r8]
 800472e:	e00f      	b.n	8004750 <_malloc_r+0xa8>
 8004730:	6822      	ldr	r2, [r4, #0]
 8004732:	1b52      	subs	r2, r2, r5
 8004734:	d420      	bmi.n	8004778 <_malloc_r+0xd0>
 8004736:	2a0b      	cmp	r2, #11
 8004738:	d917      	bls.n	800476a <_malloc_r+0xc2>
 800473a:	1961      	adds	r1, r4, r5
 800473c:	42a3      	cmp	r3, r4
 800473e:	6025      	str	r5, [r4, #0]
 8004740:	bf18      	it	ne
 8004742:	6059      	strne	r1, [r3, #4]
 8004744:	6863      	ldr	r3, [r4, #4]
 8004746:	bf08      	it	eq
 8004748:	f8c8 1000 	streq.w	r1, [r8]
 800474c:	5162      	str	r2, [r4, r5]
 800474e:	604b      	str	r3, [r1, #4]
 8004750:	4630      	mov	r0, r6
 8004752:	f000 f82f 	bl	80047b4 <__malloc_unlock>
 8004756:	f104 000b 	add.w	r0, r4, #11
 800475a:	1d23      	adds	r3, r4, #4
 800475c:	f020 0007 	bic.w	r0, r0, #7
 8004760:	1ac2      	subs	r2, r0, r3
 8004762:	bf1c      	itt	ne
 8004764:	1a1b      	subne	r3, r3, r0
 8004766:	50a3      	strne	r3, [r4, r2]
 8004768:	e7af      	b.n	80046ca <_malloc_r+0x22>
 800476a:	6862      	ldr	r2, [r4, #4]
 800476c:	42a3      	cmp	r3, r4
 800476e:	bf0c      	ite	eq
 8004770:	f8c8 2000 	streq.w	r2, [r8]
 8004774:	605a      	strne	r2, [r3, #4]
 8004776:	e7eb      	b.n	8004750 <_malloc_r+0xa8>
 8004778:	4623      	mov	r3, r4
 800477a:	6864      	ldr	r4, [r4, #4]
 800477c:	e7ae      	b.n	80046dc <_malloc_r+0x34>
 800477e:	463c      	mov	r4, r7
 8004780:	687f      	ldr	r7, [r7, #4]
 8004782:	e7b6      	b.n	80046f2 <_malloc_r+0x4a>
 8004784:	461a      	mov	r2, r3
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	42a3      	cmp	r3, r4
 800478a:	d1fb      	bne.n	8004784 <_malloc_r+0xdc>
 800478c:	2300      	movs	r3, #0
 800478e:	6053      	str	r3, [r2, #4]
 8004790:	e7de      	b.n	8004750 <_malloc_r+0xa8>
 8004792:	230c      	movs	r3, #12
 8004794:	6033      	str	r3, [r6, #0]
 8004796:	4630      	mov	r0, r6
 8004798:	f000 f80c 	bl	80047b4 <__malloc_unlock>
 800479c:	e794      	b.n	80046c8 <_malloc_r+0x20>
 800479e:	6005      	str	r5, [r0, #0]
 80047a0:	e7d6      	b.n	8004750 <_malloc_r+0xa8>
 80047a2:	bf00      	nop
 80047a4:	200002d0 	.word	0x200002d0

080047a8 <__malloc_lock>:
 80047a8:	4801      	ldr	r0, [pc, #4]	@ (80047b0 <__malloc_lock+0x8>)
 80047aa:	f7ff bf0e 	b.w	80045ca <__retarget_lock_acquire_recursive>
 80047ae:	bf00      	nop
 80047b0:	200002c8 	.word	0x200002c8

080047b4 <__malloc_unlock>:
 80047b4:	4801      	ldr	r0, [pc, #4]	@ (80047bc <__malloc_unlock+0x8>)
 80047b6:	f7ff bf09 	b.w	80045cc <__retarget_lock_release_recursive>
 80047ba:	bf00      	nop
 80047bc:	200002c8 	.word	0x200002c8

080047c0 <__sflush_r>:
 80047c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80047c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047c8:	0716      	lsls	r6, r2, #28
 80047ca:	4605      	mov	r5, r0
 80047cc:	460c      	mov	r4, r1
 80047ce:	d454      	bmi.n	800487a <__sflush_r+0xba>
 80047d0:	684b      	ldr	r3, [r1, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	dc02      	bgt.n	80047dc <__sflush_r+0x1c>
 80047d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047d8:	2b00      	cmp	r3, #0
 80047da:	dd48      	ble.n	800486e <__sflush_r+0xae>
 80047dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047de:	2e00      	cmp	r6, #0
 80047e0:	d045      	beq.n	800486e <__sflush_r+0xae>
 80047e2:	2300      	movs	r3, #0
 80047e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047e8:	682f      	ldr	r7, [r5, #0]
 80047ea:	6a21      	ldr	r1, [r4, #32]
 80047ec:	602b      	str	r3, [r5, #0]
 80047ee:	d030      	beq.n	8004852 <__sflush_r+0x92>
 80047f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047f2:	89a3      	ldrh	r3, [r4, #12]
 80047f4:	0759      	lsls	r1, r3, #29
 80047f6:	d505      	bpl.n	8004804 <__sflush_r+0x44>
 80047f8:	6863      	ldr	r3, [r4, #4]
 80047fa:	1ad2      	subs	r2, r2, r3
 80047fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047fe:	b10b      	cbz	r3, 8004804 <__sflush_r+0x44>
 8004800:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004802:	1ad2      	subs	r2, r2, r3
 8004804:	2300      	movs	r3, #0
 8004806:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004808:	6a21      	ldr	r1, [r4, #32]
 800480a:	4628      	mov	r0, r5
 800480c:	47b0      	blx	r6
 800480e:	1c43      	adds	r3, r0, #1
 8004810:	89a3      	ldrh	r3, [r4, #12]
 8004812:	d106      	bne.n	8004822 <__sflush_r+0x62>
 8004814:	6829      	ldr	r1, [r5, #0]
 8004816:	291d      	cmp	r1, #29
 8004818:	d82b      	bhi.n	8004872 <__sflush_r+0xb2>
 800481a:	4a2a      	ldr	r2, [pc, #168]	@ (80048c4 <__sflush_r+0x104>)
 800481c:	40ca      	lsrs	r2, r1
 800481e:	07d6      	lsls	r6, r2, #31
 8004820:	d527      	bpl.n	8004872 <__sflush_r+0xb2>
 8004822:	2200      	movs	r2, #0
 8004824:	6062      	str	r2, [r4, #4]
 8004826:	04d9      	lsls	r1, r3, #19
 8004828:	6922      	ldr	r2, [r4, #16]
 800482a:	6022      	str	r2, [r4, #0]
 800482c:	d504      	bpl.n	8004838 <__sflush_r+0x78>
 800482e:	1c42      	adds	r2, r0, #1
 8004830:	d101      	bne.n	8004836 <__sflush_r+0x76>
 8004832:	682b      	ldr	r3, [r5, #0]
 8004834:	b903      	cbnz	r3, 8004838 <__sflush_r+0x78>
 8004836:	6560      	str	r0, [r4, #84]	@ 0x54
 8004838:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800483a:	602f      	str	r7, [r5, #0]
 800483c:	b1b9      	cbz	r1, 800486e <__sflush_r+0xae>
 800483e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004842:	4299      	cmp	r1, r3
 8004844:	d002      	beq.n	800484c <__sflush_r+0x8c>
 8004846:	4628      	mov	r0, r5
 8004848:	f7ff fec2 	bl	80045d0 <_free_r>
 800484c:	2300      	movs	r3, #0
 800484e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004850:	e00d      	b.n	800486e <__sflush_r+0xae>
 8004852:	2301      	movs	r3, #1
 8004854:	4628      	mov	r0, r5
 8004856:	47b0      	blx	r6
 8004858:	4602      	mov	r2, r0
 800485a:	1c50      	adds	r0, r2, #1
 800485c:	d1c9      	bne.n	80047f2 <__sflush_r+0x32>
 800485e:	682b      	ldr	r3, [r5, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0c6      	beq.n	80047f2 <__sflush_r+0x32>
 8004864:	2b1d      	cmp	r3, #29
 8004866:	d001      	beq.n	800486c <__sflush_r+0xac>
 8004868:	2b16      	cmp	r3, #22
 800486a:	d11e      	bne.n	80048aa <__sflush_r+0xea>
 800486c:	602f      	str	r7, [r5, #0]
 800486e:	2000      	movs	r0, #0
 8004870:	e022      	b.n	80048b8 <__sflush_r+0xf8>
 8004872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004876:	b21b      	sxth	r3, r3
 8004878:	e01b      	b.n	80048b2 <__sflush_r+0xf2>
 800487a:	690f      	ldr	r7, [r1, #16]
 800487c:	2f00      	cmp	r7, #0
 800487e:	d0f6      	beq.n	800486e <__sflush_r+0xae>
 8004880:	0793      	lsls	r3, r2, #30
 8004882:	680e      	ldr	r6, [r1, #0]
 8004884:	bf08      	it	eq
 8004886:	694b      	ldreq	r3, [r1, #20]
 8004888:	600f      	str	r7, [r1, #0]
 800488a:	bf18      	it	ne
 800488c:	2300      	movne	r3, #0
 800488e:	eba6 0807 	sub.w	r8, r6, r7
 8004892:	608b      	str	r3, [r1, #8]
 8004894:	f1b8 0f00 	cmp.w	r8, #0
 8004898:	dde9      	ble.n	800486e <__sflush_r+0xae>
 800489a:	6a21      	ldr	r1, [r4, #32]
 800489c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800489e:	4643      	mov	r3, r8
 80048a0:	463a      	mov	r2, r7
 80048a2:	4628      	mov	r0, r5
 80048a4:	47b0      	blx	r6
 80048a6:	2800      	cmp	r0, #0
 80048a8:	dc08      	bgt.n	80048bc <__sflush_r+0xfc>
 80048aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	f04f 30ff 	mov.w	r0, #4294967295
 80048b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048bc:	4407      	add	r7, r0
 80048be:	eba8 0800 	sub.w	r8, r8, r0
 80048c2:	e7e7      	b.n	8004894 <__sflush_r+0xd4>
 80048c4:	20400001 	.word	0x20400001

080048c8 <_fflush_r>:
 80048c8:	b538      	push	{r3, r4, r5, lr}
 80048ca:	690b      	ldr	r3, [r1, #16]
 80048cc:	4605      	mov	r5, r0
 80048ce:	460c      	mov	r4, r1
 80048d0:	b913      	cbnz	r3, 80048d8 <_fflush_r+0x10>
 80048d2:	2500      	movs	r5, #0
 80048d4:	4628      	mov	r0, r5
 80048d6:	bd38      	pop	{r3, r4, r5, pc}
 80048d8:	b118      	cbz	r0, 80048e2 <_fflush_r+0x1a>
 80048da:	6a03      	ldr	r3, [r0, #32]
 80048dc:	b90b      	cbnz	r3, 80048e2 <_fflush_r+0x1a>
 80048de:	f7ff fc8f 	bl	8004200 <__sinit>
 80048e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f3      	beq.n	80048d2 <_fflush_r+0xa>
 80048ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048ec:	07d0      	lsls	r0, r2, #31
 80048ee:	d404      	bmi.n	80048fa <_fflush_r+0x32>
 80048f0:	0599      	lsls	r1, r3, #22
 80048f2:	d402      	bmi.n	80048fa <_fflush_r+0x32>
 80048f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048f6:	f7ff fe68 	bl	80045ca <__retarget_lock_acquire_recursive>
 80048fa:	4628      	mov	r0, r5
 80048fc:	4621      	mov	r1, r4
 80048fe:	f7ff ff5f 	bl	80047c0 <__sflush_r>
 8004902:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004904:	07da      	lsls	r2, r3, #31
 8004906:	4605      	mov	r5, r0
 8004908:	d4e4      	bmi.n	80048d4 <_fflush_r+0xc>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	059b      	lsls	r3, r3, #22
 800490e:	d4e1      	bmi.n	80048d4 <_fflush_r+0xc>
 8004910:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004912:	f7ff fe5b 	bl	80045cc <__retarget_lock_release_recursive>
 8004916:	e7dd      	b.n	80048d4 <_fflush_r+0xc>

08004918 <__swhatbuf_r>:
 8004918:	b570      	push	{r4, r5, r6, lr}
 800491a:	460c      	mov	r4, r1
 800491c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004920:	2900      	cmp	r1, #0
 8004922:	b096      	sub	sp, #88	@ 0x58
 8004924:	4615      	mov	r5, r2
 8004926:	461e      	mov	r6, r3
 8004928:	da0d      	bge.n	8004946 <__swhatbuf_r+0x2e>
 800492a:	89a3      	ldrh	r3, [r4, #12]
 800492c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004930:	f04f 0100 	mov.w	r1, #0
 8004934:	bf14      	ite	ne
 8004936:	2340      	movne	r3, #64	@ 0x40
 8004938:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800493c:	2000      	movs	r0, #0
 800493e:	6031      	str	r1, [r6, #0]
 8004940:	602b      	str	r3, [r5, #0]
 8004942:	b016      	add	sp, #88	@ 0x58
 8004944:	bd70      	pop	{r4, r5, r6, pc}
 8004946:	466a      	mov	r2, sp
 8004948:	f000 f848 	bl	80049dc <_fstat_r>
 800494c:	2800      	cmp	r0, #0
 800494e:	dbec      	blt.n	800492a <__swhatbuf_r+0x12>
 8004950:	9901      	ldr	r1, [sp, #4]
 8004952:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004956:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800495a:	4259      	negs	r1, r3
 800495c:	4159      	adcs	r1, r3
 800495e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004962:	e7eb      	b.n	800493c <__swhatbuf_r+0x24>

08004964 <__smakebuf_r>:
 8004964:	898b      	ldrh	r3, [r1, #12]
 8004966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004968:	079d      	lsls	r5, r3, #30
 800496a:	4606      	mov	r6, r0
 800496c:	460c      	mov	r4, r1
 800496e:	d507      	bpl.n	8004980 <__smakebuf_r+0x1c>
 8004970:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	6123      	str	r3, [r4, #16]
 8004978:	2301      	movs	r3, #1
 800497a:	6163      	str	r3, [r4, #20]
 800497c:	b003      	add	sp, #12
 800497e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004980:	ab01      	add	r3, sp, #4
 8004982:	466a      	mov	r2, sp
 8004984:	f7ff ffc8 	bl	8004918 <__swhatbuf_r>
 8004988:	9f00      	ldr	r7, [sp, #0]
 800498a:	4605      	mov	r5, r0
 800498c:	4639      	mov	r1, r7
 800498e:	4630      	mov	r0, r6
 8004990:	f7ff fe8a 	bl	80046a8 <_malloc_r>
 8004994:	b948      	cbnz	r0, 80049aa <__smakebuf_r+0x46>
 8004996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800499a:	059a      	lsls	r2, r3, #22
 800499c:	d4ee      	bmi.n	800497c <__smakebuf_r+0x18>
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	f043 0302 	orr.w	r3, r3, #2
 80049a6:	81a3      	strh	r3, [r4, #12]
 80049a8:	e7e2      	b.n	8004970 <__smakebuf_r+0xc>
 80049aa:	89a3      	ldrh	r3, [r4, #12]
 80049ac:	6020      	str	r0, [r4, #0]
 80049ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b2:	81a3      	strh	r3, [r4, #12]
 80049b4:	9b01      	ldr	r3, [sp, #4]
 80049b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80049ba:	b15b      	cbz	r3, 80049d4 <__smakebuf_r+0x70>
 80049bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049c0:	4630      	mov	r0, r6
 80049c2:	f000 f81d 	bl	8004a00 <_isatty_r>
 80049c6:	b128      	cbz	r0, 80049d4 <__smakebuf_r+0x70>
 80049c8:	89a3      	ldrh	r3, [r4, #12]
 80049ca:	f023 0303 	bic.w	r3, r3, #3
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	81a3      	strh	r3, [r4, #12]
 80049d4:	89a3      	ldrh	r3, [r4, #12]
 80049d6:	431d      	orrs	r5, r3
 80049d8:	81a5      	strh	r5, [r4, #12]
 80049da:	e7cf      	b.n	800497c <__smakebuf_r+0x18>

080049dc <_fstat_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	4d07      	ldr	r5, [pc, #28]	@ (80049fc <_fstat_r+0x20>)
 80049e0:	2300      	movs	r3, #0
 80049e2:	4604      	mov	r4, r0
 80049e4:	4608      	mov	r0, r1
 80049e6:	4611      	mov	r1, r2
 80049e8:	602b      	str	r3, [r5, #0]
 80049ea:	f7fd f8c9 	bl	8001b80 <_fstat>
 80049ee:	1c43      	adds	r3, r0, #1
 80049f0:	d102      	bne.n	80049f8 <_fstat_r+0x1c>
 80049f2:	682b      	ldr	r3, [r5, #0]
 80049f4:	b103      	cbz	r3, 80049f8 <_fstat_r+0x1c>
 80049f6:	6023      	str	r3, [r4, #0]
 80049f8:	bd38      	pop	{r3, r4, r5, pc}
 80049fa:	bf00      	nop
 80049fc:	200002c4 	.word	0x200002c4

08004a00 <_isatty_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d06      	ldr	r5, [pc, #24]	@ (8004a1c <_isatty_r+0x1c>)
 8004a04:	2300      	movs	r3, #0
 8004a06:	4604      	mov	r4, r0
 8004a08:	4608      	mov	r0, r1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	f7fd f8c8 	bl	8001ba0 <_isatty>
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	d102      	bne.n	8004a1a <_isatty_r+0x1a>
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	b103      	cbz	r3, 8004a1a <_isatty_r+0x1a>
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	bd38      	pop	{r3, r4, r5, pc}
 8004a1c:	200002c4 	.word	0x200002c4

08004a20 <_sbrk_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4d06      	ldr	r5, [pc, #24]	@ (8004a3c <_sbrk_r+0x1c>)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	f7fd f8d0 	bl	8001bd0 <_sbrk>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	d102      	bne.n	8004a3a <_sbrk_r+0x1a>
 8004a34:	682b      	ldr	r3, [r5, #0]
 8004a36:	b103      	cbz	r3, 8004a3a <_sbrk_r+0x1a>
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	200002c4 	.word	0x200002c4

08004a40 <_init>:
 8004a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a42:	bf00      	nop
 8004a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a46:	bc08      	pop	{r3}
 8004a48:	469e      	mov	lr, r3
 8004a4a:	4770      	bx	lr

08004a4c <_fini>:
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4e:	bf00      	nop
 8004a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a52:	bc08      	pop	{r3}
 8004a54:	469e      	mov	lr, r3
 8004a56:	4770      	bx	lr
