$date
	Wed Mar 05 14:17:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_tb $end
$var wire 1 ! LED0 $end
$var parameter 32 " DURATION $end
$var reg 1 # CLK $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 ! LED0 $end
$var reg 1 $ LED0_REG $end
$var reg 32 % counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11001000 "
$end
#0
$dumpvars
b0 %
0$
0#
0!
$end
#5000
1!
1$
b1 %
1#
#10000
0#
#15000
0!
0$
b10 %
1#
#20000
0#
#25000
1!
1$
b11 %
1#
#30000
0#
#35000
0!
0$
b100 %
1#
#40000
0#
#45000
1!
1$
b101 %
1#
#50000
0#
#55000
0!
0$
b110 %
1#
#60000
0#
#65000
1!
1$
b111 %
1#
#70000
0#
#75000
0!
0$
b1000 %
1#
#80000
0#
#85000
1!
1$
b1001 %
1#
#90000
0#
#95000
0!
0$
b1010 %
1#
#100000
0#
#105000
1!
1$
b1011 %
1#
#110000
0#
#115000
0!
0$
b1100 %
1#
#120000
0#
#125000
1!
1$
b1101 %
1#
#130000
0#
#135000
0!
0$
b1110 %
1#
#140000
0#
#145000
1!
1$
b1111 %
1#
#150000
0#
#155000
0!
0$
b10000 %
1#
#160000
0#
#165000
1!
1$
b10001 %
1#
#170000
0#
#175000
0!
0$
b10010 %
1#
#180000
0#
#185000
1!
1$
b10011 %
1#
#190000
0#
#195000
0!
0$
b10100 %
1#
#200000
0#
