INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/FasterMultiplier/FasterMultiplier.srcs/sources_1/new/FasterMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FasterMultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryanh/fpga/digital-system-design/FasterMultiplier/FasterMultiplier.srcs/sim_1/new/t_FasterMultiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_FasterMultiplier
