--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp12_MSOC.twx Top_OExp12_MSOC.ncd -o
Top_OExp12_MSOC.twr Top_OExp12_MSOC.pcf -ucf SOC-Sword.ucf

Design file:              Top_OExp12_MSOC.ncd
Physical constraint file: Top_OExp12_MSOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11169 paths analyzed, 5512 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.549ns.
--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_28 (SLICE_X18Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.473ns (1.037 - 1.510)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y43.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X18Y119.SR     net (fanout=234)      4.664   rst
    SLICE_X18Y119.CLK    Trck                  0.154   U8/clkdiv<31>
                                                       U8/clkdiv_28
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.377ns logic, 4.664ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_29 (SLICE_X18Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.473ns (1.037 - 1.510)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y43.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X18Y119.SR     net (fanout=234)      4.664   rst
    SLICE_X18Y119.CLK    Trck                  0.154   U8/clkdiv<31>
                                                       U8/clkdiv_29
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.377ns logic, 4.664ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_30 (SLICE_X18Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.473ns (1.037 - 1.510)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y43.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X18Y119.SR     net (fanout=234)      4.664   rst
    SLICE_X18Y119.CLK    Trck                  0.154   U8/clkdiv<31>
                                                       U8/clkdiv_30
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.377ns logic, 4.664ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRARDADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/ram_addr_1 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.694 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/ram_addr_1 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y115.BQ           Tcko                  0.118   U4/ram_addr<3>
                                                             U4/ram_addr_1
    RAMB36_X3Y23.ADDRARDADDRU4 net (fanout=15)       0.283   U4/ram_addr<1>
    RAMB36_X3Y23.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.218ns (-0.065ns logic, 0.283ns route)
                                                             (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/ram_addr_1 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.694 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/ram_addr_1 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y115.BQ           Tcko                  0.118   U4/ram_addr<3>
                                                             U4/ram_addr_1
    RAMB36_X3Y23.ADDRARDADDRL4 net (fanout=15)       0.284   U4/ram_addr<1>
    RAMB36_X3Y23.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.219ns (-0.065ns logic, 0.284ns route)
                                                             (-29.7% logic, 129.7% route)

--------------------------------------------------------------------------------

Paths for end point frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y19.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_addr_2 (FF)
  Destination:          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.704 - 0.485)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_addr_2 to frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X48Y96.CQ            Tcko                  0.100   U4/vram_addr<3>
                                                             U4/vram_addr_2
    RAMB36_X3Y19.ADDRARDADDRU5 net (fanout=165)      0.307   U4/vram_addr<2>
    RAMB36_X3Y19.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.224ns (-0.083ns logic, 0.307ns route)
                                                             (-37.1% logic, 137.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X3Y32.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X3Y32.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: start/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y31.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.549|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11169 paths, 0 nets, and 6371 connections

Design statistics:
   Minimum period:   5.549ns{1}   (Maximum frequency: 180.213MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 15 09:59:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 830 MB



