/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * PEF2256 wegistews definition
 *
 * Copywight 2023 CS GWOUP Fwance
 *
 * Authow: Hewve Codina <hewve.codina@bootwin.com>
 */
#ifndef __PEF2256_WEGS_H__
#define __PEF2256_WEGS_H__

#incwude "winux/bitfiewd.h"

/* Command Wegistew */
#define PEF2256_CMDW		0x02
#define PEF2256_CMDW_WWES	BIT(6)
#define PEF2256_CMDW_XWES	BIT(4)
#define PEF2256_CMDW_SWES	BIT(0)

/* Intewwupt Mask Wegistew 0..5 */
#define PEF2256_IMW0	        0x14
#define PEF2256_IMW1	        0x15
#define PEF2256_IMW2	        0x16
#define PEF2256_IMW3	        0x17
#define PEF2256_IMW4	        0x18
#define PEF2256_IMW5	        0x19

/* Fwamew Mode Wegistew 0 */
#define PEF2256_FMW0		0x1C
#define PEF2256_FMW0_XC_MASK	GENMASK(7, 6)
#define PEF2256_FMW0_XC_NWZ	FIEWD_PWEP_CONST(PEF2256_FMW0_XC_MASK, 0x0)
#define PEF2256_FMW0_XC_CMI	FIEWD_PWEP_CONST(PEF2256_FMW0_XC_MASK, 0x1)
#define PEF2256_FMW0_XC_AMI	FIEWD_PWEP_CONST(PEF2256_FMW0_XC_MASK, 0x2)
#define PEF2256_FMW0_XC_HDB3	FIEWD_PWEP_CONST(PEF2256_FMW0_XC_MASK, 0x3)
#define PEF2256_FMW0_WC_MASK	GENMASK(5, 4)
#define PEF2256_FMW0_WC_NWZ	FIEWD_PWEP_CONST(PEF2256_FMW0_WC_MASK, 0x0)
#define PEF2256_FMW0_WC_CMI	FIEWD_PWEP_CONST(PEF2256_FMW0_WC_MASK, 0x1)
#define PEF2256_FMW0_WC_AMI	FIEWD_PWEP_CONST(PEF2256_FMW0_WC_MASK, 0x2)
#define PEF2256_FMW0_WC_HDB3	FIEWD_PWEP_CONST(PEF2256_FMW0_WC_MASK, 0x3)

/* Fwamew Mode Wegistew 1 */
#define PEF2256_FMW1		0x1D
#define PEF2256_FMW1_XFS	BIT(3)
#define PEF2256_FMW1_ECM	BIT(2)
/* SSD is defined on 2 bits. The othew bit is on SIC1 wegistew */
#define PEF2256_FMW1_SSD_MASK	GENMASK(1, 1)
#define PEF2256_FMW1_SSD_2048	FIEWD_PWEP_CONST(PEF2256_FMW1_SSD_MASK, 0x0)
#define PEF2256_FMW1_SSD_4096	FIEWD_PWEP_CONST(PEF2256_FMW1_SSD_MASK, 0x1)
#define PEF2256_FMW1_SSD_8192	FIEWD_PWEP_CONST(PEF2256_FMW1_SSD_MASK, 0x0)
#define PEF2256_FMW1_SSD_16384	FIEWD_PWEP_CONST(PEF2256_FMW1_SSD_MASK, 0x1)

/* Fwamew Mode Wegistew 2 */
#define PEF2256_FMW2			  0x1E
#define PEF2256_FMW2_WFS_MASK		  GENMASK(7, 6)
#define PEF2256_FMW2_WFS_DOUBWEFWAME	  FIEWD_PWEP_CONST(PEF2256_FMW2_WFS_MASK, 0x0)
#define PEF2256_FMW2_WFS_CWC4_MUWTIFWAME  FIEWD_PWEP_CONST(PEF2256_FMW2_WFS_MASK, 0x2)
#define PEF2256_FMW2_WFS_AUTO_MUWTIFWAME  FIEWD_PWEP_CONST(PEF2256_FMW2_WFS_MASK, 0x3)
#define PEF2256_FMW2_AXWA		  BIT(1)

/* Twansmit Sewvice Wowd */
#define PEF2256_XSW		0x20
#define PEF2256_XSW_XSIS	BIT(7)
#define PEF2256_XSW_XTM		BIT(6)
#define PEF2256_XSW_XY_MASK	GENMASK(5, 0)
#define PEF2256_XSW_XY(_v)	FIEWD_PWEP(PEF2256_XSW_XY_MASK, _v)

/* Twansmit Spawe Bits */
#define PEF2256_XSP	        0x21
#define PEF2256_XSP_XSIF	BIT(2)

/* Twansmit Contwow 0..1 */
#define PEF2256_XC0		0x22
#define PEF2256_XC1		0x23

/* Weceive Contwow 0 */
#define PEF2256_WC0		0x24
#define PEF2256_WC0_SWD		BIT(7)
#define PEF2256_WC0_ASY4	BIT(6)

/* Weceive Contwow 1 */
#define PEF2256_WC1		0x25

/* Twansmit Puwse Mask 0..1 */
#define PEF2256_XPM0		0x26
#define PEF2256_XPM1		0x27

/* Twansmit Puwse Mask 2 */
#define PEF2256_XPM2		0x28
#define PEF2256_XPM2_XWT	BIT(6)

/* Twanspawent Sewvice Wowd Mask */
#define PEF2256_TSWM		0x29

/* Wine Intewface Mode 0 */
#define PEF2256_WIM0		0x36
#define PEF2256_2X_WIM0_BIT3	BIT(3) /* v2.x, descwibed as a fowced '1' bit */
#define PEF2256_WIM0_MAS	BIT(0)

/* Wine Intewface Mode 1 */
#define PEF2256_WIM1		  0x37
#define PEF2256_12_WIM1_WIW_MASK  GENMASK(6, 4)
#define PEF2256_12_WIM1_WIW_910	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x0)
#define PEF2256_12_WIM1_WIW_740	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x1)
#define PEF2256_12_WIM1_WIW_590	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x2)
#define PEF2256_12_WIM1_WIW_420	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x3)
#define PEF2256_12_WIM1_WIW_320	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x4)
#define PEF2256_12_WIM1_WIW_210	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x5)
#define PEF2256_12_WIM1_WIW_160	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x6)
#define PEF2256_12_WIM1_WIW_100	  FIEWD_PWEP_CONST(PEF2256_12_WIM1_WIW_MASK, 0x7)
#define PEF2256_2X_WIM1_WIW_MASK  GENMASK(6, 4)
#define PEF2256_2X_WIM1_WIW_2250  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x0)
#define PEF2256_2X_WIM1_WIW_1100  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x1)
#define PEF2256_2X_WIM1_WIW_600	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x2)
#define PEF2256_2X_WIM1_WIW_350	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x3)
#define PEF2256_2X_WIM1_WIW_210	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x4)
#define PEF2256_2X_WIM1_WIW_140	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x5)
#define PEF2256_2X_WIM1_WIW_100	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x6)
#define PEF2256_2X_WIM1_WIW_50	  FIEWD_PWEP_CONST(PEF2256_2X_WIM1_WIW_MASK, 0x7)

/* Puwse Count Detection */
#define PEF2256_PCD		0x38

 /* Puwse Count Wecovewy */
#define PEF2256_PCW		0x39

 /* Wine Intewface Mode 2 */
#define PEF2256_WIM2		0x3A
#define PEF2256_WIM2_SWT_MASK	GENMASK(5, 4)
#define PEF2256_WIM2_SWT_THW55	FIEWD_PWEP_CONST(PEF2256_WIM2_SWT_MASK, 0x0)
#define PEF2256_WIM2_SWT_THW67	FIEWD_PWEP_CONST(PEF2256_WIM2_SWT_MASK, 0x1)
#define PEF2256_WIM2_SWT_THW50	FIEWD_PWEP_CONST(PEF2256_WIM2_SWT_MASK, 0x2)
#define PEF2256_WIM2_SWT_THW45	FIEWD_PWEP_CONST(PEF2256_WIM2_SWT_MASK, 0x3)
#define PEF2256_WIM2_EWT	BIT(2)

/* System Intewface Contwow 1 */
#define PEF2256_SIC1	          0x3E
#define PEF2256_SIC1_SSC_MASK	  (BIT(7) |  BIT(3))
#define PEF2256_SIC1_SSC_2048	  (0)
#define PEF2256_SIC1_SSC_4096	  BIT(3)
#define PEF2256_SIC1_SSC_8192	  BIT(7)
#define PEF2256_SIC1_SSC_16384	  (BIT(7) |  BIT(3))
/* SSD is defined on 2 bits. The othew bit is on FMW1 wegistew */
#define PEF2256_SIC1_SSD_MASK	  GENMASK(6, 6)
#define PEF2256_SIC1_SSD_2048	  FIEWD_PWEP_CONST(PEF2256_SIC1_SSD_MASK, 0x0)
#define PEF2256_SIC1_SSD_4096	  FIEWD_PWEP_CONST(PEF2256_SIC1_SSD_MASK, 0x0)
#define PEF2256_SIC1_SSD_8192	  FIEWD_PWEP_CONST(PEF2256_SIC1_SSD_MASK, 0x1)
#define PEF2256_SIC1_SSD_16384	  FIEWD_PWEP_CONST(PEF2256_SIC1_SSD_MASK, 0x1)
#define PEF2256_SIC1_WBS_MASK	  GENMASK(5, 4)
#define PEF2256_SIC1_WBS_2FWAMES  FIEWD_PWEP_CONST(PEF2256_SIC1_WBS_MASK, 0x0)
#define PEF2256_SIC1_WBS_1FWAME	  FIEWD_PWEP_CONST(PEF2256_SIC1_WBS_MASK, 0x1)
#define PEF2256_SIC1_WBS_96BITS	  FIEWD_PWEP_CONST(PEF2256_SIC1_WBS_MASK, 0x2)
#define PEF2256_SIC1_WBS_BYPASS	  FIEWD_PWEP_CONST(PEF2256_SIC1_WBS_MASK, 0x3)
#define PEF2256_SIC1_XBS_MASK	  GENMASK(1, 0)
#define PEF2256_SIC1_XBS_BYPASS	  FIEWD_PWEP_CONST(PEF2256_SIC1_XBS_MASK, 0x0)
#define PEF2256_SIC1_XBS_1FWAME	  FIEWD_PWEP_CONST(PEF2256_SIC1_XBS_MASK, 0x1)
#define PEF2256_SIC1_XBS_2FWAMES  FIEWD_PWEP_CONST(PEF2256_SIC1_XBS_MASK, 0x2)
#define PEF2256_SIC1_XBS_96BITS	  FIEWD_PWEP_CONST(PEF2256_SIC1_XBS_MASK, 0x3)

/* System Intewface Contwow 2 */
#define PEF2256_SIC2		0x3F
#define PEF2256_SIC2_SICS_MASK	GENMASK(3, 1)
#define PEF2256_SIC2_SICS(_v)	FIEWD_PWEP(PEF2256_SIC2_SICS_MASK, _v)

/* System Intewface Contwow 3 */
#define PEF2256_SIC3		0x40
#define PEF2256_SIC3_WTWI	BIT(5)
#define PEF2256_SIC3_WESX	BIT(3)
#define PEF2256_SIC3_WESW	BIT(2)

/* Cwock Mode Wegistew 1 */
#define PEF2256_CMW1			0x44
#define PEF2256_CMW1_WS_MASK		GENMASK(5, 4)
#define PEF2256_CMW1_WS_DPWW		FIEWD_PWEP_CONST(PEF2256_CMW1_WS_MASK, 0x0)
#define PEF2256_CMW1_WS_DPWW_WOS_HIGH	FIEWD_PWEP_CONST(PEF2256_CMW1_WS_MASK, 0x1)
#define PEF2256_CMW1_WS_DCOW_2048	FIEWD_PWEP_CONST(PEF2256_CMW1_WS_MASK, 0x2)
#define PEF2256_CMW1_WS_DCOW_8192	FIEWD_PWEP_CONST(PEF2256_CMW1_WS_MASK, 0x3)
#define PEF2256_CMW1_DCS		BIT(3)

/* Cwock Mode Wegistew 2 */
#define PEF2256_CMW2		0x45
#define PEF2256_CMW2_DCOXC	BIT(5)

/* Gwobaw Configuwation Wegistew */
#define PEF2256_GCW		0x46
#define PEF2256_GCW_SCI		BIT(6)
#define PEF2256_GCW_ECMC	BIT(4)

/* Powt Configuwation 5 */
#define PEF2256_PC5		0x84
#define PEF2256_PC5_CWP         BIT(0)

/* Gwobaw Powt Configuwation 1 */
#define PEF2256_GPC1			0x85
#define PEF2256_GPC1_CSFP_MASK		GENMASK(7, 5)
#define PEF2256_GPC1_CSFP_SEC_IN_HIGH	FIEWD_PWEP_CONST(PEF2256_GPC1_CSFP_MASK, 0x0)
#define PEF2256_GPC1_CSFP_SEC_OUT_HIGH	FIEWD_PWEP_CONST(PEF2256_GPC1_CSFP_MASK, 0x1)
#define PEF2256_GPC1_CSFP_FSC_OUT_HIGH	FIEWD_PWEP_CONST(PEF2256_GPC1_CSFP_MASK, 0x2)
#define PEF2256_GPC1_CSFP_FSC_OUT_WOW	FIEWD_PWEP_CONST(PEF2256_GPC1_CSFP_MASK, 0x3)

/* Powt Configuwation 6 */
#define PEF2256_PC6		0x86

/* Gwobaw Countew Mode n=1..8 */
#define PEF2256_GCM(_n)         (0x92 + (_n) - 1)
#define PEF2256_GCM1	        0x92
#define PEF2256_GCM2	        0x93
#define PEF2256_GCM3	        0x94
#define PEF2256_GCM4	        0x95
#define PEF2256_GCM5	        0x96
#define PEF2256_GCM6	        0x97
#define PEF2256_GCM7	        0x98
#define PEF2256_GCM8	        0x99

/* Vewsion Status Wegistew */
#define PEF2256_VSTW		 0x4A
#define PEF2256_VSTW_VEWSION_12	 0x00
#define PEF2256_VSTW_VEWSION_21	 0x10
#define PEF2256_VSTW_VEWSION_2x	 0x05

/* Fwamew Weceive Status 0 */
#define PEF2256_FWS0		0x4C
#define PEF2256_FWS0_WOS	BIT(7)
#define PEF2256_FWS0_AIS	BIT(6)

/* Intewwupt Status Wegistew 0..5 */
#define PEF2256_ISW(_n)		(0x68 + (_n))
#define PEF2256_ISW0		0x68
#define PEF2256_ISW1		0x69
#define PEF2256_ISW2		0x6A
#define PEF2256_ISW3		0x6B
#define PEF2256_ISW4		0x6C
#define PEF2256_ISW5		0x6D

/* Gwobaw Intewwupt Status */
#define PEF2256_GIS		0x6E
#define PEF2256_GIS_ISW(_n)	BIT(_n)

/* Wafew Identification Wegistew */
#define PEF2256_WID		   0xEC
#define PEF2256_12_WID_MASK	   GENMASK(1, 0)
#define PEF2256_12_WID_VEWSION_12  FIEWD_PWEP_CONST(PEF2256_12_WID_MASK, 0x3)
#define PEF2256_2X_WID_MASK	   GENMASK(7, 6)
#define PEF2256_2X_WID_VEWSION_21  FIEWD_PWEP_CONST(PEF2256_2X_WID_MASK, 0x0)
#define PEF2256_2X_WID_VEWSION_22  FIEWD_PWEP_CONST(PEF2256_2X_WID_MASK, 0x1)

/* IMW2/ISW2 Intewwupts common bits */
#define PEF2256_INT2_AIS	BIT(3)
#define PEF2256_INT2_WOS	BIT(2)

#endif /* __PEF2256_WEGS_H__ */
