// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/04/2016 22:41:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab7p2 (
	SW,
	KEY,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDR);
input 	[9:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[9:0] LEDR;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \data|VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \data|VGA|controller|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \data|VGA|controller|Equal0~1_combout ;
wire \data|VGA|controller|Equal0~0_combout ;
wire \data|VGA|controller|Equal0~2_combout ;
wire \data|VGA|controller|Add0~34 ;
wire \data|VGA|controller|Add0~37_sumout ;
wire \data|VGA|controller|Add0~38 ;
wire \data|VGA|controller|Add0~1_sumout ;
wire \data|VGA|controller|Add0~2 ;
wire \data|VGA|controller|Add0~5_sumout ;
wire \data|VGA|controller|Add0~6 ;
wire \data|VGA|controller|Add0~9_sumout ;
wire \data|VGA|controller|Add0~10 ;
wire \data|VGA|controller|Add0~13_sumout ;
wire \data|VGA|controller|Add0~14 ;
wire \data|VGA|controller|Add0~17_sumout ;
wire \data|VGA|controller|Add0~18 ;
wire \data|VGA|controller|Add0~29_sumout ;
wire \data|VGA|controller|Add0~30 ;
wire \data|VGA|controller|Add0~25_sumout ;
wire \data|VGA|controller|Add0~26 ;
wire \data|VGA|controller|Add0~21_sumout ;
wire \data|VGA|controller|VGA_HS1~0_combout ;
wire \data|VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \data|VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \data|VGA|controller|VGA_HS1~1_combout ;
wire \data|VGA|controller|VGA_HS1~q ;
wire \data|VGA|controller|VGA_HS~feeder_combout ;
wire \data|VGA|controller|VGA_HS~q ;
wire \data|VGA|controller|Add1~9_sumout ;
wire \data|VGA|controller|Add1~6 ;
wire \data|VGA|controller|Add1~37_sumout ;
wire \data|VGA|controller|Add1~38 ;
wire \data|VGA|controller|Add1~33_sumout ;
wire \data|VGA|controller|Add1~34 ;
wire \data|VGA|controller|Add1~29_sumout ;
wire \data|VGA|controller|Add1~30 ;
wire \data|VGA|controller|Add1~25_sumout ;
wire \data|VGA|controller|Add1~26 ;
wire \data|VGA|controller|Add1~21_sumout ;
wire \data|VGA|controller|Add1~22 ;
wire \data|VGA|controller|Add1~17_sumout ;
wire \data|VGA|controller|Add1~18 ;
wire \data|VGA|controller|Add1~13_sumout ;
wire \data|VGA|controller|Add1~14 ;
wire \data|VGA|controller|Add1~1_sumout ;
wire \data|VGA|controller|always1~1_combout ;
wire \data|VGA|controller|always1~2_combout ;
wire \data|VGA|controller|always1~3_combout ;
wire \data|VGA|controller|Add1~10 ;
wire \data|VGA|controller|Add1~5_sumout ;
wire \data|VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \data|VGA|controller|always1~0_combout ;
wire \data|VGA|controller|VGA_VS1~0_combout ;
wire \data|VGA|controller|VGA_VS1~1_combout ;
wire \data|VGA|controller|VGA_VS1~q ;
wire \data|VGA|controller|VGA_VS~feeder_combout ;
wire \data|VGA|controller|VGA_VS~q ;
wire \data|VGA|controller|VGA_BLANK1~0_combout ;
wire \data|VGA|controller|VGA_BLANK1~q ;
wire \data|VGA|controller|VGA_BLANK~feeder_combout ;
wire \data|VGA|controller|VGA_BLANK~q ;
wire \SW[5]~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \KEY[1]~input_o ;
wire \control|counter~1_combout ;
wire \control|counter~0_combout ;
wire \control|current~13_combout ;
wire \control|Selector3~0_combout ;
wire \control|current.loady~q ;
wire \control|current~12_combout ;
wire \control|current.waity~q ;
wire \control|Selector5~0_combout ;
wire \control|current.draw~q ;
wire \control|counter~3_combout ;
wire \control|counter~2_combout ;
wire \control|current~15_combout ;
wire \control|current.reset~q ;
wire \control|current~14_combout ;
wire \control|current.loadx~q ;
wire \control|current~11_combout ;
wire \control|current.waitx~q ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \data|count[0]~3_combout ;
wire \data|count[1]~0_combout ;
wire \SW[0]~input_o ;
wire \data|count[0]~DUPLICATE_q ;
wire \data|Add2~14 ;
wire \data|Add2~18 ;
wire \data|Add2~22 ;
wire \data|Add2~26 ;
wire \data|Add2~30 ;
wire \data|Add2~9_sumout ;
wire \SW[6]~input_o ;
wire \data|Add2~10 ;
wire \data|Add2~6 ;
wire \data|Add2~1_sumout ;
wire \data|Add2~5_sumout ;
wire \data|Add1~29_sumout ;
wire \KEY[2]~input_o ;
wire \data|Add1~30 ;
wire \data|Add1~33_sumout ;
wire \data|Add1~34 ;
wire \data|Add1~37_sumout ;
wire \data|Add1~38 ;
wire \data|Add1~41_sumout ;
wire \data|Add1~42 ;
wire \data|Add1~45_sumout ;
wire \data|Add1~46 ;
wire \data|Add1~25_sumout ;
wire \data|Add1~26 ;
wire \data|Add1~21_sumout ;
wire \data|Add1~22 ;
wire \data|Add1~17_sumout ;
wire \data|Add1~18 ;
wire \data|Add1~53_sumout ;
wire \data|Add1~54 ;
wire \data|Add1~57_sumout ;
wire \data|Add1~58 ;
wire \data|Add1~49_sumout ;
wire \data|Add1~50 ;
wire \data|Add1~13_sumout ;
wire \data|Add1~14 ;
wire \data|Add1~9_sumout ;
wire \data|Add1~10 ;
wire \data|Add1~5_sumout ;
wire \data|Add1~6 ;
wire \data|Add1~1_sumout ;
wire \data|VGA|writeEn~1_combout ;
wire \data|VGA|writeEn~2_combout ;
wire \data|count[2]~1_combout ;
wire \data|count[3]~2_combout ;
wire \data|Add3~22 ;
wire \data|Add3~26 ;
wire \data|Add3~18 ;
wire \data|Add3~14 ;
wire \data|Add3~9_sumout ;
wire \data|Add3~10 ;
wire \data|Add3~5_sumout ;
wire \data|Add3~13_sumout ;
wire \data|Add3~6 ;
wire \data|Add3~1_sumout ;
wire \data|VGA|writeEn~0_combout ;
wire \data|VGA|writeEn~3_combout ;
wire \data|Add3~17_sumout ;
wire \data|VGA|user_input_translator|Add1~2 ;
wire \data|VGA|user_input_translator|Add1~6 ;
wire \data|VGA|user_input_translator|Add1~10 ;
wire \data|VGA|user_input_translator|Add1~14 ;
wire \data|VGA|user_input_translator|Add1~18 ;
wire \data|VGA|user_input_translator|Add1~21_sumout ;
wire \data|VGA|user_input_translator|Add1~17_sumout ;
wire \data|VGA|user_input_translator|Add1~13_sumout ;
wire \data|VGA|user_input_translator|Add1~9_sumout ;
wire \data|VGA|user_input_translator|Add1~5_sumout ;
wire \data|Add3~25_sumout ;
wire \data|VGA|user_input_translator|Add1~1_sumout ;
wire \data|Add3~21_sumout ;
wire \data|y[0]~0_combout ;
wire \data|VGA|user_input_translator|Add0~10 ;
wire \data|VGA|user_input_translator|Add0~14 ;
wire \data|VGA|user_input_translator|Add0~18 ;
wire \data|VGA|user_input_translator|Add0~22 ;
wire \data|VGA|user_input_translator|Add0~26 ;
wire \data|VGA|user_input_translator|Add0~30 ;
wire \data|VGA|user_input_translator|Add0~34 ;
wire \data|VGA|user_input_translator|Add0~38 ;
wire \data|VGA|user_input_translator|Add0~6 ;
wire \data|VGA|user_input_translator|Add0~1_sumout ;
wire \data|VGA|user_input_translator|Add0~5_sumout ;
wire \data|VGA|controller|yCounter[8]~DUPLICATE_q ;
wire \data|VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \data|VGA|controller|yCounter[5]~DUPLICATE_q ;
wire \data|VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \data|VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \data|VGA|controller|controller_translator|Add1~10 ;
wire \data|VGA|controller|controller_translator|Add1~11 ;
wire \data|VGA|controller|controller_translator|Add1~14 ;
wire \data|VGA|controller|controller_translator|Add1~15 ;
wire \data|VGA|controller|controller_translator|Add1~18 ;
wire \data|VGA|controller|controller_translator|Add1~19 ;
wire \data|VGA|controller|controller_translator|Add1~22 ;
wire \data|VGA|controller|controller_translator|Add1~23 ;
wire \data|VGA|controller|controller_translator|Add1~26 ;
wire \data|VGA|controller|controller_translator|Add1~27 ;
wire \data|VGA|controller|controller_translator|Add1~30 ;
wire \data|VGA|controller|controller_translator|Add1~31 ;
wire \data|VGA|controller|controller_translator|Add1~34 ;
wire \data|VGA|controller|controller_translator|Add1~35 ;
wire \data|VGA|controller|controller_translator|Add1~38 ;
wire \data|VGA|controller|controller_translator|Add1~39 ;
wire \data|VGA|controller|controller_translator|Add1~2 ;
wire \data|VGA|controller|controller_translator|Add1~3 ;
wire \data|VGA|controller|controller_translator|Add1~5_sumout ;
wire \data|VGA|controller|controller_translator|Add1~1_sumout ;
wire \SW[8]~input_o ;
wire \data|colours[1]~1_combout ;
wire \data|Add2~13_sumout ;
wire \data|x[0]~0_combout ;
wire \data|Add2~17_sumout ;
wire \data|x[1]~1_combout ;
wire \data|Add2~21_sumout ;
wire \data|x[2]~2_combout ;
wire \data|Add2~25_sumout ;
wire \data|x[3]~3_combout ;
wire \data|Add2~29_sumout ;
wire \data|x[4]~4_combout ;
wire \data|VGA|user_input_translator|Add0~9_sumout ;
wire \data|VGA|user_input_translator|Add0~13_sumout ;
wire \data|VGA|user_input_translator|Add0~17_sumout ;
wire \data|VGA|user_input_translator|Add0~21_sumout ;
wire \data|VGA|user_input_translator|Add0~25_sumout ;
wire \data|VGA|user_input_translator|Add0~29_sumout ;
wire \data|VGA|user_input_translator|Add0~33_sumout ;
wire \data|VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \data|VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \data|VGA|controller|controller_translator|Add1~9_sumout ;
wire \data|VGA|controller|controller_translator|Add1~13_sumout ;
wire \data|VGA|controller|controller_translator|Add1~17_sumout ;
wire \data|VGA|controller|controller_translator|Add1~21_sumout ;
wire \data|VGA|controller|controller_translator|Add1~25_sumout ;
wire \data|VGA|controller|controller_translator|Add1~29_sumout ;
wire \data|VGA|controller|controller_translator|Add1~33_sumout ;
wire \SW[9]~input_o ;
wire \data|colours[2]~0_combout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \data|VGA|user_input_translator|Add0~37_sumout ;
wire \data|VGA|controller|controller_translator|Add1~37_sumout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \SW[7]~input_o ;
wire \data|colours[0]~2_combout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [14:0] \data|screenCount ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [9:0] \data|VGA|controller|xCounter ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \data|VGA|controller|yCounter ;
wire [1:0] \data|VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [1:0] \data|VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \control|counter ;
wire [3:0] \data|count ;
wire [7:0] \data|x_ini ;
wire [6:0] \data|y_ini ;
wire [5:0] \data|VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \data|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \data|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \data|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \data|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \data|VGA|VideoMemory|auto_generated|ram_block1a8  = \data|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \data|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \data|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\data|VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\data|VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\data|VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\control|current.waitx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\control|current.waity~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\control|current.draw~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\data|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\data|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\data|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\data|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \data|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\data|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \data|VGA|controller|Add0~33 (
// Equation(s):
// \data|VGA|controller|Add0~33_sumout  = SUM(( \data|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \data|VGA|controller|Add0~34  = CARRY(( \data|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~33_sumout ),
	.cout(\data|VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~33 .extended_lut = "off";
defparam \data|VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \data|VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N51
cyclonev_lcell_comb \data|VGA|controller|Equal0~1 (
// Equation(s):
// \data|VGA|controller|Equal0~1_combout  = ( !\data|VGA|controller|xCounter [6] & ( (\data|VGA|controller|xCounter [1] & (!\data|VGA|controller|xCounter [5] & \data|VGA|controller|xCounter [0])) ) )

	.dataa(!\data|VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\data|VGA|controller|xCounter [5]),
	.datad(!\data|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Equal0~1 .extended_lut = "off";
defparam \data|VGA|controller|Equal0~1 .lut_mask = 64'h0050005000000000;
defparam \data|VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \data|VGA|controller|Equal0~0 (
// Equation(s):
// \data|VGA|controller|Equal0~0_combout  = ( \data|VGA|controller|xCounter [4] & ( (\data|VGA|controller|xCounter [9] & (!\data|VGA|controller|xCounter [7] & (\data|VGA|controller|xCounter [8] & \data|VGA|controller|xCounter [3]))) ) )

	.dataa(!\data|VGA|controller|xCounter [9]),
	.datab(!\data|VGA|controller|xCounter [7]),
	.datac(!\data|VGA|controller|xCounter [8]),
	.datad(!\data|VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Equal0~0 .extended_lut = "off";
defparam \data|VGA|controller|Equal0~0 .lut_mask = 64'h0000000000040004;
defparam \data|VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N57
cyclonev_lcell_comb \data|VGA|controller|Equal0~2 (
// Equation(s):
// \data|VGA|controller|Equal0~2_combout  = ( \data|VGA|controller|Equal0~0_combout  & ( (\data|VGA|controller|xCounter [2] & \data|VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|VGA|controller|xCounter [2]),
	.datad(!\data|VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\data|VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Equal0~2 .extended_lut = "off";
defparam \data|VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \data|VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N2
dffeas \data|VGA|controller|xCounter[0] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N3
cyclonev_lcell_comb \data|VGA|controller|Add0~37 (
// Equation(s):
// \data|VGA|controller|Add0~37_sumout  = SUM(( \data|VGA|controller|xCounter [1] ) + ( GND ) + ( \data|VGA|controller|Add0~34  ))
// \data|VGA|controller|Add0~38  = CARRY(( \data|VGA|controller|xCounter [1] ) + ( GND ) + ( \data|VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~37_sumout ),
	.cout(\data|VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~37 .extended_lut = "off";
defparam \data|VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \data|VGA|controller|xCounter[1] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \data|VGA|controller|Add0~1 (
// Equation(s):
// \data|VGA|controller|Add0~1_sumout  = SUM(( \data|VGA|controller|xCounter [2] ) + ( GND ) + ( \data|VGA|controller|Add0~38  ))
// \data|VGA|controller|Add0~2  = CARRY(( \data|VGA|controller|xCounter [2] ) + ( GND ) + ( \data|VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~1_sumout ),
	.cout(\data|VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~1 .extended_lut = "off";
defparam \data|VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N8
dffeas \data|VGA|controller|xCounter[2] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N9
cyclonev_lcell_comb \data|VGA|controller|Add0~5 (
// Equation(s):
// \data|VGA|controller|Add0~5_sumout  = SUM(( \data|VGA|controller|xCounter [3] ) + ( GND ) + ( \data|VGA|controller|Add0~2  ))
// \data|VGA|controller|Add0~6  = CARRY(( \data|VGA|controller|xCounter [3] ) + ( GND ) + ( \data|VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~5_sumout ),
	.cout(\data|VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~5 .extended_lut = "off";
defparam \data|VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N10
dffeas \data|VGA|controller|xCounter[3] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \data|VGA|controller|Add0~9 (
// Equation(s):
// \data|VGA|controller|Add0~9_sumout  = SUM(( \data|VGA|controller|xCounter [4] ) + ( GND ) + ( \data|VGA|controller|Add0~6  ))
// \data|VGA|controller|Add0~10  = CARRY(( \data|VGA|controller|xCounter [4] ) + ( GND ) + ( \data|VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~9_sumout ),
	.cout(\data|VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~9 .extended_lut = "off";
defparam \data|VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N14
dffeas \data|VGA|controller|xCounter[4] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N15
cyclonev_lcell_comb \data|VGA|controller|Add0~13 (
// Equation(s):
// \data|VGA|controller|Add0~13_sumout  = SUM(( \data|VGA|controller|xCounter [5] ) + ( GND ) + ( \data|VGA|controller|Add0~10  ))
// \data|VGA|controller|Add0~14  = CARRY(( \data|VGA|controller|xCounter [5] ) + ( GND ) + ( \data|VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~13_sumout ),
	.cout(\data|VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~13 .extended_lut = "off";
defparam \data|VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N16
dffeas \data|VGA|controller|xCounter[5] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \data|VGA|controller|Add0~17 (
// Equation(s):
// \data|VGA|controller|Add0~17_sumout  = SUM(( \data|VGA|controller|xCounter [6] ) + ( GND ) + ( \data|VGA|controller|Add0~14  ))
// \data|VGA|controller|Add0~18  = CARRY(( \data|VGA|controller|xCounter [6] ) + ( GND ) + ( \data|VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~17_sumout ),
	.cout(\data|VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~17 .extended_lut = "off";
defparam \data|VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \data|VGA|controller|xCounter[6] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \data|VGA|controller|Add0~29 (
// Equation(s):
// \data|VGA|controller|Add0~29_sumout  = SUM(( \data|VGA|controller|xCounter [7] ) + ( GND ) + ( \data|VGA|controller|Add0~18  ))
// \data|VGA|controller|Add0~30  = CARRY(( \data|VGA|controller|xCounter [7] ) + ( GND ) + ( \data|VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~29_sumout ),
	.cout(\data|VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~29 .extended_lut = "off";
defparam \data|VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N22
dffeas \data|VGA|controller|xCounter[7] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \data|VGA|controller|Add0~25 (
// Equation(s):
// \data|VGA|controller|Add0~25_sumout  = SUM(( \data|VGA|controller|xCounter [8] ) + ( GND ) + ( \data|VGA|controller|Add0~30  ))
// \data|VGA|controller|Add0~26  = CARRY(( \data|VGA|controller|xCounter [8] ) + ( GND ) + ( \data|VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~25_sumout ),
	.cout(\data|VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~25 .extended_lut = "off";
defparam \data|VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N26
dffeas \data|VGA|controller|xCounter[8] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \data|VGA|controller|Add0~21 (
// Equation(s):
// \data|VGA|controller|Add0~21_sumout  = SUM(( \data|VGA|controller|xCounter [9] ) + ( GND ) + ( \data|VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add0~21 .extended_lut = "off";
defparam \data|VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \data|VGA|controller|xCounter[9] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \data|VGA|controller|VGA_HS1~0 (
// Equation(s):
// \data|VGA|controller|VGA_HS1~0_combout  = ( \data|VGA|controller|xCounter [2] & ( \data|VGA|controller|xCounter [4] ) ) # ( !\data|VGA|controller|xCounter [2] & ( (\data|VGA|controller|xCounter [4] & (((\data|VGA|controller|xCounter [1] & 
// \data|VGA|controller|xCounter [0])) # (\data|VGA|controller|xCounter [3]))) ) )

	.dataa(!\data|VGA|controller|xCounter [1]),
	.datab(!\data|VGA|controller|xCounter [4]),
	.datac(!\data|VGA|controller|xCounter [3]),
	.datad(!\data|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \data|VGA|controller|VGA_HS1~0 .lut_mask = 64'h0313031333333333;
defparam \data|VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \data|VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \data|VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \data|VGA|controller|VGA_HS1~1 (
// Equation(s):
// \data|VGA|controller|VGA_HS1~1_combout  = ( \data|VGA|controller|xCounter [6] & ( \data|VGA|controller|xCounter[8]~DUPLICATE_q  ) ) # ( !\data|VGA|controller|xCounter [6] & ( \data|VGA|controller|xCounter[8]~DUPLICATE_q  ) ) # ( 
// \data|VGA|controller|xCounter [6] & ( !\data|VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\data|VGA|controller|xCounter [9]) # ((!\data|VGA|controller|xCounter [7]) # ((\data|VGA|controller|VGA_HS1~0_combout  & 
// \data|VGA|controller|xCounter[5]~DUPLICATE_q ))) ) ) ) # ( !\data|VGA|controller|xCounter [6] & ( !\data|VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\data|VGA|controller|xCounter [9]) # ((!\data|VGA|controller|xCounter [7]) # 
// ((!\data|VGA|controller|VGA_HS1~0_combout  & !\data|VGA|controller|xCounter[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\data|VGA|controller|xCounter [9]),
	.datab(!\data|VGA|controller|xCounter [7]),
	.datac(!\data|VGA|controller|VGA_HS1~0_combout ),
	.datad(!\data|VGA|controller|xCounter[5]~DUPLICATE_q ),
	.datae(!\data|VGA|controller|xCounter [6]),
	.dataf(!\data|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \data|VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \data|VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N37
dffeas \data|VGA|controller|VGA_HS1 (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N36
cyclonev_lcell_comb \data|VGA|controller|VGA_HS~feeder (
// Equation(s):
// \data|VGA|controller|VGA_HS~feeder_combout  = ( \data|VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \data|VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N37
dffeas \data|VGA|controller|VGA_HS (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \data|VGA|controller|Add1~9 (
// Equation(s):
// \data|VGA|controller|Add1~9_sumout  = SUM(( \data|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \data|VGA|controller|Add1~10  = CARRY(( \data|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~9_sumout ),
	.cout(\data|VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~9 .extended_lut = "off";
defparam \data|VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \data|VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N3
cyclonev_lcell_comb \data|VGA|controller|Add1~5 (
// Equation(s):
// \data|VGA|controller|Add1~5_sumout  = SUM(( \data|VGA|controller|yCounter [1] ) + ( GND ) + ( \data|VGA|controller|Add1~10  ))
// \data|VGA|controller|Add1~6  = CARRY(( \data|VGA|controller|yCounter [1] ) + ( GND ) + ( \data|VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~5_sumout ),
	.cout(\data|VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~5 .extended_lut = "off";
defparam \data|VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N6
cyclonev_lcell_comb \data|VGA|controller|Add1~37 (
// Equation(s):
// \data|VGA|controller|Add1~37_sumout  = SUM(( \data|VGA|controller|yCounter [2] ) + ( GND ) + ( \data|VGA|controller|Add1~6  ))
// \data|VGA|controller|Add1~38  = CARRY(( \data|VGA|controller|yCounter [2] ) + ( GND ) + ( \data|VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~37_sumout ),
	.cout(\data|VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~37 .extended_lut = "off";
defparam \data|VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N8
dffeas \data|VGA|controller|yCounter[2] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \data|VGA|controller|Add1~33 (
// Equation(s):
// \data|VGA|controller|Add1~33_sumout  = SUM(( \data|VGA|controller|yCounter [3] ) + ( GND ) + ( \data|VGA|controller|Add1~38  ))
// \data|VGA|controller|Add1~34  = CARRY(( \data|VGA|controller|yCounter [3] ) + ( GND ) + ( \data|VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~33_sumout ),
	.cout(\data|VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~33 .extended_lut = "off";
defparam \data|VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \data|VGA|controller|yCounter[3] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \data|VGA|controller|Add1~29 (
// Equation(s):
// \data|VGA|controller|Add1~29_sumout  = SUM(( \data|VGA|controller|yCounter [4] ) + ( GND ) + ( \data|VGA|controller|Add1~34  ))
// \data|VGA|controller|Add1~30  = CARRY(( \data|VGA|controller|yCounter [4] ) + ( GND ) + ( \data|VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~29_sumout ),
	.cout(\data|VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~29 .extended_lut = "off";
defparam \data|VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \data|VGA|controller|yCounter[4] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N15
cyclonev_lcell_comb \data|VGA|controller|Add1~25 (
// Equation(s):
// \data|VGA|controller|Add1~25_sumout  = SUM(( \data|VGA|controller|yCounter [5] ) + ( GND ) + ( \data|VGA|controller|Add1~30  ))
// \data|VGA|controller|Add1~26  = CARRY(( \data|VGA|controller|yCounter [5] ) + ( GND ) + ( \data|VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~25_sumout ),
	.cout(\data|VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~25 .extended_lut = "off";
defparam \data|VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \data|VGA|controller|yCounter[5] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N18
cyclonev_lcell_comb \data|VGA|controller|Add1~21 (
// Equation(s):
// \data|VGA|controller|Add1~21_sumout  = SUM(( \data|VGA|controller|yCounter [6] ) + ( GND ) + ( \data|VGA|controller|Add1~26  ))
// \data|VGA|controller|Add1~22  = CARRY(( \data|VGA|controller|yCounter [6] ) + ( GND ) + ( \data|VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~21_sumout ),
	.cout(\data|VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~21 .extended_lut = "off";
defparam \data|VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \data|VGA|controller|yCounter[6] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N21
cyclonev_lcell_comb \data|VGA|controller|Add1~17 (
// Equation(s):
// \data|VGA|controller|Add1~17_sumout  = SUM(( \data|VGA|controller|yCounter [7] ) + ( GND ) + ( \data|VGA|controller|Add1~22  ))
// \data|VGA|controller|Add1~18  = CARRY(( \data|VGA|controller|yCounter [7] ) + ( GND ) + ( \data|VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~17_sumout ),
	.cout(\data|VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~17 .extended_lut = "off";
defparam \data|VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \data|VGA|controller|yCounter[7] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N24
cyclonev_lcell_comb \data|VGA|controller|Add1~13 (
// Equation(s):
// \data|VGA|controller|Add1~13_sumout  = SUM(( \data|VGA|controller|yCounter [8] ) + ( GND ) + ( \data|VGA|controller|Add1~18  ))
// \data|VGA|controller|Add1~14  = CARRY(( \data|VGA|controller|yCounter [8] ) + ( GND ) + ( \data|VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~13_sumout ),
	.cout(\data|VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~13 .extended_lut = "off";
defparam \data|VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N26
dffeas \data|VGA|controller|yCounter[8] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N27
cyclonev_lcell_comb \data|VGA|controller|Add1~1 (
// Equation(s):
// \data|VGA|controller|Add1~1_sumout  = SUM(( \data|VGA|controller|yCounter [9] ) + ( GND ) + ( \data|VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|Add1~1 .extended_lut = "off";
defparam \data|VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N28
dffeas \data|VGA|controller|yCounter[9] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N30
cyclonev_lcell_comb \data|VGA|controller|always1~1 (
// Equation(s):
// \data|VGA|controller|always1~1_combout  = ( \data|VGA|controller|yCounter [9] & ( (!\data|VGA|controller|yCounter [8] & (!\data|VGA|controller|yCounter [5] & (!\data|VGA|controller|yCounter [7] & !\data|VGA|controller|yCounter [6]))) ) )

	.dataa(!\data|VGA|controller|yCounter [8]),
	.datab(!\data|VGA|controller|yCounter [5]),
	.datac(!\data|VGA|controller|yCounter [7]),
	.datad(!\data|VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|always1~1 .extended_lut = "off";
defparam \data|VGA|controller|always1~1 .lut_mask = 64'h0000000080008000;
defparam \data|VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N45
cyclonev_lcell_comb \data|VGA|controller|always1~2 (
// Equation(s):
// \data|VGA|controller|always1~2_combout  = ( !\data|VGA|controller|yCounter [4] & ( (!\data|VGA|controller|yCounter [0] & (\data|VGA|controller|yCounter [2] & (\data|VGA|controller|yCounter [3] & !\data|VGA|controller|yCounter [1]))) ) )

	.dataa(!\data|VGA|controller|yCounter [0]),
	.datab(!\data|VGA|controller|yCounter [2]),
	.datac(!\data|VGA|controller|yCounter [3]),
	.datad(!\data|VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|always1~2 .extended_lut = "off";
defparam \data|VGA|controller|always1~2 .lut_mask = 64'h0200020000000000;
defparam \data|VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \data|VGA|controller|always1~3 (
// Equation(s):
// \data|VGA|controller|always1~3_combout  = ( \data|VGA|controller|always1~2_combout  & ( (\data|VGA|controller|Equal0~0_combout  & (\data|VGA|controller|xCounter [2] & (\data|VGA|controller|always1~1_combout  & \data|VGA|controller|Equal0~1_combout ))) ) )

	.dataa(!\data|VGA|controller|Equal0~0_combout ),
	.datab(!\data|VGA|controller|xCounter [2]),
	.datac(!\data|VGA|controller|always1~1_combout ),
	.datad(!\data|VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\data|VGA|controller|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|always1~3 .extended_lut = "off";
defparam \data|VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \data|VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N2
dffeas \data|VGA|controller|yCounter[0] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \data|VGA|controller|yCounter[1] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N10
dffeas \data|VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \data|VGA|controller|always1~0 (
// Equation(s):
// \data|VGA|controller|always1~0_combout  = ( \data|VGA|controller|yCounter [2] & ( (!\data|VGA|controller|yCounter [4] & \data|VGA|controller|yCounter[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|VGA|controller|yCounter [4]),
	.datad(!\data|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\data|VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|always1~0 .extended_lut = "off";
defparam \data|VGA|controller|always1~0 .lut_mask = 64'h0000000000F000F0;
defparam \data|VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N33
cyclonev_lcell_comb \data|VGA|controller|VGA_VS1~0 (
// Equation(s):
// \data|VGA|controller|VGA_VS1~0_combout  = ( \data|VGA|controller|yCounter [6] & ( (\data|VGA|controller|yCounter [8] & (\data|VGA|controller|yCounter [5] & \data|VGA|controller|yCounter [7])) ) )

	.dataa(!\data|VGA|controller|yCounter [8]),
	.datab(!\data|VGA|controller|yCounter [5]),
	.datac(!\data|VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \data|VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000001010101;
defparam \data|VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N36
cyclonev_lcell_comb \data|VGA|controller|VGA_VS1~1 (
// Equation(s):
// \data|VGA|controller|VGA_VS1~1_combout  = ( \data|VGA|controller|yCounter [9] ) # ( !\data|VGA|controller|yCounter [9] & ( (!\data|VGA|controller|always1~0_combout ) # ((!\data|VGA|controller|VGA_VS1~0_combout ) # (!\data|VGA|controller|yCounter [1] $ 
// (\data|VGA|controller|yCounter [0]))) ) )

	.dataa(!\data|VGA|controller|yCounter [1]),
	.datab(!\data|VGA|controller|always1~0_combout ),
	.datac(!\data|VGA|controller|yCounter [0]),
	.datad(!\data|VGA|controller|VGA_VS1~0_combout ),
	.datae(gnd),
	.dataf(!\data|VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \data|VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFEDFFEDFFFFFFFF;
defparam \data|VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N37
dffeas \data|VGA|controller|VGA_VS1 (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N39
cyclonev_lcell_comb \data|VGA|controller|VGA_VS~feeder (
// Equation(s):
// \data|VGA|controller|VGA_VS~feeder_combout  = ( \data|VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \data|VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N40
dffeas \data|VGA|controller|VGA_VS (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N45
cyclonev_lcell_comb \data|VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \data|VGA|controller|VGA_BLANK1~0_combout  = ( \data|VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\data|VGA|controller|xCounter [9] & (!\data|VGA|controller|VGA_VS1~0_combout  & !\data|VGA|controller|yCounter [9])) ) ) # ( 
// !\data|VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\data|VGA|controller|VGA_VS1~0_combout  & (!\data|VGA|controller|yCounter [9] & ((!\data|VGA|controller|xCounter [9]) # (!\data|VGA|controller|xCounter [7])))) ) )

	.dataa(!\data|VGA|controller|xCounter [9]),
	.datab(!\data|VGA|controller|xCounter [7]),
	.datac(!\data|VGA|controller|VGA_VS1~0_combout ),
	.datad(!\data|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\data|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \data|VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE000E000A000A000;
defparam \data|VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N46
dffeas \data|VGA|controller|VGA_BLANK1 (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N12
cyclonev_lcell_comb \data|VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \data|VGA|controller|VGA_BLANK~feeder_combout  = ( \data|VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \data|VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \data|VGA|controller|VGA_BLANK (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \data|VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \control|counter~1 (
// Equation(s):
// \control|counter~1_combout  = ( \control|counter [2] & ( \control|counter [1] ) ) # ( !\control|counter [2] & ( \control|counter [1] & ( (!\KEY[0]~input_o ) # (!\control|current.draw~q ) ) ) ) # ( \control|counter [2] & ( !\control|counter [1] & ( 
// (!\KEY[0]~input_o ) # ((!\control|current.draw~q ) # (\control|counter [0])) ) ) ) # ( !\control|counter [2] & ( !\control|counter [1] & ( (!\KEY[0]~input_o ) # ((!\control|counter [0]) # (!\control|current.draw~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\control|counter [0]),
	.datad(!\control|current.draw~q ),
	.datae(!\control|counter [2]),
	.dataf(!\control|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|counter~1 .extended_lut = "off";
defparam \control|counter~1 .lut_mask = 64'hFFFAFFAFFFAAFFFF;
defparam \control|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N23
dffeas \control|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|counter[2] .is_wysiwyg = "true";
defparam \control|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \control|counter~0 (
// Equation(s):
// \control|counter~0_combout  = ( \control|counter [3] & ( \control|counter [2] ) ) # ( !\control|counter [3] & ( \control|counter [2] & ( (!\KEY[0]~input_o ) # (!\control|current.draw~q ) ) ) ) # ( \control|counter [3] & ( !\control|counter [2] & ( 
// (!\KEY[0]~input_o ) # (((!\control|current.draw~q ) # (\control|counter [1])) # (\control|counter [0])) ) ) ) # ( !\control|counter [3] & ( !\control|counter [2] & ( (!\KEY[0]~input_o ) # ((!\control|current.draw~q ) # ((!\control|counter [0] & 
// !\control|counter [1]))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\control|counter [0]),
	.datac(!\control|current.draw~q ),
	.datad(!\control|counter [1]),
	.datae(!\control|counter [3]),
	.dataf(!\control|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|counter~0 .extended_lut = "off";
defparam \control|counter~0 .lut_mask = 64'hFEFAFBFFFAFAFFFF;
defparam \control|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N14
dffeas \control|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|counter[3] .is_wysiwyg = "true";
defparam \control|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \control|current~13 (
// Equation(s):
// \control|current~13_combout  = ( !\control|counter [2] & ( (!\control|counter [1] & (!\control|counter [0] & !\control|counter [3])) ) )

	.dataa(!\control|counter [1]),
	.datab(!\control|counter [0]),
	.datac(gnd),
	.datad(!\control|counter [3]),
	.datae(gnd),
	.dataf(!\control|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~13 .extended_lut = "off";
defparam \control|current~13 .lut_mask = 64'h8800880000000000;
defparam \control|current~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \control|Selector3~0 (
// Equation(s):
// \control|Selector3~0_combout  = ( \control|current.loady~q  & ( \control|current.waitx~q  & ( ((\KEY[0]~input_o  & \KEY[1]~input_o )) # (\KEY[3]~input_o ) ) ) ) # ( !\control|current.loady~q  & ( \control|current.waitx~q  & ( \KEY[3]~input_o  ) ) ) # ( 
// \control|current.loady~q  & ( !\control|current.waitx~q  & ( (\KEY[0]~input_o  & \KEY[1]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\control|current.loady~q ),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector3~0 .extended_lut = "off";
defparam \control|Selector3~0 .lut_mask = 64'h0000030355555757;
defparam \control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N49
dffeas \control|current.loady (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.loady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.loady .is_wysiwyg = "true";
defparam \control|current.loady .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \control|current~12 (
// Equation(s):
// \control|current~12_combout  = ( \control|current.loady~q  & ( \control|current.waity~q  & ( (\KEY[0]~input_o  & !\KEY[1]~input_o ) ) ) ) # ( !\control|current.loady~q  & ( \control|current.waity~q  & ( (\KEY[0]~input_o  & !\KEY[1]~input_o ) ) ) ) # ( 
// \control|current.loady~q  & ( !\control|current.waity~q  & ( (\KEY[0]~input_o  & !\KEY[1]~input_o ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\control|current.loady~q ),
	.dataf(!\control|current.waity~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~12 .extended_lut = "off";
defparam \control|current~12 .lut_mask = 64'h0000505050505050;
defparam \control|current~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \control|current.waity (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|current~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.waity~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.waity .is_wysiwyg = "true";
defparam \control|current.waity .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \control|Selector5~0 (
// Equation(s):
// \control|Selector5~0_combout  = ( \control|current.draw~q  & ( \control|current.waity~q  & ( (!\control|current~13_combout ) # ((\KEY[1]~input_o  & \KEY[0]~input_o )) ) ) ) # ( !\control|current.draw~q  & ( \control|current.waity~q  & ( (\KEY[1]~input_o  
// & \KEY[0]~input_o ) ) ) ) # ( \control|current.draw~q  & ( !\control|current.waity~q  & ( !\control|current~13_combout  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\control|current~13_combout ),
	.datae(!\control|current.draw~q ),
	.dataf(!\control|current.waity~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector5~0 .extended_lut = "off";
defparam \control|Selector5~0 .lut_mask = 64'h0000FF000505FF05;
defparam \control|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \control|current.draw (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.draw .is_wysiwyg = "true";
defparam \control|current.draw .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \control|counter~3 (
// Equation(s):
// \control|counter~3_combout  = ( \control|counter [0] & ( \control|current.draw~q  & ( !\KEY[0]~input_o  ) ) ) # ( !\control|counter [0] & ( \control|current.draw~q  ) ) # ( \control|counter [0] & ( !\control|current.draw~q  ) ) # ( !\control|counter [0] & 
// ( !\control|current.draw~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\control|counter [0]),
	.dataf(!\control|current.draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|counter~3 .extended_lut = "off";
defparam \control|counter~3 .lut_mask = 64'hFFFFFFFFFFFFF0F0;
defparam \control|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N44
dffeas \control|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|counter[0] .is_wysiwyg = "true";
defparam \control|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \control|counter~2 (
// Equation(s):
// \control|counter~2_combout  = ( \control|counter [1] & ( \control|current.draw~q  & ( (!\KEY[0]~input_o ) # (\control|counter [0]) ) ) ) # ( !\control|counter [1] & ( \control|current.draw~q  & ( (!\KEY[0]~input_o ) # (!\control|counter [0]) ) ) ) # ( 
// \control|counter [1] & ( !\control|current.draw~q  ) ) # ( !\control|counter [1] & ( !\control|current.draw~q  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\control|counter [0]),
	.datad(gnd),
	.datae(!\control|counter [1]),
	.dataf(!\control|current.draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|counter~2 .extended_lut = "off";
defparam \control|counter~2 .lut_mask = 64'hFFFFFFFFFAFAAFAF;
defparam \control|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N41
dffeas \control|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|counter[1] .is_wysiwyg = "true";
defparam \control|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \control|current~15 (
// Equation(s):
// \control|current~15_combout  = ( \KEY[0]~input_o  & ( \control|counter [2] ) ) # ( \KEY[0]~input_o  & ( !\control|counter [2] & ( (((!\control|current.draw~q ) # (\control|counter [3])) # (\control|counter [0])) # (\control|counter [1]) ) ) )

	.dataa(!\control|counter [1]),
	.datab(!\control|counter [0]),
	.datac(!\control|current.draw~q ),
	.datad(!\control|counter [3]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\control|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~15 .extended_lut = "off";
defparam \control|current~15 .lut_mask = 64'h0000F7FF0000FFFF;
defparam \control|current~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N7
dffeas \control|current.reset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|current~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.reset .is_wysiwyg = "true";
defparam \control|current.reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \control|current~14 (
// Equation(s):
// \control|current~14_combout  = (!\control|current.reset~q ) # ((\KEY[3]~input_o  & \control|current.loadx~q ))

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\control|current.reset~q ),
	.datad(!\control|current.loadx~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~14 .extended_lut = "off";
defparam \control|current~14 .lut_mask = 64'hF0F5F0F5F0F5F0F5;
defparam \control|current~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N58
dffeas \control|current.loadx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|current~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.loadx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.loadx .is_wysiwyg = "true";
defparam \control|current.loadx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \control|current~11 (
// Equation(s):
// \control|current~11_combout  = ( \control|current.waitx~q  & ( (!\KEY[3]~input_o  & \KEY[0]~input_o ) ) ) # ( !\control|current.waitx~q  & ( (!\KEY[3]~input_o  & (\KEY[0]~input_o  & \control|current.loadx~q )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\control|current.loadx~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~11 .extended_lut = "off";
defparam \control|current~11 .lut_mask = 64'h0202020222222222;
defparam \control|current~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N14
dffeas \control|current.waitx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|current~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.waitx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.waitx .is_wysiwyg = "true";
defparam \control|current.waitx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \data|x_ini[5] (
// Equation(s):
// \data|x_ini [5] = ( \control|current.waitx~q  & ( \SW[5]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [5] ) )

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_ini [5]),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[5] .extended_lut = "off";
defparam \data|x_ini[5] .lut_mask = 64'h00FF00FF55555555;
defparam \data|x_ini[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \data|x_ini[4] (
// Equation(s):
// \data|x_ini [4] = ( \control|current.waitx~q  & ( \SW[4]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\data|x_ini [4]),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[4] .extended_lut = "off";
defparam \data|x_ini[4] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data|x_ini[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \data|x_ini[3] (
// Equation(s):
// \data|x_ini [3] = ( \control|current.waitx~q  & ( \SW[3]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [3] ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\data|x_ini [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[3] .extended_lut = "off";
defparam \data|x_ini[3] .lut_mask = 64'h0F0F0F0F33333333;
defparam \data|x_ini[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \data|x_ini[2] (
// Equation(s):
// \data|x_ini [2] = ( \control|current.waitx~q  & ( \SW[2]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [2] ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_ini [2]),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[2] .extended_lut = "off";
defparam \data|x_ini[2] .lut_mask = 64'h00FF00FF55555555;
defparam \data|x_ini[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \data|x_ini[1] (
// Equation(s):
// \data|x_ini [1] = ( \control|current.waitx~q  & ( \SW[1]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [1] ) )

	.dataa(gnd),
	.datab(!\data|x_ini [1]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[1] .extended_lut = "off";
defparam \data|x_ini[1] .lut_mask = 64'h333333330F0F0F0F;
defparam \data|x_ini[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \data|count[0]~3 (
// Equation(s):
// \data|count[0]~3_combout  = !\data|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|count[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|count[0]~3 .extended_lut = "off";
defparam \data|count[0]~3 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \data|count[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N10
dffeas \data|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|count[0] .is_wysiwyg = "true";
defparam \data|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \data|count[1]~0 (
// Equation(s):
// \data|count[1]~0_combout  = ( \data|count [0] & ( !\data|count [1] ) ) # ( !\data|count [0] & ( \data|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|count [1]),
	.datae(gnd),
	.dataf(!\data|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|count[1]~0 .extended_lut = "off";
defparam \data|count[1]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \data|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \data|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|count[1] .is_wysiwyg = "true";
defparam \data|count[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \data|x_ini[0] (
// Equation(s):
// \data|x_ini [0] = ( \data|x_ini [0] & ( (!\control|current.waitx~q ) # (\SW[0]~input_o ) ) ) # ( !\data|x_ini [0] & ( (\control|current.waitx~q  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\control|current.waitx~q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|x_ini [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[0] .extended_lut = "off";
defparam \data|x_ini[0] .lut_mask = 64'h03030303CFCFCFCF;
defparam \data|x_ini[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \data|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \data|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \data|Add2~13 (
// Equation(s):
// \data|Add2~13_sumout  = SUM(( \data|x_ini [0] ) + ( \data|count[0]~DUPLICATE_q  ) + ( !VCC ))
// \data|Add2~14  = CARRY(( \data|x_ini [0] ) + ( \data|count[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\data|x_ini [0]),
	.datab(!\data|count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~13_sumout ),
	.cout(\data|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~13 .extended_lut = "off";
defparam \data|Add2~13 .lut_mask = 64'h0000CCCC00005555;
defparam \data|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \data|Add2~17 (
// Equation(s):
// \data|Add2~17_sumout  = SUM(( \data|count [1] ) + ( \data|x_ini [1] ) + ( \data|Add2~14  ))
// \data|Add2~18  = CARRY(( \data|count [1] ) + ( \data|x_ini [1] ) + ( \data|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|x_ini [1]),
	.datad(!\data|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~17_sumout ),
	.cout(\data|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~17 .extended_lut = "off";
defparam \data|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \data|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \data|Add2~21 (
// Equation(s):
// \data|Add2~21_sumout  = SUM(( \data|x_ini [2] ) + ( GND ) + ( \data|Add2~18  ))
// \data|Add2~22  = CARRY(( \data|x_ini [2] ) + ( GND ) + ( \data|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_ini [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~21_sumout ),
	.cout(\data|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~21 .extended_lut = "off";
defparam \data|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \data|Add2~25 (
// Equation(s):
// \data|Add2~25_sumout  = SUM(( \data|x_ini [3] ) + ( GND ) + ( \data|Add2~22  ))
// \data|Add2~26  = CARRY(( \data|x_ini [3] ) + ( GND ) + ( \data|Add2~22  ))

	.dataa(!\data|x_ini [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~25_sumout ),
	.cout(\data|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~25 .extended_lut = "off";
defparam \data|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \data|Add2~29 (
// Equation(s):
// \data|Add2~29_sumout  = SUM(( \data|x_ini [4] ) + ( GND ) + ( \data|Add2~26  ))
// \data|Add2~30  = CARRY(( \data|x_ini [4] ) + ( GND ) + ( \data|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_ini [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~29_sumout ),
	.cout(\data|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~29 .extended_lut = "off";
defparam \data|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \data|Add2~9 (
// Equation(s):
// \data|Add2~9_sumout  = SUM(( \data|x_ini [5] ) + ( GND ) + ( \data|Add2~30  ))
// \data|Add2~10  = CARRY(( \data|x_ini [5] ) + ( GND ) + ( \data|Add2~30  ))

	.dataa(gnd),
	.datab(!\data|x_ini [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~9_sumout ),
	.cout(\data|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~9 .extended_lut = "off";
defparam \data|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \data|x_ini[6] (
// Equation(s):
// \data|x_ini [6] = ( \control|current.waitx~q  & ( \SW[6]~input_o  ) ) # ( !\control|current.waitx~q  & ( \data|x_ini [6] ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\data|x_ini [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|current.waitx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_ini [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_ini[6] .extended_lut = "off";
defparam \data|x_ini[6] .lut_mask = 64'h0F0F0F0F55555555;
defparam \data|x_ini[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \data|Add2~5 (
// Equation(s):
// \data|Add2~5_sumout  = SUM(( \data|x_ini [6] ) + ( GND ) + ( \data|Add2~10  ))
// \data|Add2~6  = CARRY(( \data|x_ini [6] ) + ( GND ) + ( \data|Add2~10  ))

	.dataa(gnd),
	.datab(!\data|x_ini [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~5_sumout ),
	.cout(\data|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~5 .extended_lut = "off";
defparam \data|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \data|Add2~1 (
// Equation(s):
// \data|Add2~1_sumout  = SUM(( GND ) + ( GND ) + ( \data|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add2~1 .extended_lut = "off";
defparam \data|Add2~1 .lut_mask = 64'h0000FFFF00000000;
defparam \data|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \data|Add1~29 (
// Equation(s):
// \data|Add1~29_sumout  = SUM(( \data|screenCount [0] ) + ( VCC ) + ( !VCC ))
// \data|Add1~30  = CARRY(( \data|screenCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~29_sumout ),
	.cout(\data|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~29 .extended_lut = "off";
defparam \data|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \data|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \data|screenCount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[0] .is_wysiwyg = "true";
defparam \data|screenCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \data|Add1~33 (
// Equation(s):
// \data|Add1~33_sumout  = SUM(( \data|screenCount [1] ) + ( GND ) + ( \data|Add1~30  ))
// \data|Add1~34  = CARRY(( \data|screenCount [1] ) + ( GND ) + ( \data|Add1~30  ))

	.dataa(!\data|screenCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~33_sumout ),
	.cout(\data|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~33 .extended_lut = "off";
defparam \data|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \data|screenCount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[1] .is_wysiwyg = "true";
defparam \data|screenCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \data|Add1~37 (
// Equation(s):
// \data|Add1~37_sumout  = SUM(( \data|screenCount [2] ) + ( GND ) + ( \data|Add1~34  ))
// \data|Add1~38  = CARRY(( \data|screenCount [2] ) + ( GND ) + ( \data|Add1~34  ))

	.dataa(gnd),
	.datab(!\data|screenCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~37_sumout ),
	.cout(\data|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~37 .extended_lut = "off";
defparam \data|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \data|screenCount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[2] .is_wysiwyg = "true";
defparam \data|screenCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \data|Add1~41 (
// Equation(s):
// \data|Add1~41_sumout  = SUM(( \data|screenCount [3] ) + ( GND ) + ( \data|Add1~38  ))
// \data|Add1~42  = CARRY(( \data|screenCount [3] ) + ( GND ) + ( \data|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~41_sumout ),
	.cout(\data|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~41 .extended_lut = "off";
defparam \data|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \data|screenCount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[3] .is_wysiwyg = "true";
defparam \data|screenCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \data|Add1~45 (
// Equation(s):
// \data|Add1~45_sumout  = SUM(( \data|screenCount [4] ) + ( GND ) + ( \data|Add1~42  ))
// \data|Add1~46  = CARRY(( \data|screenCount [4] ) + ( GND ) + ( \data|Add1~42  ))

	.dataa(gnd),
	.datab(!\data|screenCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~45_sumout ),
	.cout(\data|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~45 .extended_lut = "off";
defparam \data|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \data|screenCount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[4] .is_wysiwyg = "true";
defparam \data|screenCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \data|Add1~25 (
// Equation(s):
// \data|Add1~25_sumout  = SUM(( \data|screenCount [5] ) + ( GND ) + ( \data|Add1~46  ))
// \data|Add1~26  = CARRY(( \data|screenCount [5] ) + ( GND ) + ( \data|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~25_sumout ),
	.cout(\data|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~25 .extended_lut = "off";
defparam \data|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \data|screenCount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[5] .is_wysiwyg = "true";
defparam \data|screenCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \data|Add1~21 (
// Equation(s):
// \data|Add1~21_sumout  = SUM(( \data|screenCount [6] ) + ( GND ) + ( \data|Add1~26  ))
// \data|Add1~22  = CARRY(( \data|screenCount [6] ) + ( GND ) + ( \data|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~21_sumout ),
	.cout(\data|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~21 .extended_lut = "off";
defparam \data|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \data|screenCount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[6] .is_wysiwyg = "true";
defparam \data|screenCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \data|Add1~17 (
// Equation(s):
// \data|Add1~17_sumout  = SUM(( \data|screenCount [7] ) + ( GND ) + ( \data|Add1~22  ))
// \data|Add1~18  = CARRY(( \data|screenCount [7] ) + ( GND ) + ( \data|Add1~22  ))

	.dataa(!\data|screenCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~17_sumout ),
	.cout(\data|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~17 .extended_lut = "off";
defparam \data|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \data|screenCount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[7] .is_wysiwyg = "true";
defparam \data|screenCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \data|Add1~53 (
// Equation(s):
// \data|Add1~53_sumout  = SUM(( \data|screenCount [8] ) + ( GND ) + ( \data|Add1~18  ))
// \data|Add1~54  = CARRY(( \data|screenCount [8] ) + ( GND ) + ( \data|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~53_sumout ),
	.cout(\data|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~53 .extended_lut = "off";
defparam \data|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N26
dffeas \data|screenCount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[8] .is_wysiwyg = "true";
defparam \data|screenCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \data|Add1~57 (
// Equation(s):
// \data|Add1~57_sumout  = SUM(( \data|screenCount [9] ) + ( GND ) + ( \data|Add1~54  ))
// \data|Add1~58  = CARRY(( \data|screenCount [9] ) + ( GND ) + ( \data|Add1~54  ))

	.dataa(!\data|screenCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~57_sumout ),
	.cout(\data|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~57 .extended_lut = "off";
defparam \data|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \data|screenCount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[9] .is_wysiwyg = "true";
defparam \data|screenCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \data|Add1~49 (
// Equation(s):
// \data|Add1~49_sumout  = SUM(( \data|screenCount [10] ) + ( GND ) + ( \data|Add1~58  ))
// \data|Add1~50  = CARRY(( \data|screenCount [10] ) + ( GND ) + ( \data|Add1~58  ))

	.dataa(gnd),
	.datab(!\data|screenCount [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~49_sumout ),
	.cout(\data|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~49 .extended_lut = "off";
defparam \data|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \data|screenCount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[10] .is_wysiwyg = "true";
defparam \data|screenCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \data|Add1~13 (
// Equation(s):
// \data|Add1~13_sumout  = SUM(( \data|screenCount [11] ) + ( GND ) + ( \data|Add1~50  ))
// \data|Add1~14  = CARRY(( \data|screenCount [11] ) + ( GND ) + ( \data|Add1~50  ))

	.dataa(!\data|screenCount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~13_sumout ),
	.cout(\data|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~13 .extended_lut = "off";
defparam \data|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \data|screenCount[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[11] .is_wysiwyg = "true";
defparam \data|screenCount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \data|Add1~9 (
// Equation(s):
// \data|Add1~9_sumout  = SUM(( \data|screenCount [12] ) + ( GND ) + ( \data|Add1~14  ))
// \data|Add1~10  = CARRY(( \data|screenCount [12] ) + ( GND ) + ( \data|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~9_sumout ),
	.cout(\data|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~9 .extended_lut = "off";
defparam \data|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \data|screenCount[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[12] .is_wysiwyg = "true";
defparam \data|screenCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \data|Add1~5 (
// Equation(s):
// \data|Add1~5_sumout  = SUM(( \data|screenCount [13] ) + ( GND ) + ( \data|Add1~10  ))
// \data|Add1~6  = CARRY(( \data|screenCount [13] ) + ( GND ) + ( \data|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|screenCount [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~5_sumout ),
	.cout(\data|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~5 .extended_lut = "off";
defparam \data|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N41
dffeas \data|screenCount[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[13] .is_wysiwyg = "true";
defparam \data|screenCount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \data|Add1~1 (
// Equation(s):
// \data|Add1~1_sumout  = SUM(( \data|screenCount [14] ) + ( GND ) + ( \data|Add1~6  ))

	.dataa(gnd),
	.datab(!\data|screenCount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add1~1 .extended_lut = "off";
defparam \data|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \data|screenCount[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|screenCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|screenCount[14] .is_wysiwyg = "true";
defparam \data|screenCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \data|VGA|writeEn~1 (
// Equation(s):
// \data|VGA|writeEn~1_combout  = ( \data|screenCount [12] & ( \data|screenCount [11] & ( (\data|screenCount [13] & \data|screenCount [14]) ) ) )

	.dataa(gnd),
	.datab(!\data|screenCount [13]),
	.datac(!\data|screenCount [14]),
	.datad(gnd),
	.datae(!\data|screenCount [12]),
	.dataf(!\data|screenCount [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|writeEn~1 .extended_lut = "off";
defparam \data|VGA|writeEn~1 .lut_mask = 64'h0000000000000303;
defparam \data|VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \data|VGA|writeEn~2 (
// Equation(s):
// \data|VGA|writeEn~2_combout  = ( \data|screenCount [6] & ( (!\data|screenCount [7] & !\KEY[2]~input_o ) ) ) # ( !\data|screenCount [6] & ( (!\KEY[2]~input_o  & ((!\data|screenCount [5]) # (!\data|screenCount [7]))) ) )

	.dataa(gnd),
	.datab(!\data|screenCount [5]),
	.datac(!\data|screenCount [7]),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\data|screenCount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|writeEn~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|writeEn~2 .extended_lut = "off";
defparam \data|VGA|writeEn~2 .lut_mask = 64'hFC00FC00F000F000;
defparam \data|VGA|writeEn~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \data|y_ini[4] (
// Equation(s):
// \data|y_ini [4] = ( \data|y_ini [4] & ( (!\control|current.waity~q ) # (\SW[4]~input_o ) ) ) # ( !\data|y_ini [4] & ( (\SW[4]~input_o  & \control|current.waity~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[4] .extended_lut = "off";
defparam \data|y_ini[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|y_ini[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \data|y_ini[3] (
// Equation(s):
// \data|y_ini [3] = ( \data|y_ini [3] & ( (!\control|current.waity~q ) # (\SW[3]~input_o ) ) ) # ( !\data|y_ini [3] & ( (\SW[3]~input_o  & \control|current.waity~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[3] .extended_lut = "off";
defparam \data|y_ini[3] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|y_ini[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \data|y_ini[2] (
// Equation(s):
// \data|y_ini [2] = ( \data|y_ini [2] & ( (!\control|current.waity~q ) # (\SW[2]~input_o ) ) ) # ( !\data|y_ini [2] & ( (\SW[2]~input_o  & \control|current.waity~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[2] .extended_lut = "off";
defparam \data|y_ini[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|y_ini[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \data|y_ini[1] (
// Equation(s):
// \data|y_ini [1] = (!\control|current.waity~q  & ((\data|y_ini [1]))) # (\control|current.waity~q  & (\SW[1]~input_o ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\data|y_ini [1]),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[1] .extended_lut = "off";
defparam \data|y_ini[1] .lut_mask = 64'h0F550F550F550F55;
defparam \data|y_ini[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \data|count[2]~1 (
// Equation(s):
// \data|count[2]~1_combout  = ( \data|count [0] & ( !\data|count [1] $ (!\data|count [2]) ) ) # ( !\data|count [0] & ( \data|count [2] ) )

	.dataa(!\data|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|count [2]),
	.datae(gnd),
	.dataf(!\data|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|count[2]~1 .extended_lut = "off";
defparam \data|count[2]~1 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \data|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N22
dffeas \data|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|count[2] .is_wysiwyg = "true";
defparam \data|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \data|count[3]~2 (
// Equation(s):
// \data|count[3]~2_combout  = ( \data|count [2] & ( !\data|count [3] $ (((!\data|count[0]~DUPLICATE_q ) # (!\data|count [1]))) ) ) # ( !\data|count [2] & ( \data|count [3] ) )

	.dataa(gnd),
	.datab(!\data|count[0]~DUPLICATE_q ),
	.datac(!\data|count [1]),
	.datad(!\data|count [3]),
	.datae(gnd),
	.dataf(!\data|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|count[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|count[3]~2 .extended_lut = "off";
defparam \data|count[3]~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \data|count[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \data|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|count[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|count[3] .is_wysiwyg = "true";
defparam \data|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \data|y_ini[0] (
// Equation(s):
// \data|y_ini [0] = ( \data|y_ini [0] & ( (!\control|current.waity~q ) # (\SW[0]~input_o ) ) ) # ( !\data|y_ini [0] & ( (\SW[0]~input_o  & \control|current.waity~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[0] .extended_lut = "off";
defparam \data|y_ini[0] .lut_mask = 64'h00550055FF55FF55;
defparam \data|y_ini[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \data|Add3~21 (
// Equation(s):
// \data|Add3~21_sumout  = SUM(( \data|y_ini [0] ) + ( \data|count [2] ) + ( !VCC ))
// \data|Add3~22  = CARRY(( \data|y_ini [0] ) + ( \data|count [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|count [2]),
	.datad(!\data|y_ini [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~21_sumout ),
	.cout(\data|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~21 .extended_lut = "off";
defparam \data|Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \data|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \data|Add3~25 (
// Equation(s):
// \data|Add3~25_sumout  = SUM(( \data|count [3] ) + ( \data|y_ini [1] ) + ( \data|Add3~22  ))
// \data|Add3~26  = CARRY(( \data|count [3] ) + ( \data|y_ini [1] ) + ( \data|Add3~22  ))

	.dataa(gnd),
	.datab(!\data|y_ini [1]),
	.datac(gnd),
	.datad(!\data|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~25_sumout ),
	.cout(\data|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~25 .extended_lut = "off";
defparam \data|Add3~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \data|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \data|Add3~17 (
// Equation(s):
// \data|Add3~17_sumout  = SUM(( \data|y_ini [2] ) + ( GND ) + ( \data|Add3~26  ))
// \data|Add3~18  = CARRY(( \data|y_ini [2] ) + ( GND ) + ( \data|Add3~26  ))

	.dataa(gnd),
	.datab(!\data|y_ini [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~17_sumout ),
	.cout(\data|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~17 .extended_lut = "off";
defparam \data|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \data|Add3~13 (
// Equation(s):
// \data|Add3~13_sumout  = SUM(( \data|y_ini [3] ) + ( GND ) + ( \data|Add3~18  ))
// \data|Add3~14  = CARRY(( \data|y_ini [3] ) + ( GND ) + ( \data|Add3~18  ))

	.dataa(!\data|y_ini [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~13_sumout ),
	.cout(\data|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~13 .extended_lut = "off";
defparam \data|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \data|Add3~9 (
// Equation(s):
// \data|Add3~9_sumout  = SUM(( \data|y_ini [4] ) + ( GND ) + ( \data|Add3~14  ))
// \data|Add3~10  = CARRY(( \data|y_ini [4] ) + ( GND ) + ( \data|Add3~14  ))

	.dataa(gnd),
	.datab(!\data|y_ini [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~9_sumout ),
	.cout(\data|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~9 .extended_lut = "off";
defparam \data|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \data|y_ini[5] (
// Equation(s):
// \data|y_ini [5] = ( \data|y_ini [5] & ( (!\control|current.waity~q ) # (\SW[5]~input_o ) ) ) # ( !\data|y_ini [5] & ( (\SW[5]~input_o  & \control|current.waity~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[5] .extended_lut = "off";
defparam \data|y_ini[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|y_ini[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \data|Add3~5 (
// Equation(s):
// \data|Add3~5_sumout  = SUM(( \data|y_ini [5] ) + ( GND ) + ( \data|Add3~10  ))
// \data|Add3~6  = CARRY(( \data|y_ini [5] ) + ( GND ) + ( \data|Add3~10  ))

	.dataa(!\data|y_ini [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~5_sumout ),
	.cout(\data|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~5 .extended_lut = "off";
defparam \data|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \data|y_ini[6] (
// Equation(s):
// \data|y_ini [6] = ( \data|y_ini [6] & ( (!\control|current.waity~q ) # (\SW[6]~input_o ) ) ) # ( !\data|y_ini [6] & ( (\SW[6]~input_o  & \control|current.waity~q ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|current.waity~q ),
	.datae(gnd),
	.dataf(!\data|y_ini [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_ini [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_ini[6] .extended_lut = "off";
defparam \data|y_ini[6] .lut_mask = 64'h00550055FF55FF55;
defparam \data|y_ini[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \data|Add3~1 (
// Equation(s):
// \data|Add3~1_sumout  = SUM(( \data|y_ini [6] ) + ( GND ) + ( \data|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_ini [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add3~1 .extended_lut = "off";
defparam \data|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \data|VGA|writeEn~0 (
// Equation(s):
// \data|VGA|writeEn~0_combout  = ( \data|Add3~13_sumout  & ( \data|Add3~1_sumout  & ( (\control|current.draw~q  & (\KEY[2]~input_o  & ((!\data|Add3~9_sumout ) # (!\data|Add3~5_sumout )))) ) ) ) # ( !\data|Add3~13_sumout  & ( \data|Add3~1_sumout  & ( 
// (\control|current.draw~q  & \KEY[2]~input_o ) ) ) ) # ( \data|Add3~13_sumout  & ( !\data|Add3~1_sumout  & ( (\control|current.draw~q  & \KEY[2]~input_o ) ) ) ) # ( !\data|Add3~13_sumout  & ( !\data|Add3~1_sumout  & ( (\control|current.draw~q  & 
// \KEY[2]~input_o ) ) ) )

	.dataa(!\data|Add3~9_sumout ),
	.datab(!\data|Add3~5_sumout ),
	.datac(!\control|current.draw~q ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\data|Add3~13_sumout ),
	.dataf(!\data|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|writeEn~0 .extended_lut = "off";
defparam \data|VGA|writeEn~0 .lut_mask = 64'h000F000F000F000E;
defparam \data|VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \data|VGA|writeEn~3 (
// Equation(s):
// \data|VGA|writeEn~3_combout  = ( \data|VGA|writeEn~2_combout  & ( \data|VGA|writeEn~0_combout  & ( (!\data|Add2~1_sumout ) # ((!\data|VGA|writeEn~1_combout ) # ((!\data|Add2~9_sumout  & !\data|Add2~5_sumout ))) ) ) ) # ( !\data|VGA|writeEn~2_combout  & ( 
// \data|VGA|writeEn~0_combout  & ( (!\data|Add2~1_sumout ) # ((!\data|Add2~9_sumout  & !\data|Add2~5_sumout )) ) ) ) # ( \data|VGA|writeEn~2_combout  & ( !\data|VGA|writeEn~0_combout  & ( !\data|VGA|writeEn~1_combout  ) ) )

	.dataa(!\data|Add2~9_sumout ),
	.datab(!\data|Add2~1_sumout ),
	.datac(!\data|Add2~5_sumout ),
	.datad(!\data|VGA|writeEn~1_combout ),
	.datae(!\data|VGA|writeEn~2_combout ),
	.dataf(!\data|VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|writeEn~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|writeEn~3 .extended_lut = "off";
defparam \data|VGA|writeEn~3 .lut_mask = 64'h0000FF00ECECFFEC;
defparam \data|VGA|writeEn~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~1 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~1_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [10])) # (\KEY[2]~input_o  & ((\data|Add3~17_sumout ))) ) + ( (!\KEY[2]~input_o  & (\data|screenCount [7])) # (\KEY[2]~input_o  & ((\data|Add2~1_sumout ))) ) + 
// ( !VCC ))
// \data|VGA|user_input_translator|Add1~2  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [10])) # (\KEY[2]~input_o  & ((\data|Add3~17_sumout ))) ) + ( (!\KEY[2]~input_o  & (\data|screenCount [7])) # (\KEY[2]~input_o  & ((\data|Add2~1_sumout ))) ) + ( 
// !VCC ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|screenCount [10]),
	.datac(!\data|screenCount [7]),
	.datad(!\data|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\data|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~1_sumout ),
	.cout(\data|VGA|user_input_translator|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000F5A000002277;
defparam \data|VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~5 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~5_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [11])) # (\KEY[2]~input_o  & ((\data|Add3~13_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~2  ))
// \data|VGA|user_input_translator|Add1~6  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [11])) # (\KEY[2]~input_o  & ((\data|Add3~13_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~2  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [11]),
	.datad(!\data|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~5_sumout ),
	.cout(\data|VGA|user_input_translator|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000FFFF00000A5F;
defparam \data|VGA|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~9 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~9_sumout  = SUM(( (!\KEY[2]~input_o  & ((\data|screenCount [12]))) # (\KEY[2]~input_o  & (\data|Add3~9_sumout )) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~6  ))
// \data|VGA|user_input_translator|Add1~10  = CARRY(( (!\KEY[2]~input_o  & ((\data|screenCount [12]))) # (\KEY[2]~input_o  & (\data|Add3~9_sumout )) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~6  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|Add3~9_sumout ),
	.datac(!\data|screenCount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~9_sumout ),
	.cout(\data|VGA|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \data|VGA|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~13 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~13_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [13])) # (\KEY[2]~input_o  & ((\data|Add3~5_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~10  ))
// \data|VGA|user_input_translator|Add1~14  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [13])) # (\KEY[2]~input_o  & ((\data|Add3~5_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~10  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [13]),
	.datad(!\data|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~13_sumout ),
	.cout(\data|VGA|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000FFFF00000A5F;
defparam \data|VGA|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~17 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~17_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [14])) # (\KEY[2]~input_o  & ((\data|Add3~1_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~14  ))
// \data|VGA|user_input_translator|Add1~18  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [14])) # (\KEY[2]~input_o  & ((\data|Add3~1_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~14  ))

	.dataa(!\data|screenCount [14]),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(!\data|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~17_sumout ),
	.cout(\data|VGA|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000FFFF0000505F;
defparam \data|VGA|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \data|VGA|user_input_translator|Add1~21 (
// Equation(s):
// \data|VGA|user_input_translator|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \data|VGA|user_input_translator|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \data|VGA|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \data|y[0]~0 (
// Equation(s):
// \data|y[0]~0_combout  = ( \data|screenCount [8] & ( (!\KEY[2]~input_o ) # (\data|Add3~21_sumout ) ) ) # ( !\data|screenCount [8] & ( (\data|Add3~21_sumout  & \KEY[2]~input_o ) ) )

	.dataa(!\data|Add3~21_sumout ),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|screenCount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y[0]~0 .extended_lut = "off";
defparam \data|y[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \data|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~9 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~9_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [5])) # (\KEY[2]~input_o  & ((\data|Add2~9_sumout ))) ) + ( \data|y[0]~0_combout  ) + ( !VCC ))
// \data|VGA|user_input_translator|Add0~10  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [5])) # (\KEY[2]~input_o  & ((\data|Add2~9_sumout ))) ) + ( \data|y[0]~0_combout  ) + ( !VCC ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [5]),
	.datad(!\data|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\data|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~9_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000FF0000000A5F;
defparam \data|VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~13 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~13_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [6])) # (\KEY[2]~input_o  & ((\data|Add2~5_sumout ))) ) + ( (!\KEY[2]~input_o  & (\data|screenCount [9])) # (\KEY[2]~input_o  & ((\data|Add3~25_sumout ))) ) + 
// ( \data|VGA|user_input_translator|Add0~10  ))
// \data|VGA|user_input_translator|Add0~14  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [6])) # (\KEY[2]~input_o  & ((\data|Add2~5_sumout ))) ) + ( (!\KEY[2]~input_o  & (\data|screenCount [9])) # (\KEY[2]~input_o  & ((\data|Add3~25_sumout ))) ) + ( 
// \data|VGA|user_input_translator|Add0~10  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|screenCount [6]),
	.datac(!\data|screenCount [9]),
	.datad(!\data|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data|Add3~25_sumout ),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~13_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000F5A000002277;
defparam \data|VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~17 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~17_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [8])) # (\KEY[2]~input_o  & ((\data|Add3~21_sumout ))) ) + ( \data|VGA|user_input_translator|Add1~1_sumout  ) + ( \data|VGA|user_input_translator|Add0~14  ))
// \data|VGA|user_input_translator|Add0~18  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [8])) # (\KEY[2]~input_o  & ((\data|Add3~21_sumout ))) ) + ( \data|VGA|user_input_translator|Add1~1_sumout  ) + ( \data|VGA|user_input_translator|Add0~14  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\data|screenCount [8]),
	.datad(!\data|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~17_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000CCCC00000A5F;
defparam \data|VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~21 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~21_sumout  = SUM(( \data|VGA|user_input_translator|Add1~5_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [9])) # (\KEY[2]~input_o  & ((\data|Add3~25_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~18  ))
// \data|VGA|user_input_translator|Add0~22  = CARRY(( \data|VGA|user_input_translator|Add1~5_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [9])) # (\KEY[2]~input_o  & ((\data|Add3~25_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~18  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [9]),
	.datad(!\data|VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\data|Add3~25_sumout ),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~21_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \data|VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~25 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~25_sumout  = SUM(( \data|VGA|user_input_translator|Add1~9_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [10])) # (\KEY[2]~input_o  & ((\data|Add3~17_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~22  ))
// \data|VGA|user_input_translator|Add0~26  = CARRY(( \data|VGA|user_input_translator|Add1~9_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [10])) # (\KEY[2]~input_o  & ((\data|Add3~17_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~22  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [10]),
	.datad(!\data|VGA|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\data|Add3~17_sumout ),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~25_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000F5A0000000FF;
defparam \data|VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~29 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~29_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [11])) # (\KEY[2]~input_o  & ((\data|Add3~13_sumout ))) ) + ( \data|VGA|user_input_translator|Add1~13_sumout  ) + ( \data|VGA|user_input_translator|Add0~26  ))
// \data|VGA|user_input_translator|Add0~30  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [11])) # (\KEY[2]~input_o  & ((\data|Add3~13_sumout ))) ) + ( \data|VGA|user_input_translator|Add1~13_sumout  ) + ( \data|VGA|user_input_translator|Add0~26  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|screenCount [11]),
	.datac(!\data|VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\data|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~29_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0F000002277;
defparam \data|VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~33 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~33_sumout  = SUM(( \data|VGA|user_input_translator|Add1~17_sumout  ) + ( (!\KEY[2]~input_o  & ((\data|screenCount [12]))) # (\KEY[2]~input_o  & (\data|Add3~9_sumout )) ) + ( \data|VGA|user_input_translator|Add0~30  ))
// \data|VGA|user_input_translator|Add0~34  = CARRY(( \data|VGA|user_input_translator|Add1~17_sumout  ) + ( (!\KEY[2]~input_o  & ((\data|screenCount [12]))) # (\KEY[2]~input_o  & (\data|Add3~9_sumout )) ) + ( \data|VGA|user_input_translator|Add0~30  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|Add3~9_sumout ),
	.datac(!\data|screenCount [12]),
	.datad(!\data|VGA|user_input_translator|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~33_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000E4E4000000FF;
defparam \data|VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~37 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~37_sumout  = SUM(( \data|VGA|user_input_translator|Add1~21_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [13])) # (\KEY[2]~input_o  & ((\data|Add3~5_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~34  ))
// \data|VGA|user_input_translator|Add0~38  = CARRY(( \data|VGA|user_input_translator|Add1~21_sumout  ) + ( (!\KEY[2]~input_o  & (\data|screenCount [13])) # (\KEY[2]~input_o  & ((\data|Add3~5_sumout ))) ) + ( \data|VGA|user_input_translator|Add0~34  ))

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\data|screenCount [13]),
	.datad(!\data|VGA|user_input_translator|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\data|Add3~5_sumout ),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~37_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000F5A0000000FF;
defparam \data|VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~5 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~5_sumout  = SUM(( (!\KEY[2]~input_o  & (\data|screenCount [14])) # (\KEY[2]~input_o  & ((\data|Add3~1_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add0~38  ))
// \data|VGA|user_input_translator|Add0~6  = CARRY(( (!\KEY[2]~input_o  & (\data|screenCount [14])) # (\KEY[2]~input_o  & ((\data|Add3~1_sumout ))) ) + ( GND ) + ( \data|VGA|user_input_translator|Add0~38  ))

	.dataa(!\data|screenCount [14]),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(!\data|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~5_sumout ),
	.cout(\data|VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00004477;
defparam \data|VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \data|VGA|user_input_translator|Add0~1 (
// Equation(s):
// \data|VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \data|VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \data|VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \data|VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\data|VGA|user_input_translator|Add0~5_sumout  & ( (\data|VGA|writeEn~3_combout  & \data|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|VGA|writeEn~3_combout ),
	.datac(gnd),
	.datad(!\data|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0033003300000000;
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \data|VGA|controller|yCounter[8]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N22
dffeas \data|VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N16
dffeas \data|VGA|controller|yCounter[5]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \data|VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N28
dffeas \data|VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\data|VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\data|VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \data|VGA|controller|controller_translator|Add1~10  = CARRY(( !\data|VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\data|VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \data|VGA|controller|controller_translator|Add1~11  = SHARE((\data|VGA|controller|yCounter[2]~DUPLICATE_q  & \data|VGA|controller|xCounter [7]))

	.dataa(!\data|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\data|VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~10 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \data|VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N3
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\data|VGA|controller|xCounter[8]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~11  ) + ( 
// \data|VGA|controller|controller_translator|Add1~10  ))
// \data|VGA|controller|controller_translator|Add1~14  = CARRY(( !\data|VGA|controller|xCounter[8]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~11  ) + ( 
// \data|VGA|controller|controller_translator|Add1~10  ))
// \data|VGA|controller|controller_translator|Add1~15  = SHARE((\data|VGA|controller|xCounter[8]~DUPLICATE_q  & \data|VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\data|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datac(!\data|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~10 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~14 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \data|VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\data|VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter [4] $ (\data|VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( 
// \data|VGA|controller|controller_translator|Add1~15  ) + ( \data|VGA|controller|controller_translator|Add1~14  ))
// \data|VGA|controller|controller_translator|Add1~18  = CARRY(( !\data|VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter [4] $ (\data|VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \data|VGA|controller|controller_translator|Add1~15  
// ) + ( \data|VGA|controller|controller_translator|Add1~14  ))
// \data|VGA|controller|controller_translator|Add1~19  = SHARE((!\data|VGA|controller|yCounter[2]~DUPLICATE_q  & (\data|VGA|controller|yCounter [4] & \data|VGA|controller|xCounter[9]~DUPLICATE_q )) # (\data|VGA|controller|yCounter[2]~DUPLICATE_q  & 
// ((\data|VGA|controller|xCounter[9]~DUPLICATE_q ) # (\data|VGA|controller|yCounter [4]))))

	.dataa(!\data|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\data|VGA|controller|yCounter [4]),
	.datad(!\data|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~14 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~18 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \data|VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\data|VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~19  ) + ( 
// \data|VGA|controller|controller_translator|Add1~18  ))
// \data|VGA|controller|controller_translator|Add1~22  = CARRY(( !\data|VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~19  ) + ( 
// \data|VGA|controller|controller_translator|Add1~18  ))
// \data|VGA|controller|controller_translator|Add1~23  = SHARE((\data|VGA|controller|yCounter[5]~DUPLICATE_q  & \data|VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\data|VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datac(!\data|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~18 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~22 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \data|VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\data|VGA|controller|yCounter [6] $ (!\data|VGA|controller|yCounter [4]) ) + ( \data|VGA|controller|controller_translator|Add1~23  ) + ( \data|VGA|controller|controller_translator|Add1~22 
//  ))
// \data|VGA|controller|controller_translator|Add1~26  = CARRY(( !\data|VGA|controller|yCounter [6] $ (!\data|VGA|controller|yCounter [4]) ) + ( \data|VGA|controller|controller_translator|Add1~23  ) + ( \data|VGA|controller|controller_translator|Add1~22  ))
// \data|VGA|controller|controller_translator|Add1~27  = SHARE((\data|VGA|controller|yCounter [6] & \data|VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\data|VGA|controller|yCounter [6]),
	.datac(!\data|VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~22 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~26 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \data|VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\data|VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~27  ) + ( 
// \data|VGA|controller|controller_translator|Add1~26  ))
// \data|VGA|controller|controller_translator|Add1~30  = CARRY(( !\data|VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \data|VGA|controller|controller_translator|Add1~27  ) + ( 
// \data|VGA|controller|controller_translator|Add1~26  ))
// \data|VGA|controller|controller_translator|Add1~31  = SHARE((\data|VGA|controller|yCounter[7]~DUPLICATE_q  & \data|VGA|controller|yCounter[5]~DUPLICATE_q ))

	.dataa(!\data|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\data|VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~26 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~30 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \data|VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\data|VGA|controller|yCounter[8]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter [6]) ) + ( \data|VGA|controller|controller_translator|Add1~31  ) + ( 
// \data|VGA|controller|controller_translator|Add1~30  ))
// \data|VGA|controller|controller_translator|Add1~34  = CARRY(( !\data|VGA|controller|yCounter[8]~DUPLICATE_q  $ (!\data|VGA|controller|yCounter [6]) ) + ( \data|VGA|controller|controller_translator|Add1~31  ) + ( 
// \data|VGA|controller|controller_translator|Add1~30  ))
// \data|VGA|controller|controller_translator|Add1~35  = SHARE((\data|VGA|controller|yCounter[8]~DUPLICATE_q  & \data|VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\data|VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datac(!\data|VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~30 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~34 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \data|VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \data|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \data|VGA|controller|controller_translator|Add1~35  ) + ( \data|VGA|controller|controller_translator|Add1~34  ))
// \data|VGA|controller|controller_translator|Add1~38  = CARRY(( \data|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \data|VGA|controller|controller_translator|Add1~35  ) + ( \data|VGA|controller|controller_translator|Add1~34  ))
// \data|VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\data|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~34 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~38 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \data|VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \data|VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \data|VGA|controller|controller_translator|Add1~39  ) + ( \data|VGA|controller|controller_translator|Add1~38  ))
// \data|VGA|controller|controller_translator|Add1~2  = CARRY(( \data|VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \data|VGA|controller|controller_translator|Add1~39  ) + ( \data|VGA|controller|controller_translator|Add1~38  ))
// \data|VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\data|VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~38 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\data|VGA|controller|controller_translator|Add1~2 ),
	.shareout(\data|VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \data|VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N27
cyclonev_lcell_comb \data|VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \data|VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \data|VGA|controller|controller_translator|Add1~3  ) + ( \data|VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|VGA|controller|controller_translator|Add1~2 ),
	.sharein(\data|VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\data|VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \data|VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \data|VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \data|VGA|controller|controller_translator|Add1~5_sumout  & ( !\data|VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\data|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \data|colours[1]~1 (
// Equation(s):
// \data|colours[1]~1_combout  = ( \SW[8]~input_o  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|colours[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|colours[1]~1 .extended_lut = "off";
defparam \data|colours[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \data|colours[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \data|x[0]~0 (
// Equation(s):
// \data|x[0]~0_combout  = ( \data|Add2~13_sumout  & ( (\data|screenCount [0]) # (\KEY[2]~input_o ) ) ) # ( !\data|Add2~13_sumout  & ( (!\KEY[2]~input_o  & \data|screenCount [0]) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|screenCount [0]),
	.datae(gnd),
	.dataf(!\data|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x[0]~0 .extended_lut = "off";
defparam \data|x[0]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \data|x[1]~1 (
// Equation(s):
// \data|x[1]~1_combout  = ( \data|screenCount [1] & ( (!\KEY[2]~input_o ) # (\data|Add2~17_sumout ) ) ) # ( !\data|screenCount [1] & ( (\data|Add2~17_sumout  & \KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\data|Add2~17_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(!\data|screenCount [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x[1]~1 .extended_lut = "off";
defparam \data|x[1]~1 .lut_mask = 64'h0303F3F30303F3F3;
defparam \data|x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \data|x[2]~2 (
// Equation(s):
// \data|x[2]~2_combout  = ( \data|screenCount [2] & ( (!\KEY[2]~input_o ) # (\data|Add2~21_sumout ) ) ) # ( !\data|screenCount [2] & ( (\KEY[2]~input_o  & \data|Add2~21_sumout ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\data|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|screenCount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x[2]~2 .extended_lut = "off";
defparam \data|x[2]~2 .lut_mask = 64'h11111111BBBBBBBB;
defparam \data|x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \data|x[3]~3 (
// Equation(s):
// \data|x[3]~3_combout  = ( \data|screenCount [3] & ( \KEY[2]~input_o  & ( \data|Add2~25_sumout  ) ) ) # ( !\data|screenCount [3] & ( \KEY[2]~input_o  & ( \data|Add2~25_sumout  ) ) ) # ( \data|screenCount [3] & ( !\KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\data|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|screenCount [3]),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x[3]~3 .extended_lut = "off";
defparam \data|x[3]~3 .lut_mask = 64'h0000FFFF33333333;
defparam \data|x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \data|x[4]~4 (
// Equation(s):
// \data|x[4]~4_combout  = ( \KEY[2]~input_o  & ( \data|Add2~29_sumout  ) ) # ( !\KEY[2]~input_o  & ( \data|screenCount [4] ) )

	.dataa(gnd),
	.datab(!\data|Add2~29_sumout ),
	.datac(!\data|screenCount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x[4]~4 .extended_lut = "off";
defparam \data|x[4]~4 .lut_mask = 64'h0F0F0F0F33333333;
defparam \data|x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \data|VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \data|VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \data|VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \data|colours[2]~0 (
// Equation(s):
// \data|colours[2]~0_combout  = ( \SW[9]~input_o  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|colours[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|colours[2]~0 .extended_lut = "off";
defparam \data|colours[2]~0 .lut_mask = 64'h000000000000FFFF;
defparam \data|colours[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[2]~0_combout ,\data|colours[1]~1_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,\data|VGA|user_input_translator|Add0~17_sumout ,
\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,\data|VGA|controller|controller_translator|Add1~21_sumout ,
\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X11_Y8_N34
dffeas \data|VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \data|VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N44
dffeas \data|VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \data|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \data|VGA|user_input_translator|Add0~5_sumout  & ( (\data|VGA|writeEn~3_combout  & !\data|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|VGA|writeEn~3_combout ),
	.datac(gnd),
	.datad(!\data|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000033003300;
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N57
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \data|VGA|controller|controller_translator|Add1~1_sumout  & ( !\data|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000F0F0F0F0;
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[2]~0_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\data|VGA|user_input_translator|Add0~1_sumout  & ( (\data|VGA|writeEn~3_combout  & !\data|VGA|user_input_translator|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|VGA|writeEn~3_combout ),
	.datac(!\data|VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h3030303000000000;
defparam \data|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N42
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\data|VGA|controller|controller_translator|Add1~1_sumout  & ( !\data|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[2]~0_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X11_Y8_N59
dffeas \data|VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \data|VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N53
dffeas \data|VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \data|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N54
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\data|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\data|VGA|VideoMemory|auto_generated|ram_block1a8 )) ) ) # ( !\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ( (!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\data|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\data|VGA|VideoMemory|auto_generated|ram_block1a8 )) ) 
// )

	.dataa(!\data|VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datab(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\data|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\data|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datae(gnd),
	.dataf(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h11DD11DD1D1D1D1D;
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[1]~1_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[1]~1_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\data|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ) # (\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// \data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \data|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( 
// \data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\data|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\data|VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) ) ) ) # ( !\data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \data|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\data|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\data|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\data|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h00CC33FF0C0C3F3F;
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \data|colours[0]~2 (
// Equation(s):
// \data|colours[0]~2_combout  = ( \KEY[2]~input_o  & ( \SW[7]~input_o  ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|colours[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|colours[0]~2 .extended_lut = "off";
defparam \data|colours[0]~2 .lut_mask = 64'h0000000055555555;
defparam \data|colours[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[0]~2_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|colours[0]~2_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~37_sumout ,\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,
\data|VGA|user_input_translator|Add0~17_sumout ,\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~37_sumout ,\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,
\data|VGA|controller|controller_translator|Add1~21_sumout ,\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,
\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \data|VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\data|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\data|colours[0]~2_combout }),
	.portaaddr({\data|VGA|user_input_translator|Add0~33_sumout ,\data|VGA|user_input_translator|Add0~29_sumout ,\data|VGA|user_input_translator|Add0~25_sumout ,\data|VGA|user_input_translator|Add0~21_sumout ,\data|VGA|user_input_translator|Add0~17_sumout ,
\data|VGA|user_input_translator|Add0~13_sumout ,\data|VGA|user_input_translator|Add0~9_sumout ,\data|x[4]~4_combout ,\data|x[3]~3_combout ,\data|x[2]~2_combout ,\data|x[1]~1_combout ,\data|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\data|VGA|controller|controller_translator|Add1~33_sumout ,\data|VGA|controller|controller_translator|Add1~29_sumout ,\data|VGA|controller|controller_translator|Add1~25_sumout ,\data|VGA|controller|controller_translator|Add1~21_sumout ,
\data|VGA|controller|controller_translator|Add1~17_sumout ,\data|VGA|controller|controller_translator|Add1~13_sumout ,\data|VGA|controller|controller_translator|Add1~9_sumout ,\data|VGA|controller|xCounter [6],\data|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|VGA|controller|xCounter[4]~DUPLICATE_q ,\data|VGA|controller|xCounter [3],\data|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "fill:data|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N48
cyclonev_lcell_comb \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \data|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) # ( 
// !\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\data|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\data|VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\data|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) ) )

	.dataa(!\data|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\data|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\data|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datae(gnd),
	.dataf(!\data|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h3535353500FF00FF;
defparam \data|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
