{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635373755946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635373755947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 15:29:13 2021 " "Processing started: Wed Oct 27 15:29:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635373755947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635373755947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635373755948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635373756749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(13) " "Verilog HDL warning at bufferTri.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1635373756923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(14) " "Verilog HDL warning at bufferTri.v(14): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1635373756925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertri.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertri.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTri " "Found entity 1: bufferTri" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "../mergeTest/regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756945 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge8to16 _r.v(12) " "Verilog HDL macro warning at merge8to16 _r.v(12): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge8to16 _r.v(13) " "Verilog HDL macro warning at merge8to16 _r.v(13): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge8to16 _r.v(14) " "Verilog HDL macro warning at merge8to16 _r.v(14): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge8to16 _r.v(15) " "Verilog HDL macro warning at merge8to16 _r.v(15): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 ../mergeTest/merge8to16.v 16 merge8to16 _r.v(16) " "Verilog HDL macro warning at merge8to16 _r.v(16): overriding existing definition for macro \"a5\", which was defined in \"../mergeTest/merge8to16.v\", line 16" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 ../mergeTest/merge8to16.v 17 merge8to16 _r.v(17) " "Verilog HDL macro warning at merge8to16 _r.v(17): overriding existing definition for macro \"a6\", which was defined in \"../mergeTest/merge8to16.v\", line 17" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 ../mergeTest/merge8to16.v 18 merge8to16 _r.v(18) " "Verilog HDL macro warning at merge8to16 _r.v(18): overriding existing definition for macro \"a7\", which was defined in \"../mergeTest/merge8to16.v\", line 18" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756949 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 ../mergeTest/merge8to16.v 19 merge8to16 _r.v(19) " "Verilog HDL macro warning at merge8to16 _r.v(19): overriding existing definition for macro \"a8\", which was defined in \"../mergeTest/merge8to16.v\", line 19" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge8to16 _r.v(21) " "Verilog HDL macro warning at merge8to16 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge8to16 _r.v(22) " "Verilog HDL macro warning at merge8to16 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge8to16 _r.v(23) " "Verilog HDL macro warning at merge8to16 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge8to16 _r.v(24) " "Verilog HDL macro warning at merge8to16 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 ../mergeTest/merge8to16.v 25 merge8to16 _r.v(25) " "Verilog HDL macro warning at merge8to16 _r.v(25): overriding existing definition for macro \"b5\", which was defined in \"../mergeTest/merge8to16.v\", line 25" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 ../mergeTest/merge8to16.v 26 merge8to16 _r.v(26) " "Verilog HDL macro warning at merge8to16 _r.v(26): overriding existing definition for macro \"b6\", which was defined in \"../mergeTest/merge8to16.v\", line 26" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 ../mergeTest/merge8to16.v 27 merge8to16 _r.v(27) " "Verilog HDL macro warning at merge8to16 _r.v(27): overriding existing definition for macro \"b7\", which was defined in \"../mergeTest/merge8to16.v\", line 27" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 ../mergeTest/merge8to16.v 28 merge8to16 _r.v(28) " "Verilog HDL macro warning at merge8to16 _r.v(28): overriding existing definition for macro \"b8\", which was defined in \"../mergeTest/merge8to16.v\", line 28" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756951 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge4to8.v(15) " "Verilog HDL macro warning at merge4to8.v(15): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756955 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756958 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge4to8 _r.v(17) " "Verilog HDL macro warning at merge4to8 _r.v(17): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756958 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756959 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge_tb " "Found entity 1: merge_tb" {  } { { "../mergeTest/merge_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "../mergeTest/merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../mergeTest/comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortingnetwork4.v 1 1 " "Found 1 design units, including 1 entities, in source file sortingnetwork4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortingNetwork4 " "Found entity 1: sortingNetwork4" {  } { { "sortingNetwork4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQAM16.v(13) " "Verilog HDL warning at bufferTriQAM16.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1635373756979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqam16.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqam16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQAM16 " "Found entity 1: bufferTriQAM16" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756979 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(15) " "Verilog HDL warning at bufferTriQPSK.v(15): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1635373756981 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(16) " "Verilog HDL warning at bufferTriQPSK.v(16): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1635373756981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQPSK " "Found entity 1: bufferTriQPSK" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit_sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit_sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlUnit_sorter " "Found entity 1: ctrlUnit_sorter" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756984 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM256 ctrlUnit_sorter.v 32 muxQAM.v(15) " "Verilog HDL macro warning at muxQAM.v(15): overriding existing definition for macro \"QAM256\", which was defined in \"ctrlUnit_sorter.v\", line 32" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635373756986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxqam.v 1 1 " "Found 1 design units, including 1 entities, in source file muxqam.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxQAM " "Found entity 1: muxQAM" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635373756986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635373756986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sorter " "Elaborating entity \"sorter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635373757086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y1 sorter.v(69) " "Verilog HDL or VHDL warning at sorter.v(69): object \"y1\" assigned a value but never read" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757103 "|sorter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y2 sorter.v(70) " "Verilog HDL or VHDL warning at sorter.v(70): object \"y2\" assigned a value but never read" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757104 "|sorter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y3 sorter.v(71) " "Verilog HDL or VHDL warning at sorter.v(71): object \"y3\" assigned a value but never read" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757104 "|sorter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y4 sorter.v(72) " "Verilog HDL or VHDL warning at sorter.v(72): object \"y4\" assigned a value but never read" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757104 "|sorter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sortingNetwork4 sortingNetwork4:sortingNetwork " "Elaborating entity \"sortingNetwork4\" for hierarchy \"sortingNetwork4:sortingNetwork\"" {  } { { "sorter.v" "sortingNetwork" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator sortingNetwork4:sortingNetwork\|comparator:comparator0 " "Elaborating entity \"comparator\" for hierarchy \"sortingNetwork4:sortingNetwork\|comparator:comparator0\"" {  } { { "sortingNetwork4.v" "comparator0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge merge:mergeUnit " "Elaborating entity \"merge\" for hierarchy \"merge:mergeUnit\"" {  } { { "sorter.v" "mergeUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 64 merge.v(22) " "Verilog HDL assignment warning at merge.v(22): truncated value with size 256 to match size of target (64)" {  } { { "../mergeTest/merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757141 "|sorter|merge:mergeUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8_r merge:mergeUnit\|merge4to8_r:_4to8 " "Elaborating entity \"merge4to8_r\" for hierarchy \"merge:mergeUnit\|merge4to8_r:_4to8\"" {  } { { "../mergeTest/merge.v" "_4to8" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a1 merge4to8 _r.v(25) " "Verilog HDL or VHDL warning at merge4to8 _r.v(25): object \"a1\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757188 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a2 merge4to8 _r.v(26) " "Verilog HDL or VHDL warning at merge4to8 _r.v(26): object \"a2\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757188 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a3 merge4to8 _r.v(27) " "Verilog HDL or VHDL warning at merge4to8 _r.v(27): object \"a3\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757189 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a4 merge4to8 _r.v(28) " "Verilog HDL or VHDL warning at merge4to8 _r.v(28): object \"a4\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757189 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1 merge4to8 _r.v(30) " "Verilog HDL or VHDL warning at merge4to8 _r.v(30): object \"b1\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757189 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2 merge4to8 _r.v(31) " "Verilog HDL or VHDL warning at merge4to8 _r.v(31): object \"b2\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757189 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3 merge4to8 _r.v(32) " "Verilog HDL or VHDL warning at merge4to8 _r.v(32): object \"b3\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757190 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 merge4to8 _r.v(33) " "Verilog HDL or VHDL warning at merge4to8 _r.v(33): object \"b4\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757190 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8 _r.v(102) " "Verilog HDL or VHDL warning at merge4to8 _r.v(102): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8 _r.v(103) " "Verilog HDL or VHDL warning at merge4to8 _r.v(103): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8 _r.v(104) " "Verilog HDL or VHDL warning at merge4to8 _r.v(104): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8 _r.v(105) " "Verilog HDL or VHDL warning at merge4to8 _r.v(105): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8 _r.v(106) " "Verilog HDL or VHDL warning at merge4to8 _r.v(106): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8 _r.v(107) " "Verilog HDL or VHDL warning at merge4to8 _r.v(107): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757191 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8 _r.v(108) " "Verilog HDL or VHDL warning at merge4to8 _r.v(108): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757192 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8 _r.v(109) " "Verilog HDL or VHDL warning at merge4to8 _r.v(109): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757192 "|sorter|merge:mergeUnit|merge4to8_r:_4to8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|merge4to8_r:_4to8\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|merge4to8_r:_4to8\|regLoad:register\"" {  } { { "../mergeTest/merge4to8 _r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge2to4 merge:mergeUnit\|merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0 " "Elaborating entity \"merge2to4\" for hierarchy \"merge:mergeUnit\|merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0\"" {  } { { "../mergeTest/merge4to8 _r.v" "oddEvenMerge\[0\].merge2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge8to16_r merge:mergeUnit\|merge8to16_r:_8to16 " "Elaborating entity \"merge8to16_r\" for hierarchy \"merge:mergeUnit\|merge8to16_r:_8to16\"" {  } { { "../mergeTest/merge.v" "_8to16" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina1 merge8to16 _r.v(29) " "Verilog HDL or VHDL warning at merge8to16 _r.v(29): object \"ina1\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina2 merge8to16 _r.v(30) " "Verilog HDL or VHDL warning at merge8to16 _r.v(30): object \"ina2\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina3 merge8to16 _r.v(31) " "Verilog HDL or VHDL warning at merge8to16 _r.v(31): object \"ina3\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina4 merge8to16 _r.v(32) " "Verilog HDL or VHDL warning at merge8to16 _r.v(32): object \"ina4\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina5 merge8to16 _r.v(33) " "Verilog HDL or VHDL warning at merge8to16 _r.v(33): object \"ina5\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina6 merge8to16 _r.v(34) " "Verilog HDL or VHDL warning at merge8to16 _r.v(34): object \"ina6\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757259 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina7 merge8to16 _r.v(35) " "Verilog HDL or VHDL warning at merge8to16 _r.v(35): object \"ina7\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ina8 merge8to16 _r.v(36) " "Verilog HDL or VHDL warning at merge8to16 _r.v(36): object \"ina8\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb1 merge8to16 _r.v(38) " "Verilog HDL or VHDL warning at merge8to16 _r.v(38): object \"inb1\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb2 merge8to16 _r.v(39) " "Verilog HDL or VHDL warning at merge8to16 _r.v(39): object \"inb2\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb3 merge8to16 _r.v(40) " "Verilog HDL or VHDL warning at merge8to16 _r.v(40): object \"inb3\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb4 merge8to16 _r.v(41) " "Verilog HDL or VHDL warning at merge8to16 _r.v(41): object \"inb4\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb5 merge8to16 _r.v(42) " "Verilog HDL or VHDL warning at merge8to16 _r.v(42): object \"inb5\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb6 merge8to16 _r.v(43) " "Verilog HDL or VHDL warning at merge8to16 _r.v(43): object \"inb6\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb7 merge8to16 _r.v(44) " "Verilog HDL or VHDL warning at merge8to16 _r.v(44): object \"inb7\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inb8 merge8to16 _r.v(45) " "Verilog HDL or VHDL warning at merge8to16 _r.v(45): object \"inb8\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge8to16 _r.v(110) " "Verilog HDL or VHDL warning at merge8to16 _r.v(110): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge8to16 _r.v(111) " "Verilog HDL or VHDL warning at merge8to16 _r.v(111): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge8to16 _r.v(112) " "Verilog HDL or VHDL warning at merge8to16 _r.v(112): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757260 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge8to16 _r.v(113) " "Verilog HDL or VHDL warning at merge8to16 _r.v(113): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge8to16 _r.v(114) " "Verilog HDL or VHDL warning at merge8to16 _r.v(114): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge8to16 _r.v(115) " "Verilog HDL or VHDL warning at merge8to16 _r.v(115): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge8to16 _r.v(116) " "Verilog HDL or VHDL warning at merge8to16 _r.v(116): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge8to16 _r.v(117) " "Verilog HDL or VHDL warning at merge8to16 _r.v(117): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 merge8to16 _r.v(119) " "Verilog HDL or VHDL warning at merge8to16 _r.v(119): object \"c9\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 merge8to16 _r.v(120) " "Verilog HDL or VHDL warning at merge8to16 _r.v(120): object \"c10\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 merge8to16 _r.v(121) " "Verilog HDL or VHDL warning at merge8to16 _r.v(121): object \"c11\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 merge8to16 _r.v(122) " "Verilog HDL or VHDL warning at merge8to16 _r.v(122): object \"c12\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 merge8to16 _r.v(123) " "Verilog HDL or VHDL warning at merge8to16 _r.v(123): object \"c13\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 merge8to16 _r.v(124) " "Verilog HDL or VHDL warning at merge8to16 _r.v(124): object \"c14\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 merge8to16 _r.v(125) " "Verilog HDL or VHDL warning at merge8to16 _r.v(125): object \"c15\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 merge8to16 _r.v(126) " "Verilog HDL or VHDL warning at merge8to16 _r.v(126): object \"c16\" assigned a value but never read" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757261 "|sorter|merge:mergeUnit|merge8to16_r:_8to16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|merge8to16_r:_8to16\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|merge8to16_r:_8to16\|regLoad:register\"" {  } { { "../mergeTest/merge8to16 _r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8 merge:mergeUnit\|merge8to16_r:_8to16\|merge4to8:oddEvenMerge\[0\].merge4to8_0 " "Elaborating entity \"merge4to8\" for hierarchy \"merge:mergeUnit\|merge8to16_r:_8to16\|merge4to8:oddEvenMerge\[0\].merge4to8_0\"" {  } { { "../mergeTest/merge8to16 _r.v" "oddEvenMerge\[0\].merge4to8_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8.v(77) " "Verilog HDL or VHDL warning at merge4to8.v(77): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8.v(78) " "Verilog HDL or VHDL warning at merge4to8.v(78): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8.v(79) " "Verilog HDL or VHDL warning at merge4to8.v(79): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8.v(80) " "Verilog HDL or VHDL warning at merge4to8.v(80): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8.v(81) " "Verilog HDL or VHDL warning at merge4to8.v(81): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8.v(82) " "Verilog HDL or VHDL warning at merge4to8.v(82): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757277 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8.v(83) " "Verilog HDL or VHDL warning at merge4to8.v(83): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757278 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8.v(84) " "Verilog HDL or VHDL warning at merge4to8.v(84): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635373757278 "|sorter|merge:mergeUnit|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxQAM muxQAM:muxQAM_0 " "Elaborating entity \"muxQAM\" for hierarchy \"muxQAM:muxQAM_0\"" {  } { { "sorter.v" "muxQAM_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlUnit_sorter ctrlUnit_sorter:controlUnit " "Elaborating entity \"ctrlUnit_sorter\" for hierarchy \"ctrlUnit_sorter:controlUnit\"" {  } { { "sorter.v" "controlUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635373757345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(68) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(74) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(74): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(84) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(84): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(111) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(111): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(115) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(115): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(128) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(128): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635373757350 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1635373757761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1635373757868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635373757889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 15:29:17 2021 " "Processing ended: Wed Oct 27 15:29:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635373757889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635373757889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635373757889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635373757889 ""}
