// Seed: 3378093513
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = 1'b0;
  uwire id_3 = 1'b0 - 1;
  assign id_1 = (id_1) + id_2;
  module_0();
  wire id_4 = ~1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0();
  assign id_1 = id_3;
endmodule
macromodule module_3 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  module_0();
endmodule
