Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/uart_i2c_master_tb_isim_beh.exe" -prj "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/uart_i2c_master_tb_beh.prj" "work.uart_i2c_master_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/scl_gen.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/reg.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/uart_i2c_master.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/uart_i2c_master_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98888 KB
Fuse CPU Usage: 1050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity scl_gen [scl_gen_default]
Compiling architecture behavioral of entity uart_i2c_master [\uart_i2c_master(4,2,12,16,8,4,4...]
Compiling architecture behavior of entity uart_i2c_master_tb
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable /home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/uart_i2c_master_tb_isim_beh.exe
Fuse Memory Usage: 1199904 KB
Fuse CPU Usage: 1170 ms
GCC CPU Usage: 220 ms
