
DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000488  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  0800064c  0800064c  0000164c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000650  08000650  00001658  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000650  08000650  00001658  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000650  08000658  00001658  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000650  08000650  00001650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000654  08000654  00001654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001658  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000658  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000658  00002020  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00001658  2**0
                  CONTENTS, READONLY
 12 .debug_info   000003aa  00000000  00000000  00001682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000027d  00000000  00000000  00001a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a0  00000000  00000000  00001cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000067  00000000  00000000  00001d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001187  00000000  00000000  00001db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000eb8  00000000  00000000  00002f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00004345  00000000  00000000  00003df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000813b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000134  00000000  00000000  00008180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000082b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000634 	.word	0x08000634

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000634 	.word	0x08000634

08000204 <adc_dma_init>:
#define RCC_APB2ENR     (*(volatile uint32_t *)(RCC_BASE + 0x44))

volatile uint16_t adc_buffer[ADC_BUF_LEN];

void adc_dma_init(void)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
    /* ---------- CLOCK ENABLE ---------- */
    RCC_AHB1ENR |= (1 << 0);   // GPIOA
 800020a:	4b69      	ldr	r3, [pc, #420]	@ (80003b0 <adc_dma_init+0x1ac>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a68      	ldr	r2, [pc, #416]	@ (80003b0 <adc_dma_init+0x1ac>)
 8000210:	f043 0301 	orr.w	r3, r3, #1
 8000214:	6013      	str	r3, [r2, #0]
    RCC_AHB1ENR |= (1 << 22);  // DMA2
 8000216:	4b66      	ldr	r3, [pc, #408]	@ (80003b0 <adc_dma_init+0x1ac>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a65      	ldr	r2, [pc, #404]	@ (80003b0 <adc_dma_init+0x1ac>)
 800021c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000220:	6013      	str	r3, [r2, #0]
    RCC_APB1ENR |= (1 << 0);   // TIM2
 8000222:	4b64      	ldr	r3, [pc, #400]	@ (80003b4 <adc_dma_init+0x1b0>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a63      	ldr	r2, [pc, #396]	@ (80003b4 <adc_dma_init+0x1b0>)
 8000228:	f043 0301 	orr.w	r3, r3, #1
 800022c:	6013      	str	r3, [r2, #0]
    RCC_APB2ENR |= (1 << 8);   // ADC1
 800022e:	4b62      	ldr	r3, [pc, #392]	@ (80003b8 <adc_dma_init+0x1b4>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a61      	ldr	r2, [pc, #388]	@ (80003b8 <adc_dma_init+0x1b4>)
 8000234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000238:	6013      	str	r3, [r2, #0]

    /* ---------- GPIO ---------- */
    GPIOA_MODER &= ~(3 << 0);
 800023a:	4b60      	ldr	r3, [pc, #384]	@ (80003bc <adc_dma_init+0x1b8>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a5f      	ldr	r2, [pc, #380]	@ (80003bc <adc_dma_init+0x1b8>)
 8000240:	f023 0303 	bic.w	r3, r3, #3
 8000244:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=  (3 << 0); // PA0 analog
 8000246:	4b5d      	ldr	r3, [pc, #372]	@ (80003bc <adc_dma_init+0x1b8>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a5c      	ldr	r2, [pc, #368]	@ (80003bc <adc_dma_init+0x1b8>)
 800024c:	f043 0303 	orr.w	r3, r3, #3
 8000250:	6013      	str	r3, [r2, #0]

    /* ---------- TIM2 (100 Hz TRGO) ---------- */
    TIM2_PSC = 15999;
 8000252:	4b5b      	ldr	r3, [pc, #364]	@ (80003c0 <adc_dma_init+0x1bc>)
 8000254:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000258:	601a      	str	r2, [r3, #0]
    TIM2_ARR = 9;
 800025a:	4b5a      	ldr	r3, [pc, #360]	@ (80003c4 <adc_dma_init+0x1c0>)
 800025c:	2209      	movs	r2, #9
 800025e:	601a      	str	r2, [r3, #0]
    TIM2_CR2 &= ~(7 << 4);     // CLEAR MMS
 8000260:	4b59      	ldr	r3, [pc, #356]	@ (80003c8 <adc_dma_init+0x1c4>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a58      	ldr	r2, [pc, #352]	@ (80003c8 <adc_dma_init+0x1c4>)
 8000266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800026a:	6013      	str	r3, [r2, #0]
    TIM2_CR2 |=  (2 << 4);     // TRGO = update
 800026c:	4b56      	ldr	r3, [pc, #344]	@ (80003c8 <adc_dma_init+0x1c4>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a55      	ldr	r2, [pc, #340]	@ (80003c8 <adc_dma_init+0x1c4>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6013      	str	r3, [r2, #0]
    TIM2_CR1 |= 1;             // CEN
 8000278:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6013      	str	r3, [r2, #0]

    /* ---------- DMA ---------- */
    DMA2_S0CR &= ~1;
 8000288:	4b50      	ldr	r3, [pc, #320]	@ (80003cc <adc_dma_init+0x1c8>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a4f      	ldr	r2, [pc, #316]	@ (80003cc <adc_dma_init+0x1c8>)
 800028e:	f023 0301 	bic.w	r3, r3, #1
 8000292:	6013      	str	r3, [r2, #0]
    while (DMA2_S0CR & 1);
 8000294:	bf00      	nop
 8000296:	4b4d      	ldr	r3, [pc, #308]	@ (80003cc <adc_dma_init+0x1c8>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f003 0301 	and.w	r3, r3, #1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d1f9      	bne.n	8000296 <adc_dma_init+0x92>

    DMA2_LIFCR = 0x3D;
 80002a2:	4b4b      	ldr	r3, [pc, #300]	@ (80003d0 <adc_dma_init+0x1cc>)
 80002a4:	223d      	movs	r2, #61	@ 0x3d
 80002a6:	601a      	str	r2, [r3, #0]

    DMA2_S0PAR  = (uint32_t)&ADC1_DR;
 80002a8:	4b4a      	ldr	r3, [pc, #296]	@ (80003d4 <adc_dma_init+0x1d0>)
 80002aa:	4a4b      	ldr	r2, [pc, #300]	@ (80003d8 <adc_dma_init+0x1d4>)
 80002ac:	601a      	str	r2, [r3, #0]
    DMA2_S0M0AR = (uint32_t)adc_buffer;
 80002ae:	4b4b      	ldr	r3, [pc, #300]	@ (80003dc <adc_dma_init+0x1d8>)
 80002b0:	4a4b      	ldr	r2, [pc, #300]	@ (80003e0 <adc_dma_init+0x1dc>)
 80002b2:	601a      	str	r2, [r3, #0]
    DMA2_S0NDTR = ADC_BUF_LEN;
 80002b4:	4b4b      	ldr	r3, [pc, #300]	@ (80003e4 <adc_dma_init+0x1e0>)
 80002b6:	2201      	movs	r2, #1
 80002b8:	601a      	str	r2, [r3, #0]

    DMA2_S0CR &= ~(7 << 25);   // Channel 0 (ADC1)
 80002ba:	4b44      	ldr	r3, [pc, #272]	@ (80003cc <adc_dma_init+0x1c8>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a43      	ldr	r2, [pc, #268]	@ (80003cc <adc_dma_init+0x1c8>)
 80002c0:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80002c4:	6013      	str	r3, [r2, #0]
    DMA2_S0CR &= ~(3 << 11);
 80002c6:	4b41      	ldr	r3, [pc, #260]	@ (80003cc <adc_dma_init+0x1c8>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a40      	ldr	r2, [pc, #256]	@ (80003cc <adc_dma_init+0x1c8>)
 80002cc:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80002d0:	6013      	str	r3, [r2, #0]
    DMA2_S0CR |=  (1 << 11);   // PSIZE = 16-bit
 80002d2:	4b3e      	ldr	r3, [pc, #248]	@ (80003cc <adc_dma_init+0x1c8>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a3d      	ldr	r2, [pc, #244]	@ (80003cc <adc_dma_init+0x1c8>)
 80002d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80002dc:	6013      	str	r3, [r2, #0]
    DMA2_S0CR &= ~(3 << 13);
 80002de:	4b3b      	ldr	r3, [pc, #236]	@ (80003cc <adc_dma_init+0x1c8>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a3a      	ldr	r2, [pc, #232]	@ (80003cc <adc_dma_init+0x1c8>)
 80002e4:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80002e8:	6013      	str	r3, [r2, #0]
    DMA2_S0CR |=  (1 << 13);   // MSIZE = 16-bit
 80002ea:	4b38      	ldr	r3, [pc, #224]	@ (80003cc <adc_dma_init+0x1c8>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a37      	ldr	r2, [pc, #220]	@ (80003cc <adc_dma_init+0x1c8>)
 80002f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002f4:	6013      	str	r3, [r2, #0]
    DMA2_S0CR |= (1 << 10);    // MINC
 80002f6:	4b35      	ldr	r3, [pc, #212]	@ (80003cc <adc_dma_init+0x1c8>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	4a34      	ldr	r2, [pc, #208]	@ (80003cc <adc_dma_init+0x1c8>)
 80002fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000300:	6013      	str	r3, [r2, #0]
    DMA2_S0CR |= (1 << 8);     // CIRCULAR
 8000302:	4b32      	ldr	r3, [pc, #200]	@ (80003cc <adc_dma_init+0x1c8>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	4a31      	ldr	r2, [pc, #196]	@ (80003cc <adc_dma_init+0x1c8>)
 8000308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800030c:	6013      	str	r3, [r2, #0]
    DMA2_S0CR |= 1;            // ENABLE
 800030e:	4b2f      	ldr	r3, [pc, #188]	@ (80003cc <adc_dma_init+0x1c8>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a2e      	ldr	r2, [pc, #184]	@ (80003cc <adc_dma_init+0x1c8>)
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	6013      	str	r3, [r2, #0]

    /* ---------- ADC ---------- */
    ADC1_SMPR2 |= (7 << 0);    // Max sample time CH0
 800031a:	4b33      	ldr	r3, [pc, #204]	@ (80003e8 <adc_dma_init+0x1e4>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a32      	ldr	r2, [pc, #200]	@ (80003e8 <adc_dma_init+0x1e4>)
 8000320:	f043 0307 	orr.w	r3, r3, #7
 8000324:	6013      	str	r3, [r2, #0]
    ADC1_SQR1 = 0;
 8000326:	4b31      	ldr	r3, [pc, #196]	@ (80003ec <adc_dma_init+0x1e8>)
 8000328:	2200      	movs	r2, #0
 800032a:	601a      	str	r2, [r3, #0]
    ADC1_SQR3 = 0;             // Channel 0 (PA0)
 800032c:	4b30      	ldr	r3, [pc, #192]	@ (80003f0 <adc_dma_init+0x1ec>)
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
    ADC1_CR2 |= (1 << 8);      // DMA
 8000332:	4b30      	ldr	r3, [pc, #192]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a2f      	ldr	r2, [pc, #188]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800033c:	6013      	str	r3, [r2, #0]
    ADC1_CR2 |= (1 << 9);      // DDS
 800033e:	4b2d      	ldr	r3, [pc, #180]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a2c      	ldr	r2, [pc, #176]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000344:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000348:	6013      	str	r3, [r2, #0]
    ADC1_CR2 &= ~(0xF << 24);
 800034a:	4b2a      	ldr	r3, [pc, #168]	@ (80003f4 <adc_dma_init+0x1f0>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a29      	ldr	r2, [pc, #164]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000350:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000354:	6013      	str	r3, [r2, #0]
    ADC1_CR2 |=  (6 << 24);    // TIM2 TRGO
 8000356:	4b27      	ldr	r3, [pc, #156]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a26      	ldr	r2, [pc, #152]	@ (80003f4 <adc_dma_init+0x1f0>)
 800035c:	f043 63c0 	orr.w	r3, r3, #100663296	@ 0x6000000
 8000360:	6013      	str	r3, [r2, #0]
    ADC1_CR2 &= ~(3 << 28);
 8000362:	4b24      	ldr	r3, [pc, #144]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4a23      	ldr	r2, [pc, #140]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000368:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800036c:	6013      	str	r3, [r2, #0]
    ADC1_CR2 |=  (1 << 28);    // Rising edge
 800036e:	4b21      	ldr	r3, [pc, #132]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	4a20      	ldr	r2, [pc, #128]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000378:	6013      	str	r3, [r2, #0]
    ADC1_CR2 |= 1;             // ADC ON
 800037a:	4b1e      	ldr	r3, [pc, #120]	@ (80003f4 <adc_dma_init+0x1f0>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4a1d      	ldr	r2, [pc, #116]	@ (80003f4 <adc_dma_init+0x1f0>)
 8000380:	f043 0301 	orr.w	r3, r3, #1
 8000384:	6013      	str	r3, [r2, #0]
    for (volatile int i = 0; i < 1000; i++);
 8000386:	2300      	movs	r3, #0
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	e002      	b.n	8000392 <adc_dma_init+0x18e>
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3301      	adds	r3, #1
 8000390:	607b      	str	r3, [r7, #4]
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000398:	dbf8      	blt.n	800038c <adc_dma_init+0x188>
    ADC1_CR2 |= (1 << 30);     // ONE dummy SWSTART
 800039a:	4b16      	ldr	r3, [pc, #88]	@ (80003f4 <adc_dma_init+0x1f0>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a15      	ldr	r2, [pc, #84]	@ (80003f4 <adc_dma_init+0x1f0>)
 80003a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80003a4:	6013      	str	r3, [r2, #0]
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr
 80003b0:	40023830 	.word	0x40023830
 80003b4:	40023840 	.word	0x40023840
 80003b8:	40023844 	.word	0x40023844
 80003bc:	40020000 	.word	0x40020000
 80003c0:	40000028 	.word	0x40000028
 80003c4:	4000002c 	.word	0x4000002c
 80003c8:	40000004 	.word	0x40000004
 80003cc:	40026410 	.word	0x40026410
 80003d0:	40026408 	.word	0x40026408
 80003d4:	40026418 	.word	0x40026418
 80003d8:	4001204c 	.word	0x4001204c
 80003dc:	4002641c 	.word	0x4002641c
 80003e0:	2000001c 	.word	0x2000001c
 80003e4:	40026414 	.word	0x40026414
 80003e8:	40012010 	.word	0x40012010
 80003ec:	4001202c 	.word	0x4001202c
 80003f0:	40012034 	.word	0x40012034
 80003f4:	40012008 	.word	0x40012008

080003f8 <main>:
#endif
#include "uart.h"
#include "adc_dma.h"

int main(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
    uart_init();
 80003fe:	f000 f81d 	bl	800043c <uart_init>
    adc_dma_init();
 8000402:	f7ff feff 	bl	8000204 <adc_dma_init>

    while (1)
    {
        uart_send_dec(adc_buffer[0]);
 8000406:	4b0a      	ldr	r3, [pc, #40]	@ (8000430 <main+0x38>)
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	b29b      	uxth	r3, r3
 800040c:	4618      	mov	r0, r3
 800040e:	f000 f883 	bl	8000518 <uart_send_dec>
        uart_send_string("\r\n");
 8000412:	4808      	ldr	r0, [pc, #32]	@ (8000434 <main+0x3c>)
 8000414:	f000 f86a 	bl	80004ec <uart_send_string>

        for (volatile int d = 0; d < 200000; d++);  // small readable delay
 8000418:	2300      	movs	r3, #0
 800041a:	607b      	str	r3, [r7, #4]
 800041c:	e002      	b.n	8000424 <main+0x2c>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	3301      	adds	r3, #1
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a04      	ldr	r2, [pc, #16]	@ (8000438 <main+0x40>)
 8000428:	4293      	cmp	r3, r2
 800042a:	ddf8      	ble.n	800041e <main+0x26>
        uart_send_dec(adc_buffer[0]);
 800042c:	e7eb      	b.n	8000406 <main+0xe>
 800042e:	bf00      	nop
 8000430:	2000001c 	.word	0x2000001c
 8000434:	0800064c 	.word	0x0800064c
 8000438:	00030d3f 	.word	0x00030d3f

0800043c <uart_init>:
#define USART2_DR       (*(volatile uint32_t *)(USART2_BASE + 0x04))
#define USART2_BRR      (*(volatile uint32_t *)(USART2_BASE + 0x08))
#define USART2_CR1      (*(volatile uint32_t *)(USART2_BASE + 0x0C))

void uart_init(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
    RCC_APB1ENR |= (1 << 17); // Enable USART2 clock
 8000440:	4b18      	ldr	r3, [pc, #96]	@ (80004a4 <uart_init+0x68>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a17      	ldr	r2, [pc, #92]	@ (80004a4 <uart_init+0x68>)
 8000446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800044a:	6013      	str	r3, [r2, #0]
    RCC_AHB1ENR |= (1 << 0);  // Enable GPIOA clock
 800044c:	4b16      	ldr	r3, [pc, #88]	@ (80004a8 <uart_init+0x6c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a15      	ldr	r2, [pc, #84]	@ (80004a8 <uart_init+0x6c>)
 8000452:	f043 0301 	orr.w	r3, r3, #1
 8000456:	6013      	str	r3, [r2, #0]

    // PA2 -> USART2_TX
    GPIOA_MODER &= ~(3 << 4);
 8000458:	4b14      	ldr	r3, [pc, #80]	@ (80004ac <uart_init+0x70>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a13      	ldr	r2, [pc, #76]	@ (80004ac <uart_init+0x70>)
 800045e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000462:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=  (2 << 4); // AF
 8000464:	4b11      	ldr	r3, [pc, #68]	@ (80004ac <uart_init+0x70>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4a10      	ldr	r2, [pc, #64]	@ (80004ac <uart_init+0x70>)
 800046a:	f043 0320 	orr.w	r3, r3, #32
 800046e:	6013      	str	r3, [r2, #0]
    GPIOA_AFRL  |=  (7 << 8); // AF7
 8000470:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <uart_init+0x74>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a0e      	ldr	r2, [pc, #56]	@ (80004b0 <uart_init+0x74>)
 8000476:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800047a:	6013      	str	r3, [r2, #0]

    USART2_BRR = 0x8B;        // 115200 @ 16 MHz
 800047c:	4b0d      	ldr	r3, [pc, #52]	@ (80004b4 <uart_init+0x78>)
 800047e:	228b      	movs	r2, #139	@ 0x8b
 8000480:	601a      	str	r2, [r3, #0]
    USART2_CR1 |= (1 << 3);   // TE
 8000482:	4b0d      	ldr	r3, [pc, #52]	@ (80004b8 <uart_init+0x7c>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a0c      	ldr	r2, [pc, #48]	@ (80004b8 <uart_init+0x7c>)
 8000488:	f043 0308 	orr.w	r3, r3, #8
 800048c:	6013      	str	r3, [r2, #0]
    USART2_CR1 |= (1 << 13);  // UE
 800048e:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <uart_init+0x7c>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a09      	ldr	r2, [pc, #36]	@ (80004b8 <uart_init+0x7c>)
 8000494:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000498:	6013      	str	r3, [r2, #0]
}
 800049a:	bf00      	nop
 800049c:	46bd      	mov	sp, r7
 800049e:	bc80      	pop	{r7}
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	40023840 	.word	0x40023840
 80004a8:	40023830 	.word	0x40023830
 80004ac:	40020000 	.word	0x40020000
 80004b0:	40020020 	.word	0x40020020
 80004b4:	40004408 	.word	0x40004408
 80004b8:	4000440c 	.word	0x4000440c

080004bc <uart_send_char>:

void uart_send_char(char c)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
    while (!(USART2_SR & (1 << 7)));
 80004c6:	bf00      	nop
 80004c8:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <uart_send_char+0x28>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d0f9      	beq.n	80004c8 <uart_send_char+0xc>
    USART2_DR = c;
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <uart_send_char+0x2c>)
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	6013      	str	r3, [r2, #0]
}
 80004da:	bf00      	nop
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	40004400 	.word	0x40004400
 80004e8:	40004404 	.word	0x40004404

080004ec <uart_send_string>:

void uart_send_string(const char *s)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
    while (*s) uart_send_char(*s++);
 80004f4:	e006      	b.n	8000504 <uart_send_string+0x18>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	1c5a      	adds	r2, r3, #1
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	4618      	mov	r0, r3
 8000500:	f7ff ffdc 	bl	80004bc <uart_send_char>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d1f4      	bne.n	80004f6 <uart_send_string+0xa>
}
 800050c:	bf00      	nop
 800050e:	bf00      	nop
 8000510:	3708      	adds	r7, #8
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
	...

08000518 <uart_send_dec>:

void uart_send_dec(uint16_t v)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	80fb      	strh	r3, [r7, #6]
    char buf[5];
    int i = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	617b      	str	r3, [r7, #20]

    if (v == 0)
 8000526:	88fb      	ldrh	r3, [r7, #6]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d11e      	bne.n	800056a <uart_send_dec+0x52>
    {
        uart_send_char('0');
 800052c:	2030      	movs	r0, #48	@ 0x30
 800052e:	f7ff ffc5 	bl	80004bc <uart_send_char>
 8000532:	e02b      	b.n	800058c <uart_send_dec+0x74>
        return;
    }

    while (v)
    {
        buf[i++] = (v % 10) + '0';
 8000534:	88fa      	ldrh	r2, [r7, #6]
 8000536:	4b17      	ldr	r3, [pc, #92]	@ (8000594 <uart_send_dec+0x7c>)
 8000538:	fba3 1302 	umull	r1, r3, r3, r2
 800053c:	08d9      	lsrs	r1, r3, #3
 800053e:	460b      	mov	r3, r1
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	440b      	add	r3, r1
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	1ad3      	subs	r3, r2, r3
 8000548:	b29b      	uxth	r3, r3
 800054a:	b2da      	uxtb	r2, r3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	1c59      	adds	r1, r3, #1
 8000550:	6179      	str	r1, [r7, #20]
 8000552:	3230      	adds	r2, #48	@ 0x30
 8000554:	b2d2      	uxtb	r2, r2
 8000556:	3318      	adds	r3, #24
 8000558:	443b      	add	r3, r7
 800055a:	f803 2c0c 	strb.w	r2, [r3, #-12]
        v /= 10;
 800055e:	88fb      	ldrh	r3, [r7, #6]
 8000560:	4a0c      	ldr	r2, [pc, #48]	@ (8000594 <uart_send_dec+0x7c>)
 8000562:	fba2 2303 	umull	r2, r3, r2, r3
 8000566:	08db      	lsrs	r3, r3, #3
 8000568:	80fb      	strh	r3, [r7, #6]
    while (v)
 800056a:	88fb      	ldrh	r3, [r7, #6]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d1e1      	bne.n	8000534 <uart_send_dec+0x1c>
    }
    while (i--) uart_send_char(buf[i]);
 8000570:	e007      	b.n	8000582 <uart_send_dec+0x6a>
 8000572:	f107 020c 	add.w	r2, r7, #12
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	4413      	add	r3, r2
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff ff9d 	bl	80004bc <uart_send_char>
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	1e5a      	subs	r2, r3, #1
 8000586:	617a      	str	r2, [r7, #20]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d1f2      	bne.n	8000572 <uart_send_dec+0x5a>
}
 800058c:	3718      	adds	r7, #24
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	cccccccd 	.word	0xcccccccd

08000598 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000598:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800059a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800059c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a0:	480c      	ldr	r0, [pc, #48]	@ (80005d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80005a2:	490d      	ldr	r1, [pc, #52]	@ (80005d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005a4:	4a0d      	ldr	r2, [pc, #52]	@ (80005dc <LoopForever+0xe>)
  movs r3, #0
 80005a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a8:	e002      	b.n	80005b0 <LoopCopyDataInit>

080005aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ae:	3304      	adds	r3, #4

080005b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b4:	d3f9      	bcc.n	80005aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005b6:	4a0a      	ldr	r2, [pc, #40]	@ (80005e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005b8:	4c0a      	ldr	r4, [pc, #40]	@ (80005e4 <LoopForever+0x16>)
  movs r3, #0
 80005ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005bc:	e001      	b.n	80005c2 <LoopFillZerobss>

080005be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c0:	3204      	adds	r2, #4

080005c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c4:	d3fb      	bcc.n	80005be <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80005c6:	f000 f811 	bl	80005ec <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80005ca:	f7ff ff15 	bl	80003f8 <main>

080005ce <LoopForever>:

LoopForever:
  b LoopForever
 80005ce:	e7fe      	b.n	80005ce <LoopForever>
  ldr   r0, =_estack
 80005d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005d8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80005dc:	08000658 	.word	0x08000658
  ldr r2, =_sbss
 80005e0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80005e4:	20000020 	.word	0x20000020

080005e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005e8:	e7fe      	b.n	80005e8 <ADC_IRQHandler>
	...

080005ec <__libc_init_array>:
 80005ec:	b570      	push	{r4, r5, r6, lr}
 80005ee:	4d0d      	ldr	r5, [pc, #52]	@ (8000624 <__libc_init_array+0x38>)
 80005f0:	4c0d      	ldr	r4, [pc, #52]	@ (8000628 <__libc_init_array+0x3c>)
 80005f2:	1b64      	subs	r4, r4, r5
 80005f4:	10a4      	asrs	r4, r4, #2
 80005f6:	2600      	movs	r6, #0
 80005f8:	42a6      	cmp	r6, r4
 80005fa:	d109      	bne.n	8000610 <__libc_init_array+0x24>
 80005fc:	4d0b      	ldr	r5, [pc, #44]	@ (800062c <__libc_init_array+0x40>)
 80005fe:	4c0c      	ldr	r4, [pc, #48]	@ (8000630 <__libc_init_array+0x44>)
 8000600:	f000 f818 	bl	8000634 <_init>
 8000604:	1b64      	subs	r4, r4, r5
 8000606:	10a4      	asrs	r4, r4, #2
 8000608:	2600      	movs	r6, #0
 800060a:	42a6      	cmp	r6, r4
 800060c:	d105      	bne.n	800061a <__libc_init_array+0x2e>
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f855 3b04 	ldr.w	r3, [r5], #4
 8000614:	4798      	blx	r3
 8000616:	3601      	adds	r6, #1
 8000618:	e7ee      	b.n	80005f8 <__libc_init_array+0xc>
 800061a:	f855 3b04 	ldr.w	r3, [r5], #4
 800061e:	4798      	blx	r3
 8000620:	3601      	adds	r6, #1
 8000622:	e7f2      	b.n	800060a <__libc_init_array+0x1e>
 8000624:	08000650 	.word	0x08000650
 8000628:	08000650 	.word	0x08000650
 800062c:	08000650 	.word	0x08000650
 8000630:	08000654 	.word	0x08000654

08000634 <_init>:
 8000634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000636:	bf00      	nop
 8000638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800063a:	bc08      	pop	{r3}
 800063c:	469e      	mov	lr, r3
 800063e:	4770      	bx	lr

08000640 <_fini>:
 8000640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000642:	bf00      	nop
 8000644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000646:	bc08      	pop	{r3}
 8000648:	469e      	mov	lr, r3
 800064a:	4770      	bx	lr
