$date
	Fri Nov 26 17:48:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FPALU_tb $end
$var wire 1 ! dout_uni_y_sgn $end
$var wire 22 " dout_uni_y_man_dn [21:0] $end
$var wire 6 # dout_uni_y_exp [5:0] $end
$var wire 1 $ din_uni_b_sgn $end
$var wire 22 % din_uni_b_man_dn [21:0] $end
$var wire 6 & din_uni_b_exp [5:0] $end
$var wire 1 ' din_uni_a_sgn $end
$var wire 22 ( din_uni_a_man_dn [21:0] $end
$var wire 6 ) din_uni_a_exp [5:0] $end
$var reg 32 * a [31:0] $end
$var reg 1 + add_muln $end
$var reg 32 , b [31:0] $end
$var reg 1 - clk $end
$var reg 1 . rst_n $end
$var real 1 / a_real $end
$var real 1 0 b_real $end
$var real 1 1 result $end
$scope module dut $end
$var wire 1 + add_muln $end
$var wire 1 - clk $end
$var wire 22 2 din_AL_mana [21:0] $end
$var wire 22 3 din_AL_manb [21:0] $end
$var wire 6 4 din_uni_a_exp [5:0] $end
$var wire 22 5 din_uni_a_man_dn [21:0] $end
$var wire 1 ' din_uni_a_sgn $end
$var wire 6 6 din_uni_b_exp [5:0] $end
$var wire 22 7 din_uni_b_man_dn [21:0] $end
$var wire 1 $ din_uni_b_sgn $end
$var wire 1 ! dout_uni_y_sgn $end
$var wire 1 . rst_n $end
$var wire 1 8 s1_addsubn $end
$var wire 1 9 s1_ea_gte_eb $end
$var wire 1 : s2_ea_lt_eb $end
$var wire 1 ; s2_lhs_is_zero $end
$var wire 1 < s5_ea_lt_eb $end
$var wire 6 = s5_expadj_skip [5:0] $end
$var wire 1 > s5_expadj_ovflow $end
$var wire 7 ? s5_expadj_mul [6:0] $end
$var wire 7 @ s5_expadj_final1 [6:0] $end
$var wire 7 A s5_expadj_add [6:0] $end
$var wire 32 B s5_bsl_out [31:0] $end
$var wire 32 C s4_lzdi [31:0] $end
$var wire 5 D s4_lzd [4:0] $end
$var wire 22 E s3_mulout1 [21:0] $end
$var wire 23 F s3_mmux_y [22:0] $end
$var wire 23 G s3_alu_out [22:0] $end
$var wire 1 H s2_s5 $end
$var wire 1 I s2_s2 $end
$var wire 2 J s2_opcode_mod [1:0] $end
$var wire 23 K s2_mmux3_rhs_addsub [22:0] $end
$var wire 23 L s2_mmux3_lhs_addsub [22:0] $end
$var wire 22 M s2_mmux2_rhs [21:0] $end
$var wire 22 N s2_mmux2_lhs [21:0] $end
$var wire 22 O s2_bsr_out_gated [21:0] $end
$var wire 32 P s2_bsr_out [31:0] $end
$var wire 22 Q s1_mmux_rhs [21:0] $end
$var wire 22 R s1_mmux_lhs [21:0] $end
$var wire 1 S s1_ml_ea_is_denorm $end
$var wire 6 T s1_ea_sub_eb_abs [5:0] $end
$var wire 7 U s1_ea_sub_eb [6:0] $end
$var wire 1 V s1_ea_lt_eb $end
$var wire 14 W s1_br4enc_input [13:0] $end
$var wire 18 X s1_br4enc [17:0] $end
$var wire 6 Y s1_br4_s [5:0] $end
$var wire 72 Z s1_br4_pp [71:0] $end
$var wire 12 [ pp5 [11:0] $end
$var wire 12 \ pp4 [11:0] $end
$var wire 12 ] pp3 [11:0] $end
$var wire 12 ^ pp2 [11:0] $end
$var wire 12 _ pp1 [11:0] $end
$var wire 12 ` pp0 [11:0] $end
$var wire 22 a dout_uni_y_man_dn [21:0] $end
$var wire 6 b dout_uni_y_exp [5:0] $end
$var wire 6 c din_ML_expb [5:0] $end
$var wire 6 d din_ML_expa [5:0] $end
$var reg 11 e din_ML_mana [10:0] $end
$var reg 11 f din_ML_manb [10:0] $end
$var reg 2 g s1_opcode [1:0] $end
$var reg 1 h s2_addsubn_r $end
$var reg 72 i s2_br4_pp_r [71:0] $end
$var reg 6 j s2_br4_s_r [5:0] $end
$var reg 1 k s2_ea_gte_eb_r $end
$var reg 6 l s2_ea_r [5:0] $end
$var reg 6 m s2_ea_sub_eb_abs_r [5:0] $end
$var reg 6 n s2_eb_r [5:0] $end
$var reg 6 o s2_expa_r [5:0] $end
$var reg 22 p s2_expb_r [21:0] $end
$var reg 22 q s2_mmux_lhs_r [21:0] $end
$var reg 22 r s2_mmux_rhs_r [21:0] $end
$var reg 2 s s2_opcode_r [1:0] $end
$var reg 17 t s2_ps0 [16:0] $end
$var reg 17 u s2_ps1 [16:0] $end
$var reg 1 v s3_addsubn_r $end
$var reg 1 w s3_alumux_cin $end
$var reg 23 x s3_alumux_lhs [22:0] $end
$var reg 23 y s3_alumux_rhs [22:0] $end
$var reg 1 z s3_ea_gte_eb_r $end
$var reg 6 { s3_ea_r [5:0] $end
$var reg 6 | s3_eb_r [5:0] $end
$var reg 6 } s3_expa_r [5:0] $end
$var reg 22 ~ s3_expb_r [21:0] $end
$var reg 23 !" s3_lhs_r [22:0] $end
$var reg 2 "" s3_opcode_r [1:0] $end
$var reg 17 #" s3_ps0_r [16:0] $end
$var reg 17 $" s3_ps1_r [16:0] $end
$var reg 23 %" s3_rhs_r [22:0] $end
$var reg 1 &" s3_s2_r $end
$var reg 1 '" s3_s5_r $end
$var reg 1 (" s4_ea_gte_eb_r $end
$var reg 6 )" s4_ea_r [5:0] $end
$var reg 22 *" s4_eb_r [21:0] $end
$var reg 23 +" s4_many_r [22:0] $end
$var reg 2 ," s4_opcode_r [1:0] $end
$var reg 1 -" s5_ea_gte_eb_r $end
$var reg 6 ." s5_ea_r [5:0] $end
$var reg 6 /" s5_eb_r [5:0] $end
$var reg 7 0" s5_expadj_final [6:0] $end
$var reg 5 1" s5_lzd_r [4:0] $end
$var reg 23 2" s5_many_r [22:0] $end
$var reg 2 3" s5_opcode_r [1:0] $end
$var reg 5 4" s5_shiftbias [4:0] $end
$var real 1 5" din_a_real $end
$var real 1 6" din_b_real $end
$var real 1 7" dout_y_expected $end
$var real 1 8" dout_y_real $end
$scope begin gen_br4enc[0] $end
$scope module s1_u_br4enc $end
$var wire 3 9" bin [2:0] $end
$var reg 3 :" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 ;" a [10:0] $end
$var wire 3 <" br4 [2:0] $end
$var wire 1 =" s $end
$var reg 12 >" o [11:0] $end
$upscope $end
$upscope $end
$scope begin gen_br4enc[1] $end
$scope module s1_u_br4enc $end
$var wire 3 ?" bin [2:0] $end
$var reg 3 @" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 A" a [10:0] $end
$var wire 3 B" br4 [2:0] $end
$var wire 1 C" s $end
$var reg 12 D" o [11:0] $end
$upscope $end
$upscope $end
$scope begin gen_br4enc[2] $end
$scope module s1_u_br4enc $end
$var wire 3 E" bin [2:0] $end
$var reg 3 F" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 G" a [10:0] $end
$var wire 3 H" br4 [2:0] $end
$var wire 1 I" s $end
$var reg 12 J" o [11:0] $end
$upscope $end
$upscope $end
$scope begin gen_br4enc[3] $end
$scope module s1_u_br4enc $end
$var wire 3 K" bin [2:0] $end
$var reg 3 L" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 M" a [10:0] $end
$var wire 3 N" br4 [2:0] $end
$var wire 1 O" s $end
$var reg 12 P" o [11:0] $end
$upscope $end
$upscope $end
$scope begin gen_br4enc[4] $end
$scope module s1_u_br4enc $end
$var wire 3 Q" bin [2:0] $end
$var reg 3 R" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 S" a [10:0] $end
$var wire 3 T" br4 [2:0] $end
$var wire 1 U" s $end
$var reg 12 V" o [11:0] $end
$upscope $end
$upscope $end
$scope begin gen_br4enc[5] $end
$scope module s1_u_br4enc $end
$var wire 3 W" bin [2:0] $end
$var reg 3 X" br4_out [2:0] $end
$upscope $end
$scope module s1_u_br4ppgen $end
$var wire 11 Y" a [10:0] $end
$var wire 3 Z" br4 [2:0] $end
$var wire 1 [" s $end
$var reg 12 \" o [11:0] $end
$upscope $end
$upscope $end
$scope module s1_u_manxchg $end
$var wire 22 ]" ia [21:0] $end
$var wire 22 ^" ib [21:0] $end
$var wire 1 V xchg $end
$var wire 22 _" ob [21:0] $end
$var wire 22 `" oa [21:0] $end
$upscope $end
$scope module s2_u_bsr $end
$var wire 32 a" din [31:0] $end
$var wire 32 b" dout [31:0] $end
$var wire 1 c" filler $end
$var wire 5 d" s [4:0] $end
$scope begin gen_brshift[0] $end
$upscope $end
$scope begin gen_brshift[1] $end
$upscope $end
$scope begin gen_brshift[2] $end
$upscope $end
$scope begin gen_brshift[3] $end
$upscope $end
$scope begin gen_brshift[4] $end
$upscope $end
$upscope $end
$scope module s2_u_manxchg $end
$var wire 22 e" ia [21:0] $end
$var wire 22 f" ib [21:0] $end
$var wire 1 : xchg $end
$var wire 22 g" ob [21:0] $end
$var wire 22 h" oa [21:0] $end
$upscope $end
$scope module s3_s4_u_cla $end
$var wire 1 w carry_in $end
$var wire 23 i" in1 [22:0] $end
$var wire 23 j" in2 [22:0] $end
$var wire 23 k" sum [22:0] $end
$var wire 23 l" pro [22:0] $end
$var wire 23 m" gen [22:0] $end
$var wire 24 n" carry_tmp [23:0] $end
$var wire 1 o" carry_out $end
$scope begin carry_generator[0] $end
$upscope $end
$scope begin carry_generator[1] $end
$upscope $end
$scope begin carry_generator[2] $end
$upscope $end
$scope begin carry_generator[3] $end
$upscope $end
$scope begin carry_generator[4] $end
$upscope $end
$scope begin carry_generator[5] $end
$upscope $end
$scope begin carry_generator[6] $end
$upscope $end
$scope begin carry_generator[7] $end
$upscope $end
$scope begin carry_generator[8] $end
$upscope $end
$scope begin carry_generator[9] $end
$upscope $end
$scope begin carry_generator[10] $end
$upscope $end
$scope begin carry_generator[11] $end
$upscope $end
$scope begin carry_generator[12] $end
$upscope $end
$scope begin carry_generator[13] $end
$upscope $end
$scope begin carry_generator[14] $end
$upscope $end
$scope begin carry_generator[15] $end
$upscope $end
$scope begin carry_generator[16] $end
$upscope $end
$scope begin carry_generator[17] $end
$upscope $end
$scope begin carry_generator[18] $end
$upscope $end
$scope begin carry_generator[19] $end
$upscope $end
$scope begin carry_generator[20] $end
$upscope $end
$scope begin carry_generator[21] $end
$upscope $end
$scope begin carry_generator[22] $end
$upscope $end
$scope begin sum_without_carry[0] $end
$upscope $end
$scope begin sum_without_carry[1] $end
$upscope $end
$scope begin sum_without_carry[2] $end
$upscope $end
$scope begin sum_without_carry[3] $end
$upscope $end
$scope begin sum_without_carry[4] $end
$upscope $end
$scope begin sum_without_carry[5] $end
$upscope $end
$scope begin sum_without_carry[6] $end
$upscope $end
$scope begin sum_without_carry[7] $end
$upscope $end
$scope begin sum_without_carry[8] $end
$upscope $end
$scope begin sum_without_carry[9] $end
$upscope $end
$scope begin sum_without_carry[10] $end
$upscope $end
$scope begin sum_without_carry[11] $end
$upscope $end
$scope begin sum_without_carry[12] $end
$upscope $end
$scope begin sum_without_carry[13] $end
$upscope $end
$scope begin sum_without_carry[14] $end
$upscope $end
$scope begin sum_without_carry[15] $end
$upscope $end
$scope begin sum_without_carry[16] $end
$upscope $end
$scope begin sum_without_carry[17] $end
$upscope $end
$scope begin sum_without_carry[18] $end
$upscope $end
$scope begin sum_without_carry[19] $end
$upscope $end
$scope begin sum_without_carry[20] $end
$upscope $end
$scope begin sum_without_carry[21] $end
$upscope $end
$scope begin sum_without_carry[22] $end
$upscope $end
$upscope $end
$scope module s4_u_lzd $end
$var wire 32 p" in [31:0] $end
$var wire 5 q" out [4:0] $end
$scope begin gen_recurse $end
$var wire 16 r" lhs [15:0] $end
$var wire 16 s" rhs [15:0] $end
$var wire 1 t" left_empty $end
$var wire 4 u" half_count [3:0] $end
$scope module inner $end
$var wire 16 v" in [15:0] $end
$var wire 4 w" out [3:0] $end
$scope begin gen_recurse $end
$var wire 8 x" lhs [7:0] $end
$var wire 8 y" rhs [7:0] $end
$var wire 1 z" left_empty $end
$var wire 3 {" half_count [2:0] $end
$scope module inner $end
$var wire 8 |" in [7:0] $end
$var wire 3 }" out [2:0] $end
$scope begin gen_recurse $end
$var wire 4 ~" lhs [3:0] $end
$var wire 4 !# rhs [3:0] $end
$var wire 1 "# left_empty $end
$var wire 2 ## half_count [1:0] $end
$scope module inner $end
$var wire 4 $# in [3:0] $end
$var wire 2 %# out [1:0] $end
$scope begin gen_recurse $end
$var wire 2 &# lhs [1:0] $end
$var wire 2 '# rhs [1:0] $end
$var wire 1 (# left_empty $end
$var wire 1 )# half_count $end
$scope module inner $end
$var wire 2 *# in [1:0] $end
$var wire 1 )# out $end
$scope begin gen_terminal $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s5_u_bsl $end
$var wire 32 +# din [31:0] $end
$var wire 32 ,# dout [31:0] $end
$var wire 1 -# filler $end
$var wire 5 .# s [4:0] $end
$scope begin gen_brshift[0] $end
$upscope $end
$scope begin gen_brshift[1] $end
$upscope $end
$scope begin gen_brshift[2] $end
$upscope $end
$scope begin gen_brshift[3] $end
$upscope $end
$scope begin gen_brshift[4] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#1000
$dumpvars
bx .#
0-#
bx ,#
b0xxxxxxxxxxxxxxxxxxxxxxx +#
bx *#
x)#
x(#
bx '#
bx &#
bx %#
bx $#
bx ##
x"#
bx !#
bx ~"
bx }"
bx |"
bx {"
xz"
bx y"
bx x"
bx w"
bx v"
bx u"
xt"
bx0000000000 s"
bx r"
bx q"
bx0000000000 p"
xo"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
0c"
bx b"
bx0000000000 a"
b101010011010100100100 `"
b10010101111010000001 _"
b10010101111010000001 ^"
b101010011010100100100 ]"
b101001001000 \"
0["
b10 Z"
b10100100100 Y"
b10 X"
b11 W"
b101011011011 V"
1U"
b111 T"
b10100100100 S"
b111 R"
b101 Q"
b10110110111 P"
1O"
b110 N"
b10100100100 M"
b110 L"
b100 K"
b0 J"
0I"
b0 H"
b10100100100 G"
b0 F"
b0 E"
b0 D"
0C"
b0 B"
b10100100100 A"
b0 @"
b0 ?"
b10100100100 >"
0="
b1 <"
b10100100100 ;"
b1 :"
b10 9"
r0 8"
r2.013177436310798e-06 7"
r0.0002005100250244141 6"
r0.010040283203125 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
x-"
bx ,"
bx +"
bx *"
bx )"
x("
x'"
x&"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
xz
bx y
bx x
xw
xv
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
xk
bx j
bx i
xh
b10 g
b11010000001 f
b10100100100 e
b1000 d
b10 c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
b101001001000101011011011010110110111000000000000000000000000010100100100 Z
b11000 Y
b10111110000000001 X
b110100000010 W
0V
b110 U
b110 T
0S
b101010011010100100100 R
b10010101111010000001 Q
bx P
bx O
bx N
bx M
b0xxxxxxxxxxxxxxxxxxxxxx L
bx K
bx J
xI
xH
bx G
bx F
bx E
bx D
bx0000000000 C
bx B
b0xxxxxx A
bx @
bx ?
x>
b0 =
x<
x;
x:
19
08
b10010101111010000001 7
b10 6
b101010011010100100100 5
b1000 4
b10010101111010000001 3
b101010011010100100100 2
r0 1
r0 0
r0 /
1.
0-
b11000000100010010101111010000001 ,
0+
b10010000101010011010100100100 *
b1000 )
b101010011010100100100 (
1'
b10 &
b10010101111010000001 %
0$
bx #
bx "
z!
$end
#2000
b10010101111010 M
b10010101111010 g"
b10010101111010 O
b10010101111010 f"
b100101011110100000010000 P
b100101011110100000010000 b"
b10 J
b11111111101101010000101 K
b101010011010100100100 L
0;
b101010011010100100100 N
b101010011010100100100 h"
0:
b110 d"
b1000010110101000 u
b10100100100 t
0I
0H
b10100100100 `
b0 _
b0 ^
b10110110111 ]
b101011011011 \
b101001001000 [
b10 p
b1000 o
b10 s
0h
b100101011110100000010000000000 a"
b10010101111010000001 r
b101010011010100100100 q
b101010011010100100100 e"
1k
b110 m
b11000 j
b101001001000101011011011010110110111000000000000000000000000010100100100 i
b10 n
b1000 l
b0xxxxxxxxxxxxxxxxxxxxxx !"
1-
#3000
0-
#4000
0o"
b1000010110111100100100 F
b1000010110111100100100 G
b1000010110111100100100 k"
b0 m"
b1000010110111100100100 l"
b1000010110111100100100 E
b0 n"
0w
b1000010110101000000000 y
b1000010110101000000000 j"
b10100100100 x
b10100100100 i"
0'"
0&"
b1000010110101000 $"
b10100100100 #"
1z
b10 |
b1000 {
0v
b11111111101101010000101 %"
b101010011010100100100 !"
b10 ~
b1000 }
b10 ""
1-
#5000
0-
#6000
0)#
b10 *#
b0 ##
b0 %#
0(#
b10 &#
b0 '#
b1000 $#
b0 {"
b0 }"
0"#
b1000 ~"
b101 !#
b10000101 |"
b0 u"
b0 w"
0z"
b10000101 x"
b10111100 y"
b1000010110111100 v"
b0 D
b0 q"
0t"
b1000010110111100 r"
b1001000000000000 s"
b10000101101111001001000000000000 C
b10000101101111001001000000000000 p"
1("
b10 *"
b1000 )"
b10 ,"
b1000010110111100100100 +"
1-
#7000
0-
#8000
r1.992830220842734e-06 8"
b1000010110111100100100 "
b1000010110111100100100 a
b1000010110111100100100 B
b1000010110111100100100 ,#
0>
b1101 #
b1101 b
b1101 @
b1101110 0"
0<
b1101110 ?
b1000 A
b1000010110111100100100 +#
b0 4"
b0 .#
1-"
b10 /"
b1000 ."
b0 1"
b1000010110111100100100 2"
b10 3"
1-
#9000
0-
#10000
1-
#11000
0-
#12000
1-
#13000
0-
#14000
1-
#15000
0-
#16000
1-
#17000
0-
#18000
1-
