# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 14:15:21  November 19, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM1270T144C5
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:15:21  NOVEMBER 19, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_location_assignment PIN_45 -to led_G[7]
set_location_assignment PIN_44 -to led_G[6]
set_location_assignment PIN_43 -to led_G[5]
set_location_assignment PIN_42 -to led_G[4]
set_location_assignment PIN_41 -to led_G[3]
set_location_assignment PIN_40 -to led_G[2]
set_location_assignment PIN_39 -to led_G[1]
set_location_assignment PIN_38 -to led_G[0]
set_location_assignment PIN_22 -to led_R[7]
set_location_assignment PIN_21 -to led_R[6]
set_location_assignment PIN_16 -to led_R[5]
set_location_assignment PIN_15 -to led_R[4]
set_location_assignment PIN_14 -to led_R[3]
set_location_assignment PIN_13 -to led_R[2]
set_location_assignment PIN_12 -to led_R[1]
set_location_assignment PIN_11 -to led_R[0]
set_location_assignment PIN_1 -to row[7]
set_location_assignment PIN_2 -to row[6]
set_location_assignment PIN_3 -to row[5]
set_location_assignment PIN_4 -to row[4]
set_location_assignment PIN_5 -to row[3]
set_location_assignment PIN_6 -to row[2]
set_location_assignment PIN_7 -to row[1]
set_location_assignment PIN_8 -to row[0]
set_location_assignment PIN_18 -to clk
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH clk_tb -section_id eda_simulation
set_location_assignment PIN_122 -to BTN5
set_location_assignment PIN_123 -to BTN6
set_location_assignment PIN_124 -to BTN7
set_location_assignment PIN_52 -to num_[6]
set_location_assignment PIN_53 -to num_[5]
set_location_assignment PIN_55 -to num_[4]
set_location_assignment PIN_57 -to num_[3]
set_location_assignment PIN_58 -to num_[2]
set_location_assignment PIN_59 -to num_[1]
set_location_assignment PIN_62 -to num_[0]
set_location_assignment PIN_31 -to DS[7]
set_location_assignment PIN_30 -to DS[6]
set_location_assignment PIN_70 -to DS[5]
set_location_assignment PIN_69 -to DS[4]
set_location_assignment PIN_68 -to DS[3]
set_location_assignment PIN_67 -to DS[2]
set_location_assignment PIN_66 -to DS[1]
set_location_assignment PIN_63 -to DS[0]
set_location_assignment PIN_134 -to SW0
set_location_assignment PIN_61 -to rst
set_global_assignment -name EDA_TEST_BENCH_NAME clk_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id clk_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME clk_tb -section_id clk_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../testbench/clk_tb.v -section_id clk_tb
set_global_assignment -name VERILOG_FILE ../rtl/lcd1602.v
set_global_assignment -name VERILOG_FILE ../rtl/debounce2.v
set_global_assignment -name VERILOG_FILE ../rtl/debounce.v
set_global_assignment -name VERILOG_FILE ../rtl/test.v
set_global_assignment -name VERILOG_FILE ../rtl/picture.v
set_global_assignment -name VERILOG_FILE ../testbench/test_tb.v
set_global_assignment -name VERILOG_FILE ../rtl/clk_divide.v
set_global_assignment -name VERILOG_FILE ../rtl/cnt_10s.v
set_global_assignment -name VERILOG_FILE ../rtl/num.v
set_global_assignment -name VERILOG_FILE ../rtl/cnt_5s.v
set_global_assignment -name VERILOG_FILE "../rtl/breath led.v"
set_global_assignment -name VERILOG_FILE ../rtl/clk_halfsecond.v
set_global_assignment -name VERILOG_FILE ../testbench/picture_tb.v
set_global_assignment -name VERILOG_FILE ../testbench/num_tb.v
set_global_assignment -name VERILOG_FILE ../testbench/clk_tb.v
set_location_assignment PIN_107 -to lcd_DB[7]
set_location_assignment PIN_106 -to lcd_DB[6]
set_location_assignment PIN_105 -to lcd_DB[5]
set_location_assignment PIN_104 -to lcd_DB[4]
set_location_assignment PIN_103 -to lcd_DB[3]
set_location_assignment PIN_102 -to lcd_DB[2]
set_location_assignment PIN_110 -to lcd_DB[1]
set_location_assignment PIN_101 -to lcd_DB[0]
set_location_assignment PIN_108 -to lcd_EN
set_location_assignment PIN_48 -to lcd_RS
set_location_assignment PIN_109 -to lcd_RW