<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - media/libtheora/lib/x86/x86cpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">media/libtheora/lib/x86</a> - x86cpu.c<span style="font-size: 80%;"> (source / <a href="x86cpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /********************************************************************</a>
<span class="lineNum">       2 </span>            :  *                                                                  *
<span class="lineNum">       3 </span>            :  * THIS FILE IS PART OF THE OggTheora SOFTWARE CODEC SOURCE CODE.   *
<span class="lineNum">       4 </span>            :  * USE, DISTRIBUTION AND REPRODUCTION OF THIS LIBRARY SOURCE IS     *
<span class="lineNum">       5 </span>            :  * GOVERNED BY A BSD-STYLE SOURCE LICENSE INCLUDED WITH THIS SOURCE *
<span class="lineNum">       6 </span>            :  * IN 'COPYING'. PLEASE READ THESE TERMS BEFORE DISTRIBUTING.       *
<span class="lineNum">       7 </span>            :  *                                                                  *
<span class="lineNum">       8 </span>            :  * THE Theora SOURCE CODE IS COPYRIGHT (C) 2002-2009                *
<span class="lineNum">       9 </span>            :  * by the Xiph.Org Foundation and contributors http://www.xiph.org/ *
<span class="lineNum">      10 </span>            :  *                                                                  *
<span class="lineNum">      11 </span>            :  ********************************************************************
<span class="lineNum">      12 </span>            : 
<span class="lineNum">      13 </span>            :  CPU capability detection for x86 processors.
<span class="lineNum">      14 </span>            :   Originally written by Rudolf Marek.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            :  function:
<span class="lineNum">      17 </span>            :   last mod: $Id: x86cpu.c 17410 2010-09-21 21:53:48Z tterribe $
<span class="lineNum">      18 </span>            : 
<span class="lineNum">      19 </span>            :  ********************************************************************/
<span class="lineNum">      20 </span>            : 
<span class="lineNum">      21 </span>            : #include &quot;x86cpu.h&quot;
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span>            : #if !defined(OC_X86_ASM)
<span class="lineNum">      24 </span>            : ogg_uint32_t oc_cpu_flags_get(void){
<span class="lineNum">      25 </span>            :   return 0;
<span class="lineNum">      26 </span>            : }
<span class="lineNum">      27 </span>            : #else
<span class="lineNum">      28 </span>            : # if defined(__amd64__)||defined(__x86_64__)
<span class="lineNum">      29 </span>            : /*On x86-64, gcc seems to be able to figure out how to save %rbx for us when
<span class="lineNum">      30 </span>            :    compiling with -fPIC.*/
<span class="lineNum">      31 </span>            : #  define cpuid(_op,_eax,_ebx,_ecx,_edx) \
<span class="lineNum">      32 </span>            :   __asm__ __volatile__( \
<span class="lineNum">      33 </span>            :    &quot;cpuid\n\t&quot; \
<span class="lineNum">      34 </span>            :    :[eax]&quot;=a&quot;(_eax),[ebx]&quot;=b&quot;(_ebx),[ecx]&quot;=c&quot;(_ecx),[edx]&quot;=d&quot;(_edx) \
<span class="lineNum">      35 </span>            :    :&quot;a&quot;(_op) \
<span class="lineNum">      36 </span>            :    :&quot;cc&quot; \
<span class="lineNum">      37 </span>            :   )
<span class="lineNum">      38 </span>            : # else
<span class="lineNum">      39 </span>            : /*On x86-32, not so much.*/
<span class="lineNum">      40 </span>            : #  define cpuid(_op,_eax,_ebx,_ecx,_edx) \
<span class="lineNum">      41 </span>            :   __asm__ __volatile__( \
<span class="lineNum">      42 </span>            :    &quot;xchgl %%ebx,%[ebx]\n\t&quot; \
<span class="lineNum">      43 </span>            :    &quot;cpuid\n\t&quot; \
<span class="lineNum">      44 </span>            :    &quot;xchgl %%ebx,%[ebx]\n\t&quot; \
<span class="lineNum">      45 </span>            :    :[eax]&quot;=a&quot;(_eax),[ebx]&quot;=r&quot;(_ebx),[ecx]&quot;=c&quot;(_ecx),[edx]&quot;=d&quot;(_edx) \
<span class="lineNum">      46 </span>            :    :&quot;a&quot;(_op) \
<span class="lineNum">      47 </span>            :    :&quot;cc&quot; \
<span class="lineNum">      48 </span>            :   )
<a name="49"><span class="lineNum">      49 </span>            : # endif</a>
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span><span class="lineNoCov">          0 : static ogg_uint32_t oc_parse_intel_flags(ogg_uint32_t _edx,ogg_uint32_t _ecx){</span>
<span class="lineNum">      52 </span>            :   ogg_uint32_t flags;
<span class="lineNum">      53 </span>            :   /*If there isn't even MMX, give up.*/
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :   if(!(_edx&amp;0x00800000))return 0;</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :   flags=OC_CPU_X86_MMX;</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :   if(_edx&amp;0x02000000)flags|=OC_CPU_X86_MMXEXT|OC_CPU_X86_SSE;</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :   if(_edx&amp;0x04000000)flags|=OC_CPU_X86_SSE2;</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00000001)flags|=OC_CPU_X86_PNI;</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00000100)flags|=OC_CPU_X86_SSSE3;</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00080000)flags|=OC_CPU_X86_SSE4_1;</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00100000)flags|=OC_CPU_X86_SSE4_2;</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :   return flags;</span>
<a name="63"><span class="lineNum">      63 </span>            : }</a>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : static ogg_uint32_t oc_parse_amd_flags(ogg_uint32_t _edx,ogg_uint32_t _ecx){</span>
<span class="lineNum">      66 </span>            :   ogg_uint32_t flags;
<span class="lineNum">      67 </span>            :   /*If there isn't even MMX, give up.*/
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :   if(!(_edx&amp;0x00800000))return 0;</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :   flags=OC_CPU_X86_MMX;</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :   if(_edx&amp;0x00400000)flags|=OC_CPU_X86_MMXEXT;</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :   if(_edx&amp;0x80000000)flags|=OC_CPU_X86_3DNOW;</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :   if(_edx&amp;0x40000000)flags|=OC_CPU_X86_3DNOWEXT;</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00000040)flags|=OC_CPU_X86_SSE4A;</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :   if(_ecx&amp;0x00000800)flags|=OC_CPU_X86_SSE5;</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :   return flags;</span>
<a name="76"><span class="lineNum">      76 </span>            : }</a>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 : ogg_uint32_t oc_cpu_flags_get(void){</span>
<span class="lineNum">      79 </span>            :   ogg_uint32_t flags;
<span class="lineNum">      80 </span>            :   ogg_uint32_t eax;
<span class="lineNum">      81 </span>            :   ogg_uint32_t ebx;
<span class="lineNum">      82 </span>            :   ogg_uint32_t ecx;
<span class="lineNum">      83 </span>            :   ogg_uint32_t edx;
<span class="lineNum">      84 </span>            : # if !defined(__amd64__)&amp;&amp;!defined(__x86_64__)
<span class="lineNum">      85 </span>            :   /*Not all x86-32 chips support cpuid, so we have to check.*/
<span class="lineNum">      86 </span>            :   __asm__ __volatile__(
<span class="lineNum">      87 </span>            :    &quot;pushfl\n\t&quot;
<span class="lineNum">      88 </span>            :    &quot;pushfl\n\t&quot;
<span class="lineNum">      89 </span>            :    &quot;popl %[a]\n\t&quot;
<span class="lineNum">      90 </span>            :    &quot;movl %[a],%[b]\n\t&quot;
<span class="lineNum">      91 </span>            :    &quot;xorl $0x200000,%[a]\n\t&quot;
<span class="lineNum">      92 </span>            :    &quot;pushl %[a]\n\t&quot;
<span class="lineNum">      93 </span>            :    &quot;popfl\n\t&quot;
<span class="lineNum">      94 </span>            :    &quot;pushfl\n\t&quot;
<span class="lineNum">      95 </span>            :    &quot;popl %[a]\n\t&quot;
<span class="lineNum">      96 </span>            :    &quot;popfl\n\t&quot;
<span class="lineNum">      97 </span>            :    :[a]&quot;=r&quot;(eax),[b]&quot;=r&quot;(ebx)
<span class="lineNum">      98 </span>            :    :
<span class="lineNum">      99 </span>            :    :&quot;cc&quot;
<span class="lineNum">     100 </span>            :   );
<span class="lineNum">     101 </span>            :   /*No cpuid.*/
<span class="lineNum">     102 </span>            :   if(eax==ebx)return 0;
<span class="lineNum">     103 </span>            : # endif
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :   cpuid(0,eax,ebx,ecx,edx);</span>
<span class="lineNum">     105 </span>            :   /*         l e t n          I e n i          u n e G*/
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :   if(ecx==0x6C65746E&amp;&amp;edx==0x49656E69&amp;&amp;ebx==0x756E6547||</span>
<span class="lineNum">     107 </span>            :    /*      6 8 x M          T e n i          u n e G*/
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :    ecx==0x3638784D&amp;&amp;edx==0x54656E69&amp;&amp;ebx==0x756E6547){</span>
<span class="lineNum">     109 </span>            :     int family;
<span class="lineNum">     110 </span>            :     int model;
<span class="lineNum">     111 </span>            :     /*Intel, Transmeta (tested with Crusoe TM5800):*/
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :     cpuid(1,eax,ebx,ecx,edx);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :     flags=oc_parse_intel_flags(edx,ecx);</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :     family=(eax&gt;&gt;8)&amp;0xF;</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :     model=(eax&gt;&gt;4)&amp;0xF;</span>
<span class="lineNum">     116 </span>            :     /*The SSE unit on the Pentium M and Core Duo is much slower than the MMX
<span class="lineNum">     117 </span>            :        unit, so don't use it.*/
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :     if(family==6&amp;&amp;(model==9||model==13||model==14)){</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :       flags&amp;=~(OC_CPU_X86_SSE2|OC_CPU_X86_PNI);</span>
<span class="lineNum">     120 </span>            :     }
<span class="lineNum">     121 </span>            :   }
<span class="lineNum">     122 </span>            :   /*              D M A c          i t n e          h t u A*/
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :   else if(ecx==0x444D4163&amp;&amp;edx==0x69746E65&amp;&amp;ebx==0x68747541||</span>
<span class="lineNum">     124 </span>            :    /*      C S N            y b   e          d o e G*/
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :    ecx==0x43534e20&amp;&amp;edx==0x79622065&amp;&amp;ebx==0x646f6547){</span>
<span class="lineNum">     126 </span>            :     /*AMD, Geode:*/
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :     cpuid(0x80000000,eax,ebx,ecx,edx);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :     if(eax&lt;0x80000001)flags=0;</span>
<span class="lineNum">     129 </span>            :     else{
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :       cpuid(0x80000001,eax,ebx,ecx,edx);</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :       flags=oc_parse_amd_flags(edx,ecx);</span>
<span class="lineNum">     132 </span>            :     }
<span class="lineNum">     133 </span>            :     /*Also check for SSE.*/
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :     cpuid(1,eax,ebx,ecx,edx);</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :     flags|=oc_parse_intel_flags(edx,ecx);</span>
<span class="lineNum">     136 </span>            :   }
<span class="lineNum">     137 </span>            :   /*Technically some VIA chips can be configured in the BIOS to return any
<span class="lineNum">     138 </span>            :      string here the user wants.
<span class="lineNum">     139 </span>            :     There is a special detection method that can be used to identify such
<span class="lineNum">     140 </span>            :      processors, but in my opinion, if the user really wants to change it, they
<span class="lineNum">     141 </span>            :      deserve what they get.*/
<span class="lineNum">     142 </span>            :   /*              s l u a          H r u a          t n e C*/
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :   else if(ecx==0x736C7561&amp;&amp;edx==0x48727561&amp;&amp;ebx==0x746E6543){</span>
<span class="lineNum">     144 </span>            :     /*VIA:*/
<span class="lineNum">     145 </span>            :     /*I only have documentation for the C7 (Esther) and Isaiah (forthcoming)
<span class="lineNum">     146 </span>            :        chips (thanks to the engineers from Centaur Technology who provided it).
<span class="lineNum">     147 </span>            :       These chips support Intel-like cpuid info.
<span class="lineNum">     148 </span>            :       The C3-2 (Nehemiah) cores appear to, as well.*/
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :     cpuid(1,eax,ebx,ecx,edx);</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :     flags=oc_parse_intel_flags(edx,ecx);</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :     if(eax&gt;=0x80000001){</span>
<span class="lineNum">     152 </span>            :       /*The (non-Nehemiah) C3 processors support AMD-like cpuid info.
<span class="lineNum">     153 </span>            :         We need to check this even if the Intel test succeeds to pick up 3DNow!
<span class="lineNum">     154 </span>            :          support on these processors.
<span class="lineNum">     155 </span>            :         Unlike actual AMD processors, we cannot _rely_ on this info, since
<span class="lineNum">     156 </span>            :          some cores (e.g., the 693 stepping of the Nehemiah) claim to support
<span class="lineNum">     157 </span>            :          this function, yet return edx=0, despite the Intel test indicating
<span class="lineNum">     158 </span>            :          MMX support.
<span class="lineNum">     159 </span>            :         Therefore the features detected here are strictly added to those
<span class="lineNum">     160 </span>            :          detected by the Intel test.*/
<span class="lineNum">     161 </span>            :       /*TODO: How about earlier chips?*/
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :       cpuid(0x80000001,eax,ebx,ecx,edx);</span>
<span class="lineNum">     163 </span>            :       /*Note: As of the C7, this function returns Intel-style extended feature
<span class="lineNum">     164 </span>            :          flags, not AMD-style.
<span class="lineNum">     165 </span>            :         Currently, this only defines bits 11, 20, and 29 (0x20100800), which
<span class="lineNum">     166 </span>            :          do not conflict with any of the AMD flags we inspect.
<span class="lineNum">     167 </span>            :         For the remaining bits, Intel tells us, &quot;Do not count on their value&quot;,
<span class="lineNum">     168 </span>            :          but VIA assures us that they will all be zero (at least on the C7 and
<span class="lineNum">     169 </span>            :          Isaiah chips).
<span class="lineNum">     170 </span>            :         In the (unlikely) event a future processor uses bits 18, 19, 30, or 31
<span class="lineNum">     171 </span>            :          (0xC0C00000) for something else, we will have to add code to detect
<span class="lineNum">     172 </span>            :          the model to decide when it is appropriate to inspect them.*/
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :       flags|=oc_parse_amd_flags(edx,ecx);</span>
<span class="lineNum">     174 </span>            :     }
<span class="lineNum">     175 </span>            :   }
<span class="lineNum">     176 </span>            :   else{
<span class="lineNum">     177 </span>            :     /*Implement me.*/
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :     flags=0;</span>
<span class="lineNum">     179 </span>            :   }
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :   return flags;</span>
<span class="lineNum">     181 </span>            : }
<span class="lineNum">     182 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
