
FRA262_G4_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010aa0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08010c40  08010c40  00020c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011114  08011114  00030428  2**0
                  CONTENTS
  4 .ARM          00000008  08011114  08011114  00021114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801111c  0801111c  00030428  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801111c  0801111c  0002111c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011120  08011120  00021120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000428  20000000  08011124  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ccc  20000428  0801154c  00030428  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010f4  0801154c  000310f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030428  2**0
                  CONTENTS, READONLY
 12 .debug_info   000155cd  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002755  00000000  00000000  00045a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00048180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001148  00000000  00000000  00049398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192eb  00000000  00000000  0004a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159fd  00000000  00000000  000637cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0234  00000000  00000000  000791c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001193fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000644c  00000000  00000000  0011944c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000428 	.word	0x20000428
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010c28 	.word	0x08010c28

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000042c 	.word	0x2000042c
 80001dc:	08010c28 	.word	0x08010c28

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <modbus_1t5_Timeout+0x1c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2201      	movs	r2, #1
 8001016:	751a      	strb	r2, [r3, #20]
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	20000444 	.word	0x20000444

08001028 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <modbus_3t5_Timeout+0x1c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	755a      	strb	r2, [r3, #21]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	20000444 	.word	0x20000444

08001048 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <modbus_UART_Recived+0x60>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8001062:	1c59      	adds	r1, r3, #1
 8001064:	b289      	uxth	r1, r1
 8001066:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 800106a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800106e:	d210      	bcs.n	8001092 <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68d8      	ldr	r0, [r3, #12]
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <modbus_UART_Recived+0x60>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001082:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001086:	4413      	add	r3, r2
 8001088:	3302      	adds	r3, #2
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	f009 fe46 	bl	800ad1e <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	; 0x24

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000444 	.word	0x20000444

080010ac <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80010b6:	4a24      	ldr	r2, [pc, #144]	; (8001148 <Modbus_init+0x9c>)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <Modbus_init+0x9c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 80010c4:	4b20      	ldr	r3, [pc, #128]	; (8001148 <Modbus_init+0x9c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	4a20      	ldr	r2, [pc, #128]	; (800114c <Modbus_init+0xa0>)
 80010cc:	2114      	movs	r1, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f008 ff92 	bl	8009ff8 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80010d4:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <Modbus_init+0x9c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	4a1d      	ldr	r2, [pc, #116]	; (8001150 <Modbus_init+0xa4>)
 80010dc:	210e      	movs	r1, #14
 80010de:	4618      	mov	r0, r3
 80010e0:	f008 ff8a 	bl	8009ff8 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <Modbus_init+0x9c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <Modbus_init+0xa8>)
 80010ec:	2103      	movs	r1, #3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f009 fd28 	bl	800ab44 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <Modbus_init+0x9c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68d8      	ldr	r0, [r3, #12]
 80010fa:	4b13      	ldr	r3, [pc, #76]	; (8001148 <Modbus_init+0x9c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <Modbus_init+0x9c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001106:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800110a:	4413      	add	r3, r2
 800110c:	3302      	adds	r3, #2
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f009 fe04 	bl	800ad1e <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <Modbus_init+0x9c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b01      	cmp	r3, #1
 8001124:	d10c      	bne.n	8001140 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001126:	4b08      	ldr	r3, [pc, #32]	; (8001148 <Modbus_init+0x9c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	4618      	mov	r0, r3
 800112e:	f008 f817 	bl	8009160 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <Modbus_init+0x9c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f008 fa4c 	bl	80095d8 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000444 	.word	0x20000444
 800114c:	08001009 	.word	0x08001009
 8001150:	08001029 	.word	0x08001029
 8001154:	08001049 	.word	0x08001049

08001158 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001164:	23ff      	movs	r3, #255	; 0xff
 8001166:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001168:	23ff      	movs	r3, #255	; 0xff
 800116a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800116c:	e013      	b.n	8001196 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	1c5a      	adds	r2, r3, #1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	781a      	ldrb	r2, [r3, #0]
 8001176:	7bbb      	ldrb	r3, [r7, #14]
 8001178:	4053      	eors	r3, r2
 800117a:	b2db      	uxtb	r3, r3
 800117c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <CRC16+0x64>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4413      	add	r3, r2
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	4053      	eors	r3, r2
 800118a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <CRC16+0x68>)
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001196:	883b      	ldrh	r3, [r7, #0]
 8001198:	1e5a      	subs	r2, r3, #1
 800119a:	803a      	strh	r2, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e6      	bne.n	800116e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7bbb      	ldrb	r3, [r7, #14]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20000100 	.word	0x20000100
 80011c0:	20000000 	.word	0x20000000

080011c4 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80011ca:	4b81      	ldr	r3, [pc, #516]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	7e1b      	ldrb	r3, [r3, #24]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d80a      	bhi.n	80011ec <Modbus_Protocal_Worker+0x28>
 80011d6:	a201      	add	r2, pc, #4	; (adr r2, 80011dc <Modbus_Protocal_Worker+0x18>)
 80011d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011dc:	080011f7 	.word	0x080011f7
 80011e0:	08001397 	.word	0x08001397
 80011e4:	08001283 	.word	0x08001283
 80011e8:	080012a9 	.word	0x080012a9
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80011ec:	4b78      	ldr	r3, [pc, #480]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	761a      	strb	r2, [r3, #24]
		break;
 80011f4:	e0e8      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80011f6:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 8001202:	f000 f9d7 	bl	80015b4 <Modbus_Emission>
 8001206:	e01c      	b.n	8001242 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001208:	4b71      	ldr	r3, [pc, #452]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	7d9b      	ldrb	r3, [r3, #22]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d017      	beq.n	8001242 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001212:	4b6f      	ldr	r3, [pc, #444]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2200      	movs	r2, #0
 8001218:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800121a:	4b6d      	ldr	r3, [pc, #436]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 8001222:	4b6b      	ldr	r3, [pc, #428]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b68      	ldr	r3, [pc, #416]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f042 0201 	orr.w	r2, r2, #1
 8001238:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 800123a:	4b65      	ldr	r3, [pc, #404]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2203      	movs	r2, #3
 8001240:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001242:	4b63      	ldr	r3, [pc, #396]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b20      	cmp	r3, #32
 8001250:	f040 80b3 	bne.w	80013ba <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001254:	4b5e      	ldr	r3, [pc, #376]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800125e:	4b5c      	ldr	r3, [pc, #368]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	68d8      	ldr	r0, [r3, #12]
 8001264:	4b5a      	ldr	r3, [pc, #360]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001270:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001274:	4413      	add	r3, r2
 8001276:	3302      	adds	r3, #2
 8001278:	2201      	movs	r2, #1
 800127a:	4619      	mov	r1, r3
 800127c:	f009 fd4f 	bl	800ad1e <HAL_UART_Receive_IT>
		}
		break;
 8001280:	e09b      	b.n	80013ba <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8098 	beq.w	80013be <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800128e:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001296:	4b4e      	ldr	r3, [pc, #312]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	22fe      	movs	r2, #254	; 0xfe
 800129c:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800129e:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2204      	movs	r2, #4
 80012a4:	761a      	strb	r2, [r3, #24]
		}
		break;
 80012a6:	e08a      	b.n	80013be <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 80012a8:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	7d9b      	ldrb	r3, [r3, #22]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d009      	beq.n	80012c6 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d103      	bne.n	80012c6 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80012be:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	22ff      	movs	r2, #255	; 0xff
 80012c4:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80012c6:	4b42      	ldr	r3, [pc, #264]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ce:	f113 0f02 	cmn.w	r3, #2
 80012d2:	d150      	bne.n	8001376 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80012d4:	4b3e      	ldr	r3, [pc, #248]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80012dc:	4b3c      	ldr	r3, [pc, #240]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f203 2272 	addw	r2, r3, #626	; 0x272
 80012e4:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80012ec:	3b02      	subs	r3, #2
 80012ee:	4619      	mov	r1, r3
 80012f0:	4610      	mov	r0, r2
 80012f2:	f7ff ff31 	bl	8001158 <CRC16>
 80012f6:	4603      	mov	r3, r0
 80012f8:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012fa:	793a      	ldrb	r2, [r7, #4]
 80012fc:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001308:	3b02      	subs	r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001310:	429a      	cmp	r2, r3
 8001312:	d10c      	bne.n	800132e <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001314:	797a      	ldrb	r2, [r7, #5]
 8001316:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001318:	6819      	ldr	r1, [r3, #0]
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001322:	3b01      	subs	r3, #1
 8001324:	440b      	add	r3, r1
 8001326:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800132a:	429a      	cmp	r2, r3
 800132c:	d004      	beq.n	8001338 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	22ff      	movs	r2, #255	; 0xff
 8001334:	75da      	strb	r2, [r3, #23]
				break;
 8001336:	e047      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001338:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d113      	bne.n	8001372 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 800135a:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001364:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001366:	461a      	mov	r2, r3
 8001368:	f00a fe9c 	bl	800c0a4 <memcpy>

			//execute command
			Modbus_frame_response();
 800136c:	f000 f90a 	bl	8001584 <Modbus_frame_response>
 8001370:	e001      	b.n	8001376 <Modbus_Protocal_Worker+0x1b2>
				break;
 8001372:	bf00      	nop
					}
		break;


	}
}
 8001374:	e028      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	7d5b      	ldrb	r3, [r3, #21]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	4618      	mov	r0, r3
 8001390:	f009 fd74 	bl	800ae7c <HAL_UART_AbortReceive>
		break;
 8001394:	e015      	b.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b20      	cmp	r3, #32
 80013a4:	d10f      	bne.n	80013c6 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2201      	movs	r2, #1
 80013b6:	761a      	strb	r2, [r3, #24]
		break;
 80013b8:	e005      	b.n	80013c6 <Modbus_Protocal_Worker+0x202>
		break;
 80013ba:	bf00      	nop
 80013bc:	e004      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013be:	bf00      	nop
 80013c0:	e002      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c2:	bf00      	nop
 80013c4:	e000      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c6:	bf00      	nop
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000444 	.word	0x20000444

080013d4 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <modbusWrite1Register+0x80>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	7e9b      	ldrb	r3, [r3, #26]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <modbusWrite1Register+0x80>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	7edb      	ldrb	r3, [r3, #27]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4413      	add	r3, r2
 80013f0:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80013f2:	88fa      	ldrh	r2, [r7, #6]
 80013f4:	4b17      	ldr	r3, [pc, #92]	; (8001454 <modbusWrite1Register+0x80>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d903      	bls.n	8001406 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013fe:	2002      	movs	r0, #2
 8001400:	f000 f8a4 	bl	800154c <ModbusErrorReply>
			 return;
 8001404:	e023      	b.n	800144e <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <modbusWrite1Register+0x80>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <modbusWrite1Register+0x80>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6859      	ldr	r1, [r3, #4]
 8001410:	88fb      	ldrh	r3, [r7, #6]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	440b      	add	r3, r1
 8001416:	7f12      	ldrb	r2, [r2, #28]
 8001418:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <modbusWrite1Register+0x80>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <modbusWrite1Register+0x80>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6859      	ldr	r1, [r3, #4]
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	440b      	add	r3, r1
 800142a:	7f52      	ldrb	r2, [r2, #29]
 800142c:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <modbusWrite1Register+0x80>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <modbusWrite1Register+0x80>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 800143c:	2208      	movs	r2, #8
 800143e:	4619      	mov	r1, r3
 8001440:	f00a fe30 	bl	800c0a4 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <modbusWrite1Register+0x80>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2205      	movs	r2, #5
 800144a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000444 	.word	0x20000444

08001458 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800145e:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <modbusRead1Register+0xf0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	7f1b      	ldrb	r3, [r3, #28]
 8001464:	b29b      	uxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b37      	ldr	r3, [pc, #220]	; (8001548 <modbusRead1Register+0xf0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	7f5b      	ldrb	r3, [r3, #29]
 8001470:	b29b      	uxth	r3, r3
 8001472:	4413      	add	r3, r2
 8001474:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001476:	4b34      	ldr	r3, [pc, #208]	; (8001548 <modbusRead1Register+0xf0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7e9b      	ldrb	r3, [r3, #26]
 800147c:	b29b      	uxth	r3, r3
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b31      	ldr	r3, [pc, #196]	; (8001548 <modbusRead1Register+0xf0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	7edb      	ldrb	r3, [r3, #27]
 8001488:	b29b      	uxth	r3, r3
 800148a:	4413      	add	r3, r2
 800148c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <modbusRead1Register+0x42>
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	2b7d      	cmp	r3, #125	; 0x7d
 8001498:	d903      	bls.n	80014a2 <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800149a:	2003      	movs	r0, #3
 800149c:	f000 f856 	bl	800154c <ModbusErrorReply>
		 return;
 80014a0:	e04e      	b.n	8001540 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80014a2:	88ba      	ldrh	r2, [r7, #4]
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <modbusRead1Register+0xf0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d808      	bhi.n	80014c0 <modbusRead1Register+0x68>
 80014ae:	88ba      	ldrh	r2, [r7, #4]
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	4413      	add	r3, r2
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <modbusRead1Register+0xf0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d903      	bls.n	80014c8 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80014c0:	2002      	movs	r0, #2
 80014c2:	f000 f843 	bl	800154c <ModbusErrorReply>
		 return;
 80014c6:	e03b      	b.n	8001540 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <modbusRead1Register+0xf0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2203      	movs	r2, #3
 80014ce:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <modbusRead1Register+0xf0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0052      	lsls	r2, r2, #1
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80014e2:	2400      	movs	r4, #0
 80014e4:	e020      	b.n	8001528 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <modbusRead1Register+0xf0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	88bb      	ldrh	r3, [r7, #4]
 80014ee:	4423      	add	r3, r4
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	18d1      	adds	r1, r2, r3
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <modbusRead1Register+0xf0>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	1c63      	adds	r3, r4, #1
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	7849      	ldrb	r1, [r1, #1]
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <modbusRead1Register+0xf0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	4423      	add	r3, r4
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	18d1      	adds	r1, r2, r3
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <modbusRead1Register+0xf0>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	0063      	lsls	r3, r4, #1
 800151a:	3303      	adds	r3, #3
 800151c:	7809      	ldrb	r1, [r1, #0]
 800151e:	4413      	add	r3, r2
 8001520:	460a      	mov	r2, r1
 8001522:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8001526:	3401      	adds	r4, #1
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	429c      	cmp	r4, r3
 800152c:	dbdb      	blt.n	80014e6 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	3301      	adds	r3, #1
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <modbusRead1Register+0xf0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	0052      	lsls	r2, r2, #1
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	bf00      	nop
 8001548:	20000444 	.word	0x20000444

0800154c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register | 0x80;
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <ModbusErrorReply+0x34>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2283      	movs	r2, #131	; 0x83
 800155c:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <ModbusErrorReply+0x34>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	79fa      	ldrb	r2, [r7, #7]
 8001566:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <ModbusErrorReply+0x34>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2202      	movs	r2, #2
 8001570:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	20000444 	.word	0x20000444

08001584 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <Modbus_frame_response+0x2c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	7e5b      	ldrb	r3, [r3, #25]
 800158e:	2b03      	cmp	r3, #3
 8001590:	d004      	beq.n	800159c <Modbus_frame_response+0x18>
 8001592:	2b06      	cmp	r3, #6
 8001594:	d105      	bne.n	80015a2 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001596:	f7ff ff1d 	bl	80013d4 <modbusWrite1Register>
		break;
 800159a:	e006      	b.n	80015aa <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 800159c:	f7ff ff5c 	bl	8001458 <modbusRead1Register>
		break;
 80015a0:	e003      	b.n	80015aa <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80015a2:	2001      	movs	r0, #1
 80015a4:	f7ff ffd2 	bl	800154c <ModbusErrorReply>
		break;
 80015a8:	bf00      	nop

	}
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000444 	.word	0x20000444

080015b4 <Modbus_Emission>:

void Modbus_Emission()
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80015ba:	4b3d      	ldr	r3, [pc, #244]	; (80016b0 <Modbus_Emission+0xfc>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b20      	cmp	r3, #32
 80015c8:	d15e      	bne.n	8001688 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80015ca:	4b39      	ldr	r3, [pc, #228]	; (80016b0 <Modbus_Emission+0xfc>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4b38      	ldr	r3, [pc, #224]	; (80016b0 <Modbus_Emission+0xfc>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	7812      	ldrb	r2, [r2, #0]
 80015d4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80015d8:	4b35      	ldr	r3, [pc, #212]	; (80016b0 <Modbus_Emission+0xfc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 80015e0:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80015e2:	4b33      	ldr	r3, [pc, #204]	; (80016b0 <Modbus_Emission+0xfc>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 80015ea:	4b31      	ldr	r3, [pc, #196]	; (80016b0 <Modbus_Emission+0xfc>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 80015f2:	461a      	mov	r2, r3
 80015f4:	f00a fd56 	bl	800c0a4 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80015f8:	4b2d      	ldr	r3, [pc, #180]	; (80016b0 <Modbus_Emission+0xfc>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001600:	b29a      	uxth	r2, r3
 8001602:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <Modbus_Emission+0xfc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	3203      	adds	r2, #3
 8001608:	b292      	uxth	r2, r2
 800160a:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800160e:	4b28      	ldr	r3, [pc, #160]	; (80016b0 <Modbus_Emission+0xfc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001616:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <Modbus_Emission+0xfc>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800161e:	3b02      	subs	r3, #2
 8001620:	4619      	mov	r1, r3
 8001622:	4610      	mov	r0, r2
 8001624:	f7ff fd98 	bl	8001158 <CRC16>
 8001628:	4603      	mov	r3, r0
 800162a:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 800162c:	4b20      	ldr	r3, [pc, #128]	; (80016b0 <Modbus_Emission+0xfc>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4b1f      	ldr	r3, [pc, #124]	; (80016b0 <Modbus_Emission+0xfc>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001638:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 800163a:	7939      	ldrb	r1, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	460a      	mov	r2, r1
 8001640:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001644:	4b1a      	ldr	r3, [pc, #104]	; (80016b0 <Modbus_Emission+0xfc>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4b19      	ldr	r3, [pc, #100]	; (80016b0 <Modbus_Emission+0xfc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001650:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001652:	7979      	ldrb	r1, [r7, #5]
 8001654:	4413      	add	r3, r2
 8001656:	460a      	mov	r2, r1
 8001658:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <Modbus_Emission+0xfc>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b20      	cmp	r3, #32
 800166a:	d10d      	bne.n	8001688 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 800166c:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <Modbus_Emission+0xfc>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001672:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <Modbus_Emission+0xfc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <Modbus_Emission+0xfc>)
 800167c:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 800167e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001682:	461a      	mov	r2, r3
 8001684:	f009 fb7c 	bl	800ad80 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <Modbus_Emission+0xfc>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2200      	movs	r2, #0
 800168e:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <Modbus_Emission+0xfc>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2200      	movs	r2, #0
 8001696:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <Modbus_Emission+0xfc>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2200      	movs	r2, #0
 800169e:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 80016a0:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <Modbus_Emission+0xfc>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2202      	movs	r2, #2
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000444 	.word	0x20000444
 80016b4:	00000000 	.word	0x00000000

080016b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016be:	f003 fa99 	bl	8004bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c2:	f000 fa8f 	bl	8001be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c6:	f000 fd81 	bl	80021cc <MX_GPIO_Init>
  MX_DMA_Init();
 80016ca:	f000 fd49 	bl	8002160 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80016ce:	f000 fd1b 	bl	8002108 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80016d2:	f000 fc0d 	bl	8001ef0 <MX_TIM3_Init>
  MX_TIM1_Init();
 80016d6:	f000 fb7b 	bl	8001dd0 <MX_TIM1_Init>
  MX_ADC1_Init();
 80016da:	f000 faeb 	bl	8001cb4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80016de:	f000 fce9 	bl	80020b4 <MX_USART1_UART_Init>
  MX_TIM11_Init();
 80016e2:	f000 fc93 	bl	800200c <MX_TIM11_Init>
  MX_TIM9_Init();
 80016e6:	f000 fc57 	bl	8001f98 <MX_TIM9_Init>
  MX_I2C1_Init();
 80016ea:	f000 fb43 	bl	8001d74 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  hmodbus.huart = &huart2;
 80016ee:	4bac      	ldr	r3, [pc, #688]	; (80019a0 <main+0x2e8>)
 80016f0:	4aac      	ldr	r2, [pc, #688]	; (80019a4 <main+0x2ec>)
 80016f2:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim11;
 80016f4:	4baa      	ldr	r3, [pc, #680]	; (80019a0 <main+0x2e8>)
 80016f6:	4aac      	ldr	r2, [pc, #688]	; (80019a8 <main+0x2f0>)
 80016f8:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80016fa:	4ba9      	ldr	r3, [pc, #676]	; (80019a0 <main+0x2e8>)
 80016fc:	2215      	movs	r2, #21
 80016fe:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize = 70;
 8001700:	4ba7      	ldr	r3, [pc, #668]	; (80019a0 <main+0x2e8>)
 8001702:	2246      	movs	r2, #70	; 0x46
 8001704:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8001706:	49a9      	ldr	r1, [pc, #676]	; (80019ac <main+0x2f4>)
 8001708:	48a5      	ldr	r0, [pc, #660]	; (80019a0 <main+0x2e8>)
 800170a:	f7ff fccf 	bl	80010ac <Modbus_init>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1|TIM_CHANNEL_2);
 800170e:	2104      	movs	r1, #4
 8001710:	48a7      	ldr	r0, [pc, #668]	; (80019b0 <main+0x2f8>)
 8001712:	f008 f87b 	bl	800980c <HAL_TIM_Encoder_Start>

  HAL_TIM_Base_Start(&htim1); //Start Timer1
 8001716:	48a7      	ldr	r0, [pc, #668]	; (80019b4 <main+0x2fc>)
 8001718:	f007 fcc8 	bl	80090ac <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800171c:	2100      	movs	r1, #0
 800171e:	48a5      	ldr	r0, [pc, #660]	; (80019b4 <main+0x2fc>)
 8001720:	f007 fe42 	bl	80093a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001724:	2104      	movs	r1, #4
 8001726:	48a3      	ldr	r0, [pc, #652]	; (80019b4 <main+0x2fc>)
 8001728:	f007 fe3e 	bl	80093a8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim9); //Start IT Timer9
 800172c:	48a2      	ldr	r0, [pc, #648]	; (80019b8 <main+0x300>)
 800172e:	f007 fd17 	bl	8009160 <HAL_TIM_Base_Start_IT>
//  HAL_TIM_Base_Start_IT(&htim4); //Start IT Timer4

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, L_EN);
 8001732:	4ba2      	ldr	r3, [pc, #648]	; (80019bc <main+0x304>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	461a      	mov	r2, r3
 800173a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800173e:	48a0      	ldr	r0, [pc, #640]	; (80019c0 <main+0x308>)
 8001740:	f004 fdba 	bl	80062b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, R_EN);
 8001744:	4b9f      	ldr	r3, [pc, #636]	; (80019c4 <main+0x30c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	b2db      	uxtb	r3, r3
 800174a:	461a      	mov	r2, r3
 800174c:	2110      	movs	r1, #16
 800174e:	489c      	ldr	r0, [pc, #624]	; (80019c0 <main+0x308>)
 8001750:	f004 fdb2 	bl	80062b8 <HAL_GPIO_WritePin>

  HAL_ADC_Start_DMA(&hadc1, XYSwitch, 2);
 8001754:	2202      	movs	r2, #2
 8001756:	499c      	ldr	r1, [pc, #624]	; (80019c8 <main+0x310>)
 8001758:	489c      	ldr	r0, [pc, #624]	; (80019cc <main+0x314>)
 800175a:	f003 fb25 	bl	8004da8 <HAL_ADC_Start_DMA>

  registerFrame[1].U16 = 0;
 800175e:	4b93      	ldr	r3, [pc, #588]	; (80019ac <main+0x2f4>)
 8001760:	2200      	movs	r2, #0
 8001762:	805a      	strh	r2, [r3, #2]
  EndEffectorState = 0;	//SoftReset
 8001764:	4b9a      	ldr	r3, [pc, #616]	; (80019d0 <main+0x318>)
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
  EndEffectorWriteFlag = 1;
 800176a:	4b9a      	ldr	r3, [pc, #616]	; (80019d4 <main+0x31c>)
 800176c:	2201      	movs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
  EndEffectorWrite();
 8001770:	f000 fe34 	bl	80023dc <EndEffectorWrite>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Modbus_Protocal_Worker();
 8001774:	f7ff fd26 	bl	80011c4 <Modbus_Protocal_Worker>
	  static uint32_t heartbeat = 0;
	  static uint32_t uart_time = 0;
	  if(heartbeat < HAL_GetTick())
 8001778:	f003 faa2 	bl	8004cc0 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	4b96      	ldr	r3, [pc, #600]	; (80019d8 <main+0x320>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	d909      	bls.n	800179a <main+0xe2>
	  {
		  heartbeat = HAL_GetTick()+100;
 8001786:	f003 fa9b 	bl	8004cc0 <HAL_GetTick>
 800178a:	4603      	mov	r3, r0
 800178c:	3364      	adds	r3, #100	; 0x64
 800178e:	4a92      	ldr	r2, [pc, #584]	; (80019d8 <main+0x320>)
 8001790:	6013      	str	r3, [r2, #0]
		  registerFrame[0].U16 = 22881;
 8001792:	4b86      	ldr	r3, [pc, #536]	; (80019ac <main+0x2f4>)
 8001794:	f645 1261 	movw	r2, #22881	; 0x5961
 8001798:	801a      	strh	r2, [r3, #0]
	  }

	  if (huart1.gState == HAL_UART_STATE_READY && (HAL_GetTick() >= uart_time))
 800179a:	4b90      	ldr	r3, [pc, #576]	; (80019dc <main+0x324>)
 800179c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b20      	cmp	r3, #32
 80017a4:	d130      	bne.n	8001808 <main+0x150>
 80017a6:	f003 fa8b 	bl	8004cc0 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	4b8c      	ldr	r3, [pc, #560]	; (80019e0 <main+0x328>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d329      	bcc.n	8001808 <main+0x150>
	  {
		  sprintf(TxBuffer,"%d %.2f %.2f\r\n",position, setposition, setvelocity);
 80017b4:	4b8b      	ldr	r3, [pc, #556]	; (80019e4 <main+0x32c>)
 80017b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ba:	461e      	mov	r6, r3
 80017bc:	4b8a      	ldr	r3, [pc, #552]	; (80019e8 <main+0x330>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fec9 	bl	8000558 <__aeabi_f2d>
 80017c6:	4604      	mov	r4, r0
 80017c8:	460d      	mov	r5, r1
 80017ca:	4b88      	ldr	r3, [pc, #544]	; (80019ec <main+0x334>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fec2 	bl	8000558 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017dc:	e9cd 4500 	strd	r4, r5, [sp]
 80017e0:	4632      	mov	r2, r6
 80017e2:	4983      	ldr	r1, [pc, #524]	; (80019f0 <main+0x338>)
 80017e4:	4883      	ldr	r0, [pc, #524]	; (80019f4 <main+0x33c>)
 80017e6:	f00b faf3 	bl	800cdd0 <siprintf>
		  HAL_UART_Transmit_IT(&huart1, (uint8_t *)TxBuffer, strlen(TxBuffer));
 80017ea:	4882      	ldr	r0, [pc, #520]	; (80019f4 <main+0x33c>)
 80017ec:	f7fe fcf8 	bl	80001e0 <strlen>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	461a      	mov	r2, r3
 80017f6:	497f      	ldr	r1, [pc, #508]	; (80019f4 <main+0x33c>)
 80017f8:	4878      	ldr	r0, [pc, #480]	; (80019dc <main+0x324>)
 80017fa:	f009 fa4b 	bl	800ac94 <HAL_UART_Transmit_IT>
		  uart_time += 20;
 80017fe:	4b78      	ldr	r3, [pc, #480]	; (80019e0 <main+0x328>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3314      	adds	r3, #20
 8001804:	4a76      	ldr	r2, [pc, #472]	; (80019e0 <main+0x328>)
 8001806:	6013      	str	r3, [r2, #0]
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PC1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8001808:	2102      	movs	r1, #2
 800180a:	487b      	ldr	r0, [pc, #492]	; (80019f8 <main+0x340>)
 800180c:	f004 fd3c 	bl	8006288 <HAL_GPIO_ReadPin>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	4b79      	ldr	r3, [pc, #484]	; (80019fc <main+0x344>)
 8001816:	601a      	str	r2, [r3, #0]
	  PC2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8001818:	2104      	movs	r1, #4
 800181a:	4877      	ldr	r0, [pc, #476]	; (80019f8 <main+0x340>)
 800181c:	f004 fd34 	bl	8006288 <HAL_GPIO_ReadPin>
 8001820:	4603      	mov	r3, r0
 8001822:	461a      	mov	r2, r3
 8001824:	4b76      	ldr	r3, [pc, #472]	; (8001a00 <main+0x348>)
 8001826:	601a      	str	r2, [r3, #0]
	  PC3 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8001828:	2108      	movs	r1, #8
 800182a:	4873      	ldr	r0, [pc, #460]	; (80019f8 <main+0x340>)
 800182c:	f004 fd2c 	bl	8006288 <HAL_GPIO_ReadPin>
 8001830:	4603      	mov	r3, r0
 8001832:	461a      	mov	r2, r3
 8001834:	4b73      	ldr	r3, [pc, #460]	; (8001a04 <main+0x34c>)
 8001836:	601a      	str	r2, [r3, #0]

	  VelocityApprox();
 8001838:	f000 ff32 	bl	80026a0 <VelocityApprox>
	  AccelerationApprox();
 800183c:	f000 ff5e 	bl	80026fc <AccelerationApprox>
	  Routine(); //Sent Y Actual Position Velocity Acceleration to Base System
 8001840:	f000 ff7a 	bl	8002738 <Routine>

	  JoystickPinUpdate(); //Check Pin Flag
 8001844:	f001 f86a 	bl	800291c <JoystickPinUpdate>

	  switch(scheduler)
 8001848:	4b6f      	ldr	r3, [pc, #444]	; (8001a08 <main+0x350>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b05      	cmp	r3, #5
 800184e:	d891      	bhi.n	8001774 <main+0xbc>
 8001850:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <main+0x1a0>)
 8001852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001856:	bf00      	nop
 8001858:	08001871 	.word	0x08001871
 800185c:	08001887 	.word	0x08001887
 8001860:	0800190f 	.word	0x0800190f
 8001864:	08001a21 	.word	0x08001a21
 8001868:	08001b59 	.word	0x08001b59
 800186c:	08001b9f 	.word	0x08001b9f
	  {
	  //JoyStick
	  case 0:
		  //QEI
		  position = __HAL_TIM_GET_COUNTER(&htim3);
 8001870:	4b4f      	ldr	r3, [pc, #316]	; (80019b0 <main+0x2f8>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	b21a      	sxth	r2, r3
 8001878:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <main+0x32c>)
 800187a:	801a      	strh	r2, [r3, #0]
		  JoystickControl(); //Read Pin form JoyStick
 800187c:	f001 f8ea 	bl	8002a54 <JoystickControl>
		  JoystickLocationState();
 8001880:	f001 f9b6 	bl	8002bf0 <JoystickLocationState>
		  break;
 8001884:	e191      	b.n	8001baa <main+0x4f2>

	  //Go Pick
	  case 1 :
		  registerFrame[16].U16 = 8; //Y Moving Status: Go Pick
 8001886:	4b49      	ldr	r3, [pc, #292]	; (80019ac <main+0x2f4>)
 8001888:	2208      	movs	r2, #8
 800188a:	841a      	strh	r2, [r3, #32]
		  qf = (PickTray.hole_y[HoleSequence])/0.045;
 800188c:	4b5f      	ldr	r3, [pc, #380]	; (8001a0c <main+0x354>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a5f      	ldr	r2, [pc, #380]	; (8001a10 <main+0x358>)
 8001892:	330c      	adds	r3, #12
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	3304      	adds	r3, #4
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fe5b 	bl	8000558 <__aeabi_f2d>
 80018a2:	a33d      	add	r3, pc, #244	; (adr r3, 8001998 <main+0x2e0>)
 80018a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a8:	f7fe ffd8 	bl	800085c <__aeabi_ddiv>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4610      	mov	r0, r2
 80018b2:	4619      	mov	r1, r3
 80018b4:	f7ff f9a0 	bl	8000bf8 <__aeabi_d2f>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4a56      	ldr	r2, [pc, #344]	; (8001a14 <main+0x35c>)
 80018bc:	6013      	str	r3, [r2, #0]
		  registerFrame[65].U16 = PickTray.hole_x[HoleSequence]*10; //X-Axis Target Position Pick Tray
 80018be:	4b53      	ldr	r3, [pc, #332]	; (8001a0c <main+0x354>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a53      	ldr	r2, [pc, #332]	; (8001a10 <main+0x358>)
 80018c4:	3304      	adds	r3, #4
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018da:	ee17 3a90 	vmov	r3, s15
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b32      	ldr	r3, [pc, #200]	; (80019ac <main+0x2f4>)
 80018e2:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		  registerFrame[66].U16 = 3000;
 80018e6:	4b31      	ldr	r3, [pc, #196]	; (80019ac <main+0x2f4>)
 80018e8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80018ec:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		  registerFrame[67].U16 = 3;
 80018f0:	4b2e      	ldr	r3, [pc, #184]	; (80019ac <main+0x2f4>)
 80018f2:	2203      	movs	r2, #3
 80018f4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		  registerFrame[64].U16 = 2; //X Moving Status: Run
 80018f8:	4b2c      	ldr	r3, [pc, #176]	; (80019ac <main+0x2f4>)
 80018fa:	2202      	movs	r2, #2
 80018fc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		  Trajectstate = 0;
 8001900:	4b45      	ldr	r3, [pc, #276]	; (8001a18 <main+0x360>)
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
		  scheduler = 3;
 8001906:	4b40      	ldr	r3, [pc, #256]	; (8001a08 <main+0x350>)
 8001908:	2203      	movs	r2, #3
 800190a:	601a      	str	r2, [r3, #0]
		  break;
 800190c:	e14d      	b.n	8001baa <main+0x4f2>

	  //Go Place
	  case 2 :
		  registerFrame[16].U16 = 16; //Y Moving Status: Go Place
 800190e:	4b27      	ldr	r3, [pc, #156]	; (80019ac <main+0x2f4>)
 8001910:	2210      	movs	r2, #16
 8001912:	841a      	strh	r2, [r3, #32]
		  qf = (PlaceTray.hole_y[HoleSequence])/0.045;
 8001914:	4b3d      	ldr	r3, [pc, #244]	; (8001a0c <main+0x354>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a40      	ldr	r2, [pc, #256]	; (8001a1c <main+0x364>)
 800191a:	330c      	adds	r3, #12
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	3304      	adds	r3, #4
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe17 	bl	8000558 <__aeabi_f2d>
 800192a:	a31b      	add	r3, pc, #108	; (adr r3, 8001998 <main+0x2e0>)
 800192c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001930:	f7fe ff94 	bl	800085c <__aeabi_ddiv>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff f95c 	bl	8000bf8 <__aeabi_d2f>
 8001940:	4603      	mov	r3, r0
 8001942:	4a34      	ldr	r2, [pc, #208]	; (8001a14 <main+0x35c>)
 8001944:	6013      	str	r3, [r2, #0]
		  registerFrame[65].U16 = PlaceTray.hole_x[HoleSequence]*10; //X-Axis Target Position Place Tray
 8001946:	4b31      	ldr	r3, [pc, #196]	; (8001a0c <main+0x354>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a34      	ldr	r2, [pc, #208]	; (8001a1c <main+0x364>)
 800194c:	3304      	adds	r3, #4
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800195a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800195e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001962:	ee17 3a90 	vmov	r3, s15
 8001966:	b29a      	uxth	r2, r3
 8001968:	4b10      	ldr	r3, [pc, #64]	; (80019ac <main+0x2f4>)
 800196a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		  registerFrame[66].U16 = 3000;
 800196e:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <main+0x2f4>)
 8001970:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001974:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		  registerFrame[67].U16 = 3;
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <main+0x2f4>)
 800197a:	2203      	movs	r2, #3
 800197c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		  registerFrame[64].U16 = 2; //X Moving Status: Run
 8001980:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <main+0x2f4>)
 8001982:	2202      	movs	r2, #2
 8001984:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		  Trajectstate = 0;
 8001988:	4b23      	ldr	r3, [pc, #140]	; (8001a18 <main+0x360>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
		  scheduler = 3;
 800198e:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <main+0x350>)
 8001990:	2203      	movs	r2, #3
 8001992:	601a      	str	r2, [r3, #0]
		  break;
 8001994:	e109      	b.n	8001baa <main+0x4f2>
 8001996:	bf00      	nop
 8001998:	70a3d70a 	.word	0x70a3d70a
 800199c:	3fa70a3d 	.word	0x3fa70a3d
 80019a0:	20000b10 	.word	0x20000b10
 80019a4:	20000888 	.word	0x20000888
 80019a8:	20000760 	.word	0x20000760
 80019ac:	20000fe8 	.word	0x20000fe8
 80019b0:	200005f8 	.word	0x200005f8
 80019b4:	20000544 	.word	0x20000544
 80019b8:	200006ac 	.word	0x200006ac
 80019bc:	20000208 	.word	0x20000208
 80019c0:	40020400 	.word	0x40020400
 80019c4:	20000204 	.word	0x20000204
 80019c8:	20000ae8 	.word	0x20000ae8
 80019cc:	20000448 	.word	0x20000448
 80019d0:	20000afc 	.word	0x20000afc
 80019d4:	20000af4 	.word	0x20000af4
 80019d8:	200010c4 	.word	0x200010c4
 80019dc:	20000814 	.word	0x20000814
 80019e0:	200010c8 	.word	0x200010c8
 80019e4:	200009a8 	.word	0x200009a8
 80019e8:	200009b4 	.word	0x200009b4
 80019ec:	200009d4 	.word	0x200009d4
 80019f0:	08010c40 	.word	0x08010c40
 80019f4:	20001074 	.word	0x20001074
 80019f8:	40020800 	.word	0x40020800
 80019fc:	20000b04 	.word	0x20000b04
 8001a00:	20000b08 	.word	0x20000b08
 8001a04:	20000b0c 	.word	0x20000b0c
 8001a08:	2000095c 	.word	0x2000095c
 8001a0c:	20000960 	.word	0x20000960
 8001a10:	200009dc 	.word	0x200009dc
 8001a14:	20000970 	.word	0x20000970
 8001a18:	20000968 	.word	0x20000968
 8001a1c:	20000a40 	.word	0x20000a40

	  //Trajectory
	  case 3:
		  //QEI
		  position = __HAL_TIM_GET_COUNTER(&htim3);
 8001a20:	4b62      	ldr	r3, [pc, #392]	; (8001bac <main+0x4f4>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	4b61      	ldr	r3, [pc, #388]	; (8001bb0 <main+0x4f8>)
 8001a2a:	801a      	strh	r2, [r3, #0]
		  static uint32_t timestamp0 = 0;
		  if(HAL_GetTick() > timestamp0)
 8001a2c:	f003 f948 	bl	8004cc0 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	4b60      	ldr	r3, [pc, #384]	; (8001bb4 <main+0x4fc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d909      	bls.n	8001a4e <main+0x396>
		  {
			  timestamp0 = HAL_GetTick() + 1;
 8001a3a:	f003 f941 	bl	8004cc0 <HAL_GetTick>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	3301      	adds	r3, #1
 8001a42:	4a5c      	ldr	r2, [pc, #368]	; (8001bb4 <main+0x4fc>)
 8001a44:	6013      	str	r3, [r2, #0]
			  VelocityApprox();
 8001a46:	f000 fe2b 	bl	80026a0 <VelocityApprox>
			  AccelerationApprox();
 8001a4a:	f000 fe57 	bl	80026fc <AccelerationApprox>
//			  TrajectoryGenerator();
//		  }

		  //PWM & Motor drive & PID
		  static uint32_t timestamp2 = 0;
		  if (HAL_GetTick()>= timestamp2)
 8001a4e:	f003 f937 	bl	8004cc0 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	4b58      	ldr	r3, [pc, #352]	; (8001bb8 <main+0x500>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d33b      	bcc.n	8001ad4 <main+0x41c>
		  {
			  timestamp2 = HAL_GetTick() + 1;
 8001a5c:	f003 f930 	bl	8004cc0 <HAL_GetTick>
 8001a60:	4603      	mov	r3, r0
 8001a62:	3301      	adds	r3, #1
 8001a64:	4a54      	ldr	r2, [pc, #336]	; (8001bb8 <main+0x500>)
 8001a66:	6013      	str	r3, [r2, #0]
			  duty = PIDcal();
 8001a68:	f000 fec6 	bl	80027f8 <PIDcal>
 8001a6c:	eef0 7a40 	vmov.f32	s15, s0
 8001a70:	4b52      	ldr	r3, [pc, #328]	; (8001bbc <main+0x504>)
 8001a72:	edc3 7a00 	vstr	s15, [r3]
			  if (duty >= 0)
 8001a76:	4b51      	ldr	r3, [pc, #324]	; (8001bbc <main+0x504>)
 8001a78:	edd3 7a00 	vldr	s15, [r3]
 8001a7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	db0e      	blt.n	8001aa4 <main+0x3ec>
			  {
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8001a86:	4b4e      	ldr	r3, [pc, #312]	; (8001bc0 <main+0x508>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,duty);
 8001a8e:	4b4b      	ldr	r3, [pc, #300]	; (8001bbc <main+0x504>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	4b4a      	ldr	r3, [pc, #296]	; (8001bc0 <main+0x508>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a9c:	ee17 2a90 	vmov	r2, s15
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8001aa2:	e017      	b.n	8001ad4 <main+0x41c>
			  }
			  else if (duty < 0)
 8001aa4:	4b45      	ldr	r3, [pc, #276]	; (8001bbc <main+0x504>)
 8001aa6:	edd3 7a00 	vldr	s15, [r3]
 8001aaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab2:	d50f      	bpl.n	8001ad4 <main+0x41c>
			  {
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8001ab4:	4b42      	ldr	r3, [pc, #264]	; (8001bc0 <main+0x508>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,-1*duty);
 8001abc:	4b3f      	ldr	r3, [pc, #252]	; (8001bbc <main+0x504>)
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	eef1 7a67 	vneg.f32	s15, s15
 8001ac6:	4b3e      	ldr	r3, [pc, #248]	; (8001bc0 <main+0x508>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ace:	ee17 2a90 	vmov	r2, s15
 8001ad2:	639a      	str	r2, [r3, #56]	; 0x38
			  }
		  }

		  // Check Final Position
		  if(position >= qf - 4 && position <= qf + 4) //&& registerFrame[64].U16 == 0
 8001ad4:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <main+0x4f8>)
 8001ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ada:	ee07 3a90 	vmov	s15, r3
 8001ade:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ae2:	4b38      	ldr	r3, [pc, #224]	; (8001bc4 <main+0x50c>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001aec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001af0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af8:	db23      	blt.n	8001b42 <main+0x48a>
 8001afa:	4b2d      	ldr	r3, [pc, #180]	; (8001bb0 <main+0x4f8>)
 8001afc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b00:	ee07 3a90 	vmov	s15, r3
 8001b04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b08:	4b2e      	ldr	r3, [pc, #184]	; (8001bc4 <main+0x50c>)
 8001b0a:	edd3 7a00 	vldr	s15, [r3]
 8001b0e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	d810      	bhi.n	8001b42 <main+0x48a>
		  {
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8001b20:	4b27      	ldr	r3, [pc, #156]	; (8001bc0 <main+0x508>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2200      	movs	r2, #0
 8001b26:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8001b28:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <main+0x508>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	639a      	str	r2, [r3, #56]	; 0x38
			  Trajectstate = 3;
 8001b30:	4b25      	ldr	r3, [pc, #148]	; (8001bc8 <main+0x510>)
 8001b32:	2203      	movs	r2, #3
 8001b34:	601a      	str	r2, [r3, #0]
			  // End Effector
			  EndEffectorWriteFlag = 1;
 8001b36:	4b25      	ldr	r3, [pc, #148]	; (8001bcc <main+0x514>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
			  scheduler = 4;
 8001b3c:	4b24      	ldr	r3, [pc, #144]	; (8001bd0 <main+0x518>)
 8001b3e:	2204      	movs	r2, #4
 8001b40:	601a      	str	r2, [r3, #0]
		  }

		  // Reset Button
		  if (ResetButton.flag == 1)
 8001b42:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <main+0x51c>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d12c      	bne.n	8001ba4 <main+0x4ec>
		  {
			  ResetButton.flag = 0;
 8001b4a:	4b22      	ldr	r3, [pc, #136]	; (8001bd4 <main+0x51c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
			  scheduler = 0;
 8001b50:	4b1f      	ldr	r3, [pc, #124]	; (8001bd0 <main+0x518>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
		  }
		  break;
 8001b56:	e025      	b.n	8001ba4 <main+0x4ec>

	  //Proximity
	  case 4 :
		  if (HoleSequence < 9)
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <main+0x520>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	dc13      	bgt.n	8001b88 <main+0x4d0>
		  {
			  if (TaskType == 1)
 8001b60:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <main+0x524>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d105      	bne.n	8001b74 <main+0x4bc>
			  {
				  EndEffectorState = 4;			//Pick
 8001b68:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <main+0x528>)
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	601a      	str	r2, [r3, #0]
				  EndEffectorWrite();
 8001b6e:	f000 fc35 	bl	80023dc <EndEffectorWrite>
 8001b72:	e009      	b.n	8001b88 <main+0x4d0>
//				  TaskType = -1; 			// TestYesterday
//				  HAL_Delay(2000);		    // TestYesterday
//				  scheduler = 2; 			// TestYesterday
			  }
			  else if (TaskType == -1)
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <main+0x524>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b7c:	d104      	bne.n	8001b88 <main+0x4d0>
			  {
				  EndEffectorState = 5;			//Place
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <main+0x528>)
 8001b80:	2205      	movs	r2, #5
 8001b82:	601a      	str	r2, [r3, #0]
				  EndEffectorWrite();
 8001b84:	f000 fc2a 	bl	80023dc <EndEffectorWrite>
//				  {
//					  scheduler = 1; 		// TestYesterday
//				  }
			  }
		  }
		  if (ResetButton.flag == 1)
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <main+0x51c>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d10b      	bne.n	8001ba8 <main+0x4f0>
			  {
				  ResetButton.flag = 0;
 8001b90:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <main+0x51c>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
				  scheduler = 0;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <main+0x518>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
			  }

		  break;
 8001b9c:	e004      	b.n	8001ba8 <main+0x4f0>

	  //Emergency
	  case 5:
		  Homing();
 8001b9e:	f000 fbdd 	bl	800235c <Homing>
		  break;
 8001ba2:	e002      	b.n	8001baa <main+0x4f2>
		  break;
 8001ba4:	bf00      	nop
 8001ba6:	e5e5      	b.n	8001774 <main+0xbc>
		  break;
 8001ba8:	bf00      	nop
  {
 8001baa:	e5e3      	b.n	8001774 <main+0xbc>
 8001bac:	200005f8 	.word	0x200005f8
 8001bb0:	200009a8 	.word	0x200009a8
 8001bb4:	200010cc 	.word	0x200010cc
 8001bb8:	200010d0 	.word	0x200010d0
 8001bbc:	20000964 	.word	0x20000964
 8001bc0:	20000544 	.word	0x20000544
 8001bc4:	20000970 	.word	0x20000970
 8001bc8:	20000968 	.word	0x20000968
 8001bcc:	20000af4 	.word	0x20000af4
 8001bd0:	2000095c 	.word	0x2000095c
 8001bd4:	20000ab8 	.word	0x20000ab8
 8001bd8:	20000960 	.word	0x20000960
 8001bdc:	20000200 	.word	0x20000200
 8001be0:	20000afc 	.word	0x20000afc

08001be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b094      	sub	sp, #80	; 0x50
 8001be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	2230      	movs	r2, #48	; 0x30
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f00a fa64 	bl	800c0c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	4b27      	ldr	r3, [pc, #156]	; (8001cac <SystemClock_Config+0xc8>)
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c10:	4a26      	ldr	r2, [pc, #152]	; (8001cac <SystemClock_Config+0xc8>)
 8001c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c16:	6413      	str	r3, [r2, #64]	; 0x40
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <SystemClock_Config+0xc8>)
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <SystemClock_Config+0xcc>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a20      	ldr	r2, [pc, #128]	; (8001cb0 <SystemClock_Config+0xcc>)
 8001c2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <SystemClock_Config+0xcc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c40:	2302      	movs	r3, #2
 8001c42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c44:	2301      	movs	r3, #1
 8001c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c48:	2310      	movs	r3, #16
 8001c4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c50:	2300      	movs	r3, #0
 8001c52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c54:	2308      	movs	r3, #8
 8001c56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001c58:	2364      	movs	r3, #100	; 0x64
 8001c5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c60:	2304      	movs	r3, #4
 8001c62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f006 fd2b 	bl	80086c4 <HAL_RCC_OscConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c74:	f002 fb58 	bl	8004328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c78:	230f      	movs	r3, #15
 8001c7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	2103      	movs	r1, #3
 8001c94:	4618      	mov	r0, r3
 8001c96:	f006 ff8d 	bl	8008bb4 <HAL_RCC_ClockConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ca0:	f002 fb42 	bl	8004328 <Error_Handler>
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3750      	adds	r7, #80	; 0x50
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40007000 	.word	0x40007000

08001cb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cc6:	4b28      	ldr	r3, [pc, #160]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cc8:	4a28      	ldr	r2, [pc, #160]	; (8001d6c <MX_ADC1_Init+0xb8>)
 8001cca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ccc:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cd2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001cda:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cf6:	4a1e      	ldr	r2, [pc, #120]	; (8001d70 <MX_ADC1_Init+0xbc>)
 8001cf8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d02:	2202      	movs	r2, #2
 8001d04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d06:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d0e:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d14:	4814      	ldr	r0, [pc, #80]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d16:	f003 f803 	bl	8004d20 <HAL_ADC_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d20:	f002 fb02 	bl	8004328 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	4619      	mov	r1, r3
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d36:	f003 f945 	bl	8004fc4 <HAL_ADC_ConfigChannel>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d40:	f002 faf2 	bl	8004328 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d44:	2301      	movs	r3, #1
 8001d46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d4c:	463b      	mov	r3, r7
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	; (8001d68 <MX_ADC1_Init+0xb4>)
 8001d52:	f003 f937 	bl	8004fc4 <HAL_ADC_ConfigChannel>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001d5c:	f002 fae4 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000448 	.word	0x20000448
 8001d6c:	40012000 	.word	0x40012000
 8001d70:	0f000001 	.word	0x0f000001

08001d74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d7a:	4a13      	ldr	r2, [pc, #76]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d80:	4a12      	ldr	r2, [pc, #72]	; (8001dcc <MX_I2C1_Init+0x58>)
 8001d82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001da4:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001db0:	4804      	ldr	r0, [pc, #16]	; (8001dc4 <MX_I2C1_Init+0x50>)
 8001db2:	f004 fab3 	bl	800631c <HAL_I2C_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001dbc:	f002 fab4 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	200004f0 	.word	0x200004f0
 8001dc8:	40005400 	.word	0x40005400
 8001dcc:	000186a0 	.word	0x000186a0

08001dd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b092      	sub	sp, #72	; 0x48
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
 8001df0:	615a      	str	r2, [r3, #20]
 8001df2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	2220      	movs	r2, #32
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f00a f960 	bl	800c0c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e00:	4b39      	ldr	r3, [pc, #228]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e02:	4a3a      	ldr	r2, [pc, #232]	; (8001eec <MX_TIM1_Init+0x11c>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e06:	4b38      	ldr	r3, [pc, #224]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b36      	ldr	r3, [pc, #216]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8001e12:	4b35      	ldr	r3, [pc, #212]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e14:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001e18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b33      	ldr	r3, [pc, #204]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e20:	4b31      	ldr	r3, [pc, #196]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e26:	4b30      	ldr	r3, [pc, #192]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e2c:	482e      	ldr	r0, [pc, #184]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e2e:	f007 fa5f 	bl	80092f0 <HAL_TIM_PWM_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001e38:	f002 fa76 	bl	8004328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4827      	ldr	r0, [pc, #156]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e4c:	f008 fd42 	bl	800a8d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001e56:	f002 fa67 	bl	8004328 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5a:	2360      	movs	r3, #96	; 0x60
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e62:	2300      	movs	r3, #0
 8001e64:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e66:	2300      	movs	r3, #0
 8001e68:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	481a      	ldr	r0, [pc, #104]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e80:	f007 fed6 	bl	8009c30 <HAL_TIM_PWM_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001e8a:	f002 fa4d 	bl	8004328 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e92:	2204      	movs	r2, #4
 8001e94:	4619      	mov	r1, r3
 8001e96:	4814      	ldr	r0, [pc, #80]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001e98:	f007 feca 	bl	8009c30 <HAL_TIM_PWM_ConfigChannel>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001ea2:	f002 fa41 	bl	8004328 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ebe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ec4:	1d3b      	adds	r3, r7, #4
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4807      	ldr	r0, [pc, #28]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001eca:	f008 fd71 	bl	800a9b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001ed4:	f002 fa28 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ed8:	4803      	ldr	r0, [pc, #12]	; (8001ee8 <MX_TIM1_Init+0x118>)
 8001eda:	f002 fbe1 	bl	80046a0 <HAL_TIM_MspPostInit>

}
 8001ede:	bf00      	nop
 8001ee0:	3748      	adds	r7, #72	; 0x48
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000544 	.word	0x20000544
 8001eec:	40010000 	.word	0x40010000

08001ef0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ef6:	f107 030c 	add.w	r3, r7, #12
 8001efa:	2224      	movs	r2, #36	; 0x24
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f00a f8de 	bl	800c0c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f0c:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f0e:	4a21      	ldr	r2, [pc, #132]	; (8001f94 <MX_TIM3_Init+0xa4>)
 8001f10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f12:	4b1f      	ldr	r3, [pc, #124]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f18:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = QEI_PERIOD-1;
 8001f1e:	4b1c      	ldr	r3, [pc, #112]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f26:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2c:	4b18      	ldr	r3, [pc, #96]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f32:	2303      	movs	r3, #3
 8001f34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f36:	2300      	movs	r3, #0
 8001f38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001f42:	230f      	movs	r3, #15
 8001f44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f46:	2300      	movs	r3, #0
 8001f48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001f52:	230f      	movs	r3, #15
 8001f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	480c      	ldr	r0, [pc, #48]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f5e:	f007 fba1 	bl	80096a4 <HAL_TIM_Encoder_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f68:	f002 f9de 	bl	8004328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	4619      	mov	r1, r3
 8001f78:	4805      	ldr	r0, [pc, #20]	; (8001f90 <MX_TIM3_Init+0xa0>)
 8001f7a:	f008 fcab 	bl	800a8d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f84:	f002 f9d0 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	3730      	adds	r7, #48	; 0x30
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200005f8 	.word	0x200005f8
 8001f94:	40000400 	.word	0x40000400

08001f98 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	463b      	mov	r3, r7
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001faa:	4b16      	ldr	r3, [pc, #88]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <MX_TIM9_Init+0x70>)
 8001fae:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 99;
 8001fb0:	4b14      	ldr	r3, [pc, #80]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fb2:	2263      	movs	r2, #99	; 0x63
 8001fb4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb6:	4b13      	ldr	r3, [pc, #76]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fbe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fc2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc4:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fca:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001fd0:	480c      	ldr	r0, [pc, #48]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fd2:	f007 f80f 	bl	8008ff4 <HAL_TIM_Base_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001fdc:	f002 f9a4 	bl	8004328 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe4:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001fe6:	463b      	mov	r3, r7
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4806      	ldr	r0, [pc, #24]	; (8002004 <MX_TIM9_Init+0x6c>)
 8001fec:	f007 fee2 	bl	8009db4 <HAL_TIM_ConfigClockSource>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001ff6:	f002 f997 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200006ac 	.word	0x200006ac
 8002008:	40014000 	.word	0x40014000

0800200c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
 8002020:	615a      	str	r2, [r3, #20]
 8002022:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002024:	4b21      	ldr	r3, [pc, #132]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002026:	4a22      	ldr	r2, [pc, #136]	; (80020b0 <MX_TIM11_Init+0xa4>)
 8002028:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 800202a:	4b20      	ldr	r3, [pc, #128]	; (80020ac <MX_TIM11_Init+0xa0>)
 800202c:	2263      	movs	r2, #99	; 0x63
 800202e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002030:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002036:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002038:	f240 72d5 	movw	r2, #2005	; 0x7d5
 800203c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002044:	4b19      	ldr	r3, [pc, #100]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002046:	2200      	movs	r2, #0
 8002048:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800204a:	4818      	ldr	r0, [pc, #96]	; (80020ac <MX_TIM11_Init+0xa0>)
 800204c:	f006 ffd2 	bl	8008ff4 <HAL_TIM_Base_Init>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002056:	f002 f967 	bl	8004328 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 800205a:	4814      	ldr	r0, [pc, #80]	; (80020ac <MX_TIM11_Init+0xa0>)
 800205c:	f007 f8e2 	bl	8009224 <HAL_TIM_OC_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002066:	f002 f95f 	bl	8004328 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 800206a:	2108      	movs	r1, #8
 800206c:	480f      	ldr	r0, [pc, #60]	; (80020ac <MX_TIM11_Init+0xa0>)
 800206e:	f007 fa4b 	bl	8009508 <HAL_TIM_OnePulse_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002078:	f002 f956 	bl	8004328 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800207c:	2310      	movs	r3, #16
 800207e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002080:	f240 5399 	movw	r3, #1433	; 0x599
 8002084:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800208e:	1d3b      	adds	r3, r7, #4
 8002090:	2200      	movs	r2, #0
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	; (80020ac <MX_TIM11_Init+0xa0>)
 8002096:	f007 fd6f 	bl	8009b78 <HAL_TIM_OC_ConfigChannel>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 80020a0:	f002 f942 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80020a4:	bf00      	nop
 80020a6:	3720      	adds	r7, #32
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20000760 	.word	0x20000760
 80020b0:	40014800 	.word	0x40014800

080020b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020b8:	4b11      	ldr	r3, [pc, #68]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020ba:	4a12      	ldr	r2, [pc, #72]	; (8002104 <MX_USART1_UART_Init+0x50>)
 80020bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020be:	4b10      	ldr	r3, [pc, #64]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020da:	220c      	movs	r2, #12
 80020dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020e4:	4b06      	ldr	r3, [pc, #24]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <MX_USART1_UART_Init+0x4c>)
 80020ec:	f008 fcd0 	bl	800aa90 <HAL_UART_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80020f6:	f002 f917 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000814 	.word	0x20000814
 8002104:	40011000 	.word	0x40011000

08002108 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <MX_USART2_UART_Init+0x50>)
 800210e:	4a13      	ldr	r2, [pc, #76]	; (800215c <MX_USART2_UART_Init+0x54>)
 8002110:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <MX_USART2_UART_Init+0x50>)
 8002114:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002118:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800211a:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <MX_USART2_UART_Init+0x50>)
 800211c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002120:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002122:	4b0d      	ldr	r3, [pc, #52]	; (8002158 <MX_USART2_UART_Init+0x50>)
 8002124:	2200      	movs	r2, #0
 8002126:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <MX_USART2_UART_Init+0x50>)
 800212a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800212e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002130:	4b09      	ldr	r3, [pc, #36]	; (8002158 <MX_USART2_UART_Init+0x50>)
 8002132:	220c      	movs	r2, #12
 8002134:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002136:	4b08      	ldr	r3, [pc, #32]	; (8002158 <MX_USART2_UART_Init+0x50>)
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <MX_USART2_UART_Init+0x50>)
 800213e:	2200      	movs	r2, #0
 8002140:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002142:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_USART2_UART_Init+0x50>)
 8002144:	f008 fca4 	bl	800aa90 <HAL_UART_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800214e:	f002 f8eb 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000888 	.word	0x20000888
 800215c:	40004400 	.word	0x40004400

08002160 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]
 800216a:	4b17      	ldr	r3, [pc, #92]	; (80021c8 <MX_DMA_Init+0x68>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	4a16      	ldr	r2, [pc, #88]	; (80021c8 <MX_DMA_Init+0x68>)
 8002170:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002174:	6313      	str	r3, [r2, #48]	; 0x30
 8002176:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <MX_DMA_Init+0x68>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <MX_DMA_Init+0x68>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <MX_DMA_Init+0x68>)
 800218c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <MX_DMA_Init+0x68>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2100      	movs	r1, #0
 80021a2:	2011      	movs	r0, #17
 80021a4:	f003 fa99 	bl	80056da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80021a8:	2011      	movs	r0, #17
 80021aa:	f003 fab2 	bl	8005712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	2100      	movs	r1, #0
 80021b2:	2038      	movs	r0, #56	; 0x38
 80021b4:	f003 fa91 	bl	80056da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80021b8:	2038      	movs	r0, #56	; 0x38
 80021ba:	f003 faaa 	bl	8005712 <HAL_NVIC_EnableIRQ>

}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40023800 	.word	0x40023800

080021cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d2:	f107 0314 	add.w	r3, r7, #20
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	60da      	str	r2, [r3, #12]
 80021e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	4b48      	ldr	r3, [pc, #288]	; (8002308 <MX_GPIO_Init+0x13c>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a47      	ldr	r2, [pc, #284]	; (8002308 <MX_GPIO_Init+0x13c>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b45      	ldr	r3, [pc, #276]	; (8002308 <MX_GPIO_Init+0x13c>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b41      	ldr	r3, [pc, #260]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a40      	ldr	r2, [pc, #256]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b3e      	ldr	r3, [pc, #248]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	4b3a      	ldr	r3, [pc, #232]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a39      	ldr	r2, [pc, #228]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b37      	ldr	r3, [pc, #220]	; (8002308 <MX_GPIO_Init+0x13c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	4b33      	ldr	r3, [pc, #204]	; (8002308 <MX_GPIO_Init+0x13c>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	4a32      	ldr	r2, [pc, #200]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002240:	f043 0302 	orr.w	r3, r3, #2
 8002244:	6313      	str	r3, [r2, #48]	; 0x30
 8002246:	4b30      	ldr	r3, [pc, #192]	; (8002308 <MX_GPIO_Init+0x13c>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	607b      	str	r3, [r7, #4]
 8002250:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_RESET);
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8002258:	482c      	ldr	r0, [pc, #176]	; (800230c <MX_GPIO_Init+0x140>)
 800225a:	f004 f82d 	bl	80062b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800225e:	2302      	movs	r3, #2
 8002260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	4827      	ldr	r0, [pc, #156]	; (8002310 <MX_GPIO_Init+0x144>)
 8002272:	f003 fe85 	bl	8005f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002276:	230c      	movs	r3, #12
 8002278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800227a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800227e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	4619      	mov	r1, r3
 800228a:	4821      	ldr	r0, [pc, #132]	; (8002310 <MX_GPIO_Init+0x144>)
 800228c:	f003 fe78 	bl	8005f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8002290:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8002294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229e:	f107 0314 	add.w	r3, r7, #20
 80022a2:	4619      	mov	r1, r3
 80022a4:	481b      	ldr	r0, [pc, #108]	; (8002314 <MX_GPIO_Init+0x148>)
 80022a6:	f003 fe6b 	bl	8005f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 80022aa:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80022ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b0:	2301      	movs	r3, #1
 80022b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b8:	2300      	movs	r3, #0
 80022ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	4619      	mov	r1, r3
 80022c2:	4812      	ldr	r0, [pc, #72]	; (800230c <MX_GPIO_Init+0x140>)
 80022c4:	f003 fe5c 	bl	8005f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80022c8:	2360      	movs	r3, #96	; 0x60
 80022ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4619      	mov	r1, r3
 80022da:	480c      	ldr	r0, [pc, #48]	; (800230c <MX_GPIO_Init+0x140>)
 80022dc:	f003 fe50 	bl	8005f80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2100      	movs	r1, #0
 80022e4:	2008      	movs	r0, #8
 80022e6:	f003 f9f8 	bl	80056da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80022ea:	2008      	movs	r0, #8
 80022ec:	f003 fa11 	bl	8005712 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80022f0:	2200      	movs	r2, #0
 80022f2:	2100      	movs	r1, #0
 80022f4:	2009      	movs	r0, #9
 80022f6:	f003 f9f0 	bl	80056da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80022fa:	2009      	movs	r0, #9
 80022fc:	f003 fa09 	bl	8005712 <HAL_NVIC_EnableIRQ>

}
 8002300:	bf00      	nop
 8002302:	3728      	adds	r7, #40	; 0x28
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40023800 	.word	0x40023800
 800230c:	40020400 	.word	0x40020400
 8002310:	40020800 	.word	0x40020800
 8002314:	40020000 	.word	0x40020000

08002318 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d106      	bne.n	8002336 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		scheduler = 5;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <HAL_GPIO_EXTI_Callback+0x3c>)
 800232a:	2205      	movs	r2, #5
 800232c:	601a      	str	r2, [r3, #0]
		Proximity = 1;
 800232e:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <HAL_GPIO_EXTI_Callback+0x40>)
 8002330:	2201      	movs	r2, #1
 8002332:	601a      	str	r2, [r3, #0]
	else if(GPIO_Pin == GPIO_PIN_3)
	{
		scheduler = 5;
		Proximity = 2;
	}
}
 8002334:	e008      	b.n	8002348 <HAL_GPIO_EXTI_Callback+0x30>
	else if(GPIO_Pin == GPIO_PIN_3)
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	2b08      	cmp	r3, #8
 800233a:	d105      	bne.n	8002348 <HAL_GPIO_EXTI_Callback+0x30>
		scheduler = 5;
 800233c:	4b05      	ldr	r3, [pc, #20]	; (8002354 <HAL_GPIO_EXTI_Callback+0x3c>)
 800233e:	2205      	movs	r2, #5
 8002340:	601a      	str	r2, [r3, #0]
		Proximity = 2;
 8002342:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_GPIO_EXTI_Callback+0x40>)
 8002344:	2202      	movs	r2, #2
 8002346:	601a      	str	r2, [r3, #0]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	2000095c 	.word	0x2000095c
 8002358:	20000b00 	.word	0x20000b00

0800235c <Homing>:

void Homing()
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	if (Proximity == 1)
 8002360:	4b19      	ldr	r3, [pc, #100]	; (80023c8 <Homing+0x6c>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d108      	bne.n	800237a <Homing+0x1e>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002368:	4b18      	ldr	r3, [pc, #96]	; (80023cc <Homing+0x70>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2200      	movs	r2, #0
 800236e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002370:	4b16      	ldr	r3, [pc, #88]	; (80023cc <Homing+0x70>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2200      	movs	r2, #0
 8002376:	635a      	str	r2, [r3, #52]	; 0x34
 8002378:	e00b      	b.n	8002392 <Homing+0x36>
	}

	else if (Proximity == 2)
 800237a:	4b13      	ldr	r3, [pc, #76]	; (80023c8 <Homing+0x6c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b02      	cmp	r3, #2
 8002380:	d107      	bne.n	8002392 <Homing+0x36>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <Homing+0x70>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2200      	movs	r2, #0
 8002388:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <Homing+0x70>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2200      	movs	r2, #0
 8002390:	635a      	str	r2, [r3, #52]	; 0x34
	}

	//Proximity Home
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == 1)
 8002392:	2102      	movs	r1, #2
 8002394:	480e      	ldr	r0, [pc, #56]	; (80023d0 <Homing+0x74>)
 8002396:	f003 ff77 	bl	8006288 <HAL_GPIO_ReadPin>
 800239a:	4603      	mov	r3, r0
 800239c:	2b01      	cmp	r3, #1
 800239e:	d110      	bne.n	80023c2 <Homing+0x66>
	{
		Proximity = 0;
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <Homing+0x6c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80023a6:	4b09      	ldr	r3, [pc, #36]	; (80023cc <Homing+0x70>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2200      	movs	r2, #0
 80023ac:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <Homing+0x70>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2200      	movs	r2, #0
 80023b4:	635a      	str	r2, [r3, #52]	; 0x34
		JoySpeed = 0;
 80023b6:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <Homing+0x78>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
		scheduler = 0;
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <Homing+0x7c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
	}
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000b00 	.word	0x20000b00
 80023cc:	20000544 	.word	0x20000544
 80023d0:	40020800 	.word	0x40020800
 80023d4:	20000af0 	.word	0x20000af0
 80023d8:	2000095c 	.word	0x2000095c

080023dc <EndEffectorWrite>:

void EndEffectorWrite()
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af02      	add	r7, sp, #8
//	HAL_I2C_Master_Receive_IT(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1);
	switch(EndEffectorState)
 80023e2:	4b9c      	ldr	r3, [pc, #624]	; (8002654 <EndEffectorWrite+0x278>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	f200 8130 	bhi.w	800264c <EndEffectorWrite+0x270>
 80023ec:	a201      	add	r2, pc, #4	; (adr r2, 80023f4 <EndEffectorWrite+0x18>)
 80023ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f2:	bf00      	nop
 80023f4:	08002419 	.word	0x08002419
 80023f8:	0800243b 	.word	0x0800243b
 80023fc:	08002463 	.word	0x08002463
 8002400:	0800248b 	.word	0x0800248b
 8002404:	080024b3 	.word	0x080024b3
 8002408:	08002527 	.word	0x08002527
 800240c:	080025b9 	.word	0x080025b9
 8002410:	080025df 	.word	0x080025df
 8002414:	08002605 	.word	0x08002605
	{
	case 0:
		if(EndEffectorWriteFlag == 1)
 8002418:	4b8f      	ldr	r3, [pc, #572]	; (8002658 <EndEffectorWrite+0x27c>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b01      	cmp	r3, #1
 800241e:	f040 8104 	bne.w	800262a <EndEffectorWrite+0x24e>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, SoftReset, 4, 100);
 8002422:	2364      	movs	r3, #100	; 0x64
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2304      	movs	r3, #4
 8002428:	4a8c      	ldr	r2, [pc, #560]	; (800265c <EndEffectorWrite+0x280>)
 800242a:	212a      	movs	r1, #42	; 0x2a
 800242c:	488c      	ldr	r0, [pc, #560]	; (8002660 <EndEffectorWrite+0x284>)
 800242e:	f004 f8b9 	bl	80065a4 <HAL_I2C_Master_Transmit>
				EndEffectorWriteFlag = 0;
 8002432:	4b89      	ldr	r3, [pc, #548]	; (8002658 <EndEffectorWrite+0x27c>)
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002438:	e0f7      	b.n	800262a <EndEffectorWrite+0x24e>
	case 1:
		if(EndEffectorWriteFlag == 1)
 800243a:	4b87      	ldr	r3, [pc, #540]	; (8002658 <EndEffectorWrite+0x27c>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b01      	cmp	r3, #1
 8002440:	f040 80f5 	bne.w	800262e <EndEffectorWrite+0x252>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, TestModeOn, 2, 100);
 8002444:	2364      	movs	r3, #100	; 0x64
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2302      	movs	r3, #2
 800244a:	4a86      	ldr	r2, [pc, #536]	; (8002664 <EndEffectorWrite+0x288>)
 800244c:	212a      	movs	r1, #42	; 0x2a
 800244e:	4884      	ldr	r0, [pc, #528]	; (8002660 <EndEffectorWrite+0x284>)
 8002450:	f004 f8a8 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 1; //End Effector Status: Laser On
 8002454:	4b84      	ldr	r3, [pc, #528]	; (8002668 <EndEffectorWrite+0x28c>)
 8002456:	2201      	movs	r2, #1
 8002458:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 800245a:	4b7f      	ldr	r3, [pc, #508]	; (8002658 <EndEffectorWrite+0x27c>)
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002460:	e0e5      	b.n	800262e <EndEffectorWrite+0x252>
	case 2:
		if(EndEffectorWriteFlag == 1)
 8002462:	4b7d      	ldr	r3, [pc, #500]	; (8002658 <EndEffectorWrite+0x27c>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b01      	cmp	r3, #1
 8002468:	f040 80e3 	bne.w	8002632 <EndEffectorWrite+0x256>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, TestModeOff, 2, 100);
 800246c:	2364      	movs	r3, #100	; 0x64
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2302      	movs	r3, #2
 8002472:	4a7e      	ldr	r2, [pc, #504]	; (800266c <EndEffectorWrite+0x290>)
 8002474:	212a      	movs	r1, #42	; 0x2a
 8002476:	487a      	ldr	r0, [pc, #488]	; (8002660 <EndEffectorWrite+0x284>)
 8002478:	f004 f894 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 0; //End Effector Status: Laser Off
 800247c:	4b7a      	ldr	r3, [pc, #488]	; (8002668 <EndEffectorWrite+0x28c>)
 800247e:	2200      	movs	r2, #0
 8002480:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 8002482:	4b75      	ldr	r3, [pc, #468]	; (8002658 <EndEffectorWrite+0x27c>)
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002488:	e0d3      	b.n	8002632 <EndEffectorWrite+0x256>
	case 3:
		if(EndEffectorWriteFlag == 1)
 800248a:	4b73      	ldr	r3, [pc, #460]	; (8002658 <EndEffectorWrite+0x27c>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b01      	cmp	r3, #1
 8002490:	f040 80d1 	bne.w	8002636 <EndEffectorWrite+0x25a>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, RunModeOn, 2, 100);
 8002494:	2364      	movs	r3, #100	; 0x64
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	2302      	movs	r3, #2
 800249a:	4a75      	ldr	r2, [pc, #468]	; (8002670 <EndEffectorWrite+0x294>)
 800249c:	212a      	movs	r1, #42	; 0x2a
 800249e:	4870      	ldr	r0, [pc, #448]	; (8002660 <EndEffectorWrite+0x284>)
 80024a0:	f004 f880 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 2; //End Effector Status: Gripper Power
 80024a4:	4b70      	ldr	r3, [pc, #448]	; (8002668 <EndEffectorWrite+0x28c>)
 80024a6:	2202      	movs	r2, #2
 80024a8:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 80024aa:	4b6b      	ldr	r3, [pc, #428]	; (8002658 <EndEffectorWrite+0x27c>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
			}
		break;
 80024b0:	e0c1      	b.n	8002636 <EndEffectorWrite+0x25a>
	case 4:
		if(EndEffectorWriteFlag == 1)
 80024b2:	4b69      	ldr	r3, [pc, #420]	; (8002658 <EndEffectorWrite+0x27c>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d114      	bne.n	80024e4 <EndEffectorWrite+0x108>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, PickData, 2, 100);
 80024ba:	2364      	movs	r3, #100	; 0x64
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	2302      	movs	r3, #2
 80024c0:	4a6c      	ldr	r2, [pc, #432]	; (8002674 <EndEffectorWrite+0x298>)
 80024c2:	212a      	movs	r1, #42	; 0x2a
 80024c4:	4866      	ldr	r0, [pc, #408]	; (8002660 <EndEffectorWrite+0x284>)
 80024c6:	f004 f86d 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 6; //End Effector Status: Piking
 80024ca:	4b67      	ldr	r3, [pc, #412]	; (8002668 <EndEffectorWrite+0x28c>)
 80024cc:	2206      	movs	r2, #6
 80024ce:	809a      	strh	r2, [r3, #4]
				HAL_Delay(100);
 80024d0:	2064      	movs	r0, #100	; 0x64
 80024d2:	f002 fc01 	bl	8004cd8 <HAL_Delay>
				EndEffectorReadFlag = 1;
 80024d6:	4b68      	ldr	r3, [pc, #416]	; (8002678 <EndEffectorWrite+0x29c>)
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]
				EndEffectorWriteFlag = 0;
 80024dc:	4b5e      	ldr	r3, [pc, #376]	; (8002658 <EndEffectorWrite+0x27c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e00f      	b.n	8002504 <EndEffectorWrite+0x128>
			}
		else if(EndEffectorReadFlag == 1 && hi2c1.State == HAL_I2C_STATE_READY)
 80024e4:	4b64      	ldr	r3, [pc, #400]	; (8002678 <EndEffectorWrite+0x29c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d10b      	bne.n	8002504 <EndEffectorWrite+0x128>
 80024ec:	4b5c      	ldr	r3, [pc, #368]	; (8002660 <EndEffectorWrite+0x284>)
 80024ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d105      	bne.n	8002504 <EndEffectorWrite+0x128>
			{
				HAL_I2C_Master_Receive_IT(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1);
 80024f8:	2301      	movs	r3, #1
 80024fa:	4a60      	ldr	r2, [pc, #384]	; (800267c <EndEffectorWrite+0x2a0>)
 80024fc:	212a      	movs	r1, #42	; 0x2a
 80024fe:	4858      	ldr	r0, [pc, #352]	; (8002660 <EndEffectorWrite+0x284>)
 8002500:	f004 f94e 	bl	80067a0 <HAL_I2C_Master_Receive_IT>
			}
		if(EndEffectorDataReadBack[0] == 0x07)	//Picked
 8002504:	4b5d      	ldr	r3, [pc, #372]	; (800267c <EndEffectorWrite+0x2a0>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b07      	cmp	r3, #7
 800250a:	f040 8096 	bne.w	800263a <EndEffectorWrite+0x25e>
			{
				TaskType *= -1;
 800250e:	4b5c      	ldr	r3, [pc, #368]	; (8002680 <EndEffectorWrite+0x2a4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	425b      	negs	r3, r3
 8002514:	4a5a      	ldr	r2, [pc, #360]	; (8002680 <EndEffectorWrite+0x2a4>)
 8002516:	6013      	str	r3, [r2, #0]
				EndEffectorReadFlag = 0;
 8002518:	4b57      	ldr	r3, [pc, #348]	; (8002678 <EndEffectorWrite+0x29c>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
				scheduler = 2;
 800251e:	4b59      	ldr	r3, [pc, #356]	; (8002684 <EndEffectorWrite+0x2a8>)
 8002520:	2202      	movs	r2, #2
 8002522:	601a      	str	r2, [r3, #0]
			}
		break;
 8002524:	e089      	b.n	800263a <EndEffectorWrite+0x25e>
	case 5:
		if(EndEffectorWriteFlag == 1)
 8002526:	4b4c      	ldr	r3, [pc, #304]	; (8002658 <EndEffectorWrite+0x27c>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d114      	bne.n	8002558 <EndEffectorWrite+0x17c>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, PlaceData, 2, 100);
 800252e:	2364      	movs	r3, #100	; 0x64
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2302      	movs	r3, #2
 8002534:	4a54      	ldr	r2, [pc, #336]	; (8002688 <EndEffectorWrite+0x2ac>)
 8002536:	212a      	movs	r1, #42	; 0x2a
 8002538:	4849      	ldr	r0, [pc, #292]	; (8002660 <EndEffectorWrite+0x284>)
 800253a:	f004 f833 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 10; //End Effector Status: Placing
 800253e:	4b4a      	ldr	r3, [pc, #296]	; (8002668 <EndEffectorWrite+0x28c>)
 8002540:	220a      	movs	r2, #10
 8002542:	809a      	strh	r2, [r3, #4]
				HAL_Delay(100);
 8002544:	2064      	movs	r0, #100	; 0x64
 8002546:	f002 fbc7 	bl	8004cd8 <HAL_Delay>
				EndEffectorReadFlag = 1;
 800254a:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <EndEffectorWrite+0x29c>)
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
				EndEffectorWriteFlag = 0;
 8002550:	4b41      	ldr	r3, [pc, #260]	; (8002658 <EndEffectorWrite+0x27c>)
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
 8002556:	e00f      	b.n	8002578 <EndEffectorWrite+0x19c>
			}
		else if(EndEffectorReadFlag == 1 && hi2c1.State == HAL_I2C_STATE_READY)
 8002558:	4b47      	ldr	r3, [pc, #284]	; (8002678 <EndEffectorWrite+0x29c>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d10b      	bne.n	8002578 <EndEffectorWrite+0x19c>
 8002560:	4b3f      	ldr	r3, [pc, #252]	; (8002660 <EndEffectorWrite+0x284>)
 8002562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b20      	cmp	r3, #32
 800256a:	d105      	bne.n	8002578 <EndEffectorWrite+0x19c>
			{
				HAL_I2C_Master_Receive_IT(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1);
 800256c:	2301      	movs	r3, #1
 800256e:	4a43      	ldr	r2, [pc, #268]	; (800267c <EndEffectorWrite+0x2a0>)
 8002570:	212a      	movs	r1, #42	; 0x2a
 8002572:	483b      	ldr	r0, [pc, #236]	; (8002660 <EndEffectorWrite+0x284>)
 8002574:	f004 f914 	bl	80067a0 <HAL_I2C_Master_Receive_IT>
			}
		if(EndEffectorDataReadBack[0] == 0x04)	//Placed
 8002578:	4b40      	ldr	r3, [pc, #256]	; (800267c <EndEffectorWrite+0x2a0>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b04      	cmp	r3, #4
 800257e:	d15e      	bne.n	800263e <EndEffectorWrite+0x262>
			{
				registerFrame[2].U16 = 2; //End Effector Status: Gripper Power
 8002580:	4b39      	ldr	r3, [pc, #228]	; (8002668 <EndEffectorWrite+0x28c>)
 8002582:	2202      	movs	r2, #2
 8002584:	809a      	strh	r2, [r3, #4]
				TaskType *= -1;
 8002586:	4b3e      	ldr	r3, [pc, #248]	; (8002680 <EndEffectorWrite+0x2a4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	425b      	negs	r3, r3
 800258c:	4a3c      	ldr	r2, [pc, #240]	; (8002680 <EndEffectorWrite+0x2a4>)
 800258e:	6013      	str	r3, [r2, #0]
				EndEffectorReadFlag = 0;
 8002590:	4b39      	ldr	r3, [pc, #228]	; (8002678 <EndEffectorWrite+0x29c>)
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]
				HoleSequence += 1;
 8002596:	4b3d      	ldr	r3, [pc, #244]	; (800268c <EndEffectorWrite+0x2b0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	3301      	adds	r3, #1
 800259c:	4a3b      	ldr	r2, [pc, #236]	; (800268c <EndEffectorWrite+0x2b0>)
 800259e:	6013      	str	r3, [r2, #0]
				if (HoleSequence == 9)
 80025a0:	4b3a      	ldr	r3, [pc, #232]	; (800268c <EndEffectorWrite+0x2b0>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b09      	cmp	r3, #9
 80025a6:	d103      	bne.n	80025b0 <EndEffectorWrite+0x1d4>
				{
					scheduler = 0;
 80025a8:	4b36      	ldr	r3, [pc, #216]	; (8002684 <EndEffectorWrite+0x2a8>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
				else
				{
					scheduler = 1;
				}
			}
		break;
 80025ae:	e046      	b.n	800263e <EndEffectorWrite+0x262>
					scheduler = 1;
 80025b0:	4b34      	ldr	r3, [pc, #208]	; (8002684 <EndEffectorWrite+0x2a8>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	601a      	str	r2, [r3, #0]
		break;
 80025b6:	e042      	b.n	800263e <EndEffectorWrite+0x262>
	case 6:
		if(EndEffectorWriteFlag == 1)
 80025b8:	4b27      	ldr	r3, [pc, #156]	; (8002658 <EndEffectorWrite+0x27c>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d140      	bne.n	8002642 <EndEffectorWrite+0x266>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, RunModeOff, 2, 100);
 80025c0:	2364      	movs	r3, #100	; 0x64
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	2302      	movs	r3, #2
 80025c6:	4a32      	ldr	r2, [pc, #200]	; (8002690 <EndEffectorWrite+0x2b4>)
 80025c8:	212a      	movs	r1, #42	; 0x2a
 80025ca:	4825      	ldr	r0, [pc, #148]	; (8002660 <EndEffectorWrite+0x284>)
 80025cc:	f003 ffea 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 0; //End Effector Status: Off
 80025d0:	4b25      	ldr	r3, [pc, #148]	; (8002668 <EndEffectorWrite+0x28c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 80025d6:	4b20      	ldr	r3, [pc, #128]	; (8002658 <EndEffectorWrite+0x27c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	701a      	strb	r2, [r3, #0]
			}
		break;
 80025dc:	e031      	b.n	8002642 <EndEffectorWrite+0x266>
	case 7:
		if(EndEffectorWriteFlag == 1)
 80025de:	4b1e      	ldr	r3, [pc, #120]	; (8002658 <EndEffectorWrite+0x27c>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d12f      	bne.n	8002646 <EndEffectorWrite+0x26a>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, Emergency, 1, 100);
 80025e6:	2364      	movs	r3, #100	; 0x64
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	2301      	movs	r3, #1
 80025ec:	4a29      	ldr	r2, [pc, #164]	; (8002694 <EndEffectorWrite+0x2b8>)
 80025ee:	212a      	movs	r1, #42	; 0x2a
 80025f0:	481b      	ldr	r0, [pc, #108]	; (8002660 <EndEffectorWrite+0x284>)
 80025f2:	f003 ffd7 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 0; //End Effector Status: Off
 80025f6:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <EndEffectorWrite+0x28c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <EndEffectorWrite+0x27c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002602:	e020      	b.n	8002646 <EndEffectorWrite+0x26a>
	case 8:
		if(EndEffectorWriteFlag == 1)
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <EndEffectorWrite+0x27c>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d11e      	bne.n	800264a <EndEffectorWrite+0x26e>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, QuitEmergency, 4, 100);
 800260c:	2364      	movs	r3, #100	; 0x64
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	2304      	movs	r3, #4
 8002612:	4a21      	ldr	r2, [pc, #132]	; (8002698 <EndEffectorWrite+0x2bc>)
 8002614:	212a      	movs	r1, #42	; 0x2a
 8002616:	4812      	ldr	r0, [pc, #72]	; (8002660 <EndEffectorWrite+0x284>)
 8002618:	f003 ffc4 	bl	80065a4 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 0; //End Effector Status: Off
 800261c:	4b12      	ldr	r3, [pc, #72]	; (8002668 <EndEffectorWrite+0x28c>)
 800261e:	2200      	movs	r2, #0
 8002620:	809a      	strh	r2, [r3, #4]
				EndEffectorWriteFlag = 0;
 8002622:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <EndEffectorWrite+0x27c>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002628:	e00f      	b.n	800264a <EndEffectorWrite+0x26e>
		break;
 800262a:	bf00      	nop
 800262c:	e00e      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 800262e:	bf00      	nop
 8002630:	e00c      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 8002632:	bf00      	nop
 8002634:	e00a      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 8002636:	bf00      	nop
 8002638:	e008      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 800263a:	bf00      	nop
 800263c:	e006      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 800263e:	bf00      	nop
 8002640:	e004      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 8002642:	bf00      	nop
 8002644:	e002      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 8002646:	bf00      	nop
 8002648:	e000      	b.n	800264c <EndEffectorWrite+0x270>
		break;
 800264a:	bf00      	nop
	}
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000afc 	.word	0x20000afc
 8002658:	20000af4 	.word	0x20000af4
 800265c:	20000224 	.word	0x20000224
 8002660:	200004f0 	.word	0x200004f0
 8002664:	20000230 	.word	0x20000230
 8002668:	20000fe8 	.word	0x20000fe8
 800266c:	20000234 	.word	0x20000234
 8002670:	20000238 	.word	0x20000238
 8002674:	20000240 	.word	0x20000240
 8002678:	20000af5 	.word	0x20000af5
 800267c:	20000af8 	.word	0x20000af8
 8002680:	20000200 	.word	0x20000200
 8002684:	2000095c 	.word	0x2000095c
 8002688:	20000244 	.word	0x20000244
 800268c:	20000960 	.word	0x20000960
 8002690:	2000023c 	.word	0x2000023c
 8002694:	20000228 	.word	0x20000228
 8002698:	2000022c 	.word	0x2000022c
 800269c:	00000000 	.word	0x00000000

080026a0 <VelocityApprox>:

void VelocityApprox()
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
	static int16_t lastposition = 0;
	velocity = (position - lastposition)/0.001; //pulse/s
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <VelocityApprox+0x50>)
 80026a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026aa:	461a      	mov	r2, r3
 80026ac:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <VelocityApprox+0x54>)
 80026ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fd ff3d 	bl	8000534 <__aeabi_i2d>
 80026ba:	a30b      	add	r3, pc, #44	; (adr r3, 80026e8 <VelocityApprox+0x48>)
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	f7fe f8cc 	bl	800085c <__aeabi_ddiv>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	f7fe fa94 	bl	8000bf8 <__aeabi_d2f>
 80026d0:	4603      	mov	r3, r0
 80026d2:	4a09      	ldr	r2, [pc, #36]	; (80026f8 <VelocityApprox+0x58>)
 80026d4:	6013      	str	r3, [r2, #0]
	lastposition = position;
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <VelocityApprox+0x50>)
 80026d8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <VelocityApprox+0x54>)
 80026de:	801a      	strh	r2, [r3, #0]
}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	f3af 8000 	nop.w
 80026e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80026ec:	3f50624d 	.word	0x3f50624d
 80026f0:	200009a8 	.word	0x200009a8
 80026f4:	200010d4 	.word	0x200010d4
 80026f8:	200009cc 	.word	0x200009cc

080026fc <AccelerationApprox>:

void AccelerationApprox()
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
	static float LastVelo = 0;
	Accel = (velocity - LastVelo);	//pulse/s^2
 8002700:	4b09      	ldr	r3, [pc, #36]	; (8002728 <AccelerationApprox+0x2c>)
 8002702:	ed93 7a00 	vldr	s14, [r3]
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <AccelerationApprox+0x30>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002710:	4b07      	ldr	r3, [pc, #28]	; (8002730 <AccelerationApprox+0x34>)
 8002712:	edc3 7a00 	vstr	s15, [r3]
	LastVelo = velocity;
 8002716:	4b04      	ldr	r3, [pc, #16]	; (8002728 <AccelerationApprox+0x2c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a04      	ldr	r2, [pc, #16]	; (800272c <AccelerationApprox+0x30>)
 800271c:	6013      	str	r3, [r2, #0]

}
 800271e:	bf00      	nop
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	200009cc 	.word	0x200009cc
 800272c:	200010d8 	.word	0x200010d8
 8002730:	200009d0 	.word	0x200009d0
 8002734:	00000000 	.word	0x00000000

08002738 <Routine>:

void Routine()
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
	position_f = position;
 800273c:	4b28      	ldr	r3, [pc, #160]	; (80027e0 <Routine+0xa8>)
 800273e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002742:	ee07 3a90 	vmov	s15, r3
 8002746:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800274a:	4b26      	ldr	r3, [pc, #152]	; (80027e4 <Routine+0xac>)
 800274c:	edc3 7a00 	vstr	s15, [r3]
	Yactualposition = position_f*0.45;			//mm*10
 8002750:	4b24      	ldr	r3, [pc, #144]	; (80027e4 <Routine+0xac>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f7fd feff 	bl	8000558 <__aeabi_f2d>
 800275a:	a31f      	add	r3, pc, #124	; (adr r3, 80027d8 <Routine+0xa0>)
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	f7fd ff52 	bl	8000608 <__aeabi_dmul>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4610      	mov	r0, r2
 800276a:	4619      	mov	r1, r3
 800276c:	f7fe f9fc 	bl	8000b68 <__aeabi_d2iz>
 8002770:	4603      	mov	r3, r0
 8002772:	b21a      	sxth	r2, r3
 8002774:	4b1c      	ldr	r3, [pc, #112]	; (80027e8 <Routine+0xb0>)
 8002776:	801a      	strh	r2, [r3, #0]
	registerFrame[17].U16 = Yactualposition;	//mm*10			//Y Actual Position
 8002778:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <Routine+0xb0>)
 800277a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800277e:	b29a      	uxth	r2, r3
 8002780:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <Routine+0xb4>)
 8002782:	845a      	strh	r2, [r3, #34]	; 0x22
	registerFrame[18].U16 = velocity*0.45;		//mm/s*10		//Y Actual Speed
 8002784:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <Routine+0xb8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7fd fee5 	bl	8000558 <__aeabi_f2d>
 800278e:	a312      	add	r3, pc, #72	; (adr r3, 80027d8 <Routine+0xa0>)
 8002790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002794:	f7fd ff38 	bl	8000608 <__aeabi_dmul>
 8002798:	4602      	mov	r2, r0
 800279a:	460b      	mov	r3, r1
 800279c:	4610      	mov	r0, r2
 800279e:	4619      	mov	r1, r3
 80027a0:	f7fe fa0a 	bl	8000bb8 <__aeabi_d2uiz>
 80027a4:	4603      	mov	r3, r0
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	4b10      	ldr	r3, [pc, #64]	; (80027ec <Routine+0xb4>)
 80027aa:	849a      	strh	r2, [r3, #36]	; 0x24
	registerFrame[19].U16 = Accel*0.45; 		//mm/s^2*10		//Y Actual Acceleration
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <Routine+0xbc>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fd fed1 	bl	8000558 <__aeabi_f2d>
 80027b6:	a308      	add	r3, pc, #32	; (adr r3, 80027d8 <Routine+0xa0>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	f7fd ff24 	bl	8000608 <__aeabi_dmul>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	f7fe f9f6 	bl	8000bb8 <__aeabi_d2uiz>
 80027cc:	4603      	mov	r3, r0
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <Routine+0xb4>)
 80027d2:	84da      	strh	r2, [r3, #38]	; 0x26
}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	cccccccd 	.word	0xcccccccd
 80027dc:	3fdccccc 	.word	0x3fdccccc
 80027e0:	200009a8 	.word	0x200009a8
 80027e4:	200009ac 	.word	0x200009ac
 80027e8:	200009b0 	.word	0x200009b0
 80027ec:	20000fe8 	.word	0x20000fe8
 80027f0:	200009cc 	.word	0x200009cc
 80027f4:	200009d0 	.word	0x200009d0

080027f8 <PIDcal>:

float PIDcal()
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
	//position control
	errorposition = setposition - position;
 80027fc:	4b3d      	ldr	r3, [pc, #244]	; (80028f4 <PIDcal+0xfc>)
 80027fe:	ed93 7a00 	vldr	s14, [r3]
 8002802:	4b3d      	ldr	r3, [pc, #244]	; (80028f8 <PIDcal+0x100>)
 8002804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002808:	ee07 3a90 	vmov	s15, r3
 800280c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002810:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002814:	4b39      	ldr	r3, [pc, #228]	; (80028fc <PIDcal+0x104>)
 8002816:	edc3 7a00 	vstr	s15, [r3]

	if(errorposition >= 22)
 800281a:	4b38      	ldr	r3, [pc, #224]	; (80028fc <PIDcal+0x104>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8002824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282c:	db0a      	blt.n	8002844 <PIDcal+0x4c>
	{
		errorposition += 22;
 800282e:	4b33      	ldr	r3, [pc, #204]	; (80028fc <PIDcal+0x104>)
 8002830:	edd3 7a00 	vldr	s15, [r3]
 8002834:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8002838:	ee77 7a87 	vadd.f32	s15, s15, s14
 800283c:	4b2f      	ldr	r3, [pc, #188]	; (80028fc <PIDcal+0x104>)
 800283e:	edc3 7a00 	vstr	s15, [r3]
 8002842:	e013      	b.n	800286c <PIDcal+0x74>
	}
	else if(errorposition <= -22)
 8002844:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <PIDcal+0x104>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	eebb 7a06 	vmov.f32	s14, #182	; 0xc1b00000 -22.0
 800284e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002856:	d809      	bhi.n	800286c <PIDcal+0x74>
	{
		errorposition -= 22;
 8002858:	4b28      	ldr	r3, [pc, #160]	; (80028fc <PIDcal+0x104>)
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8002862:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002866:	4b25      	ldr	r3, [pc, #148]	; (80028fc <PIDcal+0x104>)
 8002868:	edc3 7a00 	vstr	s15, [r3]
	}

	integral_p = integral_p + errorposition;
 800286c:	4b24      	ldr	r3, [pc, #144]	; (8002900 <PIDcal+0x108>)
 800286e:	ed93 7a00 	vldr	s14, [r3]
 8002872:	4b22      	ldr	r3, [pc, #136]	; (80028fc <PIDcal+0x104>)
 8002874:	edd3 7a00 	vldr	s15, [r3]
 8002878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800287c:	4b20      	ldr	r3, [pc, #128]	; (8002900 <PIDcal+0x108>)
 800287e:	edc3 7a00 	vstr	s15, [r3]
	derivative_p = errorposition - pre_errorposition;
 8002882:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <PIDcal+0x104>)
 8002884:	ed93 7a00 	vldr	s14, [r3]
 8002888:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <PIDcal+0x10c>)
 800288a:	edd3 7a00 	vldr	s15, [r3]
 800288e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <PIDcal+0x110>)
 8002894:	edc3 7a00 	vstr	s15, [r3]
	u_position = Kp_p*errorposition + Ki_p*integral_p + Kd_p*derivative_p;
 8002898:	4b1c      	ldr	r3, [pc, #112]	; (800290c <PIDcal+0x114>)
 800289a:	ed93 7a00 	vldr	s14, [r3]
 800289e:	4b17      	ldr	r3, [pc, #92]	; (80028fc <PIDcal+0x104>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028a8:	4b19      	ldr	r3, [pc, #100]	; (8002910 <PIDcal+0x118>)
 80028aa:	edd3 6a00 	vldr	s13, [r3]
 80028ae:	4b14      	ldr	r3, [pc, #80]	; (8002900 <PIDcal+0x108>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028bc:	4b15      	ldr	r3, [pc, #84]	; (8002914 <PIDcal+0x11c>)
 80028be:	edd3 6a00 	vldr	s13, [r3]
 80028c2:	4b11      	ldr	r3, [pc, #68]	; (8002908 <PIDcal+0x110>)
 80028c4:	edd3 7a00 	vldr	s15, [r3]
 80028c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028d0:	4b11      	ldr	r3, [pc, #68]	; (8002918 <PIDcal+0x120>)
 80028d2:	edc3 7a00 	vstr	s15, [r3]

	pre_errorposition = errorposition;
 80028d6:	4b09      	ldr	r3, [pc, #36]	; (80028fc <PIDcal+0x104>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a0a      	ldr	r2, [pc, #40]	; (8002904 <PIDcal+0x10c>)
 80028dc:	6013      	str	r3, [r2, #0]
//	duty = Kp_v*errorvelocity + Ki_v*integral_v + Kd_v*derivative_v;
//
//	pre_errorvelocity = errorvelocity;

//	return duty;
	return u_position;
 80028de:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <PIDcal+0x120>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	ee07 3a90 	vmov	s15, r3
}
 80028e6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	200009b4 	.word	0x200009b4
 80028f8:	200009a8 	.word	0x200009a8
 80028fc:	200009b8 	.word	0x200009b8
 8002900:	200009c4 	.word	0x200009c4
 8002904:	200009c0 	.word	0x200009c0
 8002908:	200009c8 	.word	0x200009c8
 800290c:	20000214 	.word	0x20000214
 8002910:	20000218 	.word	0x20000218
 8002914:	2000021c 	.word	0x2000021c
 8002918:	200009bc 	.word	0x200009bc

0800291c <JoystickPinUpdate>:

void JoystickPinUpdate()
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	  GetPositionButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8002920:	2140      	movs	r1, #64	; 0x40
 8002922:	4845      	ldr	r0, [pc, #276]	; (8002a38 <JoystickPinUpdate+0x11c>)
 8002924:	f003 fcb0 	bl	8006288 <HAL_GPIO_ReadPin>
 8002928:	4603      	mov	r3, r0
 800292a:	461a      	mov	r2, r3
 800292c:	4b43      	ldr	r3, [pc, #268]	; (8002a3c <JoystickPinUpdate+0x120>)
 800292e:	605a      	str	r2, [r3, #4]
	  if (GetPositionButton.last == 1 && GetPositionButton.current == 0)
 8002930:	4b42      	ldr	r3, [pc, #264]	; (8002a3c <JoystickPinUpdate+0x120>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d107      	bne.n	8002948 <JoystickPinUpdate+0x2c>
 8002938:	4b40      	ldr	r3, [pc, #256]	; (8002a3c <JoystickPinUpdate+0x120>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d103      	bne.n	8002948 <JoystickPinUpdate+0x2c>
	  {
		  GetPositionButton.flag = 1;
 8002940:	4b3e      	ldr	r3, [pc, #248]	; (8002a3c <JoystickPinUpdate+0x120>)
 8002942:	2201      	movs	r2, #1
 8002944:	609a      	str	r2, [r3, #8]
 8002946:	e002      	b.n	800294e <JoystickPinUpdate+0x32>
	  }
	  else
	  {
		  GetPositionButton.flag = 0;
 8002948:	4b3c      	ldr	r3, [pc, #240]	; (8002a3c <JoystickPinUpdate+0x120>)
 800294a:	2200      	movs	r2, #0
 800294c:	609a      	str	r2, [r3, #8]
	  }
	  GetPositionButton.last = GetPositionButton.current;
 800294e:	4b3b      	ldr	r3, [pc, #236]	; (8002a3c <JoystickPinUpdate+0x120>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	4a3a      	ldr	r2, [pc, #232]	; (8002a3c <JoystickPinUpdate+0x120>)
 8002954:	6013      	str	r3, [r2, #0]

	  ResetButton.current = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 8002956:	2120      	movs	r1, #32
 8002958:	4839      	ldr	r0, [pc, #228]	; (8002a40 <JoystickPinUpdate+0x124>)
 800295a:	f003 fc95 	bl	8006288 <HAL_GPIO_ReadPin>
 800295e:	4603      	mov	r3, r0
 8002960:	461a      	mov	r2, r3
 8002962:	4b38      	ldr	r3, [pc, #224]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002964:	605a      	str	r2, [r3, #4]
	  if (ResetButton.last == 1 && ResetButton.current == 0)
 8002966:	4b37      	ldr	r3, [pc, #220]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d107      	bne.n	800297e <JoystickPinUpdate+0x62>
 800296e:	4b35      	ldr	r3, [pc, #212]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d103      	bne.n	800297e <JoystickPinUpdate+0x62>
	  {
		ResetButton.flag = 1;
 8002976:	4b33      	ldr	r3, [pc, #204]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002978:	2201      	movs	r2, #1
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	e002      	b.n	8002984 <JoystickPinUpdate+0x68>
	  }
	  else
	  {
		  ResetButton.flag = 0;
 800297e:	4b31      	ldr	r3, [pc, #196]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
	  }
	  ResetButton.last = ResetButton.current;
 8002984:	4b2f      	ldr	r3, [pc, #188]	; (8002a44 <JoystickPinUpdate+0x128>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	4a2e      	ldr	r2, [pc, #184]	; (8002a44 <JoystickPinUpdate+0x128>)
 800298a:	6013      	str	r3, [r2, #0]

	  FineButton.current = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 800298c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002990:	482b      	ldr	r0, [pc, #172]	; (8002a40 <JoystickPinUpdate+0x124>)
 8002992:	f003 fc79 	bl	8006288 <HAL_GPIO_ReadPin>
 8002996:	4603      	mov	r3, r0
 8002998:	461a      	mov	r2, r3
 800299a:	4b2b      	ldr	r3, [pc, #172]	; (8002a48 <JoystickPinUpdate+0x12c>)
 800299c:	605a      	str	r2, [r3, #4]
	  if (FineButton.last == 1 && FineButton.current == 0)
 800299e:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d107      	bne.n	80029b6 <JoystickPinUpdate+0x9a>
 80029a6:	4b28      	ldr	r3, [pc, #160]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d103      	bne.n	80029b6 <JoystickPinUpdate+0x9a>
	  {
		  FineButton.flag = 1;
 80029ae:	4b26      	ldr	r3, [pc, #152]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	609a      	str	r2, [r3, #8]
 80029b4:	e002      	b.n	80029bc <JoystickPinUpdate+0xa0>
	  }
	  else
	  {
		  FineButton.flag = 0;
 80029b6:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
	  }
	  FineButton.last = FineButton.current;
 80029bc:	4b22      	ldr	r3, [pc, #136]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	4a21      	ldr	r2, [pc, #132]	; (8002a48 <JoystickPinUpdate+0x12c>)
 80029c2:	6013      	str	r3, [r2, #0]

	  RoughButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 80029c4:	2120      	movs	r1, #32
 80029c6:	481c      	ldr	r0, [pc, #112]	; (8002a38 <JoystickPinUpdate+0x11c>)
 80029c8:	f003 fc5e 	bl	8006288 <HAL_GPIO_ReadPin>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b1e      	ldr	r3, [pc, #120]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029d2:	605a      	str	r2, [r3, #4]
	  if (RoughButton.last == 1 && RoughButton.current == 0)
 80029d4:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d107      	bne.n	80029ec <JoystickPinUpdate+0xd0>
 80029dc:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d103      	bne.n	80029ec <JoystickPinUpdate+0xd0>
	  {
		  RoughButton.flag = 1;
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	609a      	str	r2, [r3, #8]
 80029ea:	e002      	b.n	80029f2 <JoystickPinUpdate+0xd6>
	  }
	  else
	  {
		  RoughButton.flag = 0;
 80029ec:	4b17      	ldr	r3, [pc, #92]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
	  }
	  RoughButton.last = RoughButton.current;
 80029f2:	4b16      	ldr	r3, [pc, #88]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4a15      	ldr	r2, [pc, #84]	; (8002a4c <JoystickPinUpdate+0x130>)
 80029f8:	6013      	str	r3, [r2, #0]

	  HomingButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80029fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029fe:	480e      	ldr	r0, [pc, #56]	; (8002a38 <JoystickPinUpdate+0x11c>)
 8002a00:	f003 fc42 	bl	8006288 <HAL_GPIO_ReadPin>
 8002a04:	4603      	mov	r3, r0
 8002a06:	461a      	mov	r2, r3
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a0a:	605a      	str	r2, [r3, #4]
	  if (HomingButton.last == 1 && HomingButton.current == 0)
 8002a0c:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d107      	bne.n	8002a24 <JoystickPinUpdate+0x108>
 8002a14:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d103      	bne.n	8002a24 <JoystickPinUpdate+0x108>
	  {
		  HomingButton.flag = 1;
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	609a      	str	r2, [r3, #8]
 8002a22:	e002      	b.n	8002a2a <JoystickPinUpdate+0x10e>
	  }
	  else
	  {
		  HomingButton.flag = 0;
 8002a24:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	609a      	str	r2, [r3, #8]
	  }
	  HomingButton.last = HomingButton.current;
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4a08      	ldr	r2, [pc, #32]	; (8002a50 <JoystickPinUpdate+0x134>)
 8002a30:	6013      	str	r3, [r2, #0]
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40020400 	.word	0x40020400
 8002a3c:	20000aac 	.word	0x20000aac
 8002a40:	40020000 	.word	0x40020000
 8002a44:	20000ab8 	.word	0x20000ab8
 8002a48:	20000ac4 	.word	0x20000ac4
 8002a4c:	20000ad0 	.word	0x20000ad0
 8002a50:	20000adc 	.word	0x20000adc

08002a54 <JoystickControl>:

void JoystickControl()
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
	if(RoughButton.flag == 1)
 8002a58:	4b5e      	ldr	r3, [pc, #376]	; (8002bd4 <JoystickControl+0x180>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d106      	bne.n	8002a6e <JoystickControl+0x1a>
	{
		JoySpeed = 0;
 8002a60:	4b5d      	ldr	r3, [pc, #372]	; (8002bd8 <JoystickControl+0x184>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
		RoughButton.flag = 0;
 8002a66:	4b5b      	ldr	r3, [pc, #364]	; (8002bd4 <JoystickControl+0x180>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	e014      	b.n	8002a98 <JoystickControl+0x44>
	}
	else if(FineButton.flag == 1)
 8002a6e:	4b5b      	ldr	r3, [pc, #364]	; (8002bdc <JoystickControl+0x188>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d106      	bne.n	8002a84 <JoystickControl+0x30>
	{
		JoySpeed = 1;
 8002a76:	4b58      	ldr	r3, [pc, #352]	; (8002bd8 <JoystickControl+0x184>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]
		FineButton.flag = 0;
 8002a7c:	4b57      	ldr	r3, [pc, #348]	; (8002bdc <JoystickControl+0x188>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
 8002a82:	e009      	b.n	8002a98 <JoystickControl+0x44>
	}
	else if(HomingButton.flag == 1)
 8002a84:	4b56      	ldr	r3, [pc, #344]	; (8002be0 <JoystickControl+0x18c>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d105      	bne.n	8002a98 <JoystickControl+0x44>
	{
		JoySpeed = 2;
 8002a8c:	4b52      	ldr	r3, [pc, #328]	; (8002bd8 <JoystickControl+0x184>)
 8002a8e:	2202      	movs	r2, #2
 8002a90:	601a      	str	r2, [r3, #0]
		HomingButton.flag = 0;
 8002a92:	4b53      	ldr	r3, [pc, #332]	; (8002be0 <JoystickControl+0x18c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
	}

	switch(JoySpeed)
 8002a98:	4b4f      	ldr	r3, [pc, #316]	; (8002bd8 <JoystickControl+0x184>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	f000 808a 	beq.w	8002bb6 <JoystickControl+0x162>
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	f300 8093 	bgt.w	8002bce <JoystickControl+0x17a>
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <JoystickControl+0x5e>
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d041      	beq.n	8002b34 <JoystickControl+0xe0>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,10000);
		Homing();
		break;
	}
}
 8002ab0:	e08d      	b.n	8002bce <JoystickControl+0x17a>
		if(XYSwitch[1] > 3000)
 8002ab2:	4b4c      	ldr	r3, [pc, #304]	; (8002be4 <JoystickControl+0x190>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002aba:	4293      	cmp	r3, r2
 8002abc:	dd09      	ble.n	8002ad2 <JoystickControl+0x7e>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002abe:	4b4a      	ldr	r3, [pc, #296]	; (8002be8 <JoystickControl+0x194>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,15000);
 8002ac6:	4b48      	ldr	r3, [pc, #288]	; (8002be8 <JoystickControl+0x194>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f643 2298 	movw	r2, #15000	; 0x3a98
 8002ace:	635a      	str	r2, [r3, #52]	; 0x34
 8002ad0:	e016      	b.n	8002b00 <JoystickControl+0xac>
		else if(XYSwitch[1] < 1000)
 8002ad2:	4b44      	ldr	r3, [pc, #272]	; (8002be4 <JoystickControl+0x190>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ada:	da09      	bge.n	8002af0 <JoystickControl+0x9c>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,15000);
 8002adc:	4b42      	ldr	r3, [pc, #264]	; (8002be8 <JoystickControl+0x194>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f643 2298 	movw	r2, #15000	; 0x3a98
 8002ae4:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002ae6:	4b40      	ldr	r3, [pc, #256]	; (8002be8 <JoystickControl+0x194>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2200      	movs	r2, #0
 8002aec:	635a      	str	r2, [r3, #52]	; 0x34
 8002aee:	e007      	b.n	8002b00 <JoystickControl+0xac>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002af0:	4b3d      	ldr	r3, [pc, #244]	; (8002be8 <JoystickControl+0x194>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2200      	movs	r2, #0
 8002af6:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002af8:	4b3b      	ldr	r3, [pc, #236]	; (8002be8 <JoystickControl+0x194>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2200      	movs	r2, #0
 8002afe:	635a      	str	r2, [r3, #52]	; 0x34
		if(XYSwitch[0] > 3000)
 8002b00:	4b38      	ldr	r3, [pc, #224]	; (8002be4 <JoystickControl+0x190>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	dd04      	ble.n	8002b16 <JoystickControl+0xc2>
			registerFrame[64].U16 = 4; //X Moving Status: Jog Left
 8002b0c:	4b37      	ldr	r3, [pc, #220]	; (8002bec <JoystickControl+0x198>)
 8002b0e:	2204      	movs	r2, #4
 8002b10:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002b14:	e05b      	b.n	8002bce <JoystickControl+0x17a>
		else if(XYSwitch[0] < 1000)
 8002b16:	4b33      	ldr	r3, [pc, #204]	; (8002be4 <JoystickControl+0x190>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b1e:	da04      	bge.n	8002b2a <JoystickControl+0xd6>
			registerFrame[64].U16 = 8; //X Moving Status: Jog Right
 8002b20:	4b32      	ldr	r3, [pc, #200]	; (8002bec <JoystickControl+0x198>)
 8002b22:	2208      	movs	r2, #8
 8002b24:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002b28:	e051      	b.n	8002bce <JoystickControl+0x17a>
			registerFrame[64].U16 = 0; //X Moving Status: Stop
 8002b2a:	4b30      	ldr	r3, [pc, #192]	; (8002bec <JoystickControl+0x198>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002b32:	e04c      	b.n	8002bce <JoystickControl+0x17a>
		if(XYSwitch[1] > 3000)
 8002b34:	4b2b      	ldr	r3, [pc, #172]	; (8002be4 <JoystickControl+0x190>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	dd09      	ble.n	8002b54 <JoystickControl+0x100>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002b40:	4b29      	ldr	r3, [pc, #164]	; (8002be8 <JoystickControl+0x194>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2200      	movs	r2, #0
 8002b46:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,10000);
 8002b48:	4b27      	ldr	r3, [pc, #156]	; (8002be8 <JoystickControl+0x194>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002b50:	635a      	str	r2, [r3, #52]	; 0x34
 8002b52:	e016      	b.n	8002b82 <JoystickControl+0x12e>
		else if(XYSwitch[1] < 1000)
 8002b54:	4b23      	ldr	r3, [pc, #140]	; (8002be4 <JoystickControl+0x190>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b5c:	da09      	bge.n	8002b72 <JoystickControl+0x11e>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,10000);
 8002b5e:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <JoystickControl+0x194>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f242 7210 	movw	r2, #10000	; 0x2710
 8002b66:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002b68:	4b1f      	ldr	r3, [pc, #124]	; (8002be8 <JoystickControl+0x194>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b70:	e007      	b.n	8002b82 <JoystickControl+0x12e>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002b72:	4b1d      	ldr	r3, [pc, #116]	; (8002be8 <JoystickControl+0x194>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2200      	movs	r2, #0
 8002b78:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002b7a:	4b1b      	ldr	r3, [pc, #108]	; (8002be8 <JoystickControl+0x194>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	635a      	str	r2, [r3, #52]	; 0x34
		if(XYSwitch[0] > 3000)
 8002b82:	4b18      	ldr	r3, [pc, #96]	; (8002be4 <JoystickControl+0x190>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	dd04      	ble.n	8002b98 <JoystickControl+0x144>
			registerFrame[64].U16 = 4; //X Moving Status: Jog Left
 8002b8e:	4b17      	ldr	r3, [pc, #92]	; (8002bec <JoystickControl+0x198>)
 8002b90:	2204      	movs	r2, #4
 8002b92:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002b96:	e01a      	b.n	8002bce <JoystickControl+0x17a>
		else if(XYSwitch[0] < 1000)
 8002b98:	4b12      	ldr	r3, [pc, #72]	; (8002be4 <JoystickControl+0x190>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ba0:	da04      	bge.n	8002bac <JoystickControl+0x158>
			registerFrame[64].U16 = 8; //X Moving Status: Jog Right
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <JoystickControl+0x198>)
 8002ba4:	2208      	movs	r2, #8
 8002ba6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002baa:	e010      	b.n	8002bce <JoystickControl+0x17a>
			registerFrame[64].U16 = 0; //X Moving Status: Stop
 8002bac:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <JoystickControl+0x198>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002bb4:	e00b      	b.n	8002bce <JoystickControl+0x17a>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002bb6:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <JoystickControl+0x194>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,10000);
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <JoystickControl+0x194>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8002bc6:	635a      	str	r2, [r3, #52]	; 0x34
		Homing();
 8002bc8:	f7ff fbc8 	bl	800235c <Homing>
		break;
 8002bcc:	bf00      	nop
}
 8002bce:	bf00      	nop
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000ad0 	.word	0x20000ad0
 8002bd8:	20000af0 	.word	0x20000af0
 8002bdc:	20000ac4 	.word	0x20000ac4
 8002be0:	20000adc 	.word	0x20000adc
 8002be4:	20000ae8 	.word	0x20000ae8
 8002be8:	20000544 	.word	0x20000544
 8002bec:	20000fe8 	.word	0x20000fe8

08002bf0 <JoystickLocationState>:

void JoystickLocationState()
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
	if(registerFrame[1].U16 == 1)	//Base System Status: Set Pick Tray
 8002bf4:	4b44      	ldr	r3, [pc, #272]	; (8002d08 <JoystickLocationState+0x118>)
 8002bf6:	885b      	ldrh	r3, [r3, #2]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d114      	bne.n	8002c26 <JoystickLocationState+0x36>
	{
		registerFrame[1].U16 = 0;
 8002bfc:	4b42      	ldr	r3, [pc, #264]	; (8002d08 <JoystickLocationState+0x118>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	805a      	strh	r2, [r3, #2]
		registerFrame[16].U16 = 1;	//Y Moving Status: Jog Pick
 8002c02:	4b41      	ldr	r3, [pc, #260]	; (8002d08 <JoystickLocationState+0x118>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	841a      	strh	r2, [r3, #32]
		EndEffectorState = 1;		//TestModeOn
 8002c08:	4b40      	ldr	r3, [pc, #256]	; (8002d0c <JoystickLocationState+0x11c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 1;	//End Effector Status: Laser On
 8002c0e:	4b3e      	ldr	r3, [pc, #248]	; (8002d08 <JoystickLocationState+0x118>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8002c14:	4b3e      	ldr	r3, [pc, #248]	; (8002d10 <JoystickLocationState+0x120>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
		EndEffectorWrite();
 8002c1a:	f7ff fbdf 	bl	80023dc <EndEffectorWrite>
		state = 1;					//Go Pick state
 8002c1e:	4b3d      	ldr	r3, [pc, #244]	; (8002d14 <JoystickLocationState+0x124>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	e00f      	b.n	8002c46 <JoystickLocationState+0x56>
	}
	else if(registerFrame[1].U16 == 2)	//Base System Status: Set Place Tray
 8002c26:	4b38      	ldr	r3, [pc, #224]	; (8002d08 <JoystickLocationState+0x118>)
 8002c28:	885b      	ldrh	r3, [r3, #2]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d10b      	bne.n	8002c46 <JoystickLocationState+0x56>
	{
		registerFrame[1].U16 = 0;
 8002c2e:	4b36      	ldr	r3, [pc, #216]	; (8002d08 <JoystickLocationState+0x118>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	805a      	strh	r2, [r3, #2]
		registerFrame[16].U16 = 2;	//Y Moving Status: Jog Place
 8002c34:	4b34      	ldr	r3, [pc, #208]	; (8002d08 <JoystickLocationState+0x118>)
 8002c36:	2202      	movs	r2, #2
 8002c38:	841a      	strh	r2, [r3, #32]
//		EndEffectorState = 1;		//TestModeOn
		registerFrame[2].U16 = 1;	//Laser On
 8002c3a:	4b33      	ldr	r3, [pc, #204]	; (8002d08 <JoystickLocationState+0x118>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	809a      	strh	r2, [r3, #4]
//		EndEffectorWriteFlag = 1;
//		EndEffectorWrite();
		state = 3;					//Go Place state
 8002c40:	4b34      	ldr	r3, [pc, #208]	; (8002d14 <JoystickLocationState+0x124>)
 8002c42:	2203      	movs	r2, #3
 8002c44:	601a      	str	r2, [r3, #0]
	}
	if(registerFrame[1].U16 == 8)	//Run Tray Mode
 8002c46:	4b30      	ldr	r3, [pc, #192]	; (8002d08 <JoystickLocationState+0x118>)
 8002c48:	885b      	ldrh	r3, [r3, #2]
 8002c4a:	2b08      	cmp	r3, #8
 8002c4c:	d102      	bne.n	8002c54 <JoystickLocationState+0x64>
	{
		state = 5;
 8002c4e:	4b31      	ldr	r3, [pc, #196]	; (8002d14 <JoystickLocationState+0x124>)
 8002c50:	2205      	movs	r2, #5
 8002c52:	601a      	str	r2, [r3, #0]
	}


	switch(state)
 8002c54:	4b2f      	ldr	r3, [pc, #188]	; (8002d14 <JoystickLocationState+0x124>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	f200 8617 	bhi.w	800388e <JoystickLocationState+0xc9e>
 8002c60:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <JoystickLocationState+0x78>)
 8002c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c66:	bf00      	nop
 8002c68:	08002c7d 	.word	0x08002c7d
 8002c6c:	08002d29 	.word	0x08002d29
 8002c70:	0800323b 	.word	0x0800323b
 8002c74:	08003319 	.word	0x08003319
 8002c78:	08003829 	.word	0x08003829
	{
	//Get Pick Tray 1st Point
	case 1:
		PickTray.L1[0] = 0;
 8002c7c:	4b26      	ldr	r3, [pc, #152]	; (8002d18 <JoystickLocationState+0x128>)
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
		PickTray.L2[0] = 0;
 8002c84:	4b24      	ldr	r3, [pc, #144]	; (8002d18 <JoystickLocationState+0x128>)
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
		PickTray.L1[1] = 0;
 8002c8c:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <JoystickLocationState+0x128>)
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	605a      	str	r2, [r3, #4]
		PickTray.L2[1] = 0;
 8002c94:	4b20      	ldr	r3, [pc, #128]	; (8002d18 <JoystickLocationState+0x128>)
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	60da      	str	r2, [r3, #12]
		if (GetPositionButton.flag == 1)
 8002c9c:	4b1f      	ldr	r3, [pc, #124]	; (8002d1c <JoystickLocationState+0x12c>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	f040 85eb 	bne.w	800387c <JoystickLocationState+0xc8c>
		{
			PickTray.L1[0] = (registerFrame[68].U16)/10; //Pick Tray X Position 1 //mm
 8002ca6:	4b18      	ldr	r3, [pc, #96]	; (8002d08 <JoystickLocationState+0x118>)
 8002ca8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002cac:	4a1c      	ldr	r2, [pc, #112]	; (8002d20 <JoystickLocationState+0x130>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	08db      	lsrs	r3, r3, #3
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	ee07 3a90 	vmov	s15, r3
 8002cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cbe:	4b16      	ldr	r3, [pc, #88]	; (8002d18 <JoystickLocationState+0x128>)
 8002cc0:	edc3 7a00 	vstr	s15, [r3]
			PickTray.L1[1] = position*0.045; //Pick Tray Y Position 1 //mm
 8002cc4:	4b17      	ldr	r3, [pc, #92]	; (8002d24 <JoystickLocationState+0x134>)
 8002cc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fd fc32 	bl	8000534 <__aeabi_i2d>
 8002cd0:	a30b      	add	r3, pc, #44	; (adr r3, 8002d00 <JoystickLocationState+0x110>)
 8002cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd6:	f7fd fc97 	bl	8000608 <__aeabi_dmul>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4610      	mov	r0, r2
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f7fd ff89 	bl	8000bf8 <__aeabi_d2f>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <JoystickLocationState+0x128>)
 8002cea:	6053      	str	r3, [r2, #4]
			GetPositionButton.flag = 0;
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <JoystickLocationState+0x12c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	609a      	str	r2, [r3, #8]
			state = 2;
 8002cf2:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <JoystickLocationState+0x124>)
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	601a      	str	r2, [r3, #0]
		}
		break;
 8002cf8:	f000 bdc0 	b.w	800387c <JoystickLocationState+0xc8c>
 8002cfc:	f3af 8000 	nop.w
 8002d00:	70a3d70a 	.word	0x70a3d70a
 8002d04:	3fa70a3d 	.word	0x3fa70a3d
 8002d08:	20000fe8 	.word	0x20000fe8
 8002d0c:	20000afc 	.word	0x20000afc
 8002d10:	20000af4 	.word	0x20000af4
 8002d14:	20000220 	.word	0x20000220
 8002d18:	200009dc 	.word	0x200009dc
 8002d1c:	20000aac 	.word	0x20000aac
 8002d20:	cccccccd 	.word	0xcccccccd
 8002d24:	200009a8 	.word	0x200009a8

	//Get Pick Tray 2nd Point
	case 2:
		if (GetPositionButton.flag == 1)
 8002d28:	4bd5      	ldr	r3, [pc, #852]	; (8003080 <JoystickLocationState+0x490>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	f040 8278 	bne.w	8003222 <JoystickLocationState+0x632>
		{
			PickTray.L2[0] = (registerFrame[68].U16)/10; //Pick Tray X Position 2 //mm
 8002d32:	4bd4      	ldr	r3, [pc, #848]	; (8003084 <JoystickLocationState+0x494>)
 8002d34:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002d38:	4ad3      	ldr	r2, [pc, #844]	; (8003088 <JoystickLocationState+0x498>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	08db      	lsrs	r3, r3, #3
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	ee07 3a90 	vmov	s15, r3
 8002d46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d4a:	4bd0      	ldr	r3, [pc, #832]	; (800308c <JoystickLocationState+0x49c>)
 8002d4c:	edc3 7a02 	vstr	s15, [r3, #8]
			PickTray.L2[1] = position*0.045; //Pick Tray Y Position 2 //mm
 8002d50:	4bcf      	ldr	r3, [pc, #828]	; (8003090 <JoystickLocationState+0x4a0>)
 8002d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fd fbec 	bl	8000534 <__aeabi_i2d>
 8002d5c:	a3c6      	add	r3, pc, #792	; (adr r3, 8003078 <JoystickLocationState+0x488>)
 8002d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d62:	f7fd fc51 	bl	8000608 <__aeabi_dmul>
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4610      	mov	r0, r2
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f7fd ff43 	bl	8000bf8 <__aeabi_d2f>
 8002d72:	4603      	mov	r3, r0
 8002d74:	4ac5      	ldr	r2, [pc, #788]	; (800308c <JoystickLocationState+0x49c>)
 8002d76:	60d3      	str	r3, [r2, #12]
			GetPositionButton.flag = 0;
 8002d78:	4bc1      	ldr	r3, [pc, #772]	; (8003080 <JoystickLocationState+0x490>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	609a      	str	r2, [r3, #8]

			cos_Theta = (PickTray.L2[0]-PickTray.L1[0])/60;
 8002d7e:	4bc3      	ldr	r3, [pc, #780]	; (800308c <JoystickLocationState+0x49c>)
 8002d80:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d84:	4bc1      	ldr	r3, [pc, #772]	; (800308c <JoystickLocationState+0x49c>)
 8002d86:	edd3 7a00 	vldr	s15, [r3]
 8002d8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d8e:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8003094 <JoystickLocationState+0x4a4>
 8002d92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d96:	4bc0      	ldr	r3, [pc, #768]	; (8003098 <JoystickLocationState+0x4a8>)
 8002d98:	edc3 7a00 	vstr	s15, [r3]
			sin_Theta = (PickTray.L2[1]-PickTray.L1[1])/60;
 8002d9c:	4bbb      	ldr	r3, [pc, #748]	; (800308c <JoystickLocationState+0x49c>)
 8002d9e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002da2:	4bba      	ldr	r3, [pc, #744]	; (800308c <JoystickLocationState+0x49c>)
 8002da4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002da8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dac:	eddf 6ab9 	vldr	s13, [pc, #740]	; 8003094 <JoystickLocationState+0x4a4>
 8002db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002db4:	4bb9      	ldr	r3, [pc, #740]	; (800309c <JoystickLocationState+0x4ac>)
 8002db6:	edc3 7a00 	vstr	s15, [r3]

			PickTray.hole_x[0] = (cos_Theta*10)+(-sin_Theta*-10)+PickTray.L1[0];
 8002dba:	4bb7      	ldr	r3, [pc, #732]	; (8003098 <JoystickLocationState+0x4a8>)
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002dc4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002dc8:	4bb4      	ldr	r3, [pc, #720]	; (800309c <JoystickLocationState+0x4ac>)
 8002dca:	edd3 7a00 	vldr	s15, [r3]
 8002dce:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002dd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dda:	4bac      	ldr	r3, [pc, #688]	; (800308c <JoystickLocationState+0x49c>)
 8002ddc:	edd3 7a00 	vldr	s15, [r3]
 8002de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de4:	4ba9      	ldr	r3, [pc, #676]	; (800308c <JoystickLocationState+0x49c>)
 8002de6:	edc3 7a04 	vstr	s15, [r3, #16]
			PickTray.hole_y[0] = (sin_Theta*10)+(cos_Theta*-10)+PickTray.L1[1];
 8002dea:	4bac      	ldr	r3, [pc, #688]	; (800309c <JoystickLocationState+0x4ac>)
 8002dec:	edd3 7a00 	vldr	s15, [r3]
 8002df0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002df4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002df8:	4ba7      	ldr	r3, [pc, #668]	; (8003098 <JoystickLocationState+0x4a8>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002e02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e0a:	4ba0      	ldr	r3, [pc, #640]	; (800308c <JoystickLocationState+0x49c>)
 8002e0c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e14:	4b9d      	ldr	r3, [pc, #628]	; (800308c <JoystickLocationState+0x49c>)
 8002e16:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

			PickTray.hole_x[1] = (cos_Theta*30)+(-sin_Theta*-10)+PickTray.L1[0];
 8002e1a:	4b9f      	ldr	r3, [pc, #636]	; (8003098 <JoystickLocationState+0x4a8>)
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e28:	4b9c      	ldr	r3, [pc, #624]	; (800309c <JoystickLocationState+0x4ac>)
 8002e2a:	edd3 7a00 	vldr	s15, [r3]
 8002e2e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002e32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e3a:	4b94      	ldr	r3, [pc, #592]	; (800308c <JoystickLocationState+0x49c>)
 8002e3c:	edd3 7a00 	vldr	s15, [r3]
 8002e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e44:	4b91      	ldr	r3, [pc, #580]	; (800308c <JoystickLocationState+0x49c>)
 8002e46:	edc3 7a05 	vstr	s15, [r3, #20]
			PickTray.hole_y[1] = (sin_Theta*30)+(cos_Theta*-10)+PickTray.L1[1];
 8002e4a:	4b94      	ldr	r3, [pc, #592]	; (800309c <JoystickLocationState+0x4ac>)
 8002e4c:	edd3 7a00 	vldr	s15, [r3]
 8002e50:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e54:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e58:	4b8f      	ldr	r3, [pc, #572]	; (8003098 <JoystickLocationState+0x4a8>)
 8002e5a:	edd3 7a00 	vldr	s15, [r3]
 8002e5e:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002e62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e6a:	4b88      	ldr	r3, [pc, #544]	; (800308c <JoystickLocationState+0x49c>)
 8002e6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e74:	4b85      	ldr	r3, [pc, #532]	; (800308c <JoystickLocationState+0x49c>)
 8002e76:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

			PickTray.hole_x[2] = (cos_Theta*50)+(-sin_Theta*-10)+PickTray.L1[0];
 8002e7a:	4b87      	ldr	r3, [pc, #540]	; (8003098 <JoystickLocationState+0x4a8>)
 8002e7c:	edd3 7a00 	vldr	s15, [r3]
 8002e80:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80030a0 <JoystickLocationState+0x4b0>
 8002e84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e88:	4b84      	ldr	r3, [pc, #528]	; (800309c <JoystickLocationState+0x4ac>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002e92:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e9a:	4b7c      	ldr	r3, [pc, #496]	; (800308c <JoystickLocationState+0x49c>)
 8002e9c:	edd3 7a00 	vldr	s15, [r3]
 8002ea0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea4:	4b79      	ldr	r3, [pc, #484]	; (800308c <JoystickLocationState+0x49c>)
 8002ea6:	edc3 7a06 	vstr	s15, [r3, #24]
			PickTray.hole_y[2] = (sin_Theta*50)+(cos_Theta*-10)+PickTray.L1[1];
 8002eaa:	4b7c      	ldr	r3, [pc, #496]	; (800309c <JoystickLocationState+0x4ac>)
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80030a0 <JoystickLocationState+0x4b0>
 8002eb4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002eb8:	4b77      	ldr	r3, [pc, #476]	; (8003098 <JoystickLocationState+0x4a8>)
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002ec2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ec6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eca:	4b70      	ldr	r3, [pc, #448]	; (800308c <JoystickLocationState+0x49c>)
 8002ecc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed4:	4b6d      	ldr	r3, [pc, #436]	; (800308c <JoystickLocationState+0x49c>)
 8002ed6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

			PickTray.hole_x[3] = (cos_Theta*10)+(-sin_Theta*-25)+PickTray.L1[0];
 8002eda:	4b6f      	ldr	r3, [pc, #444]	; (8003098 <JoystickLocationState+0x4a8>)
 8002edc:	edd3 7a00 	vldr	s15, [r3]
 8002ee0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ee4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ee8:	4b6c      	ldr	r3, [pc, #432]	; (800309c <JoystickLocationState+0x4ac>)
 8002eea:	edd3 7a00 	vldr	s15, [r3]
 8002eee:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002ef2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ef6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002efa:	4b64      	ldr	r3, [pc, #400]	; (800308c <JoystickLocationState+0x49c>)
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f04:	4b61      	ldr	r3, [pc, #388]	; (800308c <JoystickLocationState+0x49c>)
 8002f06:	edc3 7a07 	vstr	s15, [r3, #28]
			PickTray.hole_y[3] = (sin_Theta*10)+(cos_Theta*-25)+PickTray.L1[1];
 8002f0a:	4b64      	ldr	r3, [pc, #400]	; (800309c <JoystickLocationState+0x4ac>)
 8002f0c:	edd3 7a00 	vldr	s15, [r3]
 8002f10:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002f14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f18:	4b5f      	ldr	r3, [pc, #380]	; (8003098 <JoystickLocationState+0x4a8>)
 8002f1a:	edd3 7a00 	vldr	s15, [r3]
 8002f1e:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002f22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f2a:	4b58      	ldr	r3, [pc, #352]	; (800308c <JoystickLocationState+0x49c>)
 8002f2c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f34:	4b55      	ldr	r3, [pc, #340]	; (800308c <JoystickLocationState+0x49c>)
 8002f36:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

			PickTray.hole_x[4] = (cos_Theta*30)+(-sin_Theta*-25)+PickTray.L1[0];
 8002f3a:	4b57      	ldr	r3, [pc, #348]	; (8003098 <JoystickLocationState+0x4a8>)
 8002f3c:	edd3 7a00 	vldr	s15, [r3]
 8002f40:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002f44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f48:	4b54      	ldr	r3, [pc, #336]	; (800309c <JoystickLocationState+0x4ac>)
 8002f4a:	edd3 7a00 	vldr	s15, [r3]
 8002f4e:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002f52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f5a:	4b4c      	ldr	r3, [pc, #304]	; (800308c <JoystickLocationState+0x49c>)
 8002f5c:	edd3 7a00 	vldr	s15, [r3]
 8002f60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f64:	4b49      	ldr	r3, [pc, #292]	; (800308c <JoystickLocationState+0x49c>)
 8002f66:	edc3 7a08 	vstr	s15, [r3, #32]
			PickTray.hole_y[4] = (sin_Theta*30)+(cos_Theta*-25)+PickTray.L1[1];
 8002f6a:	4b4c      	ldr	r3, [pc, #304]	; (800309c <JoystickLocationState+0x4ac>)
 8002f6c:	edd3 7a00 	vldr	s15, [r3]
 8002f70:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002f74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f78:	4b47      	ldr	r3, [pc, #284]	; (8003098 <JoystickLocationState+0x4a8>)
 8002f7a:	edd3 7a00 	vldr	s15, [r3]
 8002f7e:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002f82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f8a:	4b40      	ldr	r3, [pc, #256]	; (800308c <JoystickLocationState+0x49c>)
 8002f8c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f94:	4b3d      	ldr	r3, [pc, #244]	; (800308c <JoystickLocationState+0x49c>)
 8002f96:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

			PickTray.hole_x[5] = (cos_Theta*50)+(-sin_Theta*-25)+PickTray.L1[0];
 8002f9a:	4b3f      	ldr	r3, [pc, #252]	; (8003098 <JoystickLocationState+0x4a8>)
 8002f9c:	edd3 7a00 	vldr	s15, [r3]
 8002fa0:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80030a0 <JoystickLocationState+0x4b0>
 8002fa4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fa8:	4b3c      	ldr	r3, [pc, #240]	; (800309c <JoystickLocationState+0x4ac>)
 8002faa:	edd3 7a00 	vldr	s15, [r3]
 8002fae:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002fb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fba:	4b34      	ldr	r3, [pc, #208]	; (800308c <JoystickLocationState+0x49c>)
 8002fbc:	edd3 7a00 	vldr	s15, [r3]
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	4b31      	ldr	r3, [pc, #196]	; (800308c <JoystickLocationState+0x49c>)
 8002fc6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			PickTray.hole_y[5] = (sin_Theta*50)+(cos_Theta*-25)+PickTray.L1[1];
 8002fca:	4b34      	ldr	r3, [pc, #208]	; (800309c <JoystickLocationState+0x4ac>)
 8002fcc:	edd3 7a00 	vldr	s15, [r3]
 8002fd0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80030a0 <JoystickLocationState+0x4b0>
 8002fd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fd8:	4b2f      	ldr	r3, [pc, #188]	; (8003098 <JoystickLocationState+0x4a8>)
 8002fda:	edd3 7a00 	vldr	s15, [r3]
 8002fde:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002fe2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fea:	4b28      	ldr	r3, [pc, #160]	; (800308c <JoystickLocationState+0x49c>)
 8002fec:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff4:	4b25      	ldr	r3, [pc, #148]	; (800308c <JoystickLocationState+0x49c>)
 8002ff6:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

			PickTray.hole_x[6] = (cos_Theta*10)+(-sin_Theta*-40)+PickTray.L1[0];
 8002ffa:	4b27      	ldr	r3, [pc, #156]	; (8003098 <JoystickLocationState+0x4a8>)
 8002ffc:	edd3 7a00 	vldr	s15, [r3]
 8003000:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003004:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003008:	4b24      	ldr	r3, [pc, #144]	; (800309c <JoystickLocationState+0x4ac>)
 800300a:	edd3 7a00 	vldr	s15, [r3]
 800300e:	eddf 6a25 	vldr	s13, [pc, #148]	; 80030a4 <JoystickLocationState+0x4b4>
 8003012:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003016:	ee37 7a27 	vadd.f32	s14, s14, s15
 800301a:	4b1c      	ldr	r3, [pc, #112]	; (800308c <JoystickLocationState+0x49c>)
 800301c:	edd3 7a00 	vldr	s15, [r3]
 8003020:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003024:	4b19      	ldr	r3, [pc, #100]	; (800308c <JoystickLocationState+0x49c>)
 8003026:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			PickTray.hole_y[6] = (sin_Theta*10)+(cos_Theta*-40)+PickTray.L1[1];
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <JoystickLocationState+0x4ac>)
 800302c:	edd3 7a00 	vldr	s15, [r3]
 8003030:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003034:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003038:	4b17      	ldr	r3, [pc, #92]	; (8003098 <JoystickLocationState+0x4a8>)
 800303a:	edd3 7a00 	vldr	s15, [r3]
 800303e:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80030a8 <JoystickLocationState+0x4b8>
 8003042:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003046:	ee37 7a27 	vadd.f32	s14, s14, s15
 800304a:	4b10      	ldr	r3, [pc, #64]	; (800308c <JoystickLocationState+0x49c>)
 800304c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003054:	4b0d      	ldr	r3, [pc, #52]	; (800308c <JoystickLocationState+0x49c>)
 8003056:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

			PickTray.hole_x[7] = (cos_Theta*30)+(-sin_Theta*-40)+PickTray.L1[0];
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <JoystickLocationState+0x4a8>)
 800305c:	edd3 7a00 	vldr	s15, [r3]
 8003060:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003064:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003068:	4b0c      	ldr	r3, [pc, #48]	; (800309c <JoystickLocationState+0x4ac>)
 800306a:	edd3 7a00 	vldr	s15, [r3]
 800306e:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80030a4 <JoystickLocationState+0x4b4>
 8003072:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003076:	e019      	b.n	80030ac <JoystickLocationState+0x4bc>
 8003078:	70a3d70a 	.word	0x70a3d70a
 800307c:	3fa70a3d 	.word	0x3fa70a3d
 8003080:	20000aac 	.word	0x20000aac
 8003084:	20000fe8 	.word	0x20000fe8
 8003088:	cccccccd 	.word	0xcccccccd
 800308c:	200009dc 	.word	0x200009dc
 8003090:	200009a8 	.word	0x200009a8
 8003094:	42700000 	.word	0x42700000
 8003098:	20000aa4 	.word	0x20000aa4
 800309c:	20000aa8 	.word	0x20000aa8
 80030a0:	42480000 	.word	0x42480000
 80030a4:	42200000 	.word	0x42200000
 80030a8:	c2200000 	.word	0xc2200000
 80030ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030b0:	4b8b      	ldr	r3, [pc, #556]	; (80032e0 <JoystickLocationState+0x6f0>)
 80030b2:	edd3 7a00 	vldr	s15, [r3]
 80030b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ba:	4b89      	ldr	r3, [pc, #548]	; (80032e0 <JoystickLocationState+0x6f0>)
 80030bc:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			PickTray.hole_y[7] = (sin_Theta*30)+(cos_Theta*-40)+PickTray.L1[1];
 80030c0:	4b88      	ldr	r3, [pc, #544]	; (80032e4 <JoystickLocationState+0x6f4>)
 80030c2:	edd3 7a00 	vldr	s15, [r3]
 80030c6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80030ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030ce:	4b86      	ldr	r3, [pc, #536]	; (80032e8 <JoystickLocationState+0x6f8>)
 80030d0:	edd3 7a00 	vldr	s15, [r3]
 80030d4:	eddf 6a85 	vldr	s13, [pc, #532]	; 80032ec <JoystickLocationState+0x6fc>
 80030d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e0:	4b7f      	ldr	r3, [pc, #508]	; (80032e0 <JoystickLocationState+0x6f0>)
 80030e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80030e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ea:	4b7d      	ldr	r3, [pc, #500]	; (80032e0 <JoystickLocationState+0x6f0>)
 80030ec:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

			PickTray.hole_x[8] = (cos_Theta*50)+(-sin_Theta*-40)+PickTray.L1[0];
 80030f0:	4b7d      	ldr	r3, [pc, #500]	; (80032e8 <JoystickLocationState+0x6f8>)
 80030f2:	edd3 7a00 	vldr	s15, [r3]
 80030f6:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80032f0 <JoystickLocationState+0x700>
 80030fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030fe:	4b79      	ldr	r3, [pc, #484]	; (80032e4 <JoystickLocationState+0x6f4>)
 8003100:	edd3 7a00 	vldr	s15, [r3]
 8003104:	eddf 6a7b 	vldr	s13, [pc, #492]	; 80032f4 <JoystickLocationState+0x704>
 8003108:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800310c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003110:	4b73      	ldr	r3, [pc, #460]	; (80032e0 <JoystickLocationState+0x6f0>)
 8003112:	edd3 7a00 	vldr	s15, [r3]
 8003116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800311a:	4b71      	ldr	r3, [pc, #452]	; (80032e0 <JoystickLocationState+0x6f0>)
 800311c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			PickTray.hole_y[8] = (sin_Theta*50)+(cos_Theta*-40)+PickTray.L1[1];
 8003120:	4b70      	ldr	r3, [pc, #448]	; (80032e4 <JoystickLocationState+0x6f4>)
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80032f0 <JoystickLocationState+0x700>
 800312a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800312e:	4b6e      	ldr	r3, [pc, #440]	; (80032e8 <JoystickLocationState+0x6f8>)
 8003130:	edd3 7a00 	vldr	s15, [r3]
 8003134:	eddf 6a6d 	vldr	s13, [pc, #436]	; 80032ec <JoystickLocationState+0x6fc>
 8003138:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800313c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003140:	4b67      	ldr	r3, [pc, #412]	; (80032e0 <JoystickLocationState+0x6f0>)
 8003142:	edd3 7a01 	vldr	s15, [r3, #4]
 8003146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800314a:	4b65      	ldr	r3, [pc, #404]	; (80032e0 <JoystickLocationState+0x6f0>)
 800314c:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

			PickTray.origin_x = PickTray.L1[0]+(50*sin_Theta);
 8003150:	4b63      	ldr	r3, [pc, #396]	; (80032e0 <JoystickLocationState+0x6f0>)
 8003152:	ed93 7a00 	vldr	s14, [r3]
 8003156:	4b63      	ldr	r3, [pc, #396]	; (80032e4 <JoystickLocationState+0x6f4>)
 8003158:	edd3 7a00 	vldr	s15, [r3]
 800315c:	eddf 6a64 	vldr	s13, [pc, #400]	; 80032f0 <JoystickLocationState+0x700>
 8003160:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003168:	4b5d      	ldr	r3, [pc, #372]	; (80032e0 <JoystickLocationState+0x6f0>)
 800316a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			PickTray.origin_y = PickTray.L1[1]-(50*cos_Theta);
 800316e:	4b5c      	ldr	r3, [pc, #368]	; (80032e0 <JoystickLocationState+0x6f0>)
 8003170:	ed93 7a01 	vldr	s14, [r3, #4]
 8003174:	4b5c      	ldr	r3, [pc, #368]	; (80032e8 <JoystickLocationState+0x6f8>)
 8003176:	edd3 7a00 	vldr	s15, [r3]
 800317a:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80032f0 <JoystickLocationState+0x700>
 800317e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003182:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003186:	4b56      	ldr	r3, [pc, #344]	; (80032e0 <JoystickLocationState+0x6f0>)
 8003188:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			PickTray.orientation = acosf(cos_Theta)*(180/3.14159265358979323846264338328);
 800318c:	4b56      	ldr	r3, [pc, #344]	; (80032e8 <JoystickLocationState+0x6f8>)
 800318e:	edd3 7a00 	vldr	s15, [r3]
 8003192:	eeb0 0a67 	vmov.f32	s0, s15
 8003196:	f00d fbfb 	bl	8010990 <acosf>
 800319a:	ee10 3a10 	vmov	r3, s0
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fd f9da 	bl	8000558 <__aeabi_f2d>
 80031a4:	a34a      	add	r3, pc, #296	; (adr r3, 80032d0 <JoystickLocationState+0x6e0>)
 80031a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031aa:	f7fd fa2d 	bl	8000608 <__aeabi_dmul>
 80031ae:	4602      	mov	r2, r0
 80031b0:	460b      	mov	r3, r1
 80031b2:	4610      	mov	r0, r2
 80031b4:	4619      	mov	r1, r3
 80031b6:	f7fd fd1f 	bl	8000bf8 <__aeabi_d2f>
 80031ba:	4603      	mov	r3, r0
 80031bc:	4a48      	ldr	r2, [pc, #288]	; (80032e0 <JoystickLocationState+0x6f0>)
 80031be:	6613      	str	r3, [r2, #96]	; 0x60

			registerFrame[32].U16 = PickTray.origin_x * 10;
 80031c0:	4b47      	ldr	r3, [pc, #284]	; (80032e0 <JoystickLocationState+0x6f0>)
 80031c2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80031c6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80031ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031d2:	ee17 3a90 	vmov	r3, s15
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	4b47      	ldr	r3, [pc, #284]	; (80032f8 <JoystickLocationState+0x708>)
 80031da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			registerFrame[33].U16 = PickTray.origin_y * 10;
 80031de:	4b40      	ldr	r3, [pc, #256]	; (80032e0 <JoystickLocationState+0x6f0>)
 80031e0:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80031e4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80031e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031f0:	ee17 3a90 	vmov	r3, s15
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	4b40      	ldr	r3, [pc, #256]	; (80032f8 <JoystickLocationState+0x708>)
 80031f8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			registerFrame[34].U16 = PickTray.orientation * 100;
 80031fc:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <JoystickLocationState+0x6f0>)
 80031fe:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003202:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80032fc <JoystickLocationState+0x70c>
 8003206:	ee67 7a87 	vmul.f32	s15, s15, s14
 800320a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800320e:	ee17 3a90 	vmov	r3, s15
 8003212:	b29a      	uxth	r2, r3
 8003214:	4b38      	ldr	r3, [pc, #224]	; (80032f8 <JoystickLocationState+0x708>)
 8003216:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

			registerFrame[16].U16 = 0;
 800321a:	4b37      	ldr	r3, [pc, #220]	; (80032f8 <JoystickLocationState+0x708>)
 800321c:	2200      	movs	r2, #0
 800321e:	841a      	strh	r2, [r3, #32]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 8003220:	e32e      	b.n	8003880 <JoystickLocationState+0xc90>
		else if (ResetButton.flag == 1)
 8003222:	4b37      	ldr	r3, [pc, #220]	; (8003300 <JoystickLocationState+0x710>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b01      	cmp	r3, #1
 8003228:	f040 832a 	bne.w	8003880 <JoystickLocationState+0xc90>
			ResetButton.flag = 0;
 800322c:	4b34      	ldr	r3, [pc, #208]	; (8003300 <JoystickLocationState+0x710>)
 800322e:	2200      	movs	r2, #0
 8003230:	609a      	str	r2, [r3, #8]
			state = 1;
 8003232:	4b34      	ldr	r3, [pc, #208]	; (8003304 <JoystickLocationState+0x714>)
 8003234:	2201      	movs	r2, #1
 8003236:	601a      	str	r2, [r3, #0]
		break;
 8003238:	e322      	b.n	8003880 <JoystickLocationState+0xc90>

	//Get Place Tray 1st Point
	case 3:
		PlaceTray.L1[0] = 0;
 800323a:	4b33      	ldr	r3, [pc, #204]	; (8003308 <JoystickLocationState+0x718>)
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
		PlaceTray.L2[0] = 0;
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <JoystickLocationState+0x718>)
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	609a      	str	r2, [r3, #8]
		PlaceTray.L1[1] = 0;
 800324a:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <JoystickLocationState+0x718>)
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	605a      	str	r2, [r3, #4]
		PlaceTray.L2[1] = 0;
 8003252:	4b2d      	ldr	r3, [pc, #180]	; (8003308 <JoystickLocationState+0x718>)
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	60da      	str	r2, [r3, #12]
		if (GetPositionButton.flag == 1)
 800325a:	4b2c      	ldr	r3, [pc, #176]	; (800330c <JoystickLocationState+0x71c>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d129      	bne.n	80032b6 <JoystickLocationState+0x6c6>
		{
			PlaceTray.L1[0] = (registerFrame[68].U16)/10; //Place Tray X Position 1 //mm
 8003262:	4b25      	ldr	r3, [pc, #148]	; (80032f8 <JoystickLocationState+0x708>)
 8003264:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003268:	4a29      	ldr	r2, [pc, #164]	; (8003310 <JoystickLocationState+0x720>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	08db      	lsrs	r3, r3, #3
 8003270:	b29b      	uxth	r3, r3
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800327a:	4b23      	ldr	r3, [pc, #140]	; (8003308 <JoystickLocationState+0x718>)
 800327c:	edc3 7a00 	vstr	s15, [r3]
			PlaceTray.L1[1] = position*0.045; //Place Tray Y Position 1 //mm
 8003280:	4b24      	ldr	r3, [pc, #144]	; (8003314 <JoystickLocationState+0x724>)
 8003282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd f954 	bl	8000534 <__aeabi_i2d>
 800328c:	a312      	add	r3, pc, #72	; (adr r3, 80032d8 <JoystickLocationState+0x6e8>)
 800328e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003292:	f7fd f9b9 	bl	8000608 <__aeabi_dmul>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	4610      	mov	r0, r2
 800329c:	4619      	mov	r1, r3
 800329e:	f7fd fcab 	bl	8000bf8 <__aeabi_d2f>
 80032a2:	4603      	mov	r3, r0
 80032a4:	4a18      	ldr	r2, [pc, #96]	; (8003308 <JoystickLocationState+0x718>)
 80032a6:	6053      	str	r3, [r2, #4]
			GetPositionButton.flag = 0;
 80032a8:	4b18      	ldr	r3, [pc, #96]	; (800330c <JoystickLocationState+0x71c>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
			state = 4;
 80032ae:	4b15      	ldr	r3, [pc, #84]	; (8003304 <JoystickLocationState+0x714>)
 80032b0:	2204      	movs	r2, #4
 80032b2:	601a      	str	r2, [r3, #0]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 80032b4:	e2e6      	b.n	8003884 <JoystickLocationState+0xc94>
		else if (ResetButton.flag == 1)
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <JoystickLocationState+0x710>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	f040 82e2 	bne.w	8003884 <JoystickLocationState+0xc94>
			ResetButton.flag = 0;
 80032c0:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <JoystickLocationState+0x710>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	609a      	str	r2, [r3, #8]
			state = 1;
 80032c6:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <JoystickLocationState+0x714>)
 80032c8:	2201      	movs	r2, #1
 80032ca:	601a      	str	r2, [r3, #0]
		break;
 80032cc:	e2da      	b.n	8003884 <JoystickLocationState+0xc94>
 80032ce:	bf00      	nop
 80032d0:	1a63c1f8 	.word	0x1a63c1f8
 80032d4:	404ca5dc 	.word	0x404ca5dc
 80032d8:	70a3d70a 	.word	0x70a3d70a
 80032dc:	3fa70a3d 	.word	0x3fa70a3d
 80032e0:	200009dc 	.word	0x200009dc
 80032e4:	20000aa8 	.word	0x20000aa8
 80032e8:	20000aa4 	.word	0x20000aa4
 80032ec:	c2200000 	.word	0xc2200000
 80032f0:	42480000 	.word	0x42480000
 80032f4:	42200000 	.word	0x42200000
 80032f8:	20000fe8 	.word	0x20000fe8
 80032fc:	42c80000 	.word	0x42c80000
 8003300:	20000ab8 	.word	0x20000ab8
 8003304:	20000220 	.word	0x20000220
 8003308:	20000a40 	.word	0x20000a40
 800330c:	20000aac 	.word	0x20000aac
 8003310:	cccccccd 	.word	0xcccccccd
 8003314:	200009a8 	.word	0x200009a8

	//Get Place Tray 2nd Point
	case 4:
		if (GetPositionButton.flag == 1)
 8003318:	4bd5      	ldr	r3, [pc, #852]	; (8003670 <JoystickLocationState+0xa80>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2b01      	cmp	r3, #1
 800331e:	f040 8278 	bne.w	8003812 <JoystickLocationState+0xc22>
		{
			PlaceTray.L2[0] = (registerFrame[68].U16)/10; //Place Tray X Position 2 //mm
 8003322:	4bd4      	ldr	r3, [pc, #848]	; (8003674 <JoystickLocationState+0xa84>)
 8003324:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003328:	4ad3      	ldr	r2, [pc, #844]	; (8003678 <JoystickLocationState+0xa88>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	08db      	lsrs	r3, r3, #3
 8003330:	b29b      	uxth	r3, r3
 8003332:	ee07 3a90 	vmov	s15, r3
 8003336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800333a:	4bd0      	ldr	r3, [pc, #832]	; (800367c <JoystickLocationState+0xa8c>)
 800333c:	edc3 7a02 	vstr	s15, [r3, #8]
			PlaceTray.L2[1] = position*0.045; //Place Tray Y Position 2 //mm
 8003340:	4bcf      	ldr	r3, [pc, #828]	; (8003680 <JoystickLocationState+0xa90>)
 8003342:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003346:	4618      	mov	r0, r3
 8003348:	f7fd f8f4 	bl	8000534 <__aeabi_i2d>
 800334c:	a3c6      	add	r3, pc, #792	; (adr r3, 8003668 <JoystickLocationState+0xa78>)
 800334e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003352:	f7fd f959 	bl	8000608 <__aeabi_dmul>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4610      	mov	r0, r2
 800335c:	4619      	mov	r1, r3
 800335e:	f7fd fc4b 	bl	8000bf8 <__aeabi_d2f>
 8003362:	4603      	mov	r3, r0
 8003364:	4ac5      	ldr	r2, [pc, #788]	; (800367c <JoystickLocationState+0xa8c>)
 8003366:	60d3      	str	r3, [r2, #12]
			GetPositionButton.flag = 0;
 8003368:	4bc1      	ldr	r3, [pc, #772]	; (8003670 <JoystickLocationState+0xa80>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]

			cos_Theta = (PlaceTray.L2[0]-PlaceTray.L1[0])/60;
 800336e:	4bc3      	ldr	r3, [pc, #780]	; (800367c <JoystickLocationState+0xa8c>)
 8003370:	ed93 7a02 	vldr	s14, [r3, #8]
 8003374:	4bc1      	ldr	r3, [pc, #772]	; (800367c <JoystickLocationState+0xa8c>)
 8003376:	edd3 7a00 	vldr	s15, [r3]
 800337a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800337e:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8003684 <JoystickLocationState+0xa94>
 8003382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003386:	4bc0      	ldr	r3, [pc, #768]	; (8003688 <JoystickLocationState+0xa98>)
 8003388:	edc3 7a00 	vstr	s15, [r3]
			sin_Theta = (PlaceTray.L2[1]-PlaceTray.L1[1])/60;
 800338c:	4bbb      	ldr	r3, [pc, #748]	; (800367c <JoystickLocationState+0xa8c>)
 800338e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003392:	4bba      	ldr	r3, [pc, #744]	; (800367c <JoystickLocationState+0xa8c>)
 8003394:	edd3 7a01 	vldr	s15, [r3, #4]
 8003398:	ee37 7a67 	vsub.f32	s14, s14, s15
 800339c:	eddf 6ab9 	vldr	s13, [pc, #740]	; 8003684 <JoystickLocationState+0xa94>
 80033a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033a4:	4bb9      	ldr	r3, [pc, #740]	; (800368c <JoystickLocationState+0xa9c>)
 80033a6:	edc3 7a00 	vstr	s15, [r3]

			PlaceTray.hole_x[0] = (cos_Theta*10)+(-sin_Theta*-10)+PlaceTray.L1[0];
 80033aa:	4bb7      	ldr	r3, [pc, #732]	; (8003688 <JoystickLocationState+0xa98>)
 80033ac:	edd3 7a00 	vldr	s15, [r3]
 80033b0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033b8:	4bb4      	ldr	r3, [pc, #720]	; (800368c <JoystickLocationState+0xa9c>)
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80033c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ca:	4bac      	ldr	r3, [pc, #688]	; (800367c <JoystickLocationState+0xa8c>)
 80033cc:	edd3 7a00 	vldr	s15, [r3]
 80033d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d4:	4ba9      	ldr	r3, [pc, #676]	; (800367c <JoystickLocationState+0xa8c>)
 80033d6:	edc3 7a04 	vstr	s15, [r3, #16]
			PlaceTray.hole_y[0] = (sin_Theta*10)+(cos_Theta*-10)+PlaceTray.L1[1];
 80033da:	4bac      	ldr	r3, [pc, #688]	; (800368c <JoystickLocationState+0xa9c>)
 80033dc:	edd3 7a00 	vldr	s15, [r3]
 80033e0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033e8:	4ba7      	ldr	r3, [pc, #668]	; (8003688 <JoystickLocationState+0xa98>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 80033f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033fa:	4ba0      	ldr	r3, [pc, #640]	; (800367c <JoystickLocationState+0xa8c>)
 80033fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8003400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003404:	4b9d      	ldr	r3, [pc, #628]	; (800367c <JoystickLocationState+0xa8c>)
 8003406:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

			PlaceTray.hole_x[1] = (cos_Theta*30)+(-sin_Theta*-10)+PlaceTray.L1[0];
 800340a:	4b9f      	ldr	r3, [pc, #636]	; (8003688 <JoystickLocationState+0xa98>)
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003414:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003418:	4b9c      	ldr	r3, [pc, #624]	; (800368c <JoystickLocationState+0xa9c>)
 800341a:	edd3 7a00 	vldr	s15, [r3]
 800341e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003422:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003426:	ee37 7a27 	vadd.f32	s14, s14, s15
 800342a:	4b94      	ldr	r3, [pc, #592]	; (800367c <JoystickLocationState+0xa8c>)
 800342c:	edd3 7a00 	vldr	s15, [r3]
 8003430:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003434:	4b91      	ldr	r3, [pc, #580]	; (800367c <JoystickLocationState+0xa8c>)
 8003436:	edc3 7a05 	vstr	s15, [r3, #20]
			PlaceTray.hole_y[1] = (sin_Theta*30)+(cos_Theta*-10)+PlaceTray.L1[1];
 800343a:	4b94      	ldr	r3, [pc, #592]	; (800368c <JoystickLocationState+0xa9c>)
 800343c:	edd3 7a00 	vldr	s15, [r3]
 8003440:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003444:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003448:	4b8f      	ldr	r3, [pc, #572]	; (8003688 <JoystickLocationState+0xa98>)
 800344a:	edd3 7a00 	vldr	s15, [r3]
 800344e:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8003452:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003456:	ee37 7a27 	vadd.f32	s14, s14, s15
 800345a:	4b88      	ldr	r3, [pc, #544]	; (800367c <JoystickLocationState+0xa8c>)
 800345c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003464:	4b85      	ldr	r3, [pc, #532]	; (800367c <JoystickLocationState+0xa8c>)
 8003466:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

			PlaceTray.hole_x[2] = (cos_Theta*50)+(-sin_Theta*-10)+PlaceTray.L1[0];
 800346a:	4b87      	ldr	r3, [pc, #540]	; (8003688 <JoystickLocationState+0xa98>)
 800346c:	edd3 7a00 	vldr	s15, [r3]
 8003470:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8003690 <JoystickLocationState+0xaa0>
 8003474:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003478:	4b84      	ldr	r3, [pc, #528]	; (800368c <JoystickLocationState+0xa9c>)
 800347a:	edd3 7a00 	vldr	s15, [r3]
 800347e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003482:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003486:	ee37 7a27 	vadd.f32	s14, s14, s15
 800348a:	4b7c      	ldr	r3, [pc, #496]	; (800367c <JoystickLocationState+0xa8c>)
 800348c:	edd3 7a00 	vldr	s15, [r3]
 8003490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003494:	4b79      	ldr	r3, [pc, #484]	; (800367c <JoystickLocationState+0xa8c>)
 8003496:	edc3 7a06 	vstr	s15, [r3, #24]
			PlaceTray.hole_y[2] = (sin_Theta*50)+(cos_Theta*-10)+PlaceTray.L1[1];
 800349a:	4b7c      	ldr	r3, [pc, #496]	; (800368c <JoystickLocationState+0xa9c>)
 800349c:	edd3 7a00 	vldr	s15, [r3]
 80034a0:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8003690 <JoystickLocationState+0xaa0>
 80034a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034a8:	4b77      	ldr	r3, [pc, #476]	; (8003688 <JoystickLocationState+0xa98>)
 80034aa:	edd3 7a00 	vldr	s15, [r3]
 80034ae:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 80034b2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ba:	4b70      	ldr	r3, [pc, #448]	; (800367c <JoystickLocationState+0xa8c>)
 80034bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80034c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034c4:	4b6d      	ldr	r3, [pc, #436]	; (800367c <JoystickLocationState+0xa8c>)
 80034c6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

			PlaceTray.hole_x[3] = (cos_Theta*10)+(-sin_Theta*-25)+PlaceTray.L1[0];
 80034ca:	4b6f      	ldr	r3, [pc, #444]	; (8003688 <JoystickLocationState+0xa98>)
 80034cc:	edd3 7a00 	vldr	s15, [r3]
 80034d0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80034d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034d8:	4b6c      	ldr	r3, [pc, #432]	; (800368c <JoystickLocationState+0xa9c>)
 80034da:	edd3 7a00 	vldr	s15, [r3]
 80034de:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 80034e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ea:	4b64      	ldr	r3, [pc, #400]	; (800367c <JoystickLocationState+0xa8c>)
 80034ec:	edd3 7a00 	vldr	s15, [r3]
 80034f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034f4:	4b61      	ldr	r3, [pc, #388]	; (800367c <JoystickLocationState+0xa8c>)
 80034f6:	edc3 7a07 	vstr	s15, [r3, #28]
			PlaceTray.hole_y[3] = (sin_Theta*10)+(cos_Theta*-25)+PlaceTray.L1[1];
 80034fa:	4b64      	ldr	r3, [pc, #400]	; (800368c <JoystickLocationState+0xa9c>)
 80034fc:	edd3 7a00 	vldr	s15, [r3]
 8003500:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003504:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003508:	4b5f      	ldr	r3, [pc, #380]	; (8003688 <JoystickLocationState+0xa98>)
 800350a:	edd3 7a00 	vldr	s15, [r3]
 800350e:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8003512:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003516:	ee37 7a27 	vadd.f32	s14, s14, s15
 800351a:	4b58      	ldr	r3, [pc, #352]	; (800367c <JoystickLocationState+0xa8c>)
 800351c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003524:	4b55      	ldr	r3, [pc, #340]	; (800367c <JoystickLocationState+0xa8c>)
 8003526:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

			PlaceTray.hole_x[4] = (cos_Theta*30)+(-sin_Theta*-25)+PlaceTray.L1[0];
 800352a:	4b57      	ldr	r3, [pc, #348]	; (8003688 <JoystickLocationState+0xa98>)
 800352c:	edd3 7a00 	vldr	s15, [r3]
 8003530:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003534:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003538:	4b54      	ldr	r3, [pc, #336]	; (800368c <JoystickLocationState+0xa9c>)
 800353a:	edd3 7a00 	vldr	s15, [r3]
 800353e:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8003542:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003546:	ee37 7a27 	vadd.f32	s14, s14, s15
 800354a:	4b4c      	ldr	r3, [pc, #304]	; (800367c <JoystickLocationState+0xa8c>)
 800354c:	edd3 7a00 	vldr	s15, [r3]
 8003550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003554:	4b49      	ldr	r3, [pc, #292]	; (800367c <JoystickLocationState+0xa8c>)
 8003556:	edc3 7a08 	vstr	s15, [r3, #32]
			PlaceTray.hole_y[4] = (sin_Theta*30)+(cos_Theta*-25)+PlaceTray.L1[1];
 800355a:	4b4c      	ldr	r3, [pc, #304]	; (800368c <JoystickLocationState+0xa9c>)
 800355c:	edd3 7a00 	vldr	s15, [r3]
 8003560:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003564:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003568:	4b47      	ldr	r3, [pc, #284]	; (8003688 <JoystickLocationState+0xa98>)
 800356a:	edd3 7a00 	vldr	s15, [r3]
 800356e:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8003572:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003576:	ee37 7a27 	vadd.f32	s14, s14, s15
 800357a:	4b40      	ldr	r3, [pc, #256]	; (800367c <JoystickLocationState+0xa8c>)
 800357c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003584:	4b3d      	ldr	r3, [pc, #244]	; (800367c <JoystickLocationState+0xa8c>)
 8003586:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

			PlaceTray.hole_x[5] = (cos_Theta*50)+(-sin_Theta*-25)+PlaceTray.L1[0];
 800358a:	4b3f      	ldr	r3, [pc, #252]	; (8003688 <JoystickLocationState+0xa98>)
 800358c:	edd3 7a00 	vldr	s15, [r3]
 8003590:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003690 <JoystickLocationState+0xaa0>
 8003594:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003598:	4b3c      	ldr	r3, [pc, #240]	; (800368c <JoystickLocationState+0xa9c>)
 800359a:	edd3 7a00 	vldr	s15, [r3]
 800359e:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 80035a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035aa:	4b34      	ldr	r3, [pc, #208]	; (800367c <JoystickLocationState+0xa8c>)
 80035ac:	edd3 7a00 	vldr	s15, [r3]
 80035b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035b4:	4b31      	ldr	r3, [pc, #196]	; (800367c <JoystickLocationState+0xa8c>)
 80035b6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			PlaceTray.hole_y[5] = (sin_Theta*50)+(cos_Theta*-25)+PlaceTray.L1[1];
 80035ba:	4b34      	ldr	r3, [pc, #208]	; (800368c <JoystickLocationState+0xa9c>)
 80035bc:	edd3 7a00 	vldr	s15, [r3]
 80035c0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003690 <JoystickLocationState+0xaa0>
 80035c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80035c8:	4b2f      	ldr	r3, [pc, #188]	; (8003688 <JoystickLocationState+0xa98>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 80035d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035da:	4b28      	ldr	r3, [pc, #160]	; (800367c <JoystickLocationState+0xa8c>)
 80035dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80035e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e4:	4b25      	ldr	r3, [pc, #148]	; (800367c <JoystickLocationState+0xa8c>)
 80035e6:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

			PlaceTray.hole_x[6] = (cos_Theta*10)+(-sin_Theta*-40)+PlaceTray.L1[0];
 80035ea:	4b27      	ldr	r3, [pc, #156]	; (8003688 <JoystickLocationState+0xa98>)
 80035ec:	edd3 7a00 	vldr	s15, [r3]
 80035f0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80035f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80035f8:	4b24      	ldr	r3, [pc, #144]	; (800368c <JoystickLocationState+0xa9c>)
 80035fa:	edd3 7a00 	vldr	s15, [r3]
 80035fe:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003694 <JoystickLocationState+0xaa4>
 8003602:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003606:	ee37 7a27 	vadd.f32	s14, s14, s15
 800360a:	4b1c      	ldr	r3, [pc, #112]	; (800367c <JoystickLocationState+0xa8c>)
 800360c:	edd3 7a00 	vldr	s15, [r3]
 8003610:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003614:	4b19      	ldr	r3, [pc, #100]	; (800367c <JoystickLocationState+0xa8c>)
 8003616:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			PlaceTray.hole_y[6] = (sin_Theta*10)+(cos_Theta*-40)+PlaceTray.L1[1];
 800361a:	4b1c      	ldr	r3, [pc, #112]	; (800368c <JoystickLocationState+0xa9c>)
 800361c:	edd3 7a00 	vldr	s15, [r3]
 8003620:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003628:	4b17      	ldr	r3, [pc, #92]	; (8003688 <JoystickLocationState+0xa98>)
 800362a:	edd3 7a00 	vldr	s15, [r3]
 800362e:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8003698 <JoystickLocationState+0xaa8>
 8003632:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003636:	ee37 7a27 	vadd.f32	s14, s14, s15
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <JoystickLocationState+0xa8c>)
 800363c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003640:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003644:	4b0d      	ldr	r3, [pc, #52]	; (800367c <JoystickLocationState+0xa8c>)
 8003646:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

			PlaceTray.hole_x[7] = (cos_Theta*30)+(-sin_Theta*-40)+PlaceTray.L1[0];
 800364a:	4b0f      	ldr	r3, [pc, #60]	; (8003688 <JoystickLocationState+0xa98>)
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003654:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <JoystickLocationState+0xa9c>)
 800365a:	edd3 7a00 	vldr	s15, [r3]
 800365e:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003694 <JoystickLocationState+0xaa4>
 8003662:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003666:	e019      	b.n	800369c <JoystickLocationState+0xaac>
 8003668:	70a3d70a 	.word	0x70a3d70a
 800366c:	3fa70a3d 	.word	0x3fa70a3d
 8003670:	20000aac 	.word	0x20000aac
 8003674:	20000fe8 	.word	0x20000fe8
 8003678:	cccccccd 	.word	0xcccccccd
 800367c:	20000a40 	.word	0x20000a40
 8003680:	200009a8 	.word	0x200009a8
 8003684:	42700000 	.word	0x42700000
 8003688:	20000aa4 	.word	0x20000aa4
 800368c:	20000aa8 	.word	0x20000aa8
 8003690:	42480000 	.word	0x42480000
 8003694:	42200000 	.word	0x42200000
 8003698:	c2200000 	.word	0xc2200000
 800369c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036a0:	4b7f      	ldr	r3, [pc, #508]	; (80038a0 <JoystickLocationState+0xcb0>)
 80036a2:	edd3 7a00 	vldr	s15, [r3]
 80036a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036aa:	4b7d      	ldr	r3, [pc, #500]	; (80038a0 <JoystickLocationState+0xcb0>)
 80036ac:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			PlaceTray.hole_y[7] = (sin_Theta*30)+(cos_Theta*-40)+PlaceTray.L1[1];
 80036b0:	4b7c      	ldr	r3, [pc, #496]	; (80038a4 <JoystickLocationState+0xcb4>)
 80036b2:	edd3 7a00 	vldr	s15, [r3]
 80036b6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80036ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036be:	4b7a      	ldr	r3, [pc, #488]	; (80038a8 <JoystickLocationState+0xcb8>)
 80036c0:	edd3 7a00 	vldr	s15, [r3]
 80036c4:	eddf 6a79 	vldr	s13, [pc, #484]	; 80038ac <JoystickLocationState+0xcbc>
 80036c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036d0:	4b73      	ldr	r3, [pc, #460]	; (80038a0 <JoystickLocationState+0xcb0>)
 80036d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80036d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036da:	4b71      	ldr	r3, [pc, #452]	; (80038a0 <JoystickLocationState+0xcb0>)
 80036dc:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

			PlaceTray.hole_x[8] = (cos_Theta*50)+(-sin_Theta*-40)+PlaceTray.L1[0];
 80036e0:	4b71      	ldr	r3, [pc, #452]	; (80038a8 <JoystickLocationState+0xcb8>)
 80036e2:	edd3 7a00 	vldr	s15, [r3]
 80036e6:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80038b0 <JoystickLocationState+0xcc0>
 80036ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036ee:	4b6d      	ldr	r3, [pc, #436]	; (80038a4 <JoystickLocationState+0xcb4>)
 80036f0:	edd3 7a00 	vldr	s15, [r3]
 80036f4:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80038b4 <JoystickLocationState+0xcc4>
 80036f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003700:	4b67      	ldr	r3, [pc, #412]	; (80038a0 <JoystickLocationState+0xcb0>)
 8003702:	edd3 7a00 	vldr	s15, [r3]
 8003706:	ee77 7a27 	vadd.f32	s15, s14, s15
 800370a:	4b65      	ldr	r3, [pc, #404]	; (80038a0 <JoystickLocationState+0xcb0>)
 800370c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			PlaceTray.hole_y[8] = (sin_Theta*50)+(cos_Theta*-40)+PlaceTray.L1[1];
 8003710:	4b64      	ldr	r3, [pc, #400]	; (80038a4 <JoystickLocationState+0xcb4>)
 8003712:	edd3 7a00 	vldr	s15, [r3]
 8003716:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80038b0 <JoystickLocationState+0xcc0>
 800371a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800371e:	4b62      	ldr	r3, [pc, #392]	; (80038a8 <JoystickLocationState+0xcb8>)
 8003720:	edd3 7a00 	vldr	s15, [r3]
 8003724:	eddf 6a61 	vldr	s13, [pc, #388]	; 80038ac <JoystickLocationState+0xcbc>
 8003728:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800372c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003730:	4b5b      	ldr	r3, [pc, #364]	; (80038a0 <JoystickLocationState+0xcb0>)
 8003732:	edd3 7a01 	vldr	s15, [r3, #4]
 8003736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800373a:	4b59      	ldr	r3, [pc, #356]	; (80038a0 <JoystickLocationState+0xcb0>)
 800373c:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

			PlaceTray.origin_x = PlaceTray.L1[0]+(50*sin_Theta);
 8003740:	4b57      	ldr	r3, [pc, #348]	; (80038a0 <JoystickLocationState+0xcb0>)
 8003742:	ed93 7a00 	vldr	s14, [r3]
 8003746:	4b57      	ldr	r3, [pc, #348]	; (80038a4 <JoystickLocationState+0xcb4>)
 8003748:	edd3 7a00 	vldr	s15, [r3]
 800374c:	eddf 6a58 	vldr	s13, [pc, #352]	; 80038b0 <JoystickLocationState+0xcc0>
 8003750:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003758:	4b51      	ldr	r3, [pc, #324]	; (80038a0 <JoystickLocationState+0xcb0>)
 800375a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			PlaceTray.origin_y = PlaceTray.L1[1]-(50*cos_Theta);
 800375e:	4b50      	ldr	r3, [pc, #320]	; (80038a0 <JoystickLocationState+0xcb0>)
 8003760:	ed93 7a01 	vldr	s14, [r3, #4]
 8003764:	4b50      	ldr	r3, [pc, #320]	; (80038a8 <JoystickLocationState+0xcb8>)
 8003766:	edd3 7a00 	vldr	s15, [r3]
 800376a:	eddf 6a51 	vldr	s13, [pc, #324]	; 80038b0 <JoystickLocationState+0xcc0>
 800376e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003776:	4b4a      	ldr	r3, [pc, #296]	; (80038a0 <JoystickLocationState+0xcb0>)
 8003778:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			PlaceTray.orientation = acosf(cos_Theta)*(180/3.14159265358979323846264338328);
 800377c:	4b4a      	ldr	r3, [pc, #296]	; (80038a8 <JoystickLocationState+0xcb8>)
 800377e:	edd3 7a00 	vldr	s15, [r3]
 8003782:	eeb0 0a67 	vmov.f32	s0, s15
 8003786:	f00d f903 	bl	8010990 <acosf>
 800378a:	ee10 3a10 	vmov	r3, s0
 800378e:	4618      	mov	r0, r3
 8003790:	f7fc fee2 	bl	8000558 <__aeabi_f2d>
 8003794:	a340      	add	r3, pc, #256	; (adr r3, 8003898 <JoystickLocationState+0xca8>)
 8003796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379a:	f7fc ff35 	bl	8000608 <__aeabi_dmul>
 800379e:	4602      	mov	r2, r0
 80037a0:	460b      	mov	r3, r1
 80037a2:	4610      	mov	r0, r2
 80037a4:	4619      	mov	r1, r3
 80037a6:	f7fd fa27 	bl	8000bf8 <__aeabi_d2f>
 80037aa:	4603      	mov	r3, r0
 80037ac:	4a3c      	ldr	r2, [pc, #240]	; (80038a0 <JoystickLocationState+0xcb0>)
 80037ae:	6613      	str	r3, [r2, #96]	; 0x60

			registerFrame[35].U16 = PlaceTray.origin_x * 10;
 80037b0:	4b3b      	ldr	r3, [pc, #236]	; (80038a0 <JoystickLocationState+0xcb0>)
 80037b2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80037b6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037c2:	ee17 3a90 	vmov	r3, s15
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	4b3b      	ldr	r3, [pc, #236]	; (80038b8 <JoystickLocationState+0xcc8>)
 80037ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			registerFrame[36].U16 = PlaceTray.origin_y * 10;
 80037ce:	4b34      	ldr	r3, [pc, #208]	; (80038a0 <JoystickLocationState+0xcb0>)
 80037d0:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80037d4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037e0:	ee17 3a90 	vmov	r3, s15
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	4b34      	ldr	r3, [pc, #208]	; (80038b8 <JoystickLocationState+0xcc8>)
 80037e8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			registerFrame[37].U16 = PlaceTray.orientation * 100;
 80037ec:	4b2c      	ldr	r3, [pc, #176]	; (80038a0 <JoystickLocationState+0xcb0>)
 80037ee:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037f2:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80038bc <JoystickLocationState+0xccc>
 80037f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037fe:	ee17 3a90 	vmov	r3, s15
 8003802:	b29a      	uxth	r2, r3
 8003804:	4b2c      	ldr	r3, [pc, #176]	; (80038b8 <JoystickLocationState+0xcc8>)
 8003806:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

			registerFrame[16].U16 = 0;
 800380a:	4b2b      	ldr	r3, [pc, #172]	; (80038b8 <JoystickLocationState+0xcc8>)
 800380c:	2200      	movs	r2, #0
 800380e:	841a      	strh	r2, [r3, #32]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 8003810:	e03a      	b.n	8003888 <JoystickLocationState+0xc98>
		else if (ResetButton.flag == 1)
 8003812:	4b2b      	ldr	r3, [pc, #172]	; (80038c0 <JoystickLocationState+0xcd0>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d136      	bne.n	8003888 <JoystickLocationState+0xc98>
			ResetButton.flag = 0;
 800381a:	4b29      	ldr	r3, [pc, #164]	; (80038c0 <JoystickLocationState+0xcd0>)
 800381c:	2200      	movs	r2, #0
 800381e:	609a      	str	r2, [r3, #8]
			state = 1;
 8003820:	4b28      	ldr	r3, [pc, #160]	; (80038c4 <JoystickLocationState+0xcd4>)
 8003822:	2201      	movs	r2, #1
 8003824:	601a      	str	r2, [r3, #0]
		break;
 8003826:	e02f      	b.n	8003888 <JoystickLocationState+0xc98>
	case 5:
		EndEffectorState = 2;		//TestModeOff
 8003828:	4b27      	ldr	r3, [pc, #156]	; (80038c8 <JoystickLocationState+0xcd8>)
 800382a:	2202      	movs	r2, #2
 800382c:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 0;	//End Effector Status: Laser Off
 800382e:	4b22      	ldr	r3, [pc, #136]	; (80038b8 <JoystickLocationState+0xcc8>)
 8003830:	2200      	movs	r2, #0
 8003832:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8003834:	4b25      	ldr	r3, [pc, #148]	; (80038cc <JoystickLocationState+0xcdc>)
 8003836:	2201      	movs	r2, #1
 8003838:	701a      	strb	r2, [r3, #0]
		EndEffectorWrite();
 800383a:	f7fe fdcf 	bl	80023dc <EndEffectorWrite>

		HAL_Delay(100);
 800383e:	2064      	movs	r0, #100	; 0x64
 8003840:	f001 fa4a 	bl	8004cd8 <HAL_Delay>

		EndEffectorState = 3;		//RunModeOn
 8003844:	4b20      	ldr	r3, [pc, #128]	; (80038c8 <JoystickLocationState+0xcd8>)
 8003846:	2203      	movs	r2, #3
 8003848:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 2;	//End Effector Status: Gripper Power
 800384a:	4b1b      	ldr	r3, [pc, #108]	; (80038b8 <JoystickLocationState+0xcc8>)
 800384c:	2202      	movs	r2, #2
 800384e:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8003850:	4b1e      	ldr	r3, [pc, #120]	; (80038cc <JoystickLocationState+0xcdc>)
 8003852:	2201      	movs	r2, #1
 8003854:	701a      	strb	r2, [r3, #0]
		EndEffectorWrite();
 8003856:	f7fe fdc1 	bl	80023dc <EndEffectorWrite>

		state = 1;
 800385a:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <JoystickLocationState+0xcd4>)
 800385c:	2201      	movs	r2, #1
 800385e:	601a      	str	r2, [r3, #0]
		scheduler = 1;				//Go Pick
 8003860:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <JoystickLocationState+0xce0>)
 8003862:	2201      	movs	r2, #1
 8003864:	601a      	str	r2, [r3, #0]
		if (ResetButton.flag == 1)
 8003866:	4b16      	ldr	r3, [pc, #88]	; (80038c0 <JoystickLocationState+0xcd0>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d10e      	bne.n	800388c <JoystickLocationState+0xc9c>
		{
			ResetButton.flag = 0;
 800386e:	4b14      	ldr	r3, [pc, #80]	; (80038c0 <JoystickLocationState+0xcd0>)
 8003870:	2200      	movs	r2, #0
 8003872:	609a      	str	r2, [r3, #8]
			state = 1;
 8003874:	4b13      	ldr	r3, [pc, #76]	; (80038c4 <JoystickLocationState+0xcd4>)
 8003876:	2201      	movs	r2, #1
 8003878:	601a      	str	r2, [r3, #0]
		}
		break;
 800387a:	e007      	b.n	800388c <JoystickLocationState+0xc9c>
		break;
 800387c:	bf00      	nop
 800387e:	e006      	b.n	800388e <JoystickLocationState+0xc9e>
		break;
 8003880:	bf00      	nop
 8003882:	e004      	b.n	800388e <JoystickLocationState+0xc9e>
		break;
 8003884:	bf00      	nop
 8003886:	e002      	b.n	800388e <JoystickLocationState+0xc9e>
		break;
 8003888:	bf00      	nop
 800388a:	e000      	b.n	800388e <JoystickLocationState+0xc9e>
		break;
 800388c:	bf00      	nop
	}
}
 800388e:	bf00      	nop
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	f3af 8000 	nop.w
 8003898:	1a63c1f8 	.word	0x1a63c1f8
 800389c:	404ca5dc 	.word	0x404ca5dc
 80038a0:	20000a40 	.word	0x20000a40
 80038a4:	20000aa8 	.word	0x20000aa8
 80038a8:	20000aa4 	.word	0x20000aa4
 80038ac:	c2200000 	.word	0xc2200000
 80038b0:	42480000 	.word	0x42480000
 80038b4:	42200000 	.word	0x42200000
 80038b8:	20000fe8 	.word	0x20000fe8
 80038bc:	42c80000 	.word	0x42c80000
 80038c0:	20000ab8 	.word	0x20000ab8
 80038c4:	20000220 	.word	0x20000220
 80038c8:	20000afc 	.word	0x20000afc
 80038cc:	20000af4 	.word	0x20000af4
 80038d0:	2000095c 	.word	0x2000095c

080038d4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
	if(htim == &htim9) //check call back from timer9
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a06      	ldr	r2, [pc, #24]	; (80038f8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d105      	bne.n	80038f0 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		if(scheduler == 3)
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d101      	bne.n	80038f0 <HAL_TIM_PeriodElapsedCallback+0x1c>
		{
			TrajectoryGenerator();
 80038ec:	f000 f808 	bl	8003900 <TrajectoryGenerator>
//			if (hi2c1.State == HAL_I2C_STATE_READY) {
//				HAL_I2C_Master_Receive_IT(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1);
//			}
//		}
//	}
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	200006ac 	.word	0x200006ac
 80038fc:	2000095c 	.word	0x2000095c

08003900 <TrajectoryGenerator>:

void TrajectoryGenerator()
{
 8003900:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003904:	af00      	add	r7, sp, #0
	switch(Trajectstate)
 8003906:	4b93      	ldr	r3, [pc, #588]	; (8003b54 <TrajectoryGenerator+0x254>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b03      	cmp	r3, #3
 800390c:	f200 84eb 	bhi.w	80042e6 <TrajectoryGenerator+0x9e6>
 8003910:	a201      	add	r2, pc, #4	; (adr r2, 8003918 <TrajectoryGenerator+0x18>)
 8003912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003916:	bf00      	nop
 8003918:	08003929 	.word	0x08003929
 800391c:	08003b9d 	.word	0x08003b9d
 8003920:	08003ea9 	.word	0x08003ea9
 8003924:	080042d1 	.word	0x080042d1
	{
	case 0: //initial Condition & Case Check
			qi = position;
 8003928:	4b8b      	ldr	r3, [pc, #556]	; (8003b58 <TrajectoryGenerator+0x258>)
 800392a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003936:	4b89      	ldr	r3, [pc, #548]	; (8003b5c <TrajectoryGenerator+0x25c>)
 8003938:	edc3 7a00 	vstr	s15, [r3]
			qdi = 0;
 800393c:	4b88      	ldr	r3, [pc, #544]	; (8003b60 <TrajectoryGenerator+0x260>)
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
			qd_max = 22222.22;  //1000 pulse/s
 8003944:	4b87      	ldr	r3, [pc, #540]	; (8003b64 <TrajectoryGenerator+0x264>)
 8003946:	4a88      	ldr	r2, [pc, #544]	; (8003b68 <TrajectoryGenerator+0x268>)
 8003948:	601a      	str	r2, [r3, #0]
			qdd_max = 66666.67; //3000 pulse/s^2
 800394a:	4b88      	ldr	r3, [pc, #544]	; (8003b6c <TrajectoryGenerator+0x26c>)
 800394c:	4a88      	ldr	r2, [pc, #544]	; (8003b70 <TrajectoryGenerator+0x270>)
 800394e:	601a      	str	r2, [r3, #0]

		  if(qf > qi)
 8003950:	4b88      	ldr	r3, [pc, #544]	; (8003b74 <TrajectoryGenerator+0x274>)
 8003952:	ed93 7a00 	vldr	s14, [r3]
 8003956:	4b81      	ldr	r3, [pc, #516]	; (8003b5c <TrajectoryGenerator+0x25c>)
 8003958:	edd3 7a00 	vldr	s15, [r3]
 800395c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003964:	dd16      	ble.n	8003994 <TrajectoryGenerator+0x94>
		  {
			  t_half = sqrtf((qf-qi)/qdd_max);
 8003966:	4b83      	ldr	r3, [pc, #524]	; (8003b74 <TrajectoryGenerator+0x274>)
 8003968:	ed93 7a00 	vldr	s14, [r3]
 800396c:	4b7b      	ldr	r3, [pc, #492]	; (8003b5c <TrajectoryGenerator+0x25c>)
 800396e:	edd3 7a00 	vldr	s15, [r3]
 8003972:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003976:	4b7d      	ldr	r3, [pc, #500]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003978:	edd3 7a00 	vldr	s15, [r3]
 800397c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003980:	eeb0 0a66 	vmov.f32	s0, s13
 8003984:	f00d f830 	bl	80109e8 <sqrtf>
 8003988:	eef0 7a40 	vmov.f32	s15, s0
 800398c:	4b7a      	ldr	r3, [pc, #488]	; (8003b78 <TrajectoryGenerator+0x278>)
 800398e:	edc3 7a00 	vstr	s15, [r3]
 8003992:	e022      	b.n	80039da <TrajectoryGenerator+0xda>
		  }
		  else if(qf < qi)
 8003994:	4b77      	ldr	r3, [pc, #476]	; (8003b74 <TrajectoryGenerator+0x274>)
 8003996:	ed93 7a00 	vldr	s14, [r3]
 800399a:	4b70      	ldr	r3, [pc, #448]	; (8003b5c <TrajectoryGenerator+0x25c>)
 800399c:	edd3 7a00 	vldr	s15, [r3]
 80039a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a8:	d517      	bpl.n	80039da <TrajectoryGenerator+0xda>
		  {
			  t_half = sqrtf(-1*(qf-qi)/qdd_max);
 80039aa:	4b72      	ldr	r3, [pc, #456]	; (8003b74 <TrajectoryGenerator+0x274>)
 80039ac:	ed93 7a00 	vldr	s14, [r3]
 80039b0:	4b6a      	ldr	r3, [pc, #424]	; (8003b5c <TrajectoryGenerator+0x25c>)
 80039b2:	edd3 7a00 	vldr	s15, [r3]
 80039b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039ba:	eeb1 7a67 	vneg.f32	s14, s15
 80039be:	4b6b      	ldr	r3, [pc, #428]	; (8003b6c <TrajectoryGenerator+0x26c>)
 80039c0:	edd3 7a00 	vldr	s15, [r3]
 80039c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039c8:	eeb0 0a66 	vmov.f32	s0, s13
 80039cc:	f00d f80c 	bl	80109e8 <sqrtf>
 80039d0:	eef0 7a40 	vmov.f32	s15, s0
 80039d4:	4b68      	ldr	r3, [pc, #416]	; (8003b78 <TrajectoryGenerator+0x278>)
 80039d6:	edc3 7a00 	vstr	s15, [r3]
		  }

		  if(qf-qi < 0)
 80039da:	4b66      	ldr	r3, [pc, #408]	; (8003b74 <TrajectoryGenerator+0x274>)
 80039dc:	ed93 7a00 	vldr	s14, [r3]
 80039e0:	4b5e      	ldr	r3, [pc, #376]	; (8003b5c <TrajectoryGenerator+0x25c>)
 80039e2:	edd3 7a00 	vldr	s15, [r3]
 80039e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f2:	d50f      	bpl.n	8003a14 <TrajectoryGenerator+0x114>
		  {
			  qd_max = -1*qd_max;
 80039f4:	4b5b      	ldr	r3, [pc, #364]	; (8003b64 <TrajectoryGenerator+0x264>)
 80039f6:	edd3 7a00 	vldr	s15, [r3]
 80039fa:	eef1 7a67 	vneg.f32	s15, s15
 80039fe:	4b59      	ldr	r3, [pc, #356]	; (8003b64 <TrajectoryGenerator+0x264>)
 8003a00:	edc3 7a00 	vstr	s15, [r3]
			  qdd_max = -1*qdd_max;
 8003a04:	4b59      	ldr	r3, [pc, #356]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003a06:	edd3 7a00 	vldr	s15, [r3]
 8003a0a:	eef1 7a67 	vneg.f32	s15, s15
 8003a0e:	4b57      	ldr	r3, [pc, #348]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003a10:	edc3 7a00 	vstr	s15, [r3]
		  }

		  tacc = (qd_max-qdi)/qdd_max;
 8003a14:	4b53      	ldr	r3, [pc, #332]	; (8003b64 <TrajectoryGenerator+0x264>)
 8003a16:	ed93 7a00 	vldr	s14, [r3]
 8003a1a:	4b51      	ldr	r3, [pc, #324]	; (8003b60 <TrajectoryGenerator+0x260>)
 8003a1c:	edd3 7a00 	vldr	s15, [r3]
 8003a20:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003a24:	4b51      	ldr	r3, [pc, #324]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003a26:	ed93 7a00 	vldr	s14, [r3]
 8003a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a2e:	4b53      	ldr	r3, [pc, #332]	; (8003b7c <TrajectoryGenerator+0x27c>)
 8003a30:	edc3 7a00 	vstr	s15, [r3]
		  qacc = qdi*tacc + 0.5*qdd_max*tacc*tacc;
 8003a34:	4b4a      	ldr	r3, [pc, #296]	; (8003b60 <TrajectoryGenerator+0x260>)
 8003a36:	ed93 7a00 	vldr	s14, [r3]
 8003a3a:	4b50      	ldr	r3, [pc, #320]	; (8003b7c <TrajectoryGenerator+0x27c>)
 8003a3c:	edd3 7a00 	vldr	s15, [r3]
 8003a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a44:	ee17 0a90 	vmov	r0, s15
 8003a48:	f7fc fd86 	bl	8000558 <__aeabi_f2d>
 8003a4c:	4604      	mov	r4, r0
 8003a4e:	460d      	mov	r5, r1
 8003a50:	4b46      	ldr	r3, [pc, #280]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fc fd7f 	bl	8000558 <__aeabi_f2d>
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	4b48      	ldr	r3, [pc, #288]	; (8003b80 <TrajectoryGenerator+0x280>)
 8003a60:	f7fc fdd2 	bl	8000608 <__aeabi_dmul>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4690      	mov	r8, r2
 8003a6a:	4699      	mov	r9, r3
 8003a6c:	4b43      	ldr	r3, [pc, #268]	; (8003b7c <TrajectoryGenerator+0x27c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7fc fd71 	bl	8000558 <__aeabi_f2d>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4640      	mov	r0, r8
 8003a7c:	4649      	mov	r1, r9
 8003a7e:	f7fc fdc3 	bl	8000608 <__aeabi_dmul>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4690      	mov	r8, r2
 8003a88:	4699      	mov	r9, r3
 8003a8a:	4b3c      	ldr	r3, [pc, #240]	; (8003b7c <TrajectoryGenerator+0x27c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fc fd62 	bl	8000558 <__aeabi_f2d>
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4640      	mov	r0, r8
 8003a9a:	4649      	mov	r1, r9
 8003a9c:	f7fc fdb4 	bl	8000608 <__aeabi_dmul>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	f7fc fbf8 	bl	800029c <__adddf3>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	f7fd f8a0 	bl	8000bf8 <__aeabi_d2f>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4a32      	ldr	r2, [pc, #200]	; (8003b84 <TrajectoryGenerator+0x284>)
 8003abc:	6013      	str	r3, [r2, #0]
		  qdec = qacc;
 8003abe:	4b31      	ldr	r3, [pc, #196]	; (8003b84 <TrajectoryGenerator+0x284>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a31      	ldr	r2, [pc, #196]	; (8003b88 <TrajectoryGenerator+0x288>)
 8003ac4:	6013      	str	r3, [r2, #0]
		  tconst = ((qf-qi)-qacc-qdec)/qd_max;
 8003ac6:	4b2b      	ldr	r3, [pc, #172]	; (8003b74 <TrajectoryGenerator+0x274>)
 8003ac8:	ed93 7a00 	vldr	s14, [r3]
 8003acc:	4b23      	ldr	r3, [pc, #140]	; (8003b5c <TrajectoryGenerator+0x25c>)
 8003ace:	edd3 7a00 	vldr	s15, [r3]
 8003ad2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ad6:	4b2b      	ldr	r3, [pc, #172]	; (8003b84 <TrajectoryGenerator+0x284>)
 8003ad8:	edd3 7a00 	vldr	s15, [r3]
 8003adc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ae0:	4b29      	ldr	r3, [pc, #164]	; (8003b88 <TrajectoryGenerator+0x288>)
 8003ae2:	edd3 7a00 	vldr	s15, [r3]
 8003ae6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003aea:	4b1e      	ldr	r3, [pc, #120]	; (8003b64 <TrajectoryGenerator+0x264>)
 8003aec:	ed93 7a00 	vldr	s14, [r3]
 8003af0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003af4:	4b25      	ldr	r3, [pc, #148]	; (8003b8c <TrajectoryGenerator+0x28c>)
 8003af6:	edc3 7a00 	vstr	s15, [r3]
		  tdec = tacc;
 8003afa:	4b20      	ldr	r3, [pc, #128]	; (8003b7c <TrajectoryGenerator+0x27c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a24      	ldr	r2, [pc, #144]	; (8003b90 <TrajectoryGenerator+0x290>)
 8003b00:	6013      	str	r3, [r2, #0]

		  if(fabs(qdi+qdd_max*t_half) >= fabs(qd_max))
 8003b02:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <TrajectoryGenerator+0x26c>)
 8003b04:	ed93 7a00 	vldr	s14, [r3]
 8003b08:	4b1b      	ldr	r3, [pc, #108]	; (8003b78 <TrajectoryGenerator+0x278>)
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b12:	4b13      	ldr	r3, [pc, #76]	; (8003b60 <TrajectoryGenerator+0x260>)
 8003b14:	edd3 7a00 	vldr	s15, [r3]
 8003b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b1c:	eeb0 7ae7 	vabs.f32	s14, s15
 8003b20:	4b10      	ldr	r3, [pc, #64]	; (8003b64 <TrajectoryGenerator+0x264>)
 8003b22:	edd3 7a00 	vldr	s15, [r3]
 8003b26:	eef0 7ae7 	vabs.f32	s15, s15
 8003b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b32:	db07      	blt.n	8003b44 <TrajectoryGenerator+0x244>
		  {
			  initime = time;
 8003b34:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <TrajectoryGenerator+0x294>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <TrajectoryGenerator+0x298>)
 8003b3a:	6013      	str	r3, [r2, #0]
			  Trajectstate = 2;
 8003b3c:	4b05      	ldr	r3, [pc, #20]	; (8003b54 <TrajectoryGenerator+0x254>)
 8003b3e:	2202      	movs	r2, #2
 8003b40:	601a      	str	r2, [r3, #0]
		  else
		  {
			  initime = time;
			  Trajectstate = 1;
		  }
		  break;
 8003b42:	e3d0      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
			  initime = time;
 8003b44:	4b13      	ldr	r3, [pc, #76]	; (8003b94 <TrajectoryGenerator+0x294>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a13      	ldr	r2, [pc, #76]	; (8003b98 <TrajectoryGenerator+0x298>)
 8003b4a:	6013      	str	r3, [r2, #0]
			  Trajectstate = 1;
 8003b4c:	4b01      	ldr	r3, [pc, #4]	; (8003b54 <TrajectoryGenerator+0x254>)
 8003b4e:	2201      	movs	r2, #1
 8003b50:	601a      	str	r2, [r3, #0]
		  break;
 8003b52:	e3c8      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
 8003b54:	20000968 	.word	0x20000968
 8003b58:	200009a8 	.word	0x200009a8
 8003b5c:	20000974 	.word	0x20000974
 8003b60:	20000978 	.word	0x20000978
 8003b64:	2000020c 	.word	0x2000020c
 8003b68:	46ad9c71 	.word	0x46ad9c71
 8003b6c:	20000210 	.word	0x20000210
 8003b70:	47823556 	.word	0x47823556
 8003b74:	20000970 	.word	0x20000970
 8003b78:	20000980 	.word	0x20000980
 8003b7c:	20000994 	.word	0x20000994
 8003b80:	3fe00000 	.word	0x3fe00000
 8003b84:	20000998 	.word	0x20000998
 8003b88:	2000099c 	.word	0x2000099c
 8003b8c:	200009a0 	.word	0x200009a0
 8003b90:	200009a4 	.word	0x200009a4
 8003b94:	2000096c 	.word	0x2000096c
 8003b98:	2000097c 	.word	0x2000097c

	case 1:
		  if(time <= t_half + initime)
 8003b9c:	4bb6      	ldr	r3, [pc, #728]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003b9e:	ed93 7a00 	vldr	s14, [r3]
 8003ba2:	4bb6      	ldr	r3, [pc, #728]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003ba4:	edd3 7a00 	vldr	s15, [r3]
 8003ba8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bac:	4bb4      	ldr	r3, [pc, #720]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003bae:	edd3 7a00 	vldr	s15, [r3]
 8003bb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bba:	f2c0 8092 	blt.w	8003ce2 <TrajectoryGenerator+0x3e2>
		  {
			  setacc = qdd_max;
 8003bbe:	4bb1      	ldr	r3, [pc, #708]	; (8003e84 <TrajectoryGenerator+0x584>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4ab1      	ldr	r2, [pc, #708]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003bc4:	6013      	str	r3, [r2, #0]
			  setvelocity = qdi + setacc*(time-initime);
 8003bc6:	4bae      	ldr	r3, [pc, #696]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003bc8:	ed93 7a00 	vldr	s14, [r3]
 8003bcc:	4bab      	ldr	r3, [pc, #684]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003bce:	edd3 7a00 	vldr	s15, [r3]
 8003bd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bd6:	4bac      	ldr	r3, [pc, #688]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003bd8:	edd3 7a00 	vldr	s15, [r3]
 8003bdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003be0:	4baa      	ldr	r3, [pc, #680]	; (8003e8c <TrajectoryGenerator+0x58c>)
 8003be2:	edd3 7a00 	vldr	s15, [r3]
 8003be6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bea:	4ba9      	ldr	r3, [pc, #676]	; (8003e90 <TrajectoryGenerator+0x590>)
 8003bec:	edc3 7a00 	vstr	s15, [r3]
			  setposition = qi + qdi*(time-initime)+0.5*setacc*(time-initime)*(time-initime);
 8003bf0:	4ba3      	ldr	r3, [pc, #652]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003bf2:	ed93 7a00 	vldr	s14, [r3]
 8003bf6:	4ba1      	ldr	r3, [pc, #644]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003bf8:	edd3 7a00 	vldr	s15, [r3]
 8003bfc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c00:	4ba2      	ldr	r3, [pc, #648]	; (8003e8c <TrajectoryGenerator+0x58c>)
 8003c02:	edd3 7a00 	vldr	s15, [r3]
 8003c06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c0a:	4ba2      	ldr	r3, [pc, #648]	; (8003e94 <TrajectoryGenerator+0x594>)
 8003c0c:	edd3 7a00 	vldr	s15, [r3]
 8003c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c14:	ee17 0a90 	vmov	r0, s15
 8003c18:	f7fc fc9e 	bl	8000558 <__aeabi_f2d>
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	460d      	mov	r5, r1
 8003c20:	4b99      	ldr	r3, [pc, #612]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fc fc97 	bl	8000558 <__aeabi_f2d>
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	4b9a      	ldr	r3, [pc, #616]	; (8003e98 <TrajectoryGenerator+0x598>)
 8003c30:	f7fc fcea 	bl	8000608 <__aeabi_dmul>
 8003c34:	4602      	mov	r2, r0
 8003c36:	460b      	mov	r3, r1
 8003c38:	4690      	mov	r8, r2
 8003c3a:	4699      	mov	r9, r3
 8003c3c:	4b90      	ldr	r3, [pc, #576]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003c3e:	ed93 7a00 	vldr	s14, [r3]
 8003c42:	4b8e      	ldr	r3, [pc, #568]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003c44:	edd3 7a00 	vldr	s15, [r3]
 8003c48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c4c:	ee17 0a90 	vmov	r0, s15
 8003c50:	f7fc fc82 	bl	8000558 <__aeabi_f2d>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4640      	mov	r0, r8
 8003c5a:	4649      	mov	r1, r9
 8003c5c:	f7fc fcd4 	bl	8000608 <__aeabi_dmul>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4690      	mov	r8, r2
 8003c66:	4699      	mov	r9, r3
 8003c68:	4b85      	ldr	r3, [pc, #532]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003c6a:	ed93 7a00 	vldr	s14, [r3]
 8003c6e:	4b83      	ldr	r3, [pc, #524]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003c70:	edd3 7a00 	vldr	s15, [r3]
 8003c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c78:	ee17 0a90 	vmov	r0, s15
 8003c7c:	f7fc fc6c 	bl	8000558 <__aeabi_f2d>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4640      	mov	r0, r8
 8003c86:	4649      	mov	r1, r9
 8003c88:	f7fc fcbe 	bl	8000608 <__aeabi_dmul>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4620      	mov	r0, r4
 8003c92:	4629      	mov	r1, r5
 8003c94:	f7fc fb02 	bl	800029c <__adddf3>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	f7fc ffaa 	bl	8000bf8 <__aeabi_d2f>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4a7d      	ldr	r2, [pc, #500]	; (8003e9c <TrajectoryGenerator+0x59c>)
 8003ca8:	6013      	str	r3, [r2, #0]

			  qi_1 = setposition;
 8003caa:	4b7c      	ldr	r3, [pc, #496]	; (8003e9c <TrajectoryGenerator+0x59c>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a7c      	ldr	r2, [pc, #496]	; (8003ea0 <TrajectoryGenerator+0x5a0>)
 8003cb0:	6013      	str	r3, [r2, #0]
			  qdi_1 = setvelocity;
 8003cb2:	4b77      	ldr	r3, [pc, #476]	; (8003e90 <TrajectoryGenerator+0x590>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a7b      	ldr	r2, [pc, #492]	; (8003ea4 <TrajectoryGenerator+0x5a4>)
 8003cb8:	6013      	str	r3, [r2, #0]
			  time += 0.001;
 8003cba:	4b71      	ldr	r3, [pc, #452]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fc fc4a 	bl	8000558 <__aeabi_f2d>
 8003cc4:	a36a      	add	r3, pc, #424	; (adr r3, 8003e70 <TrajectoryGenerator+0x570>)
 8003cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cca:	f7fc fae7 	bl	800029c <__adddf3>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	f7fc ff8f 	bl	8000bf8 <__aeabi_d2f>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	4a68      	ldr	r2, [pc, #416]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003cde:	6013      	str	r3, [r2, #0]
			  setacc = -qdd_max;
			  setvelocity = qdi_1 + setacc*(time-initime-t_half);
			  setposition = qi_1 + qdi_1*(time-initime-t_half)+0.5*setacc*(time-initime-t_half)*(time-initime-t_half);
			  time += 0.001;
		  }
		break;
 8003ce0:	e301      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
		  else if(t_half + initime < time && time <= (2*t_half) + initime)
 8003ce2:	4b65      	ldr	r3, [pc, #404]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003ce4:	ed93 7a00 	vldr	s14, [r3]
 8003ce8:	4b64      	ldr	r3, [pc, #400]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003cea:	edd3 7a00 	vldr	s15, [r3]
 8003cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cf2:	4b63      	ldr	r3, [pc, #396]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003cf4:	edd3 7a00 	vldr	s15, [r3]
 8003cf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d00:	d400      	bmi.n	8003d04 <TrajectoryGenerator+0x404>
		break;
 8003d02:	e2f0      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
		  else if(t_half + initime < time && time <= (2*t_half) + initime)
 8003d04:	4b5c      	ldr	r3, [pc, #368]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003d06:	edd3 7a00 	vldr	s15, [r3]
 8003d0a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003d0e:	4b5b      	ldr	r3, [pc, #364]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003d10:	edd3 7a00 	vldr	s15, [r3]
 8003d14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d18:	4b59      	ldr	r3, [pc, #356]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003d1a:	edd3 7a00 	vldr	s15, [r3]
 8003d1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d26:	da00      	bge.n	8003d2a <TrajectoryGenerator+0x42a>
		break;
 8003d28:	e2dd      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
			  setacc = -qdd_max;
 8003d2a:	4b56      	ldr	r3, [pc, #344]	; (8003e84 <TrajectoryGenerator+0x584>)
 8003d2c:	edd3 7a00 	vldr	s15, [r3]
 8003d30:	eef1 7a67 	vneg.f32	s15, s15
 8003d34:	4b54      	ldr	r3, [pc, #336]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003d36:	edc3 7a00 	vstr	s15, [r3]
			  setvelocity = qdi_1 + setacc*(time-initime-t_half);
 8003d3a:	4b51      	ldr	r3, [pc, #324]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003d3c:	ed93 7a00 	vldr	s14, [r3]
 8003d40:	4b4e      	ldr	r3, [pc, #312]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003d42:	edd3 7a00 	vldr	s15, [r3]
 8003d46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d4a:	4b4b      	ldr	r3, [pc, #300]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003d4c:	edd3 7a00 	vldr	s15, [r3]
 8003d50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d54:	4b4c      	ldr	r3, [pc, #304]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003d56:	edd3 7a00 	vldr	s15, [r3]
 8003d5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d5e:	4b51      	ldr	r3, [pc, #324]	; (8003ea4 <TrajectoryGenerator+0x5a4>)
 8003d60:	edd3 7a00 	vldr	s15, [r3]
 8003d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d68:	4b49      	ldr	r3, [pc, #292]	; (8003e90 <TrajectoryGenerator+0x590>)
 8003d6a:	edc3 7a00 	vstr	s15, [r3]
			  setposition = qi_1 + qdi_1*(time-initime-t_half)+0.5*setacc*(time-initime-t_half)*(time-initime-t_half);
 8003d6e:	4b44      	ldr	r3, [pc, #272]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003d70:	ed93 7a00 	vldr	s14, [r3]
 8003d74:	4b41      	ldr	r3, [pc, #260]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003d76:	edd3 7a00 	vldr	s15, [r3]
 8003d7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003d80:	edd3 7a00 	vldr	s15, [r3]
 8003d84:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d88:	4b46      	ldr	r3, [pc, #280]	; (8003ea4 <TrajectoryGenerator+0x5a4>)
 8003d8a:	edd3 7a00 	vldr	s15, [r3]
 8003d8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d92:	4b43      	ldr	r3, [pc, #268]	; (8003ea0 <TrajectoryGenerator+0x5a0>)
 8003d94:	edd3 7a00 	vldr	s15, [r3]
 8003d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d9c:	ee17 0a90 	vmov	r0, s15
 8003da0:	f7fc fbda 	bl	8000558 <__aeabi_f2d>
 8003da4:	4604      	mov	r4, r0
 8003da6:	460d      	mov	r5, r1
 8003da8:	4b37      	ldr	r3, [pc, #220]	; (8003e88 <TrajectoryGenerator+0x588>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fc fbd3 	bl	8000558 <__aeabi_f2d>
 8003db2:	f04f 0200 	mov.w	r2, #0
 8003db6:	4b38      	ldr	r3, [pc, #224]	; (8003e98 <TrajectoryGenerator+0x598>)
 8003db8:	f7fc fc26 	bl	8000608 <__aeabi_dmul>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4690      	mov	r8, r2
 8003dc2:	4699      	mov	r9, r3
 8003dc4:	4b2e      	ldr	r3, [pc, #184]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003dc6:	ed93 7a00 	vldr	s14, [r3]
 8003dca:	4b2c      	ldr	r3, [pc, #176]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003dcc:	edd3 7a00 	vldr	s15, [r3]
 8003dd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003dd4:	4b28      	ldr	r3, [pc, #160]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003dd6:	edd3 7a00 	vldr	s15, [r3]
 8003dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dde:	ee17 0a90 	vmov	r0, s15
 8003de2:	f7fc fbb9 	bl	8000558 <__aeabi_f2d>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4640      	mov	r0, r8
 8003dec:	4649      	mov	r1, r9
 8003dee:	f7fc fc0b 	bl	8000608 <__aeabi_dmul>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	4690      	mov	r8, r2
 8003df8:	4699      	mov	r9, r3
 8003dfa:	4b21      	ldr	r3, [pc, #132]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003dfc:	ed93 7a00 	vldr	s14, [r3]
 8003e00:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <TrajectoryGenerator+0x57c>)
 8003e02:	edd3 7a00 	vldr	s15, [r3]
 8003e06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <TrajectoryGenerator+0x578>)
 8003e0c:	edd3 7a00 	vldr	s15, [r3]
 8003e10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e14:	ee17 0a90 	vmov	r0, s15
 8003e18:	f7fc fb9e 	bl	8000558 <__aeabi_f2d>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4640      	mov	r0, r8
 8003e22:	4649      	mov	r1, r9
 8003e24:	f7fc fbf0 	bl	8000608 <__aeabi_dmul>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	4629      	mov	r1, r5
 8003e30:	f7fc fa34 	bl	800029c <__adddf3>
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	4610      	mov	r0, r2
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	f7fc fedc 	bl	8000bf8 <__aeabi_d2f>
 8003e40:	4603      	mov	r3, r0
 8003e42:	4a16      	ldr	r2, [pc, #88]	; (8003e9c <TrajectoryGenerator+0x59c>)
 8003e44:	6013      	str	r3, [r2, #0]
			  time += 0.001;
 8003e46:	4b0e      	ldr	r3, [pc, #56]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fc fb84 	bl	8000558 <__aeabi_f2d>
 8003e50:	a307      	add	r3, pc, #28	; (adr r3, 8003e70 <TrajectoryGenerator+0x570>)
 8003e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e56:	f7fc fa21 	bl	800029c <__adddf3>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4610      	mov	r0, r2
 8003e60:	4619      	mov	r1, r3
 8003e62:	f7fc fec9 	bl	8000bf8 <__aeabi_d2f>
 8003e66:	4603      	mov	r3, r0
 8003e68:	4a05      	ldr	r2, [pc, #20]	; (8003e80 <TrajectoryGenerator+0x580>)
 8003e6a:	6013      	str	r3, [r2, #0]
		break;
 8003e6c:	e23b      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
 8003e6e:	bf00      	nop
 8003e70:	d2f1a9fc 	.word	0xd2f1a9fc
 8003e74:	3f50624d 	.word	0x3f50624d
 8003e78:	20000980 	.word	0x20000980
 8003e7c:	2000097c 	.word	0x2000097c
 8003e80:	2000096c 	.word	0x2000096c
 8003e84:	20000210 	.word	0x20000210
 8003e88:	200009d8 	.word	0x200009d8
 8003e8c:	20000978 	.word	0x20000978
 8003e90:	200009d4 	.word	0x200009d4
 8003e94:	20000974 	.word	0x20000974
 8003e98:	3fe00000 	.word	0x3fe00000
 8003e9c:	200009b4 	.word	0x200009b4
 8003ea0:	2000098c 	.word	0x2000098c
 8003ea4:	20000984 	.word	0x20000984

	case 2:
		 if(time <= tacc + initime)
 8003ea8:	4b9d      	ldr	r3, [pc, #628]	; (8004120 <TrajectoryGenerator+0x820>)
 8003eaa:	ed93 7a00 	vldr	s14, [r3]
 8003eae:	4b9d      	ldr	r3, [pc, #628]	; (8004124 <TrajectoryGenerator+0x824>)
 8003eb0:	edd3 7a00 	vldr	s15, [r3]
 8003eb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003eb8:	4b9b      	ldr	r3, [pc, #620]	; (8004128 <TrajectoryGenerator+0x828>)
 8003eba:	edd3 7a00 	vldr	s15, [r3]
 8003ebe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec6:	f2c0 8092 	blt.w	8003fee <TrajectoryGenerator+0x6ee>
		 {
			 setacc = qdd_max;
 8003eca:	4b98      	ldr	r3, [pc, #608]	; (800412c <TrajectoryGenerator+0x82c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a98      	ldr	r2, [pc, #608]	; (8004130 <TrajectoryGenerator+0x830>)
 8003ed0:	6013      	str	r3, [r2, #0]
			 setvelocity = qdi + setacc*(time-initime);
 8003ed2:	4b95      	ldr	r3, [pc, #596]	; (8004128 <TrajectoryGenerator+0x828>)
 8003ed4:	ed93 7a00 	vldr	s14, [r3]
 8003ed8:	4b92      	ldr	r3, [pc, #584]	; (8004124 <TrajectoryGenerator+0x824>)
 8003eda:	edd3 7a00 	vldr	s15, [r3]
 8003ede:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ee2:	4b93      	ldr	r3, [pc, #588]	; (8004130 <TrajectoryGenerator+0x830>)
 8003ee4:	edd3 7a00 	vldr	s15, [r3]
 8003ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eec:	4b91      	ldr	r3, [pc, #580]	; (8004134 <TrajectoryGenerator+0x834>)
 8003eee:	edd3 7a00 	vldr	s15, [r3]
 8003ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ef6:	4b90      	ldr	r3, [pc, #576]	; (8004138 <TrajectoryGenerator+0x838>)
 8003ef8:	edc3 7a00 	vstr	s15, [r3]
			 setposition = qi + qdi*(time-initime)+0.5*setacc*(time-initime)*(time-initime);
 8003efc:	4b8a      	ldr	r3, [pc, #552]	; (8004128 <TrajectoryGenerator+0x828>)
 8003efe:	ed93 7a00 	vldr	s14, [r3]
 8003f02:	4b88      	ldr	r3, [pc, #544]	; (8004124 <TrajectoryGenerator+0x824>)
 8003f04:	edd3 7a00 	vldr	s15, [r3]
 8003f08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f0c:	4b89      	ldr	r3, [pc, #548]	; (8004134 <TrajectoryGenerator+0x834>)
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f16:	4b89      	ldr	r3, [pc, #548]	; (800413c <TrajectoryGenerator+0x83c>)
 8003f18:	edd3 7a00 	vldr	s15, [r3]
 8003f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f20:	ee17 0a90 	vmov	r0, s15
 8003f24:	f7fc fb18 	bl	8000558 <__aeabi_f2d>
 8003f28:	4604      	mov	r4, r0
 8003f2a:	460d      	mov	r5, r1
 8003f2c:	4b80      	ldr	r3, [pc, #512]	; (8004130 <TrajectoryGenerator+0x830>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fc fb11 	bl	8000558 <__aeabi_f2d>
 8003f36:	f04f 0200 	mov.w	r2, #0
 8003f3a:	4b81      	ldr	r3, [pc, #516]	; (8004140 <TrajectoryGenerator+0x840>)
 8003f3c:	f7fc fb64 	bl	8000608 <__aeabi_dmul>
 8003f40:	4602      	mov	r2, r0
 8003f42:	460b      	mov	r3, r1
 8003f44:	4690      	mov	r8, r2
 8003f46:	4699      	mov	r9, r3
 8003f48:	4b77      	ldr	r3, [pc, #476]	; (8004128 <TrajectoryGenerator+0x828>)
 8003f4a:	ed93 7a00 	vldr	s14, [r3]
 8003f4e:	4b75      	ldr	r3, [pc, #468]	; (8004124 <TrajectoryGenerator+0x824>)
 8003f50:	edd3 7a00 	vldr	s15, [r3]
 8003f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f58:	ee17 0a90 	vmov	r0, s15
 8003f5c:	f7fc fafc 	bl	8000558 <__aeabi_f2d>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4640      	mov	r0, r8
 8003f66:	4649      	mov	r1, r9
 8003f68:	f7fc fb4e 	bl	8000608 <__aeabi_dmul>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4690      	mov	r8, r2
 8003f72:	4699      	mov	r9, r3
 8003f74:	4b6c      	ldr	r3, [pc, #432]	; (8004128 <TrajectoryGenerator+0x828>)
 8003f76:	ed93 7a00 	vldr	s14, [r3]
 8003f7a:	4b6a      	ldr	r3, [pc, #424]	; (8004124 <TrajectoryGenerator+0x824>)
 8003f7c:	edd3 7a00 	vldr	s15, [r3]
 8003f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f84:	ee17 0a90 	vmov	r0, s15
 8003f88:	f7fc fae6 	bl	8000558 <__aeabi_f2d>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4640      	mov	r0, r8
 8003f92:	4649      	mov	r1, r9
 8003f94:	f7fc fb38 	bl	8000608 <__aeabi_dmul>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	4629      	mov	r1, r5
 8003fa0:	f7fc f97c 	bl	800029c <__adddf3>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4610      	mov	r0, r2
 8003faa:	4619      	mov	r1, r3
 8003fac:	f7fc fe24 	bl	8000bf8 <__aeabi_d2f>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	4a64      	ldr	r2, [pc, #400]	; (8004144 <TrajectoryGenerator+0x844>)
 8003fb4:	6013      	str	r3, [r2, #0]

			 qi_1 = setposition;
 8003fb6:	4b63      	ldr	r3, [pc, #396]	; (8004144 <TrajectoryGenerator+0x844>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a63      	ldr	r2, [pc, #396]	; (8004148 <TrajectoryGenerator+0x848>)
 8003fbc:	6013      	str	r3, [r2, #0]
			 qdi_1 = setvelocity;
 8003fbe:	4b5e      	ldr	r3, [pc, #376]	; (8004138 <TrajectoryGenerator+0x838>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a62      	ldr	r2, [pc, #392]	; (800414c <TrajectoryGenerator+0x84c>)
 8003fc4:	6013      	str	r3, [r2, #0]
			 time += 0.001;
 8003fc6:	4b58      	ldr	r3, [pc, #352]	; (8004128 <TrajectoryGenerator+0x828>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fc fac4 	bl	8000558 <__aeabi_f2d>
 8003fd0:	a351      	add	r3, pc, #324	; (adr r3, 8004118 <TrajectoryGenerator+0x818>)
 8003fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd6:	f7fc f961 	bl	800029c <__adddf3>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	4610      	mov	r0, r2
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	f7fc fe09 	bl	8000bf8 <__aeabi_d2f>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4a4f      	ldr	r2, [pc, #316]	; (8004128 <TrajectoryGenerator+0x828>)
 8003fea:	6013      	str	r3, [r2, #0]
			 setacc = -qdd_max;
			 setvelocity = qdi_2 + setacc*(time-initime-tacc-tconst);
			 setposition = qi_2 + qdi_2*(time-initime-tacc-tconst)+0.5*setacc*(time-initime-tacc-tconst)*(time-initime-tacc-tconst);
			 time += 0.001;
		 }
		 break;
 8003fec:	e17b      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
		 else if(tacc+initime < time && time <= initime+tacc+tconst)
 8003fee:	4b4c      	ldr	r3, [pc, #304]	; (8004120 <TrajectoryGenerator+0x820>)
 8003ff0:	ed93 7a00 	vldr	s14, [r3]
 8003ff4:	4b4b      	ldr	r3, [pc, #300]	; (8004124 <TrajectoryGenerator+0x824>)
 8003ff6:	edd3 7a00 	vldr	s15, [r3]
 8003ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ffe:	4b4a      	ldr	r3, [pc, #296]	; (8004128 <TrajectoryGenerator+0x828>)
 8004000:	edd3 7a00 	vldr	s15, [r3]
 8004004:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400c:	d552      	bpl.n	80040b4 <TrajectoryGenerator+0x7b4>
 800400e:	4b45      	ldr	r3, [pc, #276]	; (8004124 <TrajectoryGenerator+0x824>)
 8004010:	ed93 7a00 	vldr	s14, [r3]
 8004014:	4b42      	ldr	r3, [pc, #264]	; (8004120 <TrajectoryGenerator+0x820>)
 8004016:	edd3 7a00 	vldr	s15, [r3]
 800401a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800401e:	4b4c      	ldr	r3, [pc, #304]	; (8004150 <TrajectoryGenerator+0x850>)
 8004020:	edd3 7a00 	vldr	s15, [r3]
 8004024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004028:	4b3f      	ldr	r3, [pc, #252]	; (8004128 <TrajectoryGenerator+0x828>)
 800402a:	edd3 7a00 	vldr	s15, [r3]
 800402e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004036:	db3d      	blt.n	80040b4 <TrajectoryGenerator+0x7b4>
			 setacc = 0;
 8004038:	4b3d      	ldr	r3, [pc, #244]	; (8004130 <TrajectoryGenerator+0x830>)
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
			 setvelocity = qd_max;
 8004040:	4b44      	ldr	r3, [pc, #272]	; (8004154 <TrajectoryGenerator+0x854>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a3c      	ldr	r2, [pc, #240]	; (8004138 <TrajectoryGenerator+0x838>)
 8004046:	6013      	str	r3, [r2, #0]
			 setposition = qi_1 + qd_max*(time-initime-tacc);
 8004048:	4b37      	ldr	r3, [pc, #220]	; (8004128 <TrajectoryGenerator+0x828>)
 800404a:	ed93 7a00 	vldr	s14, [r3]
 800404e:	4b35      	ldr	r3, [pc, #212]	; (8004124 <TrajectoryGenerator+0x824>)
 8004050:	edd3 7a00 	vldr	s15, [r3]
 8004054:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004058:	4b31      	ldr	r3, [pc, #196]	; (8004120 <TrajectoryGenerator+0x820>)
 800405a:	edd3 7a00 	vldr	s15, [r3]
 800405e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004062:	4b3c      	ldr	r3, [pc, #240]	; (8004154 <TrajectoryGenerator+0x854>)
 8004064:	edd3 7a00 	vldr	s15, [r3]
 8004068:	ee27 7a27 	vmul.f32	s14, s14, s15
 800406c:	4b36      	ldr	r3, [pc, #216]	; (8004148 <TrajectoryGenerator+0x848>)
 800406e:	edd3 7a00 	vldr	s15, [r3]
 8004072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004076:	4b33      	ldr	r3, [pc, #204]	; (8004144 <TrajectoryGenerator+0x844>)
 8004078:	edc3 7a00 	vstr	s15, [r3]
			 qi_2 = setposition;
 800407c:	4b31      	ldr	r3, [pc, #196]	; (8004144 <TrajectoryGenerator+0x844>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a35      	ldr	r2, [pc, #212]	; (8004158 <TrajectoryGenerator+0x858>)
 8004082:	6013      	str	r3, [r2, #0]
			 qdi_2 = setvelocity;
 8004084:	4b2c      	ldr	r3, [pc, #176]	; (8004138 <TrajectoryGenerator+0x838>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a34      	ldr	r2, [pc, #208]	; (800415c <TrajectoryGenerator+0x85c>)
 800408a:	6013      	str	r3, [r2, #0]
			 time += 0.001;
 800408c:	4b26      	ldr	r3, [pc, #152]	; (8004128 <TrajectoryGenerator+0x828>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4618      	mov	r0, r3
 8004092:	f7fc fa61 	bl	8000558 <__aeabi_f2d>
 8004096:	a320      	add	r3, pc, #128	; (adr r3, 8004118 <TrajectoryGenerator+0x818>)
 8004098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409c:	f7fc f8fe 	bl	800029c <__adddf3>
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4610      	mov	r0, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	f7fc fda6 	bl	8000bf8 <__aeabi_d2f>
 80040ac:	4603      	mov	r3, r0
 80040ae:	4a1e      	ldr	r2, [pc, #120]	; (8004128 <TrajectoryGenerator+0x828>)
 80040b0:	6013      	str	r3, [r2, #0]
		 break;
 80040b2:	e118      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
		 else if(tacc+tconst+initime < time && time <= tacc+tconst+tdec+initime)
 80040b4:	4b1a      	ldr	r3, [pc, #104]	; (8004120 <TrajectoryGenerator+0x820>)
 80040b6:	ed93 7a00 	vldr	s14, [r3]
 80040ba:	4b25      	ldr	r3, [pc, #148]	; (8004150 <TrajectoryGenerator+0x850>)
 80040bc:	edd3 7a00 	vldr	s15, [r3]
 80040c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040c4:	4b17      	ldr	r3, [pc, #92]	; (8004124 <TrajectoryGenerator+0x824>)
 80040c6:	edd3 7a00 	vldr	s15, [r3]
 80040ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040ce:	4b16      	ldr	r3, [pc, #88]	; (8004128 <TrajectoryGenerator+0x828>)
 80040d0:	edd3 7a00 	vldr	s15, [r3]
 80040d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040dc:	d400      	bmi.n	80040e0 <TrajectoryGenerator+0x7e0>
		 break;
 80040de:	e102      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
		 else if(tacc+tconst+initime < time && time <= tacc+tconst+tdec+initime)
 80040e0:	4b0f      	ldr	r3, [pc, #60]	; (8004120 <TrajectoryGenerator+0x820>)
 80040e2:	ed93 7a00 	vldr	s14, [r3]
 80040e6:	4b1a      	ldr	r3, [pc, #104]	; (8004150 <TrajectoryGenerator+0x850>)
 80040e8:	edd3 7a00 	vldr	s15, [r3]
 80040ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040f0:	4b1b      	ldr	r3, [pc, #108]	; (8004160 <TrajectoryGenerator+0x860>)
 80040f2:	edd3 7a00 	vldr	s15, [r3]
 80040f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040fa:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <TrajectoryGenerator+0x824>)
 80040fc:	edd3 7a00 	vldr	s15, [r3]
 8004100:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004104:	4b08      	ldr	r3, [pc, #32]	; (8004128 <TrajectoryGenerator+0x828>)
 8004106:	edd3 7a00 	vldr	s15, [r3]
 800410a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800410e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004112:	da27      	bge.n	8004164 <TrajectoryGenerator+0x864>
		 break;
 8004114:	e0e7      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
 8004116:	bf00      	nop
 8004118:	d2f1a9fc 	.word	0xd2f1a9fc
 800411c:	3f50624d 	.word	0x3f50624d
 8004120:	20000994 	.word	0x20000994
 8004124:	2000097c 	.word	0x2000097c
 8004128:	2000096c 	.word	0x2000096c
 800412c:	20000210 	.word	0x20000210
 8004130:	200009d8 	.word	0x200009d8
 8004134:	20000978 	.word	0x20000978
 8004138:	200009d4 	.word	0x200009d4
 800413c:	20000974 	.word	0x20000974
 8004140:	3fe00000 	.word	0x3fe00000
 8004144:	200009b4 	.word	0x200009b4
 8004148:	2000098c 	.word	0x2000098c
 800414c:	20000984 	.word	0x20000984
 8004150:	200009a0 	.word	0x200009a0
 8004154:	2000020c 	.word	0x2000020c
 8004158:	20000990 	.word	0x20000990
 800415c:	20000988 	.word	0x20000988
 8004160:	200009a4 	.word	0x200009a4
			 setacc = -qdd_max;
 8004164:	4b64      	ldr	r3, [pc, #400]	; (80042f8 <TrajectoryGenerator+0x9f8>)
 8004166:	edd3 7a00 	vldr	s15, [r3]
 800416a:	eef1 7a67 	vneg.f32	s15, s15
 800416e:	4b63      	ldr	r3, [pc, #396]	; (80042fc <TrajectoryGenerator+0x9fc>)
 8004170:	edc3 7a00 	vstr	s15, [r3]
			 setvelocity = qdi_2 + setacc*(time-initime-tacc-tconst);
 8004174:	4b62      	ldr	r3, [pc, #392]	; (8004300 <TrajectoryGenerator+0xa00>)
 8004176:	ed93 7a00 	vldr	s14, [r3]
 800417a:	4b62      	ldr	r3, [pc, #392]	; (8004304 <TrajectoryGenerator+0xa04>)
 800417c:	edd3 7a00 	vldr	s15, [r3]
 8004180:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004184:	4b60      	ldr	r3, [pc, #384]	; (8004308 <TrajectoryGenerator+0xa08>)
 8004186:	edd3 7a00 	vldr	s15, [r3]
 800418a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800418e:	4b5f      	ldr	r3, [pc, #380]	; (800430c <TrajectoryGenerator+0xa0c>)
 8004190:	edd3 7a00 	vldr	s15, [r3]
 8004194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004198:	4b58      	ldr	r3, [pc, #352]	; (80042fc <TrajectoryGenerator+0x9fc>)
 800419a:	edd3 7a00 	vldr	s15, [r3]
 800419e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041a2:	4b5b      	ldr	r3, [pc, #364]	; (8004310 <TrajectoryGenerator+0xa10>)
 80041a4:	edd3 7a00 	vldr	s15, [r3]
 80041a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041ac:	4b59      	ldr	r3, [pc, #356]	; (8004314 <TrajectoryGenerator+0xa14>)
 80041ae:	edc3 7a00 	vstr	s15, [r3]
			 setposition = qi_2 + qdi_2*(time-initime-tacc-tconst)+0.5*setacc*(time-initime-tacc-tconst)*(time-initime-tacc-tconst);
 80041b2:	4b53      	ldr	r3, [pc, #332]	; (8004300 <TrajectoryGenerator+0xa00>)
 80041b4:	ed93 7a00 	vldr	s14, [r3]
 80041b8:	4b52      	ldr	r3, [pc, #328]	; (8004304 <TrajectoryGenerator+0xa04>)
 80041ba:	edd3 7a00 	vldr	s15, [r3]
 80041be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80041c2:	4b51      	ldr	r3, [pc, #324]	; (8004308 <TrajectoryGenerator+0xa08>)
 80041c4:	edd3 7a00 	vldr	s15, [r3]
 80041c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80041cc:	4b4f      	ldr	r3, [pc, #316]	; (800430c <TrajectoryGenerator+0xa0c>)
 80041ce:	edd3 7a00 	vldr	s15, [r3]
 80041d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80041d6:	4b4e      	ldr	r3, [pc, #312]	; (8004310 <TrajectoryGenerator+0xa10>)
 80041d8:	edd3 7a00 	vldr	s15, [r3]
 80041dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041e0:	4b4d      	ldr	r3, [pc, #308]	; (8004318 <TrajectoryGenerator+0xa18>)
 80041e2:	edd3 7a00 	vldr	s15, [r3]
 80041e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041ea:	ee17 0a90 	vmov	r0, s15
 80041ee:	f7fc f9b3 	bl	8000558 <__aeabi_f2d>
 80041f2:	4604      	mov	r4, r0
 80041f4:	460d      	mov	r5, r1
 80041f6:	4b41      	ldr	r3, [pc, #260]	; (80042fc <TrajectoryGenerator+0x9fc>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fc f9ac 	bl	8000558 <__aeabi_f2d>
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	4b45      	ldr	r3, [pc, #276]	; (800431c <TrajectoryGenerator+0xa1c>)
 8004206:	f7fc f9ff 	bl	8000608 <__aeabi_dmul>
 800420a:	4602      	mov	r2, r0
 800420c:	460b      	mov	r3, r1
 800420e:	4690      	mov	r8, r2
 8004210:	4699      	mov	r9, r3
 8004212:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <TrajectoryGenerator+0xa00>)
 8004214:	ed93 7a00 	vldr	s14, [r3]
 8004218:	4b3a      	ldr	r3, [pc, #232]	; (8004304 <TrajectoryGenerator+0xa04>)
 800421a:	edd3 7a00 	vldr	s15, [r3]
 800421e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004222:	4b39      	ldr	r3, [pc, #228]	; (8004308 <TrajectoryGenerator+0xa08>)
 8004224:	edd3 7a00 	vldr	s15, [r3]
 8004228:	ee37 7a67 	vsub.f32	s14, s14, s15
 800422c:	4b37      	ldr	r3, [pc, #220]	; (800430c <TrajectoryGenerator+0xa0c>)
 800422e:	edd3 7a00 	vldr	s15, [r3]
 8004232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004236:	ee17 0a90 	vmov	r0, s15
 800423a:	f7fc f98d 	bl	8000558 <__aeabi_f2d>
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	4640      	mov	r0, r8
 8004244:	4649      	mov	r1, r9
 8004246:	f7fc f9df 	bl	8000608 <__aeabi_dmul>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	4690      	mov	r8, r2
 8004250:	4699      	mov	r9, r3
 8004252:	4b2b      	ldr	r3, [pc, #172]	; (8004300 <TrajectoryGenerator+0xa00>)
 8004254:	ed93 7a00 	vldr	s14, [r3]
 8004258:	4b2a      	ldr	r3, [pc, #168]	; (8004304 <TrajectoryGenerator+0xa04>)
 800425a:	edd3 7a00 	vldr	s15, [r3]
 800425e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004262:	4b29      	ldr	r3, [pc, #164]	; (8004308 <TrajectoryGenerator+0xa08>)
 8004264:	edd3 7a00 	vldr	s15, [r3]
 8004268:	ee37 7a67 	vsub.f32	s14, s14, s15
 800426c:	4b27      	ldr	r3, [pc, #156]	; (800430c <TrajectoryGenerator+0xa0c>)
 800426e:	edd3 7a00 	vldr	s15, [r3]
 8004272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004276:	ee17 0a90 	vmov	r0, s15
 800427a:	f7fc f96d 	bl	8000558 <__aeabi_f2d>
 800427e:	4602      	mov	r2, r0
 8004280:	460b      	mov	r3, r1
 8004282:	4640      	mov	r0, r8
 8004284:	4649      	mov	r1, r9
 8004286:	f7fc f9bf 	bl	8000608 <__aeabi_dmul>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4620      	mov	r0, r4
 8004290:	4629      	mov	r1, r5
 8004292:	f7fc f803 	bl	800029c <__adddf3>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	4610      	mov	r0, r2
 800429c:	4619      	mov	r1, r3
 800429e:	f7fc fcab 	bl	8000bf8 <__aeabi_d2f>
 80042a2:	4603      	mov	r3, r0
 80042a4:	4a1e      	ldr	r2, [pc, #120]	; (8004320 <TrajectoryGenerator+0xa20>)
 80042a6:	6013      	str	r3, [r2, #0]
			 time += 0.001;
 80042a8:	4b15      	ldr	r3, [pc, #84]	; (8004300 <TrajectoryGenerator+0xa00>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fc f953 	bl	8000558 <__aeabi_f2d>
 80042b2:	a30f      	add	r3, pc, #60	; (adr r3, 80042f0 <TrajectoryGenerator+0x9f0>)
 80042b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b8:	f7fb fff0 	bl	800029c <__adddf3>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4610      	mov	r0, r2
 80042c2:	4619      	mov	r1, r3
 80042c4:	f7fc fc98 	bl	8000bf8 <__aeabi_d2f>
 80042c8:	4603      	mov	r3, r0
 80042ca:	4a0d      	ldr	r2, [pc, #52]	; (8004300 <TrajectoryGenerator+0xa00>)
 80042cc:	6013      	str	r3, [r2, #0]
		 break;
 80042ce:	e00a      	b.n	80042e6 <TrajectoryGenerator+0x9e6>
	case 3: // wait state
		setposition = position;
 80042d0:	4b14      	ldr	r3, [pc, #80]	; (8004324 <TrajectoryGenerator+0xa24>)
 80042d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042d6:	ee07 3a90 	vmov	s15, r3
 80042da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042de:	4b10      	ldr	r3, [pc, #64]	; (8004320 <TrajectoryGenerator+0xa20>)
 80042e0:	edc3 7a00 	vstr	s15, [r3]
		break;
 80042e4:	bf00      	nop
	}
}
 80042e6:	bf00      	nop
 80042e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042ec:	f3af 8000 	nop.w
 80042f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80042f4:	3f50624d 	.word	0x3f50624d
 80042f8:	20000210 	.word	0x20000210
 80042fc:	200009d8 	.word	0x200009d8
 8004300:	2000096c 	.word	0x2000096c
 8004304:	2000097c 	.word	0x2000097c
 8004308:	20000994 	.word	0x20000994
 800430c:	200009a0 	.word	0x200009a0
 8004310:	20000988 	.word	0x20000988
 8004314:	200009d4 	.word	0x200009d4
 8004318:	20000990 	.word	0x20000990
 800431c:	3fe00000 	.word	0x3fe00000
 8004320:	200009b4 	.word	0x200009b4
 8004324:	200009a8 	.word	0x200009a8

08004328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800432c:	b672      	cpsid	i
}
 800432e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004330:	e7fe      	b.n	8004330 <Error_Handler+0x8>
	...

08004334 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800433a:	2300      	movs	r3, #0
 800433c:	607b      	str	r3, [r7, #4]
 800433e:	4b10      	ldr	r3, [pc, #64]	; (8004380 <HAL_MspInit+0x4c>)
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	4a0f      	ldr	r2, [pc, #60]	; (8004380 <HAL_MspInit+0x4c>)
 8004344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004348:	6453      	str	r3, [r2, #68]	; 0x44
 800434a:	4b0d      	ldr	r3, [pc, #52]	; (8004380 <HAL_MspInit+0x4c>)
 800434c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004352:	607b      	str	r3, [r7, #4]
 8004354:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004356:	2300      	movs	r3, #0
 8004358:	603b      	str	r3, [r7, #0]
 800435a:	4b09      	ldr	r3, [pc, #36]	; (8004380 <HAL_MspInit+0x4c>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	4a08      	ldr	r2, [pc, #32]	; (8004380 <HAL_MspInit+0x4c>)
 8004360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004364:	6413      	str	r3, [r2, #64]	; 0x40
 8004366:	4b06      	ldr	r3, [pc, #24]	; (8004380 <HAL_MspInit+0x4c>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	603b      	str	r3, [r7, #0]
 8004370:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004372:	2007      	movs	r0, #7
 8004374:	f001 f9a6 	bl	80056c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004378:	bf00      	nop
 800437a:	3708      	adds	r7, #8
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	40023800 	.word	0x40023800

08004384 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	; 0x28
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800438c:	f107 0314 	add.w	r3, r7, #20
 8004390:	2200      	movs	r2, #0
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	605a      	str	r2, [r3, #4]
 8004396:	609a      	str	r2, [r3, #8]
 8004398:	60da      	str	r2, [r3, #12]
 800439a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a2f      	ldr	r2, [pc, #188]	; (8004460 <HAL_ADC_MspInit+0xdc>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d157      	bne.n	8004456 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
 80043aa:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ae:	4a2d      	ldr	r2, [pc, #180]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043b4:	6453      	str	r3, [r2, #68]	; 0x44
 80043b6:	4b2b      	ldr	r3, [pc, #172]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	4b27      	ldr	r3, [pc, #156]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ca:	4a26      	ldr	r2, [pc, #152]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	6313      	str	r3, [r2, #48]	; 0x30
 80043d2:	4b24      	ldr	r3, [pc, #144]	; (8004464 <HAL_ADC_MspInit+0xe0>)
 80043d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043de:	2303      	movs	r3, #3
 80043e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043e2:	2303      	movs	r3, #3
 80043e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ea:	f107 0314 	add.w	r3, r7, #20
 80043ee:	4619      	mov	r1, r3
 80043f0:	481d      	ldr	r0, [pc, #116]	; (8004468 <HAL_ADC_MspInit+0xe4>)
 80043f2:	f001 fdc5 	bl	8005f80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80043f6:	4b1d      	ldr	r3, [pc, #116]	; (800446c <HAL_ADC_MspInit+0xe8>)
 80043f8:	4a1d      	ldr	r2, [pc, #116]	; (8004470 <HAL_ADC_MspInit+0xec>)
 80043fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80043fc:	4b1b      	ldr	r3, [pc, #108]	; (800446c <HAL_ADC_MspInit+0xe8>)
 80043fe:	2200      	movs	r2, #0
 8004400:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004402:	4b1a      	ldr	r3, [pc, #104]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004404:	2200      	movs	r2, #0
 8004406:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004408:	4b18      	ldr	r3, [pc, #96]	; (800446c <HAL_ADC_MspInit+0xe8>)
 800440a:	2200      	movs	r2, #0
 800440c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800440e:	4b17      	ldr	r3, [pc, #92]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004410:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004414:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004416:	4b15      	ldr	r3, [pc, #84]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004418:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800441c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800441e:	4b13      	ldr	r3, [pc, #76]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004420:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004424:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004428:	f44f 7280 	mov.w	r2, #256	; 0x100
 800442c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800442e:	4b0f      	ldr	r3, [pc, #60]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004430:	2200      	movs	r2, #0
 8004432:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004434:	4b0d      	ldr	r3, [pc, #52]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004436:	2200      	movs	r2, #0
 8004438:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800443a:	480c      	ldr	r0, [pc, #48]	; (800446c <HAL_ADC_MspInit+0xe8>)
 800443c:	f001 f984 	bl	8005748 <HAL_DMA_Init>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004446:	f7ff ff6f 	bl	8004328 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a07      	ldr	r2, [pc, #28]	; (800446c <HAL_ADC_MspInit+0xe8>)
 800444e:	639a      	str	r2, [r3, #56]	; 0x38
 8004450:	4a06      	ldr	r2, [pc, #24]	; (800446c <HAL_ADC_MspInit+0xe8>)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004456:	bf00      	nop
 8004458:	3728      	adds	r7, #40	; 0x28
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40012000 	.word	0x40012000
 8004464:	40023800 	.word	0x40023800
 8004468:	40020000 	.word	0x40020000
 800446c:	20000490 	.word	0x20000490
 8004470:	40026410 	.word	0x40026410

08004474 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08a      	sub	sp, #40	; 0x28
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800447c:	f107 0314 	add.w	r3, r7, #20
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	605a      	str	r2, [r3, #4]
 8004486:	609a      	str	r2, [r3, #8]
 8004488:	60da      	str	r2, [r3, #12]
 800448a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a21      	ldr	r2, [pc, #132]	; (8004518 <HAL_I2C_MspInit+0xa4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d13c      	bne.n	8004510 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004496:	2300      	movs	r3, #0
 8004498:	613b      	str	r3, [r7, #16]
 800449a:	4b20      	ldr	r3, [pc, #128]	; (800451c <HAL_I2C_MspInit+0xa8>)
 800449c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449e:	4a1f      	ldr	r2, [pc, #124]	; (800451c <HAL_I2C_MspInit+0xa8>)
 80044a0:	f043 0302 	orr.w	r3, r3, #2
 80044a4:	6313      	str	r3, [r2, #48]	; 0x30
 80044a6:	4b1d      	ldr	r3, [pc, #116]	; (800451c <HAL_I2C_MspInit+0xa8>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	613b      	str	r3, [r7, #16]
 80044b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80044b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80044b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044b8:	2312      	movs	r3, #18
 80044ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044bc:	2300      	movs	r3, #0
 80044be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044c0:	2303      	movs	r3, #3
 80044c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044c4:	2304      	movs	r3, #4
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c8:	f107 0314 	add.w	r3, r7, #20
 80044cc:	4619      	mov	r1, r3
 80044ce:	4814      	ldr	r0, [pc, #80]	; (8004520 <HAL_I2C_MspInit+0xac>)
 80044d0:	f001 fd56 	bl	8005f80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80044d4:	2300      	movs	r3, #0
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	4b10      	ldr	r3, [pc, #64]	; (800451c <HAL_I2C_MspInit+0xa8>)
 80044da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044dc:	4a0f      	ldr	r2, [pc, #60]	; (800451c <HAL_I2C_MspInit+0xa8>)
 80044de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044e2:	6413      	str	r3, [r2, #64]	; 0x40
 80044e4:	4b0d      	ldr	r3, [pc, #52]	; (800451c <HAL_I2C_MspInit+0xa8>)
 80044e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80044f0:	2200      	movs	r2, #0
 80044f2:	2100      	movs	r1, #0
 80044f4:	201f      	movs	r0, #31
 80044f6:	f001 f8f0 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80044fa:	201f      	movs	r0, #31
 80044fc:	f001 f909 	bl	8005712 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004500:	2200      	movs	r2, #0
 8004502:	2100      	movs	r1, #0
 8004504:	2020      	movs	r0, #32
 8004506:	f001 f8e8 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800450a:	2020      	movs	r0, #32
 800450c:	f001 f901 	bl	8005712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004510:	bf00      	nop
 8004512:	3728      	adds	r7, #40	; 0x28
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40005400 	.word	0x40005400
 800451c:	40023800 	.word	0x40023800
 8004520:	40020400 	.word	0x40020400

08004524 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a12      	ldr	r2, [pc, #72]	; (800457c <HAL_TIM_PWM_MspInit+0x58>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d11d      	bne.n	8004572 <HAL_TIM_PWM_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	4b11      	ldr	r3, [pc, #68]	; (8004580 <HAL_TIM_PWM_MspInit+0x5c>)
 800453c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453e:	4a10      	ldr	r2, [pc, #64]	; (8004580 <HAL_TIM_PWM_MspInit+0x5c>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	6453      	str	r3, [r2, #68]	; 0x44
 8004546:	4b0e      	ldr	r3, [pc, #56]	; (8004580 <HAL_TIM_PWM_MspInit+0x5c>)
 8004548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004552:	2200      	movs	r2, #0
 8004554:	2100      	movs	r1, #0
 8004556:	2018      	movs	r0, #24
 8004558:	f001 f8bf 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800455c:	2018      	movs	r0, #24
 800455e:	f001 f8d8 	bl	8005712 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004562:	2200      	movs	r2, #0
 8004564:	2100      	movs	r1, #0
 8004566:	201a      	movs	r0, #26
 8004568:	f001 f8b7 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800456c:	201a      	movs	r0, #26
 800456e:	f001 f8d0 	bl	8005712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	40010000 	.word	0x40010000
 8004580:	40023800 	.word	0x40023800

08004584 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08a      	sub	sp, #40	; 0x28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800458c:	f107 0314 	add.w	r3, r7, #20
 8004590:	2200      	movs	r2, #0
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	605a      	str	r2, [r3, #4]
 8004596:	609a      	str	r2, [r3, #8]
 8004598:	60da      	str	r2, [r3, #12]
 800459a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a19      	ldr	r2, [pc, #100]	; (8004608 <HAL_TIM_Encoder_MspInit+0x84>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d12b      	bne.n	80045fe <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045a6:	2300      	movs	r3, #0
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	4b18      	ldr	r3, [pc, #96]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	4a17      	ldr	r2, [pc, #92]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	6413      	str	r3, [r2, #64]	; 0x40
 80045b6:	4b15      	ldr	r3, [pc, #84]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]
 80045c6:	4b11      	ldr	r3, [pc, #68]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	4a10      	ldr	r2, [pc, #64]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045cc:	f043 0301 	orr.w	r3, r3, #1
 80045d0:	6313      	str	r3, [r2, #48]	; 0x30
 80045d2:	4b0e      	ldr	r3, [pc, #56]	; (800460c <HAL_TIM_Encoder_MspInit+0x88>)
 80045d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80045de:	23c0      	movs	r3, #192	; 0xc0
 80045e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e2:	2302      	movs	r3, #2
 80045e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ea:	2300      	movs	r3, #0
 80045ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045ee:	2302      	movs	r3, #2
 80045f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f2:	f107 0314 	add.w	r3, r7, #20
 80045f6:	4619      	mov	r1, r3
 80045f8:	4805      	ldr	r0, [pc, #20]	; (8004610 <HAL_TIM_Encoder_MspInit+0x8c>)
 80045fa:	f001 fcc1 	bl	8005f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80045fe:	bf00      	nop
 8004600:	3728      	adds	r7, #40	; 0x28
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	40000400 	.word	0x40000400
 800460c:	40023800 	.word	0x40023800
 8004610:	40020000 	.word	0x40020000

08004614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a1c      	ldr	r2, [pc, #112]	; (8004694 <HAL_TIM_Base_MspInit+0x80>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d116      	bne.n	8004654 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	4b1b      	ldr	r3, [pc, #108]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462e:	4a1a      	ldr	r2, [pc, #104]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 8004630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004634:	6453      	str	r3, [r2, #68]	; 0x44
 8004636:	4b18      	ldr	r3, [pc, #96]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 8004638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004642:	2200      	movs	r2, #0
 8004644:	2100      	movs	r1, #0
 8004646:	2018      	movs	r0, #24
 8004648:	f001 f847 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800464c:	2018      	movs	r0, #24
 800464e:	f001 f860 	bl	8005712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004652:	e01a      	b.n	800468a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a10      	ldr	r2, [pc, #64]	; (800469c <HAL_TIM_Base_MspInit+0x88>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d115      	bne.n	800468a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800465e:	2300      	movs	r3, #0
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	4a0c      	ldr	r2, [pc, #48]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 8004668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800466c:	6453      	str	r3, [r2, #68]	; 0x44
 800466e:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <HAL_TIM_Base_MspInit+0x84>)
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004676:	60bb      	str	r3, [r7, #8]
 8004678:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800467a:	2200      	movs	r2, #0
 800467c:	2100      	movs	r1, #0
 800467e:	201a      	movs	r0, #26
 8004680:	f001 f82b 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004684:	201a      	movs	r0, #26
 8004686:	f001 f844 	bl	8005712 <HAL_NVIC_EnableIRQ>
}
 800468a:	bf00      	nop
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40014000 	.word	0x40014000
 8004698:	40023800 	.word	0x40023800
 800469c:	40014800 	.word	0x40014800

080046a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046a8:	f107 030c 	add.w	r3, r7, #12
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	605a      	str	r2, [r3, #4]
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	60da      	str	r2, [r3, #12]
 80046b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a12      	ldr	r2, [pc, #72]	; (8004708 <HAL_TIM_MspPostInit+0x68>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d11e      	bne.n	8004700 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c2:	2300      	movs	r3, #0
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	4b11      	ldr	r3, [pc, #68]	; (800470c <HAL_TIM_MspPostInit+0x6c>)
 80046c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ca:	4a10      	ldr	r2, [pc, #64]	; (800470c <HAL_TIM_MspPostInit+0x6c>)
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6313      	str	r3, [r2, #48]	; 0x30
 80046d2:	4b0e      	ldr	r3, [pc, #56]	; (800470c <HAL_TIM_MspPostInit+0x6c>)
 80046d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	60bb      	str	r3, [r7, #8]
 80046dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80046de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e4:	2302      	movs	r3, #2
 80046e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80046f0:	2301      	movs	r3, #1
 80046f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046f4:	f107 030c 	add.w	r3, r7, #12
 80046f8:	4619      	mov	r1, r3
 80046fa:	4805      	ldr	r0, [pc, #20]	; (8004710 <HAL_TIM_MspPostInit+0x70>)
 80046fc:	f001 fc40 	bl	8005f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004700:	bf00      	nop
 8004702:	3720      	adds	r7, #32
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40010000 	.word	0x40010000
 800470c:	40023800 	.word	0x40023800
 8004710:	40020000 	.word	0x40020000

08004714 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08c      	sub	sp, #48	; 0x30
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800471c:	f107 031c 	add.w	r3, r7, #28
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	605a      	str	r2, [r3, #4]
 8004726:	609a      	str	r2, [r3, #8]
 8004728:	60da      	str	r2, [r3, #12]
 800472a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a60      	ldr	r2, [pc, #384]	; (80048b4 <HAL_UART_MspInit+0x1a0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d153      	bne.n	80047de <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004736:	2300      	movs	r3, #0
 8004738:	61bb      	str	r3, [r7, #24]
 800473a:	4b5f      	ldr	r3, [pc, #380]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 800473c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473e:	4a5e      	ldr	r2, [pc, #376]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004740:	f043 0310 	orr.w	r3, r3, #16
 8004744:	6453      	str	r3, [r2, #68]	; 0x44
 8004746:	4b5c      	ldr	r3, [pc, #368]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474a:	f003 0310 	and.w	r3, r3, #16
 800474e:	61bb      	str	r3, [r7, #24]
 8004750:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	4b58      	ldr	r3, [pc, #352]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475a:	4a57      	ldr	r2, [pc, #348]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 800475c:	f043 0301 	orr.w	r3, r3, #1
 8004760:	6313      	str	r3, [r2, #48]	; 0x30
 8004762:	4b55      	ldr	r3, [pc, #340]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	617b      	str	r3, [r7, #20]
 800476c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800476e:	2300      	movs	r3, #0
 8004770:	613b      	str	r3, [r7, #16]
 8004772:	4b51      	ldr	r3, [pc, #324]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	4a50      	ldr	r2, [pc, #320]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004778:	f043 0302 	orr.w	r3, r3, #2
 800477c:	6313      	str	r3, [r2, #48]	; 0x30
 800477e:	4b4e      	ldr	r3, [pc, #312]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	613b      	str	r3, [r7, #16]
 8004788:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800478a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800478e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004790:	2302      	movs	r3, #2
 8004792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004794:	2300      	movs	r3, #0
 8004796:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004798:	2303      	movs	r3, #3
 800479a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800479c:	2307      	movs	r3, #7
 800479e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a0:	f107 031c 	add.w	r3, r7, #28
 80047a4:	4619      	mov	r1, r3
 80047a6:	4845      	ldr	r0, [pc, #276]	; (80048bc <HAL_UART_MspInit+0x1a8>)
 80047a8:	f001 fbea 	bl	8005f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80047ac:	2380      	movs	r3, #128	; 0x80
 80047ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b0:	2302      	movs	r3, #2
 80047b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b4:	2300      	movs	r3, #0
 80047b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047b8:	2303      	movs	r3, #3
 80047ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047bc:	2307      	movs	r3, #7
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047c0:	f107 031c 	add.w	r3, r7, #28
 80047c4:	4619      	mov	r1, r3
 80047c6:	483e      	ldr	r0, [pc, #248]	; (80048c0 <HAL_UART_MspInit+0x1ac>)
 80047c8:	f001 fbda 	bl	8005f80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80047cc:	2200      	movs	r2, #0
 80047ce:	2100      	movs	r1, #0
 80047d0:	2025      	movs	r0, #37	; 0x25
 80047d2:	f000 ff82 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80047d6:	2025      	movs	r0, #37	; 0x25
 80047d8:	f000 ff9b 	bl	8005712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80047dc:	e066      	b.n	80048ac <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART2)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a38      	ldr	r2, [pc, #224]	; (80048c4 <HAL_UART_MspInit+0x1b0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d161      	bne.n	80048ac <HAL_UART_MspInit+0x198>
    __HAL_RCC_USART2_CLK_ENABLE();
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	4b32      	ldr	r3, [pc, #200]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 80047ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f0:	4a31      	ldr	r2, [pc, #196]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 80047f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047f6:	6413      	str	r3, [r2, #64]	; 0x40
 80047f8:	4b2f      	ldr	r3, [pc, #188]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004800:	60fb      	str	r3, [r7, #12]
 8004802:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004804:	2300      	movs	r3, #0
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	4b2b      	ldr	r3, [pc, #172]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	4a2a      	ldr	r2, [pc, #168]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 800480e:	f043 0301 	orr.w	r3, r3, #1
 8004812:	6313      	str	r3, [r2, #48]	; 0x30
 8004814:	4b28      	ldr	r3, [pc, #160]	; (80048b8 <HAL_UART_MspInit+0x1a4>)
 8004816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004820:	230c      	movs	r3, #12
 8004822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004824:	2302      	movs	r3, #2
 8004826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004828:	2300      	movs	r3, #0
 800482a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800482c:	2303      	movs	r3, #3
 800482e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004830:	2307      	movs	r3, #7
 8004832:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004834:	f107 031c 	add.w	r3, r7, #28
 8004838:	4619      	mov	r1, r3
 800483a:	4820      	ldr	r0, [pc, #128]	; (80048bc <HAL_UART_MspInit+0x1a8>)
 800483c:	f001 fba0 	bl	8005f80 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004840:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004842:	4a22      	ldr	r2, [pc, #136]	; (80048cc <HAL_UART_MspInit+0x1b8>)
 8004844:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004846:	4b20      	ldr	r3, [pc, #128]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004848:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800484c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800484e:	4b1e      	ldr	r3, [pc, #120]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004850:	2240      	movs	r2, #64	; 0x40
 8004852:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004854:	4b1c      	ldr	r3, [pc, #112]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004856:	2200      	movs	r2, #0
 8004858:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800485a:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 800485c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004860:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004862:	4b19      	ldr	r3, [pc, #100]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004864:	2200      	movs	r2, #0
 8004866:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004868:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 800486a:	2200      	movs	r2, #0
 800486c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800486e:	4b16      	ldr	r3, [pc, #88]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004870:	2200      	movs	r2, #0
 8004872:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004874:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004876:	2200      	movs	r2, #0
 8004878:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800487a:	4b13      	ldr	r3, [pc, #76]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 800487c:	2200      	movs	r2, #0
 800487e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004880:	4811      	ldr	r0, [pc, #68]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004882:	f000 ff61 	bl	8005748 <HAL_DMA_Init>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <HAL_UART_MspInit+0x17c>
      Error_Handler();
 800488c:	f7ff fd4c 	bl	8004328 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a0d      	ldr	r2, [pc, #52]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004894:	635a      	str	r2, [r3, #52]	; 0x34
 8004896:	4a0c      	ldr	r2, [pc, #48]	; (80048c8 <HAL_UART_MspInit+0x1b4>)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800489c:	2200      	movs	r2, #0
 800489e:	2100      	movs	r1, #0
 80048a0:	2026      	movs	r0, #38	; 0x26
 80048a2:	f000 ff1a 	bl	80056da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80048a6:	2026      	movs	r0, #38	; 0x26
 80048a8:	f000 ff33 	bl	8005712 <HAL_NVIC_EnableIRQ>
}
 80048ac:	bf00      	nop
 80048ae:	3730      	adds	r7, #48	; 0x30
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40011000 	.word	0x40011000
 80048b8:	40023800 	.word	0x40023800
 80048bc:	40020000 	.word	0x40020000
 80048c0:	40020400 	.word	0x40020400
 80048c4:	40004400 	.word	0x40004400
 80048c8:	200008fc 	.word	0x200008fc
 80048cc:	400260a0 	.word	0x400260a0

080048d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80048d4:	e7fe      	b.n	80048d4 <NMI_Handler+0x4>

080048d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048d6:	b480      	push	{r7}
 80048d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048da:	e7fe      	b.n	80048da <HardFault_Handler+0x4>

080048dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048e0:	e7fe      	b.n	80048e0 <MemManage_Handler+0x4>

080048e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048e2:	b480      	push	{r7}
 80048e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048e6:	e7fe      	b.n	80048e6 <BusFault_Handler+0x4>

080048e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048ec:	e7fe      	b.n	80048ec <UsageFault_Handler+0x4>

080048ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048ee:	b480      	push	{r7}
 80048f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048f2:	bf00      	nop
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800490a:	b480      	push	{r7}
 800490c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800491c:	f000 f9bc 	bl	8004c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004920:	bf00      	nop
 8004922:	bd80      	pop	{r7, pc}

08004924 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004928:	2004      	movs	r0, #4
 800492a:	f001 fcdf 	bl	80062ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800492e:	bf00      	nop
 8004930:	bd80      	pop	{r7, pc}

08004932 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004936:	2008      	movs	r0, #8
 8004938:	f001 fcd8 	bl	80062ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800493c:	bf00      	nop
 800493e:	bd80      	pop	{r7, pc}

08004940 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004944:	4802      	ldr	r0, [pc, #8]	; (8004950 <DMA1_Stream6_IRQHandler+0x10>)
 8004946:	f001 f897 	bl	8005a78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	200008fc 	.word	0x200008fc

08004954 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004958:	4803      	ldr	r0, [pc, #12]	; (8004968 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800495a:	f004 ffe5 	bl	8009928 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800495e:	4803      	ldr	r0, [pc, #12]	; (800496c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004960:	f004 ffe2 	bl	8009928 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004964:	bf00      	nop
 8004966:	bd80      	pop	{r7, pc}
 8004968:	20000544 	.word	0x20000544
 800496c:	200006ac 	.word	0x200006ac

08004970 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004974:	4803      	ldr	r0, [pc, #12]	; (8004984 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004976:	f004 ffd7 	bl	8009928 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800497a:	4803      	ldr	r0, [pc, #12]	; (8004988 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 800497c:	f004 ffd4 	bl	8009928 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004980:	bf00      	nop
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000544 	.word	0x20000544
 8004988:	20000760 	.word	0x20000760

0800498c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004990:	4802      	ldr	r0, [pc, #8]	; (800499c <I2C1_EV_IRQHandler+0x10>)
 8004992:	f001 ffb3 	bl	80068fc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	200004f0 	.word	0x200004f0

080049a0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80049a4:	4802      	ldr	r0, [pc, #8]	; (80049b0 <I2C1_ER_IRQHandler+0x10>)
 80049a6:	f002 f91a 	bl	8006bde <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80049aa:	bf00      	nop
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	200004f0 	.word	0x200004f0

080049b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80049b8:	4802      	ldr	r0, [pc, #8]	; (80049c4 <USART1_IRQHandler+0x10>)
 80049ba:	f006 fb03 	bl	800afc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20000814 	.word	0x20000814

080049c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80049cc:	4802      	ldr	r0, [pc, #8]	; (80049d8 <USART2_IRQHandler+0x10>)
 80049ce:	f006 faf9 	bl	800afc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20000888 	.word	0x20000888

080049dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80049e0:	4802      	ldr	r0, [pc, #8]	; (80049ec <DMA2_Stream0_IRQHandler+0x10>)
 80049e2:	f001 f849 	bl	8005a78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80049e6:	bf00      	nop
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20000490 	.word	0x20000490

080049f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  return 1;
 80049f4:	2301      	movs	r3, #1
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <_kill>:

int _kill(int pid, int sig)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a0a:	f007 fb21 	bl	800c050 <__errno>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2216      	movs	r2, #22
 8004a12:	601a      	str	r2, [r3, #0]
  return -1;
 8004a14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <_exit>:

void _exit (int status)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a28:	f04f 31ff 	mov.w	r1, #4294967295
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff ffe7 	bl	8004a00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a32:	e7fe      	b.n	8004a32 <_exit+0x12>

08004a34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b086      	sub	sp, #24
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	e00a      	b.n	8004a5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a46:	f3af 8000 	nop.w
 8004a4a:	4601      	mov	r1, r0
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	1c5a      	adds	r2, r3, #1
 8004a50:	60ba      	str	r2, [r7, #8]
 8004a52:	b2ca      	uxtb	r2, r1
 8004a54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	dbf0      	blt.n	8004a46 <_read+0x12>
  }

  return len;
 8004a64:	687b      	ldr	r3, [r7, #4]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b086      	sub	sp, #24
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	e009      	b.n	8004a94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	60ba      	str	r2, [r7, #8]
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	3301      	adds	r3, #1
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	dbf1      	blt.n	8004a80 <_write+0x12>
  }
  return len;
 8004a9c:	687b      	ldr	r3, [r7, #4]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3718      	adds	r7, #24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <_close>:

int _close(int file)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004aae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b083      	sub	sp, #12
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
 8004ac6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ace:	605a      	str	r2, [r3, #4]
  return 0;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <_isatty>:

int _isatty(int file)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b083      	sub	sp, #12
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004ae6:	2301      	movs	r3, #1
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
	...

08004b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b18:	4a14      	ldr	r2, [pc, #80]	; (8004b6c <_sbrk+0x5c>)
 8004b1a:	4b15      	ldr	r3, [pc, #84]	; (8004b70 <_sbrk+0x60>)
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b24:	4b13      	ldr	r3, [pc, #76]	; (8004b74 <_sbrk+0x64>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d102      	bne.n	8004b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b2c:	4b11      	ldr	r3, [pc, #68]	; (8004b74 <_sbrk+0x64>)
 8004b2e:	4a12      	ldr	r2, [pc, #72]	; (8004b78 <_sbrk+0x68>)
 8004b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b32:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <_sbrk+0x64>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d207      	bcs.n	8004b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b40:	f007 fa86 	bl	800c050 <__errno>
 8004b44:	4603      	mov	r3, r0
 8004b46:	220c      	movs	r2, #12
 8004b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b4e:	e009      	b.n	8004b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b50:	4b08      	ldr	r3, [pc, #32]	; (8004b74 <_sbrk+0x64>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b56:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <_sbrk+0x64>)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	4a05      	ldr	r2, [pc, #20]	; (8004b74 <_sbrk+0x64>)
 8004b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b62:	68fb      	ldr	r3, [r7, #12]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	20020000 	.word	0x20020000
 8004b70:	00000400 	.word	0x00000400
 8004b74:	200010dc 	.word	0x200010dc
 8004b78:	200010f8 	.word	0x200010f8

08004b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b80:	4b06      	ldr	r3, [pc, #24]	; (8004b9c <SystemInit+0x20>)
 8004b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b86:	4a05      	ldr	r2, [pc, #20]	; (8004b9c <SystemInit+0x20>)
 8004b88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	e000ed00 	.word	0xe000ed00

08004ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8004ba0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004bd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ba4:	480d      	ldr	r0, [pc, #52]	; (8004bdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004ba6:	490e      	ldr	r1, [pc, #56]	; (8004be0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004ba8:	4a0e      	ldr	r2, [pc, #56]	; (8004be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bac:	e002      	b.n	8004bb4 <LoopCopyDataInit>

08004bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bb2:	3304      	adds	r3, #4

08004bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bb8:	d3f9      	bcc.n	8004bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bba:	4a0b      	ldr	r2, [pc, #44]	; (8004be8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004bbc:	4c0b      	ldr	r4, [pc, #44]	; (8004bec <LoopFillZerobss+0x26>)
  movs r3, #0
 8004bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bc0:	e001      	b.n	8004bc6 <LoopFillZerobss>

08004bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bc4:	3204      	adds	r2, #4

08004bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bc8:	d3fb      	bcc.n	8004bc2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004bca:	f7ff ffd7 	bl	8004b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bce:	f007 fa45 	bl	800c05c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bd2:	f7fc fd71 	bl	80016b8 <main>
  bx  lr    
 8004bd6:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 8004bd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004be0:	20000428 	.word	0x20000428
  ldr r2, =_sidata
 8004be4:	08011124 	.word	0x08011124
  ldr r2, =_sbss
 8004be8:	20000428 	.word	0x20000428
  ldr r4, =_ebss
 8004bec:	200010f4 	.word	0x200010f4

08004bf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bf0:	e7fe      	b.n	8004bf0 <ADC_IRQHandler>
	...

08004bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bf8:	4b0e      	ldr	r3, [pc, #56]	; (8004c34 <HAL_Init+0x40>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a0d      	ldr	r2, [pc, #52]	; (8004c34 <HAL_Init+0x40>)
 8004bfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c04:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_Init+0x40>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a0a      	ldr	r2, [pc, #40]	; (8004c34 <HAL_Init+0x40>)
 8004c0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c10:	4b08      	ldr	r3, [pc, #32]	; (8004c34 <HAL_Init+0x40>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a07      	ldr	r2, [pc, #28]	; (8004c34 <HAL_Init+0x40>)
 8004c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c1c:	2003      	movs	r0, #3
 8004c1e:	f000 fd51 	bl	80056c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c22:	2000      	movs	r0, #0
 8004c24:	f000 f808 	bl	8004c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c28:	f7ff fb84 	bl	8004334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40023c00 	.word	0x40023c00

08004c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c40:	4b12      	ldr	r3, [pc, #72]	; (8004c8c <HAL_InitTick+0x54>)
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_InitTick+0x58>)
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	4619      	mov	r1, r3
 8004c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 fd69 	bl	800572e <HAL_SYSTICK_Config>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e00e      	b.n	8004c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b0f      	cmp	r3, #15
 8004c6a:	d80a      	bhi.n	8004c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	f04f 30ff 	mov.w	r0, #4294967295
 8004c74:	f000 fd31 	bl	80056da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c78:	4a06      	ldr	r2, [pc, #24]	; (8004c94 <HAL_InitTick+0x5c>)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e000      	b.n	8004c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	20000248 	.word	0x20000248
 8004c90:	20000250 	.word	0x20000250
 8004c94:	2000024c 	.word	0x2000024c

08004c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c9c:	4b06      	ldr	r3, [pc, #24]	; (8004cb8 <HAL_IncTick+0x20>)
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_IncTick+0x24>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	4a04      	ldr	r2, [pc, #16]	; (8004cbc <HAL_IncTick+0x24>)
 8004caa:	6013      	str	r3, [r2, #0]
}
 8004cac:	bf00      	nop
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	20000250 	.word	0x20000250
 8004cbc:	200010e0 	.word	0x200010e0

08004cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8004cc4:	4b03      	ldr	r3, [pc, #12]	; (8004cd4 <HAL_GetTick+0x14>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	200010e0 	.word	0x200010e0

08004cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ce0:	f7ff ffee 	bl	8004cc0 <HAL_GetTick>
 8004ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf0:	d005      	beq.n	8004cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cf2:	4b0a      	ldr	r3, [pc, #40]	; (8004d1c <HAL_Delay+0x44>)
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004cfe:	bf00      	nop
 8004d00:	f7ff ffde 	bl	8004cc0 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d8f7      	bhi.n	8004d00 <HAL_Delay+0x28>
  {
  }
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000250 	.word	0x20000250

08004d20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e033      	b.n	8004d9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d109      	bne.n	8004d52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fb20 	bl	8004384 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d118      	bne.n	8004d90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d66:	f023 0302 	bic.w	r3, r3, #2
 8004d6a:	f043 0202 	orr.w	r2, r3, #2
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa58 	bl	8005228 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f023 0303 	bic.w	r3, r3, #3
 8004d86:	f043 0201 	orr.w	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	641a      	str	r2, [r3, #64]	; 0x40
 8004d8e:	e001      	b.n	8004d94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
	...

08004da8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_Start_DMA+0x1e>
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	e0ce      	b.n	8004f64 <HAL_ADC_Start_DMA+0x1bc>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d018      	beq.n	8004e0e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0201 	orr.w	r2, r2, #1
 8004dea:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004dec:	4b5f      	ldr	r3, [pc, #380]	; (8004f6c <HAL_ADC_Start_DMA+0x1c4>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a5f      	ldr	r2, [pc, #380]	; (8004f70 <HAL_ADC_Start_DMA+0x1c8>)
 8004df2:	fba2 2303 	umull	r2, r3, r2, r3
 8004df6:	0c9a      	lsrs	r2, r3, #18
 8004df8:	4613      	mov	r3, r2
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	4413      	add	r3, r2
 8004dfe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004e00:	e002      	b.n	8004e08 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	3b01      	subs	r3, #1
 8004e06:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f9      	bne.n	8004e02 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e1c:	d107      	bne.n	8004e2e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e2c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	f040 8086 	bne.w	8004f4a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004e46:	f023 0301 	bic.w	r3, r3, #1
 8004e4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d007      	beq.n	8004e70 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004e68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e7c:	d106      	bne.n	8004e8c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e82:	f023 0206 	bic.w	r2, r3, #6
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	645a      	str	r2, [r3, #68]	; 0x44
 8004e8a:	e002      	b.n	8004e92 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e9a:	4b36      	ldr	r3, [pc, #216]	; (8004f74 <HAL_ADC_Start_DMA+0x1cc>)
 8004e9c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea2:	4a35      	ldr	r2, [pc, #212]	; (8004f78 <HAL_ADC_Start_DMA+0x1d0>)
 8004ea4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	4a34      	ldr	r2, [pc, #208]	; (8004f7c <HAL_ADC_Start_DMA+0x1d4>)
 8004eac:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb2:	4a33      	ldr	r2, [pc, #204]	; (8004f80 <HAL_ADC_Start_DMA+0x1d8>)
 8004eb4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004ebe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004ece:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ede:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	334c      	adds	r3, #76	; 0x4c
 8004eea:	4619      	mov	r1, r3
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f000 fcd8 	bl	80058a4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 031f 	and.w	r3, r3, #31
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10f      	bne.n	8004f20 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d129      	bne.n	8004f62 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f1c:	609a      	str	r2, [r3, #8]
 8004f1e:	e020      	b.n	8004f62 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a17      	ldr	r2, [pc, #92]	; (8004f84 <HAL_ADC_Start_DMA+0x1dc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d11b      	bne.n	8004f62 <HAL_ADC_Start_DMA+0x1ba>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d114      	bne.n	8004f62 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f46:	609a      	str	r2, [r3, #8]
 8004f48:	e00b      	b.n	8004f62 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	f043 0210 	orr.w	r2, r3, #16
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f5a:	f043 0201 	orr.w	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	20000248 	.word	0x20000248
 8004f70:	431bde83 	.word	0x431bde83
 8004f74:	40012300 	.word	0x40012300
 8004f78:	08005421 	.word	0x08005421
 8004f7c:	080054db 	.word	0x080054db
 8004f80:	080054f7 	.word	0x080054f7
 8004f84:	40012000 	.word	0x40012000

08004f88 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d101      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0x1c>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e113      	b.n	8005208 <HAL_ADC_ConfigChannel+0x244>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b09      	cmp	r3, #9
 8004fee:	d925      	bls.n	800503c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68d9      	ldr	r1, [r3, #12]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	4613      	mov	r3, r2
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	4413      	add	r3, r2
 8005004:	3b1e      	subs	r3, #30
 8005006:	2207      	movs	r2, #7
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	43da      	mvns	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	400a      	ands	r2, r1
 8005014:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68d9      	ldr	r1, [r3, #12]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	b29b      	uxth	r3, r3
 8005026:	4618      	mov	r0, r3
 8005028:	4603      	mov	r3, r0
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	4403      	add	r3, r0
 800502e:	3b1e      	subs	r3, #30
 8005030:	409a      	lsls	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	60da      	str	r2, [r3, #12]
 800503a:	e022      	b.n	8005082 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6919      	ldr	r1, [r3, #16]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	b29b      	uxth	r3, r3
 8005048:	461a      	mov	r2, r3
 800504a:	4613      	mov	r3, r2
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	4413      	add	r3, r2
 8005050:	2207      	movs	r2, #7
 8005052:	fa02 f303 	lsl.w	r3, r2, r3
 8005056:	43da      	mvns	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	400a      	ands	r2, r1
 800505e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6919      	ldr	r1, [r3, #16]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	b29b      	uxth	r3, r3
 8005070:	4618      	mov	r0, r3
 8005072:	4603      	mov	r3, r0
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	4403      	add	r3, r0
 8005078:	409a      	lsls	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b06      	cmp	r3, #6
 8005088:	d824      	bhi.n	80050d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	3b05      	subs	r3, #5
 800509c:	221f      	movs	r2, #31
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	43da      	mvns	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	400a      	ands	r2, r1
 80050aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	4618      	mov	r0, r3
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4413      	add	r3, r2
 80050c4:	3b05      	subs	r3, #5
 80050c6:	fa00 f203 	lsl.w	r2, r0, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	635a      	str	r2, [r3, #52]	; 0x34
 80050d2:	e04c      	b.n	800516e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b0c      	cmp	r3, #12
 80050da:	d824      	bhi.n	8005126 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	4613      	mov	r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	3b23      	subs	r3, #35	; 0x23
 80050ee:	221f      	movs	r2, #31
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	43da      	mvns	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	400a      	ands	r2, r1
 80050fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	b29b      	uxth	r3, r3
 800510a:	4618      	mov	r0, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4413      	add	r3, r2
 8005116:	3b23      	subs	r3, #35	; 0x23
 8005118:	fa00 f203 	lsl.w	r2, r0, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	631a      	str	r2, [r3, #48]	; 0x30
 8005124:	e023      	b.n	800516e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	3b41      	subs	r3, #65	; 0x41
 8005138:	221f      	movs	r2, #31
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	400a      	ands	r2, r1
 8005146:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	b29b      	uxth	r3, r3
 8005154:	4618      	mov	r0, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	3b41      	subs	r3, #65	; 0x41
 8005162:	fa00 f203 	lsl.w	r2, r0, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800516e:	4b29      	ldr	r3, [pc, #164]	; (8005214 <HAL_ADC_ConfigChannel+0x250>)
 8005170:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a28      	ldr	r2, [pc, #160]	; (8005218 <HAL_ADC_ConfigChannel+0x254>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d10f      	bne.n	800519c <HAL_ADC_ConfigChannel+0x1d8>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2b12      	cmp	r3, #18
 8005182:	d10b      	bne.n	800519c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a1d      	ldr	r2, [pc, #116]	; (8005218 <HAL_ADC_ConfigChannel+0x254>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d12b      	bne.n	80051fe <HAL_ADC_ConfigChannel+0x23a>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a1c      	ldr	r2, [pc, #112]	; (800521c <HAL_ADC_ConfigChannel+0x258>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <HAL_ADC_ConfigChannel+0x1f4>
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b11      	cmp	r3, #17
 80051b6:	d122      	bne.n	80051fe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a11      	ldr	r2, [pc, #68]	; (800521c <HAL_ADC_ConfigChannel+0x258>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d111      	bne.n	80051fe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80051da:	4b11      	ldr	r3, [pc, #68]	; (8005220 <HAL_ADC_ConfigChannel+0x25c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a11      	ldr	r2, [pc, #68]	; (8005224 <HAL_ADC_ConfigChannel+0x260>)
 80051e0:	fba2 2303 	umull	r2, r3, r2, r3
 80051e4:	0c9a      	lsrs	r2, r3, #18
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	005b      	lsls	r3, r3, #1
 80051ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80051f0:	e002      	b.n	80051f8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f9      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40012300 	.word	0x40012300
 8005218:	40012000 	.word	0x40012000
 800521c:	10000012 	.word	0x10000012
 8005220:	20000248 	.word	0x20000248
 8005224:	431bde83 	.word	0x431bde83

08005228 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005230:	4b79      	ldr	r3, [pc, #484]	; (8005418 <ADC_Init+0x1f0>)
 8005232:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	431a      	orrs	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800525c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6859      	ldr	r1, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	021a      	lsls	r2, r3, #8
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005280:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6859      	ldr	r1, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6899      	ldr	r1, [r3, #8]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68da      	ldr	r2, [r3, #12]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ba:	4a58      	ldr	r2, [pc, #352]	; (800541c <ADC_Init+0x1f4>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d022      	beq.n	8005306 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6899      	ldr	r1, [r3, #8]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80052f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6899      	ldr	r1, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	430a      	orrs	r2, r1
 8005302:	609a      	str	r2, [r3, #8]
 8005304:	e00f      	b.n	8005326 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005314:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005324:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0202 	bic.w	r2, r2, #2
 8005334:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6899      	ldr	r1, [r3, #8]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	7e1b      	ldrb	r3, [r3, #24]
 8005340:	005a      	lsls	r2, r3, #1
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d01b      	beq.n	800538c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	685a      	ldr	r2, [r3, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005362:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005372:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6859      	ldr	r1, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537e:	3b01      	subs	r3, #1
 8005380:	035a      	lsls	r2, r3, #13
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	605a      	str	r2, [r3, #4]
 800538a:	e007      	b.n	800539c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800539a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80053aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	051a      	lsls	r2, r3, #20
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80053d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6899      	ldr	r1, [r3, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80053de:	025a      	lsls	r2, r3, #9
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6899      	ldr	r1, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	029a      	lsls	r2, r3, #10
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	609a      	str	r2, [r3, #8]
}
 800540c:	bf00      	nop
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	40012300 	.word	0x40012300
 800541c:	0f000001 	.word	0x0f000001

08005420 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005436:	2b00      	cmp	r3, #0
 8005438:	d13c      	bne.n	80054b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d12b      	bne.n	80054ac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005458:	2b00      	cmp	r3, #0
 800545a:	d127      	bne.n	80054ac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005462:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005466:	2b00      	cmp	r3, #0
 8005468:	d006      	beq.n	8005478 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005474:	2b00      	cmp	r3, #0
 8005476:	d119      	bne.n	80054ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0220 	bic.w	r2, r2, #32
 8005486:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005498:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d105      	bne.n	80054ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a4:	f043 0201 	orr.w	r2, r3, #1
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f7ff fd6b 	bl	8004f88 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80054b2:	e00e      	b.n	80054d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b8:	f003 0310 	and.w	r3, r3, #16
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f7ff fd75 	bl	8004fb0 <HAL_ADC_ErrorCallback>
}
 80054c6:	e004      	b.n	80054d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	4798      	blx	r3
}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f7ff fd57 	bl	8004f9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80054ee:	bf00      	nop
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	b084      	sub	sp, #16
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005502:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2240      	movs	r2, #64	; 0x40
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550e:	f043 0204 	orr.w	r2, r3, #4
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f7ff fd4a 	bl	8004fb0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005534:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <__NVIC_SetPriorityGrouping+0x44>)
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005540:	4013      	ands	r3, r2
 8005542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800554c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005556:	4a04      	ldr	r2, [pc, #16]	; (8005568 <__NVIC_SetPriorityGrouping+0x44>)
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	60d3      	str	r3, [r2, #12]
}
 800555c:	bf00      	nop
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	e000ed00 	.word	0xe000ed00

0800556c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005570:	4b04      	ldr	r3, [pc, #16]	; (8005584 <__NVIC_GetPriorityGrouping+0x18>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	0a1b      	lsrs	r3, r3, #8
 8005576:	f003 0307 	and.w	r3, r3, #7
}
 800557a:	4618      	mov	r0, r3
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr
 8005584:	e000ed00 	.word	0xe000ed00

08005588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	4603      	mov	r3, r0
 8005590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005596:	2b00      	cmp	r3, #0
 8005598:	db0b      	blt.n	80055b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800559a:	79fb      	ldrb	r3, [r7, #7]
 800559c:	f003 021f 	and.w	r2, r3, #31
 80055a0:	4907      	ldr	r1, [pc, #28]	; (80055c0 <__NVIC_EnableIRQ+0x38>)
 80055a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a6:	095b      	lsrs	r3, r3, #5
 80055a8:	2001      	movs	r0, #1
 80055aa:	fa00 f202 	lsl.w	r2, r0, r2
 80055ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80055b2:	bf00      	nop
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	e000e100 	.word	0xe000e100

080055c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4603      	mov	r3, r0
 80055cc:	6039      	str	r1, [r7, #0]
 80055ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	db0a      	blt.n	80055ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	b2da      	uxtb	r2, r3
 80055dc:	490c      	ldr	r1, [pc, #48]	; (8005610 <__NVIC_SetPriority+0x4c>)
 80055de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e2:	0112      	lsls	r2, r2, #4
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	440b      	add	r3, r1
 80055e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055ec:	e00a      	b.n	8005604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	4908      	ldr	r1, [pc, #32]	; (8005614 <__NVIC_SetPriority+0x50>)
 80055f4:	79fb      	ldrb	r3, [r7, #7]
 80055f6:	f003 030f 	and.w	r3, r3, #15
 80055fa:	3b04      	subs	r3, #4
 80055fc:	0112      	lsls	r2, r2, #4
 80055fe:	b2d2      	uxtb	r2, r2
 8005600:	440b      	add	r3, r1
 8005602:	761a      	strb	r2, [r3, #24]
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	e000e100 	.word	0xe000e100
 8005614:	e000ed00 	.word	0xe000ed00

08005618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005618:	b480      	push	{r7}
 800561a:	b089      	sub	sp, #36	; 0x24
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	f1c3 0307 	rsb	r3, r3, #7
 8005632:	2b04      	cmp	r3, #4
 8005634:	bf28      	it	cs
 8005636:	2304      	movcs	r3, #4
 8005638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	3304      	adds	r3, #4
 800563e:	2b06      	cmp	r3, #6
 8005640:	d902      	bls.n	8005648 <NVIC_EncodePriority+0x30>
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	3b03      	subs	r3, #3
 8005646:	e000      	b.n	800564a <NVIC_EncodePriority+0x32>
 8005648:	2300      	movs	r3, #0
 800564a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800564c:	f04f 32ff 	mov.w	r2, #4294967295
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	fa02 f303 	lsl.w	r3, r2, r3
 8005656:	43da      	mvns	r2, r3
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	401a      	ands	r2, r3
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005660:	f04f 31ff 	mov.w	r1, #4294967295
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	fa01 f303 	lsl.w	r3, r1, r3
 800566a:	43d9      	mvns	r1, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005670:	4313      	orrs	r3, r2
         );
}
 8005672:	4618      	mov	r0, r3
 8005674:	3724      	adds	r7, #36	; 0x24
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
	...

08005680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3b01      	subs	r3, #1
 800568c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005690:	d301      	bcc.n	8005696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005692:	2301      	movs	r3, #1
 8005694:	e00f      	b.n	80056b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005696:	4a0a      	ldr	r2, [pc, #40]	; (80056c0 <SysTick_Config+0x40>)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	3b01      	subs	r3, #1
 800569c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800569e:	210f      	movs	r1, #15
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	f7ff ff8e 	bl	80055c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056a8:	4b05      	ldr	r3, [pc, #20]	; (80056c0 <SysTick_Config+0x40>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056ae:	4b04      	ldr	r3, [pc, #16]	; (80056c0 <SysTick_Config+0x40>)
 80056b0:	2207      	movs	r2, #7
 80056b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3708      	adds	r7, #8
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	e000e010 	.word	0xe000e010

080056c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7ff ff29 	bl	8005524 <__NVIC_SetPriorityGrouping>
}
 80056d2:	bf00      	nop
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056da:	b580      	push	{r7, lr}
 80056dc:	b086      	sub	sp, #24
 80056de:	af00      	add	r7, sp, #0
 80056e0:	4603      	mov	r3, r0
 80056e2:	60b9      	str	r1, [r7, #8]
 80056e4:	607a      	str	r2, [r7, #4]
 80056e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056ec:	f7ff ff3e 	bl	800556c <__NVIC_GetPriorityGrouping>
 80056f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	68b9      	ldr	r1, [r7, #8]
 80056f6:	6978      	ldr	r0, [r7, #20]
 80056f8:	f7ff ff8e 	bl	8005618 <NVIC_EncodePriority>
 80056fc:	4602      	mov	r2, r0
 80056fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005702:	4611      	mov	r1, r2
 8005704:	4618      	mov	r0, r3
 8005706:	f7ff ff5d 	bl	80055c4 <__NVIC_SetPriority>
}
 800570a:	bf00      	nop
 800570c:	3718      	adds	r7, #24
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b082      	sub	sp, #8
 8005716:	af00      	add	r7, sp, #0
 8005718:	4603      	mov	r3, r0
 800571a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800571c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005720:	4618      	mov	r0, r3
 8005722:	f7ff ff31 	bl	8005588 <__NVIC_EnableIRQ>
}
 8005726:	bf00      	nop
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b082      	sub	sp, #8
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7ff ffa2 	bl	8005680 <SysTick_Config>
 800573c:	4603      	mov	r3, r0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b086      	sub	sp, #24
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005754:	f7ff fab4 	bl	8004cc0 <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d101      	bne.n	8005764 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e099      	b.n	8005898 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 0201 	bic.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005784:	e00f      	b.n	80057a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005786:	f7ff fa9b 	bl	8004cc0 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b05      	cmp	r3, #5
 8005792:	d908      	bls.n	80057a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2220      	movs	r2, #32
 8005798:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2203      	movs	r2, #3
 800579e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e078      	b.n	8005898 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e8      	bne.n	8005786 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4b38      	ldr	r3, [pc, #224]	; (80058a0 <HAL_DMA_Init+0x158>)
 80057c0:	4013      	ands	r3, r2
 80057c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fc:	2b04      	cmp	r3, #4
 80057fe:	d107      	bne.n	8005810 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005808:	4313      	orrs	r3, r2
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	4313      	orrs	r3, r2
 800580e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f023 0307 	bic.w	r3, r3, #7
 8005826:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	4313      	orrs	r3, r2
 8005830:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005836:	2b04      	cmp	r3, #4
 8005838:	d117      	bne.n	800586a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583e:	697a      	ldr	r2, [r7, #20]
 8005840:	4313      	orrs	r3, r2
 8005842:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00e      	beq.n	800586a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fb1b 	bl	8005e88 <DMA_CheckFifoParam>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d008      	beq.n	800586a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2240      	movs	r2, #64	; 0x40
 800585c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005866:	2301      	movs	r3, #1
 8005868:	e016      	b.n	8005898 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fad2 	bl	8005e1c <DMA_CalcBaseAndBitshift>
 8005878:	4603      	mov	r3, r0
 800587a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005880:	223f      	movs	r2, #63	; 0x3f
 8005882:	409a      	lsls	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3718      	adds	r7, #24
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	f010803f 	.word	0xf010803f

080058a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <HAL_DMA_Start_IT+0x26>
 80058c6:	2302      	movs	r3, #2
 80058c8:	e040      	b.n	800594c <HAL_DMA_Start_IT+0xa8>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d12f      	bne.n	800593e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2202      	movs	r2, #2
 80058e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 fa64 	bl	8005dc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fc:	223f      	movs	r2, #63	; 0x3f
 80058fe:	409a      	lsls	r2, r3
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0216 	orr.w	r2, r2, #22
 8005912:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005918:	2b00      	cmp	r3, #0
 800591a:	d007      	beq.n	800592c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0208 	orr.w	r2, r2, #8
 800592a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0201 	orr.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e005      	b.n	800594a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005946:	2302      	movs	r3, #2
 8005948:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800594a:	7dfb      	ldrb	r3, [r7, #23]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005960:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005962:	f7ff f9ad 	bl	8004cc0 <HAL_GetTick>
 8005966:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d008      	beq.n	8005986 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2280      	movs	r2, #128	; 0x80
 8005978:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e052      	b.n	8005a2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0216 	bic.w	r2, r2, #22
 8005994:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695a      	ldr	r2, [r3, #20]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059a4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d103      	bne.n	80059b6 <HAL_DMA_Abort+0x62>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d007      	beq.n	80059c6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0208 	bic.w	r2, r2, #8
 80059c4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0201 	bic.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059d6:	e013      	b.n	8005a00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059d8:	f7ff f972 	bl	8004cc0 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b05      	cmp	r3, #5
 80059e4:	d90c      	bls.n	8005a00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2220      	movs	r2, #32
 80059ea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2203      	movs	r2, #3
 80059f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e015      	b.n	8005a2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e4      	bne.n	80059d8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a12:	223f      	movs	r2, #63	; 0x3f
 8005a14:	409a      	lsls	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d004      	beq.n	8005a52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2280      	movs	r2, #128	; 0x80
 8005a4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e00c      	b.n	8005a6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2205      	movs	r2, #5
 8005a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0201 	bic.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a80:	2300      	movs	r3, #0
 8005a82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a84:	4b8e      	ldr	r3, [pc, #568]	; (8005cc0 <HAL_DMA_IRQHandler+0x248>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a8e      	ldr	r2, [pc, #568]	; (8005cc4 <HAL_DMA_IRQHandler+0x24c>)
 8005a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8e:	0a9b      	lsrs	r3, r3, #10
 8005a90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa2:	2208      	movs	r2, #8
 8005aa4:	409a      	lsls	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d01a      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0304 	and.w	r3, r3, #4
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d013      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0204 	bic.w	r2, r2, #4
 8005aca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad0:	2208      	movs	r2, #8
 8005ad2:	409a      	lsls	r2, r3
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005adc:	f043 0201 	orr.w	r2, r3, #1
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ae8:	2201      	movs	r2, #1
 8005aea:	409a      	lsls	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4013      	ands	r3, r2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d012      	beq.n	8005b1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00b      	beq.n	8005b1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b06:	2201      	movs	r2, #1
 8005b08:	409a      	lsls	r2, r3
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b12:	f043 0202 	orr.w	r2, r3, #2
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b1e:	2204      	movs	r2, #4
 8005b20:	409a      	lsls	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	4013      	ands	r3, r2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d012      	beq.n	8005b50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00b      	beq.n	8005b50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b3c:	2204      	movs	r2, #4
 8005b3e:	409a      	lsls	r2, r3
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b48:	f043 0204 	orr.w	r2, r3, #4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b54:	2210      	movs	r2, #16
 8005b56:	409a      	lsls	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d043      	beq.n	8005be8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d03c      	beq.n	8005be8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b72:	2210      	movs	r2, #16
 8005b74:	409a      	lsls	r2, r3
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d018      	beq.n	8005bba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d108      	bne.n	8005ba8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d024      	beq.n	8005be8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	4798      	blx	r3
 8005ba6:	e01f      	b.n	8005be8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01b      	beq.n	8005be8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	4798      	blx	r3
 8005bb8:	e016      	b.n	8005be8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d107      	bne.n	8005bd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0208 	bic.w	r2, r2, #8
 8005bd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bec:	2220      	movs	r2, #32
 8005bee:	409a      	lsls	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	f000 808f 	beq.w	8005d18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0310 	and.w	r3, r3, #16
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 8087 	beq.w	8005d18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c0e:	2220      	movs	r2, #32
 8005c10:	409a      	lsls	r2, r3
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b05      	cmp	r3, #5
 8005c20:	d136      	bne.n	8005c90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0216 	bic.w	r2, r2, #22
 8005c30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	695a      	ldr	r2, [r3, #20]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d103      	bne.n	8005c52 <HAL_DMA_IRQHandler+0x1da>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d007      	beq.n	8005c62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0208 	bic.w	r2, r2, #8
 8005c60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c66:	223f      	movs	r2, #63	; 0x3f
 8005c68:	409a      	lsls	r2, r3
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d07e      	beq.n	8005d84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	4798      	blx	r3
        }
        return;
 8005c8e:	e079      	b.n	8005d84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d01d      	beq.n	8005cda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10d      	bne.n	8005cc8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d031      	beq.n	8005d18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	4798      	blx	r3
 8005cbc:	e02c      	b.n	8005d18 <HAL_DMA_IRQHandler+0x2a0>
 8005cbe:	bf00      	nop
 8005cc0:	20000248 	.word	0x20000248
 8005cc4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d023      	beq.n	8005d18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	4798      	blx	r3
 8005cd8:	e01e      	b.n	8005d18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10f      	bne.n	8005d08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 0210 	bic.w	r2, r2, #16
 8005cf6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d032      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d022      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2205      	movs	r2, #5
 8005d30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	3301      	adds	r3, #1
 8005d48:	60bb      	str	r3, [r7, #8]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d307      	bcc.n	8005d60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1f2      	bne.n	8005d44 <HAL_DMA_IRQHandler+0x2cc>
 8005d5e:	e000      	b.n	8005d62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005d60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d005      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	4798      	blx	r3
 8005d82:	e000      	b.n	8005d86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005d84:	bf00      	nop
    }
  }
}
 8005d86:	3718      	adds	r7, #24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d9a:	b2db      	uxtb	r3, r3
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ddc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	2b40      	cmp	r3, #64	; 0x40
 8005dec:	d108      	bne.n	8005e00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005dfe:	e007      	b.n	8005e10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	60da      	str	r2, [r3, #12]
}
 8005e10:	bf00      	nop
 8005e12:	3714      	adds	r7, #20
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	3b10      	subs	r3, #16
 8005e2c:	4a14      	ldr	r2, [pc, #80]	; (8005e80 <DMA_CalcBaseAndBitshift+0x64>)
 8005e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e32:	091b      	lsrs	r3, r3, #4
 8005e34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e36:	4a13      	ldr	r2, [pc, #76]	; (8005e84 <DMA_CalcBaseAndBitshift+0x68>)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2b03      	cmp	r3, #3
 8005e48:	d909      	bls.n	8005e5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005e52:	f023 0303 	bic.w	r3, r3, #3
 8005e56:	1d1a      	adds	r2, r3, #4
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	659a      	str	r2, [r3, #88]	; 0x58
 8005e5c:	e007      	b.n	8005e6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005e66:	f023 0303 	bic.w	r3, r3, #3
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	aaaaaaab 	.word	0xaaaaaaab
 8005e84:	08010c68 	.word	0x08010c68

08005e88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e90:	2300      	movs	r3, #0
 8005e92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d11f      	bne.n	8005ee2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d856      	bhi.n	8005f56 <DMA_CheckFifoParam+0xce>
 8005ea8:	a201      	add	r2, pc, #4	; (adr r2, 8005eb0 <DMA_CheckFifoParam+0x28>)
 8005eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eae:	bf00      	nop
 8005eb0:	08005ec1 	.word	0x08005ec1
 8005eb4:	08005ed3 	.word	0x08005ed3
 8005eb8:	08005ec1 	.word	0x08005ec1
 8005ebc:	08005f57 	.word	0x08005f57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d046      	beq.n	8005f5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ed0:	e043      	b.n	8005f5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005eda:	d140      	bne.n	8005f5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ee0:	e03d      	b.n	8005f5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eea:	d121      	bne.n	8005f30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b03      	cmp	r3, #3
 8005ef0:	d837      	bhi.n	8005f62 <DMA_CheckFifoParam+0xda>
 8005ef2:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <DMA_CheckFifoParam+0x70>)
 8005ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef8:	08005f09 	.word	0x08005f09
 8005efc:	08005f0f 	.word	0x08005f0f
 8005f00:	08005f09 	.word	0x08005f09
 8005f04:	08005f21 	.word	0x08005f21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f0c:	e030      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d025      	beq.n	8005f66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f1e:	e022      	b.n	8005f66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f28:	d11f      	bne.n	8005f6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f2e:	e01c      	b.n	8005f6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d903      	bls.n	8005f3e <DMA_CheckFifoParam+0xb6>
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d003      	beq.n	8005f44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f3c:	e018      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	73fb      	strb	r3, [r7, #15]
      break;
 8005f42:	e015      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00e      	beq.n	8005f6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	73fb      	strb	r3, [r7, #15]
      break;
 8005f54:	e00b      	b.n	8005f6e <DMA_CheckFifoParam+0xe6>
      break;
 8005f56:	bf00      	nop
 8005f58:	e00a      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;
 8005f5a:	bf00      	nop
 8005f5c:	e008      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;
 8005f5e:	bf00      	nop
 8005f60:	e006      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;
 8005f62:	bf00      	nop
 8005f64:	e004      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;
 8005f66:	bf00      	nop
 8005f68:	e002      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;   
 8005f6a:	bf00      	nop
 8005f6c:	e000      	b.n	8005f70 <DMA_CheckFifoParam+0xe8>
      break;
 8005f6e:	bf00      	nop
    }
  } 
  
  return status; 
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop

08005f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b089      	sub	sp, #36	; 0x24
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f96:	2300      	movs	r3, #0
 8005f98:	61fb      	str	r3, [r7, #28]
 8005f9a:	e159      	b.n	8006250 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4013      	ands	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	f040 8148 	bne.w	800624a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d005      	beq.n	8005fd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d130      	bne.n	8006034 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	2203      	movs	r2, #3
 8005fde:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe2:	43db      	mvns	r3, r3
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	005b      	lsls	r3, r3, #1
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	69ba      	ldr	r2, [r7, #24]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006008:	2201      	movs	r2, #1
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	fa02 f303 	lsl.w	r3, r2, r3
 8006010:	43db      	mvns	r3, r3
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	4013      	ands	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	091b      	lsrs	r3, r3, #4
 800601e:	f003 0201 	and.w	r2, r3, #1
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	4313      	orrs	r3, r2
 800602c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f003 0303 	and.w	r3, r3, #3
 800603c:	2b03      	cmp	r3, #3
 800603e:	d017      	beq.n	8006070 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	2203      	movs	r2, #3
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	43db      	mvns	r3, r3
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	4013      	ands	r3, r2
 8006056:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	689a      	ldr	r2, [r3, #8]
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	005b      	lsls	r3, r3, #1
 8006060:	fa02 f303 	lsl.w	r3, r2, r3
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	4313      	orrs	r3, r2
 8006068:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	69ba      	ldr	r2, [r7, #24]
 800606e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f003 0303 	and.w	r3, r3, #3
 8006078:	2b02      	cmp	r3, #2
 800607a:	d123      	bne.n	80060c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	08da      	lsrs	r2, r3, #3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	3208      	adds	r2, #8
 8006084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006088:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	f003 0307 	and.w	r3, r3, #7
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	220f      	movs	r2, #15
 8006094:	fa02 f303 	lsl.w	r3, r2, r3
 8006098:	43db      	mvns	r3, r3
 800609a:	69ba      	ldr	r2, [r7, #24]
 800609c:	4013      	ands	r3, r2
 800609e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	691a      	ldr	r2, [r3, #16]
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	08da      	lsrs	r2, r3, #3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	3208      	adds	r2, #8
 80060be:	69b9      	ldr	r1, [r7, #24]
 80060c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	2203      	movs	r2, #3
 80060d0:	fa02 f303 	lsl.w	r3, r2, r3
 80060d4:	43db      	mvns	r3, r3
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	4013      	ands	r3, r2
 80060da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f003 0203 	and.w	r2, r3, #3
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	005b      	lsls	r3, r3, #1
 80060e8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	69ba      	ldr	r2, [r7, #24]
 80060f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80a2 	beq.w	800624a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006106:	2300      	movs	r3, #0
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	4b57      	ldr	r3, [pc, #348]	; (8006268 <HAL_GPIO_Init+0x2e8>)
 800610c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610e:	4a56      	ldr	r2, [pc, #344]	; (8006268 <HAL_GPIO_Init+0x2e8>)
 8006110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006114:	6453      	str	r3, [r2, #68]	; 0x44
 8006116:	4b54      	ldr	r3, [pc, #336]	; (8006268 <HAL_GPIO_Init+0x2e8>)
 8006118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006122:	4a52      	ldr	r2, [pc, #328]	; (800626c <HAL_GPIO_Init+0x2ec>)
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	089b      	lsrs	r3, r3, #2
 8006128:	3302      	adds	r3, #2
 800612a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800612e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f003 0303 	and.w	r3, r3, #3
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	220f      	movs	r2, #15
 800613a:	fa02 f303 	lsl.w	r3, r2, r3
 800613e:	43db      	mvns	r3, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4013      	ands	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a49      	ldr	r2, [pc, #292]	; (8006270 <HAL_GPIO_Init+0x2f0>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d019      	beq.n	8006182 <HAL_GPIO_Init+0x202>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a48      	ldr	r2, [pc, #288]	; (8006274 <HAL_GPIO_Init+0x2f4>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d013      	beq.n	800617e <HAL_GPIO_Init+0x1fe>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a47      	ldr	r2, [pc, #284]	; (8006278 <HAL_GPIO_Init+0x2f8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00d      	beq.n	800617a <HAL_GPIO_Init+0x1fa>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a46      	ldr	r2, [pc, #280]	; (800627c <HAL_GPIO_Init+0x2fc>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d007      	beq.n	8006176 <HAL_GPIO_Init+0x1f6>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a45      	ldr	r2, [pc, #276]	; (8006280 <HAL_GPIO_Init+0x300>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d101      	bne.n	8006172 <HAL_GPIO_Init+0x1f2>
 800616e:	2304      	movs	r3, #4
 8006170:	e008      	b.n	8006184 <HAL_GPIO_Init+0x204>
 8006172:	2307      	movs	r3, #7
 8006174:	e006      	b.n	8006184 <HAL_GPIO_Init+0x204>
 8006176:	2303      	movs	r3, #3
 8006178:	e004      	b.n	8006184 <HAL_GPIO_Init+0x204>
 800617a:	2302      	movs	r3, #2
 800617c:	e002      	b.n	8006184 <HAL_GPIO_Init+0x204>
 800617e:	2301      	movs	r3, #1
 8006180:	e000      	b.n	8006184 <HAL_GPIO_Init+0x204>
 8006182:	2300      	movs	r3, #0
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	f002 0203 	and.w	r2, r2, #3
 800618a:	0092      	lsls	r2, r2, #2
 800618c:	4093      	lsls	r3, r2
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	4313      	orrs	r3, r2
 8006192:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006194:	4935      	ldr	r1, [pc, #212]	; (800626c <HAL_GPIO_Init+0x2ec>)
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	089b      	lsrs	r3, r3, #2
 800619a:	3302      	adds	r3, #2
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061a2:	4b38      	ldr	r3, [pc, #224]	; (8006284 <HAL_GPIO_Init+0x304>)
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	43db      	mvns	r3, r3
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	4013      	ands	r3, r2
 80061b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061c6:	4a2f      	ldr	r2, [pc, #188]	; (8006284 <HAL_GPIO_Init+0x304>)
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061cc:	4b2d      	ldr	r3, [pc, #180]	; (8006284 <HAL_GPIO_Init+0x304>)
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	43db      	mvns	r3, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	4013      	ands	r3, r2
 80061da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061f0:	4a24      	ldr	r2, [pc, #144]	; (8006284 <HAL_GPIO_Init+0x304>)
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061f6:	4b23      	ldr	r3, [pc, #140]	; (8006284 <HAL_GPIO_Init+0x304>)
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	43db      	mvns	r3, r3
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	4013      	ands	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006212:	69ba      	ldr	r2, [r7, #24]
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	4313      	orrs	r3, r2
 8006218:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800621a:	4a1a      	ldr	r2, [pc, #104]	; (8006284 <HAL_GPIO_Init+0x304>)
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006220:	4b18      	ldr	r3, [pc, #96]	; (8006284 <HAL_GPIO_Init+0x304>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	43db      	mvns	r3, r3
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	4013      	ands	r3, r2
 800622e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006238:	2b00      	cmp	r3, #0
 800623a:	d003      	beq.n	8006244 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	4313      	orrs	r3, r2
 8006242:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006244:	4a0f      	ldr	r2, [pc, #60]	; (8006284 <HAL_GPIO_Init+0x304>)
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	3301      	adds	r3, #1
 800624e:	61fb      	str	r3, [r7, #28]
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	2b0f      	cmp	r3, #15
 8006254:	f67f aea2 	bls.w	8005f9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006258:	bf00      	nop
 800625a:	bf00      	nop
 800625c:	3724      	adds	r7, #36	; 0x24
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	40023800 	.word	0x40023800
 800626c:	40013800 	.word	0x40013800
 8006270:	40020000 	.word	0x40020000
 8006274:	40020400 	.word	0x40020400
 8006278:	40020800 	.word	0x40020800
 800627c:	40020c00 	.word	0x40020c00
 8006280:	40021000 	.word	0x40021000
 8006284:	40013c00 	.word	0x40013c00

08006288 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	460b      	mov	r3, r1
 8006292:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	691a      	ldr	r2, [r3, #16]
 8006298:	887b      	ldrh	r3, [r7, #2]
 800629a:	4013      	ands	r3, r2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d002      	beq.n	80062a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062a0:	2301      	movs	r3, #1
 80062a2:	73fb      	strb	r3, [r7, #15]
 80062a4:	e001      	b.n	80062aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062a6:	2300      	movs	r3, #0
 80062a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3714      	adds	r7, #20
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	460b      	mov	r3, r1
 80062c2:	807b      	strh	r3, [r7, #2]
 80062c4:	4613      	mov	r3, r2
 80062c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062c8:	787b      	ldrb	r3, [r7, #1]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062ce:	887a      	ldrh	r2, [r7, #2]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80062d4:	e003      	b.n	80062de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80062d6:	887b      	ldrh	r3, [r7, #2]
 80062d8:	041a      	lsls	r2, r3, #16
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	619a      	str	r2, [r3, #24]
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
	...

080062ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	4603      	mov	r3, r0
 80062f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80062f6:	4b08      	ldr	r3, [pc, #32]	; (8006318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062f8:	695a      	ldr	r2, [r3, #20]
 80062fa:	88fb      	ldrh	r3, [r7, #6]
 80062fc:	4013      	ands	r3, r2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d006      	beq.n	8006310 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006302:	4a05      	ldr	r2, [pc, #20]	; (8006318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006304:	88fb      	ldrh	r3, [r7, #6]
 8006306:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006308:	88fb      	ldrh	r3, [r7, #6]
 800630a:	4618      	mov	r0, r3
 800630c:	f7fc f804 	bl	8002318 <HAL_GPIO_EXTI_Callback>
  }
}
 8006310:	bf00      	nop
 8006312:	3708      	adds	r7, #8
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	40013c00 	.word	0x40013c00

0800631c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e12b      	b.n	8006586 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7fe f896 	bl	8004474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2224      	movs	r2, #36	; 0x24
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800636e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800637e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006380:	f002 fe10 	bl	8008fa4 <HAL_RCC_GetPCLK1Freq>
 8006384:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	4a81      	ldr	r2, [pc, #516]	; (8006590 <HAL_I2C_Init+0x274>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d807      	bhi.n	80063a0 <HAL_I2C_Init+0x84>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4a80      	ldr	r2, [pc, #512]	; (8006594 <HAL_I2C_Init+0x278>)
 8006394:	4293      	cmp	r3, r2
 8006396:	bf94      	ite	ls
 8006398:	2301      	movls	r3, #1
 800639a:	2300      	movhi	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	e006      	b.n	80063ae <HAL_I2C_Init+0x92>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4a7d      	ldr	r2, [pc, #500]	; (8006598 <HAL_I2C_Init+0x27c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	bf94      	ite	ls
 80063a8:	2301      	movls	r3, #1
 80063aa:	2300      	movhi	r3, #0
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d001      	beq.n	80063b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e0e7      	b.n	8006586 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4a78      	ldr	r2, [pc, #480]	; (800659c <HAL_I2C_Init+0x280>)
 80063ba:	fba2 2303 	umull	r2, r3, r2, r3
 80063be:	0c9b      	lsrs	r3, r3, #18
 80063c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6a1b      	ldr	r3, [r3, #32]
 80063dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	4a6a      	ldr	r2, [pc, #424]	; (8006590 <HAL_I2C_Init+0x274>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d802      	bhi.n	80063f0 <HAL_I2C_Init+0xd4>
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	3301      	adds	r3, #1
 80063ee:	e009      	b.n	8006404 <HAL_I2C_Init+0xe8>
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80063f6:	fb02 f303 	mul.w	r3, r2, r3
 80063fa:	4a69      	ldr	r2, [pc, #420]	; (80065a0 <HAL_I2C_Init+0x284>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	099b      	lsrs	r3, r3, #6
 8006402:	3301      	adds	r3, #1
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	430b      	orrs	r3, r1
 800640a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006416:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	495c      	ldr	r1, [pc, #368]	; (8006590 <HAL_I2C_Init+0x274>)
 8006420:	428b      	cmp	r3, r1
 8006422:	d819      	bhi.n	8006458 <HAL_I2C_Init+0x13c>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	1e59      	subs	r1, r3, #1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	005b      	lsls	r3, r3, #1
 800642e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006432:	1c59      	adds	r1, r3, #1
 8006434:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006438:	400b      	ands	r3, r1
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <HAL_I2C_Init+0x138>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	1e59      	subs	r1, r3, #1
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	005b      	lsls	r3, r3, #1
 8006448:	fbb1 f3f3 	udiv	r3, r1, r3
 800644c:	3301      	adds	r3, #1
 800644e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006452:	e051      	b.n	80064f8 <HAL_I2C_Init+0x1dc>
 8006454:	2304      	movs	r3, #4
 8006456:	e04f      	b.n	80064f8 <HAL_I2C_Init+0x1dc>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d111      	bne.n	8006484 <HAL_I2C_Init+0x168>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	1e58      	subs	r0, r3, #1
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6859      	ldr	r1, [r3, #4]
 8006468:	460b      	mov	r3, r1
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	440b      	add	r3, r1
 800646e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006472:	3301      	adds	r3, #1
 8006474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006478:	2b00      	cmp	r3, #0
 800647a:	bf0c      	ite	eq
 800647c:	2301      	moveq	r3, #1
 800647e:	2300      	movne	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	e012      	b.n	80064aa <HAL_I2C_Init+0x18e>
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	1e58      	subs	r0, r3, #1
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6859      	ldr	r1, [r3, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	440b      	add	r3, r1
 8006492:	0099      	lsls	r1, r3, #2
 8006494:	440b      	add	r3, r1
 8006496:	fbb0 f3f3 	udiv	r3, r0, r3
 800649a:	3301      	adds	r3, #1
 800649c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	bf0c      	ite	eq
 80064a4:	2301      	moveq	r3, #1
 80064a6:	2300      	movne	r3, #0
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <HAL_I2C_Init+0x196>
 80064ae:	2301      	movs	r3, #1
 80064b0:	e022      	b.n	80064f8 <HAL_I2C_Init+0x1dc>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10e      	bne.n	80064d8 <HAL_I2C_Init+0x1bc>
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	1e58      	subs	r0, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6859      	ldr	r1, [r3, #4]
 80064c2:	460b      	mov	r3, r1
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	440b      	add	r3, r1
 80064c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80064cc:	3301      	adds	r3, #1
 80064ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064d6:	e00f      	b.n	80064f8 <HAL_I2C_Init+0x1dc>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	1e58      	subs	r0, r3, #1
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6859      	ldr	r1, [r3, #4]
 80064e0:	460b      	mov	r3, r1
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	440b      	add	r3, r1
 80064e6:	0099      	lsls	r1, r3, #2
 80064e8:	440b      	add	r3, r1
 80064ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80064ee:	3301      	adds	r3, #1
 80064f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80064f8:	6879      	ldr	r1, [r7, #4]
 80064fa:	6809      	ldr	r1, [r1, #0]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	69da      	ldr	r2, [r3, #28]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006526:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	6911      	ldr	r1, [r2, #16]
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	68d2      	ldr	r2, [r2, #12]
 8006532:	4311      	orrs	r1, r2
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6812      	ldr	r2, [r2, #0]
 8006538:	430b      	orrs	r3, r1
 800653a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	695a      	ldr	r2, [r3, #20]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	430a      	orrs	r2, r1
 8006556:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	000186a0 	.word	0x000186a0
 8006594:	001e847f 	.word	0x001e847f
 8006598:	003d08ff 	.word	0x003d08ff
 800659c:	431bde83 	.word	0x431bde83
 80065a0:	10624dd3 	.word	0x10624dd3

080065a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b088      	sub	sp, #32
 80065a8:	af02      	add	r7, sp, #8
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	607a      	str	r2, [r7, #4]
 80065ae:	461a      	mov	r2, r3
 80065b0:	460b      	mov	r3, r1
 80065b2:	817b      	strh	r3, [r7, #10]
 80065b4:	4613      	mov	r3, r2
 80065b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80065b8:	f7fe fb82 	bl	8004cc0 <HAL_GetTick>
 80065bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b20      	cmp	r3, #32
 80065c8:	f040 80e0 	bne.w	800678c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	2319      	movs	r3, #25
 80065d2:	2201      	movs	r2, #1
 80065d4:	4970      	ldr	r1, [pc, #448]	; (8006798 <HAL_I2C_Master_Transmit+0x1f4>)
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f001 fea0 	bl	800831c <I2C_WaitOnFlagUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80065e2:	2302      	movs	r3, #2
 80065e4:	e0d3      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_I2C_Master_Transmit+0x50>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e0cc      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b01      	cmp	r3, #1
 8006608:	d007      	beq.n	800661a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f042 0201 	orr.w	r2, r2, #1
 8006618:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006628:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2221      	movs	r2, #33	; 0x21
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2210      	movs	r2, #16
 8006636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	893a      	ldrh	r2, [r7, #8]
 800664a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006650:	b29a      	uxth	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4a50      	ldr	r2, [pc, #320]	; (800679c <HAL_I2C_Master_Transmit+0x1f8>)
 800665a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800665c:	8979      	ldrh	r1, [r7, #10]
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	6a3a      	ldr	r2, [r7, #32]
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f001 fd30 	bl	80080c8 <I2C_MasterRequestWrite>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e08d      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006672:	2300      	movs	r3, #0
 8006674:	613b      	str	r3, [r7, #16]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006688:	e066      	b.n	8006758 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	6a39      	ldr	r1, [r7, #32]
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f001 ff1a 	bl	80084c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00d      	beq.n	80066b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d107      	bne.n	80066b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e06b      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ba:	781a      	ldrb	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c6:	1c5a      	adds	r2, r3, #1
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066de:	3b01      	subs	r3, #1
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	d11b      	bne.n	800672c <HAL_I2C_Master_Transmit+0x188>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d017      	beq.n	800672c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006700:	781a      	ldrb	r2, [r3, #0]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670c:	1c5a      	adds	r2, r3, #1
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006716:	b29b      	uxth	r3, r3
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800672c:	697a      	ldr	r2, [r7, #20]
 800672e:	6a39      	ldr	r1, [r7, #32]
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f001 ff0a 	bl	800854a <I2C_WaitOnBTFFlagUntilTimeout>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00d      	beq.n	8006758 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006740:	2b04      	cmp	r3, #4
 8006742:	d107      	bne.n	8006754 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006752:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e01a      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800675c:	2b00      	cmp	r3, #0
 800675e:	d194      	bne.n	800668a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800676e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006788:	2300      	movs	r3, #0
 800678a:	e000      	b.n	800678e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800678c:	2302      	movs	r3, #2
  }
}
 800678e:	4618      	mov	r0, r3
 8006790:	3718      	adds	r7, #24
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	00100002 	.word	0x00100002
 800679c:	ffff0000 	.word	0xffff0000

080067a0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	607a      	str	r2, [r7, #4]
 80067aa:	461a      	mov	r2, r3
 80067ac:	460b      	mov	r3, r1
 80067ae:	817b      	strh	r3, [r7, #10]
 80067b0:	4613      	mov	r3, r2
 80067b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80067b4:	2300      	movs	r3, #0
 80067b6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	f040 808d 	bne.w	80068e0 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80067c6:	4b4a      	ldr	r3, [pc, #296]	; (80068f0 <HAL_I2C_Master_Receive_IT+0x150>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	08db      	lsrs	r3, r3, #3
 80067cc:	4a49      	ldr	r2, [pc, #292]	; (80068f4 <HAL_I2C_Master_Receive_IT+0x154>)
 80067ce:	fba2 2303 	umull	r2, r3, r2, r3
 80067d2:	0a1a      	lsrs	r2, r3, #8
 80067d4:	4613      	mov	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	009a      	lsls	r2, r3, #2
 80067dc:	4413      	add	r3, r2
 80067de:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	3b01      	subs	r3, #1
 80067e4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d116      	bne.n	800681a <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	f043 0220 	orr.w	r2, r3, #32
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e063      	b.n	80068e2 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b02      	cmp	r3, #2
 8006826:	d0db      	beq.n	80067e0 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800682e:	2b01      	cmp	r3, #1
 8006830:	d101      	bne.n	8006836 <HAL_I2C_Master_Receive_IT+0x96>
 8006832:	2302      	movs	r3, #2
 8006834:	e055      	b.n	80068e2 <HAL_I2C_Master_Receive_IT+0x142>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b01      	cmp	r3, #1
 800684a:	d007      	beq.n	800685c <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0201 	orr.w	r2, r2, #1
 800685a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800686a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2222      	movs	r2, #34	; 0x22
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2210      	movs	r2, #16
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	893a      	ldrh	r2, [r7, #8]
 800688c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4a17      	ldr	r2, [pc, #92]	; (80068f8 <HAL_I2C_Master_Receive_IT+0x158>)
 800689c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800689e:	897a      	ldrh	r2, [r7, #10]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80068ba:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80068ca:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068da:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80068dc:	2300      	movs	r3, #0
 80068de:	e000      	b.n	80068e2 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80068e0:	2302      	movs	r3, #2
  }
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	20000248 	.word	0x20000248
 80068f4:	14f8b589 	.word	0x14f8b589
 80068f8:	ffff0000 	.word	0xffff0000

080068fc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006904:	2300      	movs	r3, #0
 8006906:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006914:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800691c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006924:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	2b10      	cmp	r3, #16
 800692a:	d003      	beq.n	8006934 <HAL_I2C_EV_IRQHandler+0x38>
 800692c:	7bfb      	ldrb	r3, [r7, #15]
 800692e:	2b40      	cmp	r3, #64	; 0x40
 8006930:	f040 80c1 	bne.w	8006ab6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10d      	bne.n	800696a <HAL_I2C_EV_IRQHandler+0x6e>
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006954:	d003      	beq.n	800695e <HAL_I2C_EV_IRQHandler+0x62>
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800695c:	d101      	bne.n	8006962 <HAL_I2C_EV_IRQHandler+0x66>
 800695e:	2301      	movs	r3, #1
 8006960:	e000      	b.n	8006964 <HAL_I2C_EV_IRQHandler+0x68>
 8006962:	2300      	movs	r3, #0
 8006964:	2b01      	cmp	r3, #1
 8006966:	f000 8132 	beq.w	8006bce <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00c      	beq.n	800698e <HAL_I2C_EV_IRQHandler+0x92>
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	0a5b      	lsrs	r3, r3, #9
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	2b00      	cmp	r3, #0
 800697e:	d006      	beq.n	800698e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f001 fe84 	bl	800868e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fd83 	bl	8007492 <I2C_Master_SB>
 800698c:	e092      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	08db      	lsrs	r3, r3, #3
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d009      	beq.n	80069ae <HAL_I2C_EV_IRQHandler+0xb2>
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	0a5b      	lsrs	r3, r3, #9
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fdf9 	bl	800759e <I2C_Master_ADD10>
 80069ac:	e082      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	085b      	lsrs	r3, r3, #1
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d009      	beq.n	80069ce <HAL_I2C_EV_IRQHandler+0xd2>
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	0a5b      	lsrs	r3, r3, #9
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fe13 	bl	80075f2 <I2C_Master_ADDR>
 80069cc:	e072      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	089b      	lsrs	r3, r3, #2
 80069d2:	f003 0301 	and.w	r3, r3, #1
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d03b      	beq.n	8006a52 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069e8:	f000 80f3 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	09db      	lsrs	r3, r3, #7
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00f      	beq.n	8006a18 <HAL_I2C_EV_IRQHandler+0x11c>
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	0a9b      	lsrs	r3, r3, #10
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d009      	beq.n	8006a18 <HAL_I2C_EV_IRQHandler+0x11c>
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	089b      	lsrs	r3, r3, #2
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d103      	bne.n	8006a18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 f9f3 	bl	8006dfc <I2C_MasterTransmit_TXE>
 8006a16:	e04d      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	089b      	lsrs	r3, r3, #2
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 80d6 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	0a5b      	lsrs	r3, r3, #9
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f000 80cf 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006a34:	7bbb      	ldrb	r3, [r7, #14]
 8006a36:	2b21      	cmp	r3, #33	; 0x21
 8006a38:	d103      	bne.n	8006a42 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fa7a 	bl	8006f34 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a40:	e0c7      	b.n	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
 8006a44:	2b40      	cmp	r3, #64	; 0x40
 8006a46:	f040 80c4 	bne.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fae8 	bl	8007020 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a50:	e0bf      	b.n	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a60:	f000 80b7 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	f003 0301 	and.w	r3, r3, #1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00f      	beq.n	8006a90 <HAL_I2C_EV_IRQHandler+0x194>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	0a9b      	lsrs	r3, r3, #10
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d009      	beq.n	8006a90 <HAL_I2C_EV_IRQHandler+0x194>
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	089b      	lsrs	r3, r3, #2
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d103      	bne.n	8006a90 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fb5d 	bl	8007148 <I2C_MasterReceive_RXNE>
 8006a8e:	e011      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	089b      	lsrs	r3, r3, #2
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 809a 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	0a5b      	lsrs	r3, r3, #9
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f000 8093 	beq.w	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fc06 	bl	80072be <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ab2:	e08e      	b.n	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006ab4:	e08d      	b.n	8006bd2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d004      	beq.n	8006ac8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	61fb      	str	r3, [r7, #28]
 8006ac6:	e007      	b.n	8006ad8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	085b      	lsrs	r3, r3, #1
 8006adc:	f003 0301 	and.w	r3, r3, #1
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d012      	beq.n	8006b0a <HAL_I2C_EV_IRQHandler+0x20e>
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	0a5b      	lsrs	r3, r3, #9
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00c      	beq.n	8006b0a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006b00:	69b9      	ldr	r1, [r7, #24]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 ffc4 	bl	8007a90 <I2C_Slave_ADDR>
 8006b08:	e066      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	091b      	lsrs	r3, r3, #4
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d009      	beq.n	8006b2a <HAL_I2C_EV_IRQHandler+0x22e>
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	0a5b      	lsrs	r3, r3, #9
 8006b1a:	f003 0301 	and.w	r3, r3, #1
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d003      	beq.n	8006b2a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 fffe 	bl	8007b24 <I2C_Slave_STOPF>
 8006b28:	e056      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006b2a:	7bbb      	ldrb	r3, [r7, #14]
 8006b2c:	2b21      	cmp	r3, #33	; 0x21
 8006b2e:	d002      	beq.n	8006b36 <HAL_I2C_EV_IRQHandler+0x23a>
 8006b30:	7bbb      	ldrb	r3, [r7, #14]
 8006b32:	2b29      	cmp	r3, #41	; 0x29
 8006b34:	d125      	bne.n	8006b82 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	09db      	lsrs	r3, r3, #7
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00f      	beq.n	8006b62 <HAL_I2C_EV_IRQHandler+0x266>
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	0a9b      	lsrs	r3, r3, #10
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d009      	beq.n	8006b62 <HAL_I2C_EV_IRQHandler+0x266>
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	089b      	lsrs	r3, r3, #2
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d103      	bne.n	8006b62 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 feda 	bl	8007914 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b60:	e039      	b.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	089b      	lsrs	r3, r3, #2
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d033      	beq.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x2da>
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	0a5b      	lsrs	r3, r3, #9
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d02d      	beq.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 ff07 	bl	800798e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b80:	e029      	b.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	099b      	lsrs	r3, r3, #6
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00f      	beq.n	8006bae <HAL_I2C_EV_IRQHandler+0x2b2>
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	0a9b      	lsrs	r3, r3, #10
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d009      	beq.n	8006bae <HAL_I2C_EV_IRQHandler+0x2b2>
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	089b      	lsrs	r3, r3, #2
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d103      	bne.n	8006bae <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 ff12 	bl	80079d0 <I2C_SlaveReceive_RXNE>
 8006bac:	e014      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	089b      	lsrs	r3, r3, #2
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00e      	beq.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	0a5b      	lsrs	r3, r3, #9
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d008      	beq.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 ff40 	bl	8007a4c <I2C_SlaveReceive_BTF>
 8006bcc:	e004      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006bce:	bf00      	nop
 8006bd0:	e002      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bd2:	bf00      	nop
 8006bd4:	e000      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006bd6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006bd8:	3720      	adds	r7, #32
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b08a      	sub	sp, #40	; 0x28
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	695b      	ldr	r3, [r3, #20]
 8006bec:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c00:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	0a1b      	lsrs	r3, r3, #8
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00e      	beq.n	8006c2c <HAL_I2C_ER_IRQHandler+0x4e>
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	0a1b      	lsrs	r3, r3, #8
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d008      	beq.n	8006c2c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1c:	f043 0301 	orr.w	r3, r3, #1
 8006c20:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c2a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c2c:	6a3b      	ldr	r3, [r7, #32]
 8006c2e:	0a5b      	lsrs	r3, r3, #9
 8006c30:	f003 0301 	and.w	r3, r3, #1
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00e      	beq.n	8006c56 <HAL_I2C_ER_IRQHandler+0x78>
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	0a1b      	lsrs	r3, r3, #8
 8006c3c:	f003 0301 	and.w	r3, r3, #1
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d008      	beq.n	8006c56 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	f043 0302 	orr.w	r3, r3, #2
 8006c4a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006c54:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	0a9b      	lsrs	r3, r3, #10
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d03f      	beq.n	8006ce2 <HAL_I2C_ER_IRQHandler+0x104>
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	0a1b      	lsrs	r3, r3, #8
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d039      	beq.n	8006ce2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006c6e:	7efb      	ldrb	r3, [r7, #27]
 8006c70:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c80:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c86:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006c88:	7ebb      	ldrb	r3, [r7, #26]
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d112      	bne.n	8006cb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10f      	bne.n	8006cb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8006c94:	7cfb      	ldrb	r3, [r7, #19]
 8006c96:	2b21      	cmp	r3, #33	; 0x21
 8006c98:	d008      	beq.n	8006cac <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006c9a:	7cfb      	ldrb	r3, [r7, #19]
 8006c9c:	2b29      	cmp	r3, #41	; 0x29
 8006c9e:	d005      	beq.n	8006cac <HAL_I2C_ER_IRQHandler+0xce>
 8006ca0:	7cfb      	ldrb	r3, [r7, #19]
 8006ca2:	2b28      	cmp	r3, #40	; 0x28
 8006ca4:	d106      	bne.n	8006cb4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2b21      	cmp	r3, #33	; 0x21
 8006caa:	d103      	bne.n	8006cb4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f001 f869 	bl	8007d84 <I2C_Slave_AF>
 8006cb2:	e016      	b.n	8006ce2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006cbc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc0:	f043 0304 	orr.w	r3, r3, #4
 8006cc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006cc6:	7efb      	ldrb	r3, [r7, #27]
 8006cc8:	2b10      	cmp	r3, #16
 8006cca:	d002      	beq.n	8006cd2 <HAL_I2C_ER_IRQHandler+0xf4>
 8006ccc:	7efb      	ldrb	r3, [r7, #27]
 8006cce:	2b40      	cmp	r3, #64	; 0x40
 8006cd0:	d107      	bne.n	8006ce2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ce0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ce2:	6a3b      	ldr	r3, [r7, #32]
 8006ce4:	0adb      	lsrs	r3, r3, #11
 8006ce6:	f003 0301 	and.w	r3, r3, #1
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00e      	beq.n	8006d0c <HAL_I2C_ER_IRQHandler+0x12e>
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	0a1b      	lsrs	r3, r3, #8
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d008      	beq.n	8006d0c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	f043 0308 	orr.w	r3, r3, #8
 8006d00:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006d0a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d008      	beq.n	8006d24 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f001 f8a0 	bl	8007e64 <I2C_ITError>
  }
}
 8006d24:	bf00      	nop
 8006d26:	3728      	adds	r7, #40	; 0x28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	460b      	mov	r3, r1
 8006d86:	70fb      	strb	r3, [r7, #3]
 8006d88:	4613      	mov	r3, r2
 8006d8a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e0a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e12:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e18:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d150      	bne.n	8006ec4 <I2C_MasterTransmit_TXE+0xc8>
 8006e22:	7bfb      	ldrb	r3, [r7, #15]
 8006e24:	2b21      	cmp	r3, #33	; 0x21
 8006e26:	d14d      	bne.n	8006ec4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2b08      	cmp	r3, #8
 8006e2c:	d01d      	beq.n	8006e6a <I2C_MasterTransmit_TXE+0x6e>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	d01a      	beq.n	8006e6a <I2C_MasterTransmit_TXE+0x6e>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e3a:	d016      	beq.n	8006e6a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e4a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2211      	movs	r2, #17
 8006e50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7ff ff62 	bl	8006d2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006e68:	e060      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e78:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e88:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b40      	cmp	r3, #64	; 0x40
 8006ea2:	d107      	bne.n	8006eb4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff ff7d 	bl	8006dac <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006eb2:	e03b      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7ff ff35 	bl	8006d2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ec2:	e033      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006ec4:	7bfb      	ldrb	r3, [r7, #15]
 8006ec6:	2b21      	cmp	r3, #33	; 0x21
 8006ec8:	d005      	beq.n	8006ed6 <I2C_MasterTransmit_TXE+0xda>
 8006eca:	7bbb      	ldrb	r3, [r7, #14]
 8006ecc:	2b40      	cmp	r3, #64	; 0x40
 8006ece:	d12d      	bne.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
 8006ed2:	2b22      	cmp	r3, #34	; 0x22
 8006ed4:	d12a      	bne.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d108      	bne.n	8006ef2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eee:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006ef0:	e01c      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b40      	cmp	r3, #64	; 0x40
 8006efc:	d103      	bne.n	8006f06 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f88e 	bl	8007020 <I2C_MemoryTransmit_TXE_BTF>
}
 8006f04:	e012      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0a:	781a      	ldrb	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	3b01      	subs	r3, #1
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f2a:	e7ff      	b.n	8006f2c <I2C_MasterTransmit_TXE+0x130>
 8006f2c:	bf00      	nop
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f40:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	2b21      	cmp	r3, #33	; 0x21
 8006f4c:	d164      	bne.n	8007018 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d012      	beq.n	8006f7e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5c:	781a      	ldrb	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006f7c:	e04c      	b.n	8007018 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b08      	cmp	r3, #8
 8006f82:	d01d      	beq.n	8006fc0 <I2C_MasterTransmit_BTF+0x8c>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b20      	cmp	r3, #32
 8006f88:	d01a      	beq.n	8006fc0 <I2C_MasterTransmit_BTF+0x8c>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f90:	d016      	beq.n	8006fc0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fa0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2211      	movs	r2, #17
 8006fa6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7ff feb7 	bl	8006d2c <HAL_I2C_MasterTxCpltCallback>
}
 8006fbe:	e02b      	b.n	8007018 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fce:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fde:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b40      	cmp	r3, #64	; 0x40
 8006ff8:	d107      	bne.n	800700a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7ff fed2 	bl	8006dac <HAL_I2C_MemTxCpltCallback>
}
 8007008:	e006      	b.n	8007018 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff fe8a 	bl	8006d2c <HAL_I2C_MasterTxCpltCallback>
}
 8007018:	bf00      	nop
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800702e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007034:	2b00      	cmp	r3, #0
 8007036:	d11d      	bne.n	8007074 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800703c:	2b01      	cmp	r3, #1
 800703e:	d10b      	bne.n	8007058 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007044:	b2da      	uxtb	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007050:	1c9a      	adds	r2, r3, #2
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007056:	e073      	b.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800705c:	b29b      	uxth	r3, r3
 800705e:	121b      	asrs	r3, r3, #8
 8007060:	b2da      	uxtb	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007072:	e065      	b.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007078:	2b01      	cmp	r3, #1
 800707a:	d10b      	bne.n	8007094 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007080:	b2da      	uxtb	r2, r3
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800708c:	1c5a      	adds	r2, r3, #1
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007092:	e055      	b.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007098:	2b02      	cmp	r3, #2
 800709a:	d151      	bne.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800709c:	7bfb      	ldrb	r3, [r7, #15]
 800709e:	2b22      	cmp	r3, #34	; 0x22
 80070a0:	d10d      	bne.n	80070be <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070b0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070b6:	1c5a      	adds	r2, r3, #1
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	651a      	str	r2, [r3, #80]	; 0x50
}
 80070bc:	e040      	b.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d015      	beq.n	80070f4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
 80070ca:	2b21      	cmp	r3, #33	; 0x21
 80070cc:	d112      	bne.n	80070f4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	781a      	ldrb	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070de:	1c5a      	adds	r2, r3, #1
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80070f2:	e025      	b.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d120      	bne.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80070fe:	7bfb      	ldrb	r3, [r7, #15]
 8007100:	2b21      	cmp	r3, #33	; 0x21
 8007102:	d11d      	bne.n	8007140 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685a      	ldr	r2, [r3, #4]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007112:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007122:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2220      	movs	r2, #32
 800712e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f7ff fe36 	bl	8006dac <HAL_I2C_MemTxCpltCallback>
}
 8007140:	bf00      	nop
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b22      	cmp	r3, #34	; 0x22
 800715a:	f040 80ac 	bne.w	80072b6 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007162:	b29b      	uxth	r3, r3
 8007164:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2b03      	cmp	r3, #3
 800716a:	d921      	bls.n	80071b0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	691a      	ldr	r2, [r3, #16]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	b2d2      	uxtb	r2, r2
 8007178:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	1c5a      	adds	r2, r3, #1
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007188:	b29b      	uxth	r3, r3
 800718a:	3b01      	subs	r3, #1
 800718c:	b29a      	uxth	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007196:	b29b      	uxth	r3, r3
 8007198:	2b03      	cmp	r3, #3
 800719a:	f040 808c 	bne.w	80072b6 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ac:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80071ae:	e082      	b.n	80072b6 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d075      	beq.n	80072a4 <I2C_MasterReceive_RXNE+0x15c>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d002      	beq.n	80071c4 <I2C_MasterReceive_RXNE+0x7c>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d16f      	bne.n	80072a4 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f001 fa01 	bl	80085cc <I2C_WaitOnSTOPRequestThroughIT>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d142      	bne.n	8007256 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071de:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071ee:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	691a      	ldr	r2, [r3, #16]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fa:	b2d2      	uxtb	r2, r2
 80071fc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b29a      	uxth	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2220      	movs	r2, #32
 800721a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b40      	cmp	r3, #64	; 0x40
 8007228:	d10a      	bne.n	8007240 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7ff fdc1 	bl	8006dc0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800723e:	e03a      	b.n	80072b6 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2212      	movs	r2, #18
 800724c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7ff fd76 	bl	8006d40 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007254:	e02f      	b.n	80072b6 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007264:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	691a      	ldr	r2, [r3, #16]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	b2d2      	uxtb	r2, r2
 8007272:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007278:	1c5a      	adds	r2, r3, #1
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007282:	b29b      	uxth	r3, r3
 8007284:	3b01      	subs	r3, #1
 8007286:	b29a      	uxth	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2220      	movs	r2, #32
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f7ff fd99 	bl	8006dd4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80072a2:	e008      	b.n	80072b6 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072b2:	605a      	str	r2, [r3, #4]
}
 80072b4:	e7ff      	b.n	80072b6 <I2C_MasterReceive_RXNE+0x16e>
 80072b6:	bf00      	nop
 80072b8:	3710      	adds	r7, #16
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ca:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d11b      	bne.n	800730e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685a      	ldr	r2, [r3, #4]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072e4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	691a      	ldr	r2, [r3, #16]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	b2d2      	uxtb	r2, r2
 80072f2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f8:	1c5a      	adds	r2, r3, #1
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007302:	b29b      	uxth	r3, r3
 8007304:	3b01      	subs	r3, #1
 8007306:	b29a      	uxth	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800730c:	e0bd      	b.n	800748a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007312:	b29b      	uxth	r3, r3
 8007314:	2b03      	cmp	r3, #3
 8007316:	d129      	bne.n	800736c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007326:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b04      	cmp	r3, #4
 800732c:	d00a      	beq.n	8007344 <I2C_MasterReceive_BTF+0x86>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2b02      	cmp	r3, #2
 8007332:	d007      	beq.n	8007344 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007342:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	691a      	ldr	r2, [r3, #16]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734e:	b2d2      	uxtb	r2, r2
 8007350:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800736a:	e08e      	b.n	800748a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007370:	b29b      	uxth	r3, r3
 8007372:	2b02      	cmp	r3, #2
 8007374:	d176      	bne.n	8007464 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d002      	beq.n	8007382 <I2C_MasterReceive_BTF+0xc4>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2b10      	cmp	r3, #16
 8007380:	d108      	bne.n	8007394 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007390:	601a      	str	r2, [r3, #0]
 8007392:	e019      	b.n	80073c8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2b04      	cmp	r3, #4
 8007398:	d002      	beq.n	80073a0 <I2C_MasterReceive_BTF+0xe2>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2b02      	cmp	r3, #2
 800739e:	d108      	bne.n	80073b2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073ae:	601a      	str	r2, [r3, #0]
 80073b0:	e00a      	b.n	80073c8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2b10      	cmp	r3, #16
 80073b6:	d007      	beq.n	80073c8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	691a      	ldr	r2, [r3, #16]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d2:	b2d2      	uxtb	r2, r2
 80073d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073da:	1c5a      	adds	r2, r3, #1
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	3b01      	subs	r3, #1
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	691a      	ldr	r2, [r3, #16]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	b2d2      	uxtb	r2, r2
 80073fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007400:	1c5a      	adds	r2, r3, #1
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800740a:	b29b      	uxth	r3, r3
 800740c:	3b01      	subs	r3, #1
 800740e:	b29a      	uxth	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007422:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2b40      	cmp	r3, #64	; 0x40
 8007436:	d10a      	bne.n	800744e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f7ff fcba 	bl	8006dc0 <HAL_I2C_MemRxCpltCallback>
}
 800744c:	e01d      	b.n	800748a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2212      	movs	r2, #18
 800745a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f7ff fc6f 	bl	8006d40 <HAL_I2C_MasterRxCpltCallback>
}
 8007462:	e012      	b.n	800748a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	691a      	ldr	r2, [r3, #16]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007480:	b29b      	uxth	r3, r3
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800748a:	bf00      	nop
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b40      	cmp	r3, #64	; 0x40
 80074a4:	d117      	bne.n	80074d6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d109      	bne.n	80074c2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	461a      	mov	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074be:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80074c0:	e067      	b.n	8007592 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	f043 0301 	orr.w	r3, r3, #1
 80074cc:	b2da      	uxtb	r2, r3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	611a      	str	r2, [r3, #16]
}
 80074d4:	e05d      	b.n	8007592 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074de:	d133      	bne.n	8007548 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	2b21      	cmp	r3, #33	; 0x21
 80074ea:	d109      	bne.n	8007500 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	461a      	mov	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074fc:	611a      	str	r2, [r3, #16]
 80074fe:	e008      	b.n	8007512 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007504:	b2db      	uxtb	r3, r3
 8007506:	f043 0301 	orr.w	r3, r3, #1
 800750a:	b2da      	uxtb	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007516:	2b00      	cmp	r3, #0
 8007518:	d004      	beq.n	8007524 <I2C_Master_SB+0x92>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800751e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007520:	2b00      	cmp	r3, #0
 8007522:	d108      	bne.n	8007536 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007528:	2b00      	cmp	r3, #0
 800752a:	d032      	beq.n	8007592 <I2C_Master_SB+0x100>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007532:	2b00      	cmp	r3, #0
 8007534:	d02d      	beq.n	8007592 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007544:	605a      	str	r2, [r3, #4]
}
 8007546:	e024      	b.n	8007592 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10e      	bne.n	800756e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007554:	b29b      	uxth	r3, r3
 8007556:	11db      	asrs	r3, r3, #7
 8007558:	b2db      	uxtb	r3, r3
 800755a:	f003 0306 	and.w	r3, r3, #6
 800755e:	b2db      	uxtb	r3, r3
 8007560:	f063 030f 	orn	r3, r3, #15
 8007564:	b2da      	uxtb	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	611a      	str	r2, [r3, #16]
}
 800756c:	e011      	b.n	8007592 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007572:	2b01      	cmp	r3, #1
 8007574:	d10d      	bne.n	8007592 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800757a:	b29b      	uxth	r3, r3
 800757c:	11db      	asrs	r3, r3, #7
 800757e:	b2db      	uxtb	r3, r3
 8007580:	f003 0306 	and.w	r3, r3, #6
 8007584:	b2db      	uxtb	r3, r3
 8007586:	f063 030e 	orn	r3, r3, #14
 800758a:	b2da      	uxtb	r2, r3
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	611a      	str	r2, [r3, #16]
}
 8007592:	bf00      	nop
 8007594:	370c      	adds	r7, #12
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr

0800759e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800759e:	b480      	push	{r7}
 80075a0:	b083      	sub	sp, #12
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075aa:	b2da      	uxtb	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d004      	beq.n	80075c4 <I2C_Master_ADD10+0x26>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d108      	bne.n	80075d6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00c      	beq.n	80075e6 <I2C_Master_ADD10+0x48>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d007      	beq.n	80075e6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	685a      	ldr	r2, [r3, #4]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075e4:	605a      	str	r2, [r3, #4]
  }
}
 80075e6:	bf00      	nop
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr

080075f2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80075f2:	b480      	push	{r7}
 80075f4:	b091      	sub	sp, #68	; 0x44
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007600:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007608:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800760e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b22      	cmp	r3, #34	; 0x22
 800761a:	f040 8169 	bne.w	80078f0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10f      	bne.n	8007646 <I2C_Master_ADDR+0x54>
 8007626:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800762a:	2b40      	cmp	r3, #64	; 0x40
 800762c:	d10b      	bne.n	8007646 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800762e:	2300      	movs	r3, #0
 8007630:	633b      	str	r3, [r7, #48]	; 0x30
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	633b      	str	r3, [r7, #48]	; 0x30
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	633b      	str	r3, [r7, #48]	; 0x30
 8007642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007644:	e160      	b.n	8007908 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800764a:	2b00      	cmp	r3, #0
 800764c:	d11d      	bne.n	800768a <I2C_Master_ADDR+0x98>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007656:	d118      	bne.n	800768a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007658:	2300      	movs	r3, #0
 800765a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800766c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800767c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007682:	1c5a      	adds	r2, r3, #1
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	651a      	str	r2, [r3, #80]	; 0x50
 8007688:	e13e      	b.n	8007908 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800768e:	b29b      	uxth	r3, r3
 8007690:	2b00      	cmp	r3, #0
 8007692:	d113      	bne.n	80076bc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007694:	2300      	movs	r3, #0
 8007696:	62bb      	str	r3, [r7, #40]	; 0x28
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	62bb      	str	r3, [r7, #40]	; 0x28
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80076a8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	e115      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	f040 808a 	bne.w	80077dc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80076c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076ce:	d137      	bne.n	8007740 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076de:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ee:	d113      	bne.n	8007718 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076fe:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007700:	2300      	movs	r3, #0
 8007702:	627b      	str	r3, [r7, #36]	; 0x24
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	627b      	str	r3, [r7, #36]	; 0x24
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	627b      	str	r3, [r7, #36]	; 0x24
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	e0e7      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007718:	2300      	movs	r3, #0
 800771a:	623b      	str	r3, [r7, #32]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	623b      	str	r3, [r7, #32]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	623b      	str	r3, [r7, #32]
 800772c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e0d3      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007742:	2b08      	cmp	r3, #8
 8007744:	d02e      	beq.n	80077a4 <I2C_Master_ADDR+0x1b2>
 8007746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007748:	2b20      	cmp	r3, #32
 800774a:	d02b      	beq.n	80077a4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800774c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800774e:	2b12      	cmp	r3, #18
 8007750:	d102      	bne.n	8007758 <I2C_Master_ADDR+0x166>
 8007752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007754:	2b01      	cmp	r3, #1
 8007756:	d125      	bne.n	80077a4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775a:	2b04      	cmp	r3, #4
 800775c:	d00e      	beq.n	800777c <I2C_Master_ADDR+0x18a>
 800775e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007760:	2b02      	cmp	r3, #2
 8007762:	d00b      	beq.n	800777c <I2C_Master_ADDR+0x18a>
 8007764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007766:	2b10      	cmp	r3, #16
 8007768:	d008      	beq.n	800777c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007778:	601a      	str	r2, [r3, #0]
 800777a:	e007      	b.n	800778c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800778a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800778c:	2300      	movs	r3, #0
 800778e:	61fb      	str	r3, [r7, #28]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	61fb      	str	r3, [r7, #28]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	699b      	ldr	r3, [r3, #24]
 800779e:	61fb      	str	r3, [r7, #28]
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	e0a1      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077b2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077b4:	2300      	movs	r3, #0
 80077b6:	61bb      	str	r3, [r7, #24]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	61bb      	str	r3, [r7, #24]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	61bb      	str	r3, [r7, #24]
 80077c8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077d8:	601a      	str	r2, [r3, #0]
 80077da:	e085      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d14d      	bne.n	8007882 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80077e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e8:	2b04      	cmp	r3, #4
 80077ea:	d016      	beq.n	800781a <I2C_Master_ADDR+0x228>
 80077ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d013      	beq.n	800781a <I2C_Master_ADDR+0x228>
 80077f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f4:	2b10      	cmp	r3, #16
 80077f6:	d010      	beq.n	800781a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007806:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007816:	601a      	str	r2, [r3, #0]
 8007818:	e007      	b.n	800782a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007828:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007834:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007838:	d117      	bne.n	800786a <I2C_Master_ADDR+0x278>
 800783a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007840:	d00b      	beq.n	800785a <I2C_Master_ADDR+0x268>
 8007842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007844:	2b01      	cmp	r3, #1
 8007846:	d008      	beq.n	800785a <I2C_Master_ADDR+0x268>
 8007848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784a:	2b08      	cmp	r3, #8
 800784c:	d005      	beq.n	800785a <I2C_Master_ADDR+0x268>
 800784e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007850:	2b10      	cmp	r3, #16
 8007852:	d002      	beq.n	800785a <I2C_Master_ADDR+0x268>
 8007854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007856:	2b20      	cmp	r3, #32
 8007858:	d107      	bne.n	800786a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007868:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800786a:	2300      	movs	r3, #0
 800786c:	617b      	str	r3, [r7, #20]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	617b      	str	r3, [r7, #20]
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	e032      	b.n	80078e8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007890:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800789c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a0:	d117      	bne.n	80078d2 <I2C_Master_ADDR+0x2e0>
 80078a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80078a8:	d00b      	beq.n	80078c2 <I2C_Master_ADDR+0x2d0>
 80078aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d008      	beq.n	80078c2 <I2C_Master_ADDR+0x2d0>
 80078b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b2:	2b08      	cmp	r3, #8
 80078b4:	d005      	beq.n	80078c2 <I2C_Master_ADDR+0x2d0>
 80078b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b8:	2b10      	cmp	r3, #16
 80078ba:	d002      	beq.n	80078c2 <I2C_Master_ADDR+0x2d0>
 80078bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078be:	2b20      	cmp	r3, #32
 80078c0:	d107      	bne.n	80078d2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d2:	2300      	movs	r3, #0
 80078d4:	613b      	str	r3, [r7, #16]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	695b      	ldr	r3, [r3, #20]
 80078dc:	613b      	str	r3, [r7, #16]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80078ee:	e00b      	b.n	8007908 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078f0:	2300      	movs	r3, #0
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	60fb      	str	r3, [r7, #12]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	60fb      	str	r3, [r7, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]
}
 8007906:	e7ff      	b.n	8007908 <I2C_Master_ADDR+0x316>
 8007908:	bf00      	nop
 800790a:	3744      	adds	r7, #68	; 0x44
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007922:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007928:	b29b      	uxth	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	d02b      	beq.n	8007986 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007932:	781a      	ldrb	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793e:	1c5a      	adds	r2, r3, #1
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007948:	b29b      	uxth	r3, r3
 800794a:	3b01      	subs	r3, #1
 800794c:	b29a      	uxth	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007956:	b29b      	uxth	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	d114      	bne.n	8007986 <I2C_SlaveTransmit_TXE+0x72>
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	2b29      	cmp	r3, #41	; 0x29
 8007960:	d111      	bne.n	8007986 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007970:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2221      	movs	r2, #33	; 0x21
 8007976:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2228      	movs	r2, #40	; 0x28
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7ff f9e7 	bl	8006d54 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007986:	bf00      	nop
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800799a:	b29b      	uxth	r3, r3
 800799c:	2b00      	cmp	r3, #0
 800799e:	d011      	beq.n	80079c4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	781a      	ldrb	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	3b01      	subs	r3, #1
 80079be:	b29a      	uxth	r2, r3
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079de:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d02c      	beq.n	8007a44 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	691a      	ldr	r2, [r3, #16]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f4:	b2d2      	uxtb	r2, r2
 80079f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	1c5a      	adds	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d114      	bne.n	8007a44 <I2C_SlaveReceive_RXNE+0x74>
 8007a1a:	7bfb      	ldrb	r3, [r7, #15]
 8007a1c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a1e:	d111      	bne.n	8007a44 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a2e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2222      	movs	r2, #34	; 0x22
 8007a34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2228      	movs	r2, #40	; 0x28
 8007a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff f992 	bl	8006d68 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007a44:	bf00      	nop
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d012      	beq.n	8007a84 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	691a      	ldr	r2, [r3, #16]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a68:	b2d2      	uxtb	r2, r2
 8007a6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	1c5a      	adds	r2, r3, #1
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	3b01      	subs	r3, #1
 8007a7e:	b29a      	uxth	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007aaa:	2b28      	cmp	r3, #40	; 0x28
 8007aac:	d127      	bne.n	8007afe <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007abc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	089b      	lsrs	r3, r3, #2
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007aca:	2301      	movs	r3, #1
 8007acc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	09db      	lsrs	r3, r3, #7
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d103      	bne.n	8007ae2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	81bb      	strh	r3, [r7, #12]
 8007ae0:	e002      	b.n	8007ae8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007af0:	89ba      	ldrh	r2, [r7, #12]
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7ff f940 	bl	8006d7c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007afc:	e00e      	b.n	8007b1c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007afe:	2300      	movs	r3, #0
 8007b00:	60bb      	str	r3, [r7, #8]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	695b      	ldr	r3, [r3, #20]
 8007b08:	60bb      	str	r3, [r7, #8]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	60bb      	str	r3, [r7, #8]
 8007b12:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007b1c:	bf00      	nop
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b32:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	685a      	ldr	r2, [r3, #4]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b42:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007b44:	2300      	movs	r3, #0
 8007b46:	60bb      	str	r3, [r7, #8]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	60bb      	str	r3, [r7, #8]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f042 0201 	orr.w	r2, r2, #1
 8007b5e:	601a      	str	r2, [r3, #0]
 8007b60:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b70:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b80:	d172      	bne.n	8007c68 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
 8007b84:	2b22      	cmp	r3, #34	; 0x22
 8007b86:	d002      	beq.n	8007b8e <I2C_Slave_STOPF+0x6a>
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b8c:	d135      	bne.n	8007bfa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d005      	beq.n	8007bb2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007baa:	f043 0204 	orr.w	r2, r3, #4
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	685a      	ldr	r2, [r3, #4]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bc0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7fe f8e0 	bl	8005d8c <HAL_DMA_GetState>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d049      	beq.n	8007c66 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	4a69      	ldr	r2, [pc, #420]	; (8007d7c <I2C_Slave_STOPF+0x258>)
 8007bd8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fd ff28 	bl	8005a34 <HAL_DMA_Abort_IT>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d03d      	beq.n	8007c66 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bf8:	e035      	b.n	8007c66 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d005      	beq.n	8007c1e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	f043 0204 	orr.w	r2, r3, #4
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fe f8aa 	bl	8005d8c <HAL_DMA_GetState>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d014      	beq.n	8007c68 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c42:	4a4e      	ldr	r2, [pc, #312]	; (8007d7c <I2C_Slave_STOPF+0x258>)
 8007c44:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fd fef2 	bl	8005a34 <HAL_DMA_Abort_IT>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d008      	beq.n	8007c68 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007c60:	4610      	mov	r0, r2
 8007c62:	4798      	blx	r3
 8007c64:	e000      	b.n	8007c68 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c66:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d03e      	beq.n	8007cf0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	695b      	ldr	r3, [r3, #20]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b04      	cmp	r3, #4
 8007c7e:	d112      	bne.n	8007ca6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	691a      	ldr	r2, [r3, #16]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	b2d2      	uxtb	r2, r2
 8007c8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	1c5a      	adds	r2, r3, #1
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	b29a      	uxth	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cb0:	2b40      	cmp	r3, #64	; 0x40
 8007cb2:	d112      	bne.n	8007cda <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	691a      	ldr	r2, [r3, #16]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cbe:	b2d2      	uxtb	r2, r2
 8007cc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc6:	1c5a      	adds	r2, r3, #1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d005      	beq.n	8007cf0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce8:	f043 0204 	orr.w	r2, r3, #4
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d003      	beq.n	8007d00 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f8b3 	bl	8007e64 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007cfe:	e039      	b.n	8007d74 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007d00:	7bfb      	ldrb	r3, [r7, #15]
 8007d02:	2b2a      	cmp	r3, #42	; 0x2a
 8007d04:	d109      	bne.n	8007d1a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2228      	movs	r2, #40	; 0x28
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff f827 	bl	8006d68 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b28      	cmp	r3, #40	; 0x28
 8007d24:	d111      	bne.n	8007d4a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a15      	ldr	r2, [pc, #84]	; (8007d80 <I2C_Slave_STOPF+0x25c>)
 8007d2a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2220      	movs	r2, #32
 8007d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7ff f828 	bl	8006d98 <HAL_I2C_ListenCpltCallback>
}
 8007d48:	e014      	b.n	8007d74 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d4e:	2b22      	cmp	r3, #34	; 0x22
 8007d50:	d002      	beq.n	8007d58 <I2C_Slave_STOPF+0x234>
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	2b22      	cmp	r3, #34	; 0x22
 8007d56:	d10d      	bne.n	8007d74 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2220      	movs	r2, #32
 8007d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f7fe fffa 	bl	8006d68 <HAL_I2C_SlaveRxCpltCallback>
}
 8007d74:	bf00      	nop
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	080081cd 	.word	0x080081cd
 8007d80:	ffff0000 	.word	0xffff0000

08007d84 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d92:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d98:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	2b08      	cmp	r3, #8
 8007d9e:	d002      	beq.n	8007da6 <I2C_Slave_AF+0x22>
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	2b20      	cmp	r3, #32
 8007da4:	d129      	bne.n	8007dfa <I2C_Slave_AF+0x76>
 8007da6:	7bfb      	ldrb	r3, [r7, #15]
 8007da8:	2b28      	cmp	r3, #40	; 0x28
 8007daa:	d126      	bne.n	8007dfa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a2c      	ldr	r2, [pc, #176]	; (8007e60 <I2C_Slave_AF+0xdc>)
 8007db0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	685a      	ldr	r2, [r3, #4]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007dc0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007dca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dda:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f7fe ffd0 	bl	8006d98 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007df8:	e02e      	b.n	8007e58 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007dfa:	7bfb      	ldrb	r3, [r7, #15]
 8007dfc:	2b21      	cmp	r3, #33	; 0x21
 8007dfe:	d126      	bne.n	8007e4e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a17      	ldr	r2, [pc, #92]	; (8007e60 <I2C_Slave_AF+0xdc>)
 8007e04:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2221      	movs	r2, #33	; 0x21
 8007e0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685a      	ldr	r2, [r3, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e2a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e34:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e44:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f7fe ff84 	bl	8006d54 <HAL_I2C_SlaveTxCpltCallback>
}
 8007e4c:	e004      	b.n	8007e58 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e56:	615a      	str	r2, [r3, #20]
}
 8007e58:	bf00      	nop
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	ffff0000 	.word	0xffff0000

08007e64 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e72:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e7a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007e7c:	7bbb      	ldrb	r3, [r7, #14]
 8007e7e:	2b10      	cmp	r3, #16
 8007e80:	d002      	beq.n	8007e88 <I2C_ITError+0x24>
 8007e82:	7bbb      	ldrb	r3, [r7, #14]
 8007e84:	2b40      	cmp	r3, #64	; 0x40
 8007e86:	d10a      	bne.n	8007e9e <I2C_ITError+0x3a>
 8007e88:	7bfb      	ldrb	r3, [r7, #15]
 8007e8a:	2b22      	cmp	r3, #34	; 0x22
 8007e8c:	d107      	bne.n	8007e9e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e9c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007ea4:	2b28      	cmp	r3, #40	; 0x28
 8007ea6:	d107      	bne.n	8007eb8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2228      	movs	r2, #40	; 0x28
 8007eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007eb6:	e015      	b.n	8007ee4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ec6:	d00a      	beq.n	8007ede <I2C_ITError+0x7a>
 8007ec8:	7bfb      	ldrb	r3, [r7, #15]
 8007eca:	2b60      	cmp	r3, #96	; 0x60
 8007ecc:	d007      	beq.n	8007ede <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2220      	movs	r2, #32
 8007ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ef2:	d162      	bne.n	8007fba <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f02:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d020      	beq.n	8007f54 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f16:	4a6a      	ldr	r2, [pc, #424]	; (80080c0 <I2C_ITError+0x25c>)
 8007f18:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fd fd88 	bl	8005a34 <HAL_DMA_Abort_IT>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f000 8089 	beq.w	800803e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f022 0201 	bic.w	r2, r2, #1
 8007f3a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f4e:	4610      	mov	r0, r2
 8007f50:	4798      	blx	r3
 8007f52:	e074      	b.n	800803e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f58:	4a59      	ldr	r2, [pc, #356]	; (80080c0 <I2C_ITError+0x25c>)
 8007f5a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f60:	4618      	mov	r0, r3
 8007f62:	f7fd fd67 	bl	8005a34 <HAL_DMA_Abort_IT>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d068      	beq.n	800803e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f76:	2b40      	cmp	r3, #64	; 0x40
 8007f78:	d10b      	bne.n	8007f92 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	691a      	ldr	r2, [r3, #16]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f84:	b2d2      	uxtb	r2, r2
 8007f86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f022 0201 	bic.w	r2, r2, #1
 8007fa0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fb4:	4610      	mov	r0, r2
 8007fb6:	4798      	blx	r3
 8007fb8:	e041      	b.n	800803e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	2b60      	cmp	r3, #96	; 0x60
 8007fc4:	d125      	bne.n	8008012 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2220      	movs	r2, #32
 8007fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fde:	2b40      	cmp	r3, #64	; 0x40
 8007fe0:	d10b      	bne.n	8007ffa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	691a      	ldr	r2, [r3, #16]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fec:	b2d2      	uxtb	r2, r2
 8007fee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0201 	bic.w	r2, r2, #1
 8008008:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f7fe feec 	bl	8006de8 <HAL_I2C_AbortCpltCallback>
 8008010:	e015      	b.n	800803e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800801c:	2b40      	cmp	r3, #64	; 0x40
 800801e:	d10b      	bne.n	8008038 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	691a      	ldr	r2, [r3, #16]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802a:	b2d2      	uxtb	r2, r2
 800802c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7fe fecb 	bl	8006dd4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008042:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10e      	bne.n	800806c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008054:	2b00      	cmp	r3, #0
 8008056:	d109      	bne.n	800806c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800805e:	2b00      	cmp	r3, #0
 8008060:	d104      	bne.n	800806c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008068:	2b00      	cmp	r3, #0
 800806a:	d007      	beq.n	800807c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800807a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008082:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b04      	cmp	r3, #4
 800808e:	d113      	bne.n	80080b8 <I2C_ITError+0x254>
 8008090:	7bfb      	ldrb	r3, [r7, #15]
 8008092:	2b28      	cmp	r3, #40	; 0x28
 8008094:	d110      	bne.n	80080b8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a0a      	ldr	r2, [pc, #40]	; (80080c4 <I2C_ITError+0x260>)
 800809a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7fe fe70 	bl	8006d98 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	080081cd 	.word	0x080081cd
 80080c4:	ffff0000 	.word	0xffff0000

080080c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	607a      	str	r2, [r7, #4]
 80080d2:	603b      	str	r3, [r7, #0]
 80080d4:	460b      	mov	r3, r1
 80080d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	2b08      	cmp	r3, #8
 80080e2:	d006      	beq.n	80080f2 <I2C_MasterRequestWrite+0x2a>
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d003      	beq.n	80080f2 <I2C_MasterRequestWrite+0x2a>
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80080f0:	d108      	bne.n	8008104 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e00b      	b.n	800811c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008108:	2b12      	cmp	r3, #18
 800810a:	d107      	bne.n	800811c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800811a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 f8f7 	bl	800831c <I2C_WaitOnFlagUntilTimeout>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00d      	beq.n	8008150 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800813e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008142:	d103      	bne.n	800814c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f44f 7200 	mov.w	r2, #512	; 0x200
 800814a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e035      	b.n	80081bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008158:	d108      	bne.n	800816c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800815a:	897b      	ldrh	r3, [r7, #10]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	461a      	mov	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008168:	611a      	str	r2, [r3, #16]
 800816a:	e01b      	b.n	80081a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800816c:	897b      	ldrh	r3, [r7, #10]
 800816e:	11db      	asrs	r3, r3, #7
 8008170:	b2db      	uxtb	r3, r3
 8008172:	f003 0306 	and.w	r3, r3, #6
 8008176:	b2db      	uxtb	r3, r3
 8008178:	f063 030f 	orn	r3, r3, #15
 800817c:	b2da      	uxtb	r2, r3
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	490e      	ldr	r1, [pc, #56]	; (80081c4 <I2C_MasterRequestWrite+0xfc>)
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 f91d 	bl	80083ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e010      	b.n	80081bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800819a:	897b      	ldrh	r3, [r7, #10]
 800819c:	b2da      	uxtb	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	4907      	ldr	r1, [pc, #28]	; (80081c8 <I2C_MasterRequestWrite+0x100>)
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f000 f90d 	bl	80083ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3718      	adds	r7, #24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	00010008 	.word	0x00010008
 80081c8:	00010002 	.word	0x00010002

080081cc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081dc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081e4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80081e6:	4b4b      	ldr	r3, [pc, #300]	; (8008314 <I2C_DMAAbort+0x148>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	08db      	lsrs	r3, r3, #3
 80081ec:	4a4a      	ldr	r2, [pc, #296]	; (8008318 <I2C_DMAAbort+0x14c>)
 80081ee:	fba2 2303 	umull	r2, r3, r2, r3
 80081f2:	0a1a      	lsrs	r2, r3, #8
 80081f4:	4613      	mov	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	00da      	lsls	r2, r3, #3
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d106      	bne.n	8008214 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820a:	f043 0220 	orr.w	r2, r3, #32
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008212:	e00a      	b.n	800822a <I2C_DMAAbort+0x5e>
    }
    count--;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3b01      	subs	r3, #1
 8008218:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008228:	d0ea      	beq.n	8008200 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008236:	2200      	movs	r2, #0
 8008238:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823e:	2b00      	cmp	r3, #0
 8008240:	d003      	beq.n	800824a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008246:	2200      	movs	r2, #0
 8008248:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008258:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2200      	movs	r2, #0
 800825e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008264:	2b00      	cmp	r3, #0
 8008266:	d003      	beq.n	8008270 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800826c:	2200      	movs	r2, #0
 800826e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008274:	2b00      	cmp	r3, #0
 8008276:	d003      	beq.n	8008280 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800827c:	2200      	movs	r2, #0
 800827e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 0201 	bic.w	r2, r2, #1
 800828e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008296:	b2db      	uxtb	r3, r3
 8008298:	2b60      	cmp	r3, #96	; 0x60
 800829a:	d10e      	bne.n	80082ba <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	2220      	movs	r2, #32
 80082a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	2200      	movs	r2, #0
 80082b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80082b2:	6978      	ldr	r0, [r7, #20]
 80082b4:	f7fe fd98 	bl	8006de8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80082b8:	e027      	b.n	800830a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80082ba:	7cfb      	ldrb	r3, [r7, #19]
 80082bc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80082c0:	2b28      	cmp	r3, #40	; 0x28
 80082c2:	d117      	bne.n	80082f4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f042 0201 	orr.w	r2, r2, #1
 80082d2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082e2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	2200      	movs	r2, #0
 80082e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	2228      	movs	r2, #40	; 0x28
 80082ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80082f2:	e007      	b.n	8008304 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	2220      	movs	r2, #32
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008304:	6978      	ldr	r0, [r7, #20]
 8008306:	f7fe fd65 	bl	8006dd4 <HAL_I2C_ErrorCallback>
}
 800830a:	bf00      	nop
 800830c:	3718      	adds	r7, #24
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	20000248 	.word	0x20000248
 8008318:	14f8b589 	.word	0x14f8b589

0800831c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	4613      	mov	r3, r2
 800832a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800832c:	e025      	b.n	800837a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008334:	d021      	beq.n	800837a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008336:	f7fc fcc3 	bl	8004cc0 <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	683a      	ldr	r2, [r7, #0]
 8008342:	429a      	cmp	r2, r3
 8008344:	d302      	bcc.n	800834c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d116      	bne.n	800837a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2220      	movs	r2, #32
 8008356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008366:	f043 0220 	orr.w	r2, r3, #32
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e023      	b.n	80083c2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	0c1b      	lsrs	r3, r3, #16
 800837e:	b2db      	uxtb	r3, r3
 8008380:	2b01      	cmp	r3, #1
 8008382:	d10d      	bne.n	80083a0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	43da      	mvns	r2, r3
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	4013      	ands	r3, r2
 8008390:	b29b      	uxth	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	bf0c      	ite	eq
 8008396:	2301      	moveq	r3, #1
 8008398:	2300      	movne	r3, #0
 800839a:	b2db      	uxtb	r3, r3
 800839c:	461a      	mov	r2, r3
 800839e:	e00c      	b.n	80083ba <I2C_WaitOnFlagUntilTimeout+0x9e>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	43da      	mvns	r2, r3
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	4013      	ands	r3, r2
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	bf0c      	ite	eq
 80083b2:	2301      	moveq	r3, #1
 80083b4:	2300      	movne	r3, #0
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	461a      	mov	r2, r3
 80083ba:	79fb      	ldrb	r3, [r7, #7]
 80083bc:	429a      	cmp	r2, r3
 80083be:	d0b6      	beq.n	800832e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80083c0:	2300      	movs	r3, #0
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	60f8      	str	r0, [r7, #12]
 80083d2:	60b9      	str	r1, [r7, #8]
 80083d4:	607a      	str	r2, [r7, #4]
 80083d6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083d8:	e051      	b.n	800847e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083e8:	d123      	bne.n	8008432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008402:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2220      	movs	r2, #32
 800840e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	f043 0204 	orr.w	r2, r3, #4
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e046      	b.n	80084c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008438:	d021      	beq.n	800847e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800843a:	f7fc fc41 	bl	8004cc0 <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	429a      	cmp	r2, r3
 8008448:	d302      	bcc.n	8008450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d116      	bne.n	800847e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2200      	movs	r2, #0
 8008454:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2220      	movs	r2, #32
 800845a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800846a:	f043 0220 	orr.w	r2, r3, #32
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e020      	b.n	80084c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	0c1b      	lsrs	r3, r3, #16
 8008482:	b2db      	uxtb	r3, r3
 8008484:	2b01      	cmp	r3, #1
 8008486:	d10c      	bne.n	80084a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	695b      	ldr	r3, [r3, #20]
 800848e:	43da      	mvns	r2, r3
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	4013      	ands	r3, r2
 8008494:	b29b      	uxth	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	bf14      	ite	ne
 800849a:	2301      	movne	r3, #1
 800849c:	2300      	moveq	r3, #0
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	e00b      	b.n	80084ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	43da      	mvns	r2, r3
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	4013      	ands	r3, r2
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bf14      	ite	ne
 80084b4:	2301      	movne	r3, #1
 80084b6:	2300      	moveq	r3, #0
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d18d      	bne.n	80083da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3710      	adds	r7, #16
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084d4:	e02d      	b.n	8008532 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 f8aa 	bl	8008630 <I2C_IsAcknowledgeFailed>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e02d      	b.n	8008542 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	d021      	beq.n	8008532 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ee:	f7fc fbe7 	bl	8004cc0 <HAL_GetTick>
 80084f2:	4602      	mov	r2, r0
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d302      	bcc.n	8008504 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d116      	bne.n	8008532 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2220      	movs	r2, #32
 800850e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851e:	f043 0220 	orr.w	r2, r3, #32
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e007      	b.n	8008542 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	695b      	ldr	r3, [r3, #20]
 8008538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800853c:	2b80      	cmp	r3, #128	; 0x80
 800853e:	d1ca      	bne.n	80084d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b084      	sub	sp, #16
 800854e:	af00      	add	r7, sp, #0
 8008550:	60f8      	str	r0, [r7, #12]
 8008552:	60b9      	str	r1, [r7, #8]
 8008554:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008556:	e02d      	b.n	80085b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 f869 	bl	8008630 <I2C_IsAcknowledgeFailed>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e02d      	b.n	80085c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800856e:	d021      	beq.n	80085b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008570:	f7fc fba6 	bl	8004cc0 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	429a      	cmp	r2, r3
 800857e:	d302      	bcc.n	8008586 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d116      	bne.n	80085b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2220      	movs	r2, #32
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a0:	f043 0220 	orr.w	r2, r3, #32
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e007      	b.n	80085c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	695b      	ldr	r3, [r3, #20]
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b04      	cmp	r3, #4
 80085c0:	d1ca      	bne.n	8008558 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80085d8:	4b13      	ldr	r3, [pc, #76]	; (8008628 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	08db      	lsrs	r3, r3, #3
 80085de:	4a13      	ldr	r2, [pc, #76]	; (800862c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80085e0:	fba2 2303 	umull	r2, r3, r2, r3
 80085e4:	0a1a      	lsrs	r2, r3, #8
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d107      	bne.n	800860a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fe:	f043 0220 	orr.w	r2, r3, #32
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e008      	b.n	800861c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008614:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008618:	d0e9      	beq.n	80085ee <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3714      	adds	r7, #20
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr
 8008628:	20000248 	.word	0x20000248
 800862c:	14f8b589 	.word	0x14f8b589

08008630 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	695b      	ldr	r3, [r3, #20]
 800863e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008646:	d11b      	bne.n	8008680 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008650:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2220      	movs	r2, #32
 800865c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866c:	f043 0204 	orr.w	r2, r3, #4
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e000      	b.n	8008682 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800868e:	b480      	push	{r7}
 8008690:	b083      	sub	sp, #12
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800869e:	d103      	bne.n	80086a8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80086a6:	e007      	b.n	80086b8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80086b0:	d102      	bne.n	80086b8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2208      	movs	r2, #8
 80086b6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e267      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d075      	beq.n	80087ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80086e2:	4b88      	ldr	r3, [pc, #544]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f003 030c 	and.w	r3, r3, #12
 80086ea:	2b04      	cmp	r3, #4
 80086ec:	d00c      	beq.n	8008708 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80086ee:	4b85      	ldr	r3, [pc, #532]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80086f6:	2b08      	cmp	r3, #8
 80086f8:	d112      	bne.n	8008720 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80086fa:	4b82      	ldr	r3, [pc, #520]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008702:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008706:	d10b      	bne.n	8008720 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008708:	4b7e      	ldr	r3, [pc, #504]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008710:	2b00      	cmp	r3, #0
 8008712:	d05b      	beq.n	80087cc <HAL_RCC_OscConfig+0x108>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d157      	bne.n	80087cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e242      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008728:	d106      	bne.n	8008738 <HAL_RCC_OscConfig+0x74>
 800872a:	4b76      	ldr	r3, [pc, #472]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a75      	ldr	r2, [pc, #468]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008734:	6013      	str	r3, [r2, #0]
 8008736:	e01d      	b.n	8008774 <HAL_RCC_OscConfig+0xb0>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008740:	d10c      	bne.n	800875c <HAL_RCC_OscConfig+0x98>
 8008742:	4b70      	ldr	r3, [pc, #448]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a6f      	ldr	r2, [pc, #444]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800874c:	6013      	str	r3, [r2, #0]
 800874e:	4b6d      	ldr	r3, [pc, #436]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a6c      	ldr	r2, [pc, #432]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	e00b      	b.n	8008774 <HAL_RCC_OscConfig+0xb0>
 800875c:	4b69      	ldr	r3, [pc, #420]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a68      	ldr	r2, [pc, #416]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	4b66      	ldr	r3, [pc, #408]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a65      	ldr	r2, [pc, #404]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 800876e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d013      	beq.n	80087a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800877c:	f7fc faa0 	bl	8004cc0 <HAL_GetTick>
 8008780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008782:	e008      	b.n	8008796 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008784:	f7fc fa9c 	bl	8004cc0 <HAL_GetTick>
 8008788:	4602      	mov	r2, r0
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	2b64      	cmp	r3, #100	; 0x64
 8008790:	d901      	bls.n	8008796 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008792:	2303      	movs	r3, #3
 8008794:	e207      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008796:	4b5b      	ldr	r3, [pc, #364]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d0f0      	beq.n	8008784 <HAL_RCC_OscConfig+0xc0>
 80087a2:	e014      	b.n	80087ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087a4:	f7fc fa8c 	bl	8004cc0 <HAL_GetTick>
 80087a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087aa:	e008      	b.n	80087be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80087ac:	f7fc fa88 	bl	8004cc0 <HAL_GetTick>
 80087b0:	4602      	mov	r2, r0
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	1ad3      	subs	r3, r2, r3
 80087b6:	2b64      	cmp	r3, #100	; 0x64
 80087b8:	d901      	bls.n	80087be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80087ba:	2303      	movs	r3, #3
 80087bc:	e1f3      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087be:	4b51      	ldr	r3, [pc, #324]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1f0      	bne.n	80087ac <HAL_RCC_OscConfig+0xe8>
 80087ca:	e000      	b.n	80087ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d063      	beq.n	80088a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80087da:	4b4a      	ldr	r3, [pc, #296]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	f003 030c 	and.w	r3, r3, #12
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00b      	beq.n	80087fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087e6:	4b47      	ldr	r3, [pc, #284]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80087ee:	2b08      	cmp	r3, #8
 80087f0:	d11c      	bne.n	800882c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087f2:	4b44      	ldr	r3, [pc, #272]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d116      	bne.n	800882c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087fe:	4b41      	ldr	r3, [pc, #260]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d005      	beq.n	8008816 <HAL_RCC_OscConfig+0x152>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	2b01      	cmp	r3, #1
 8008810:	d001      	beq.n	8008816 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	e1c7      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008816:	4b3b      	ldr	r3, [pc, #236]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	4937      	ldr	r1, [pc, #220]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008826:	4313      	orrs	r3, r2
 8008828:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800882a:	e03a      	b.n	80088a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d020      	beq.n	8008876 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008834:	4b34      	ldr	r3, [pc, #208]	; (8008908 <HAL_RCC_OscConfig+0x244>)
 8008836:	2201      	movs	r2, #1
 8008838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800883a:	f7fc fa41 	bl	8004cc0 <HAL_GetTick>
 800883e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008840:	e008      	b.n	8008854 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008842:	f7fc fa3d 	bl	8004cc0 <HAL_GetTick>
 8008846:	4602      	mov	r2, r0
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	1ad3      	subs	r3, r2, r3
 800884c:	2b02      	cmp	r3, #2
 800884e:	d901      	bls.n	8008854 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008850:	2303      	movs	r3, #3
 8008852:	e1a8      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008854:	4b2b      	ldr	r3, [pc, #172]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f003 0302 	and.w	r3, r3, #2
 800885c:	2b00      	cmp	r3, #0
 800885e:	d0f0      	beq.n	8008842 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008860:	4b28      	ldr	r3, [pc, #160]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4925      	ldr	r1, [pc, #148]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008870:	4313      	orrs	r3, r2
 8008872:	600b      	str	r3, [r1, #0]
 8008874:	e015      	b.n	80088a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008876:	4b24      	ldr	r3, [pc, #144]	; (8008908 <HAL_RCC_OscConfig+0x244>)
 8008878:	2200      	movs	r2, #0
 800887a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800887c:	f7fc fa20 	bl	8004cc0 <HAL_GetTick>
 8008880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008882:	e008      	b.n	8008896 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008884:	f7fc fa1c 	bl	8004cc0 <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	2b02      	cmp	r3, #2
 8008890:	d901      	bls.n	8008896 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e187      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008896:	4b1b      	ldr	r3, [pc, #108]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 0302 	and.w	r3, r3, #2
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1f0      	bne.n	8008884 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0308 	and.w	r3, r3, #8
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d036      	beq.n	800891c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	695b      	ldr	r3, [r3, #20]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d016      	beq.n	80088e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088b6:	4b15      	ldr	r3, [pc, #84]	; (800890c <HAL_RCC_OscConfig+0x248>)
 80088b8:	2201      	movs	r2, #1
 80088ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088bc:	f7fc fa00 	bl	8004cc0 <HAL_GetTick>
 80088c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088c2:	e008      	b.n	80088d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088c4:	f7fc f9fc 	bl	8004cc0 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	d901      	bls.n	80088d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80088d2:	2303      	movs	r3, #3
 80088d4:	e167      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088d6:	4b0b      	ldr	r3, [pc, #44]	; (8008904 <HAL_RCC_OscConfig+0x240>)
 80088d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d0f0      	beq.n	80088c4 <HAL_RCC_OscConfig+0x200>
 80088e2:	e01b      	b.n	800891c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088e4:	4b09      	ldr	r3, [pc, #36]	; (800890c <HAL_RCC_OscConfig+0x248>)
 80088e6:	2200      	movs	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088ea:	f7fc f9e9 	bl	8004cc0 <HAL_GetTick>
 80088ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088f0:	e00e      	b.n	8008910 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088f2:	f7fc f9e5 	bl	8004cc0 <HAL_GetTick>
 80088f6:	4602      	mov	r2, r0
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	1ad3      	subs	r3, r2, r3
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d907      	bls.n	8008910 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e150      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
 8008904:	40023800 	.word	0x40023800
 8008908:	42470000 	.word	0x42470000
 800890c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008910:	4b88      	ldr	r3, [pc, #544]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1ea      	bne.n	80088f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0304 	and.w	r3, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 8097 	beq.w	8008a58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800892a:	2300      	movs	r3, #0
 800892c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800892e:	4b81      	ldr	r3, [pc, #516]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10f      	bne.n	800895a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800893a:	2300      	movs	r3, #0
 800893c:	60bb      	str	r3, [r7, #8]
 800893e:	4b7d      	ldr	r3, [pc, #500]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008942:	4a7c      	ldr	r2, [pc, #496]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008948:	6413      	str	r3, [r2, #64]	; 0x40
 800894a:	4b7a      	ldr	r3, [pc, #488]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 800894c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800894e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008952:	60bb      	str	r3, [r7, #8]
 8008954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008956:	2301      	movs	r3, #1
 8008958:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800895a:	4b77      	ldr	r3, [pc, #476]	; (8008b38 <HAL_RCC_OscConfig+0x474>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008962:	2b00      	cmp	r3, #0
 8008964:	d118      	bne.n	8008998 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008966:	4b74      	ldr	r3, [pc, #464]	; (8008b38 <HAL_RCC_OscConfig+0x474>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a73      	ldr	r2, [pc, #460]	; (8008b38 <HAL_RCC_OscConfig+0x474>)
 800896c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008972:	f7fc f9a5 	bl	8004cc0 <HAL_GetTick>
 8008976:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008978:	e008      	b.n	800898c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800897a:	f7fc f9a1 	bl	8004cc0 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e10c      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800898c:	4b6a      	ldr	r3, [pc, #424]	; (8008b38 <HAL_RCC_OscConfig+0x474>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008994:	2b00      	cmp	r3, #0
 8008996:	d0f0      	beq.n	800897a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	2b01      	cmp	r3, #1
 800899e:	d106      	bne.n	80089ae <HAL_RCC_OscConfig+0x2ea>
 80089a0:	4b64      	ldr	r3, [pc, #400]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089a4:	4a63      	ldr	r2, [pc, #396]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	6713      	str	r3, [r2, #112]	; 0x70
 80089ac:	e01c      	b.n	80089e8 <HAL_RCC_OscConfig+0x324>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	2b05      	cmp	r3, #5
 80089b4:	d10c      	bne.n	80089d0 <HAL_RCC_OscConfig+0x30c>
 80089b6:	4b5f      	ldr	r3, [pc, #380]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ba:	4a5e      	ldr	r2, [pc, #376]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089bc:	f043 0304 	orr.w	r3, r3, #4
 80089c0:	6713      	str	r3, [r2, #112]	; 0x70
 80089c2:	4b5c      	ldr	r3, [pc, #368]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089c6:	4a5b      	ldr	r2, [pc, #364]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089c8:	f043 0301 	orr.w	r3, r3, #1
 80089cc:	6713      	str	r3, [r2, #112]	; 0x70
 80089ce:	e00b      	b.n	80089e8 <HAL_RCC_OscConfig+0x324>
 80089d0:	4b58      	ldr	r3, [pc, #352]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089d4:	4a57      	ldr	r2, [pc, #348]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089d6:	f023 0301 	bic.w	r3, r3, #1
 80089da:	6713      	str	r3, [r2, #112]	; 0x70
 80089dc:	4b55      	ldr	r3, [pc, #340]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089e0:	4a54      	ldr	r2, [pc, #336]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 80089e2:	f023 0304 	bic.w	r3, r3, #4
 80089e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d015      	beq.n	8008a1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089f0:	f7fc f966 	bl	8004cc0 <HAL_GetTick>
 80089f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089f6:	e00a      	b.n	8008a0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089f8:	f7fc f962 	bl	8004cc0 <HAL_GetTick>
 80089fc:	4602      	mov	r2, r0
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d901      	bls.n	8008a0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	e0cb      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a0e:	4b49      	ldr	r3, [pc, #292]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a12:	f003 0302 	and.w	r3, r3, #2
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0ee      	beq.n	80089f8 <HAL_RCC_OscConfig+0x334>
 8008a1a:	e014      	b.n	8008a46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a1c:	f7fc f950 	bl	8004cc0 <HAL_GetTick>
 8008a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a22:	e00a      	b.n	8008a3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a24:	f7fc f94c 	bl	8004cc0 <HAL_GetTick>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	1ad3      	subs	r3, r2, r3
 8008a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d901      	bls.n	8008a3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008a36:	2303      	movs	r3, #3
 8008a38:	e0b5      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a3a:	4b3e      	ldr	r3, [pc, #248]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1ee      	bne.n	8008a24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008a46:	7dfb      	ldrb	r3, [r7, #23]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d105      	bne.n	8008a58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a4c:	4b39      	ldr	r3, [pc, #228]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a50:	4a38      	ldr	r2, [pc, #224]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f000 80a1 	beq.w	8008ba4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a62:	4b34      	ldr	r3, [pc, #208]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 030c 	and.w	r3, r3, #12
 8008a6a:	2b08      	cmp	r3, #8
 8008a6c:	d05c      	beq.n	8008b28 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	2b02      	cmp	r3, #2
 8008a74:	d141      	bne.n	8008afa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a76:	4b31      	ldr	r3, [pc, #196]	; (8008b3c <HAL_RCC_OscConfig+0x478>)
 8008a78:	2200      	movs	r2, #0
 8008a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a7c:	f7fc f920 	bl	8004cc0 <HAL_GetTick>
 8008a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a82:	e008      	b.n	8008a96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a84:	f7fc f91c 	bl	8004cc0 <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d901      	bls.n	8008a96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e087      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a96:	4b27      	ldr	r3, [pc, #156]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1f0      	bne.n	8008a84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	69da      	ldr	r2, [r3, #28]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6a1b      	ldr	r3, [r3, #32]
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ab0:	019b      	lsls	r3, r3, #6
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ab8:	085b      	lsrs	r3, r3, #1
 8008aba:	3b01      	subs	r3, #1
 8008abc:	041b      	lsls	r3, r3, #16
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac4:	061b      	lsls	r3, r3, #24
 8008ac6:	491b      	ldr	r1, [pc, #108]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008acc:	4b1b      	ldr	r3, [pc, #108]	; (8008b3c <HAL_RCC_OscConfig+0x478>)
 8008ace:	2201      	movs	r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ad2:	f7fc f8f5 	bl	8004cc0 <HAL_GetTick>
 8008ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ad8:	e008      	b.n	8008aec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ada:	f7fc f8f1 	bl	8004cc0 <HAL_GetTick>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d901      	bls.n	8008aec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e05c      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008aec:	4b11      	ldr	r3, [pc, #68]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d0f0      	beq.n	8008ada <HAL_RCC_OscConfig+0x416>
 8008af8:	e054      	b.n	8008ba4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008afa:	4b10      	ldr	r3, [pc, #64]	; (8008b3c <HAL_RCC_OscConfig+0x478>)
 8008afc:	2200      	movs	r2, #0
 8008afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b00:	f7fc f8de 	bl	8004cc0 <HAL_GetTick>
 8008b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b06:	e008      	b.n	8008b1a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b08:	f7fc f8da 	bl	8004cc0 <HAL_GetTick>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	1ad3      	subs	r3, r2, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d901      	bls.n	8008b1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e045      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b1a:	4b06      	ldr	r3, [pc, #24]	; (8008b34 <HAL_RCC_OscConfig+0x470>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1f0      	bne.n	8008b08 <HAL_RCC_OscConfig+0x444>
 8008b26:	e03d      	b.n	8008ba4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d107      	bne.n	8008b40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e038      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
 8008b34:	40023800 	.word	0x40023800
 8008b38:	40007000 	.word	0x40007000
 8008b3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008b40:	4b1b      	ldr	r3, [pc, #108]	; (8008bb0 <HAL_RCC_OscConfig+0x4ec>)
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d028      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d121      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d11a      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008b70:	4013      	ands	r3, r2
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008b76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d111      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b86:	085b      	lsrs	r3, r3, #1
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d107      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d001      	beq.n	8008ba4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e000      	b.n	8008ba6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3718      	adds	r7, #24
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	40023800 	.word	0x40023800

08008bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d101      	bne.n	8008bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e0cc      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008bc8:	4b68      	ldr	r3, [pc, #416]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f003 0307 	and.w	r3, r3, #7
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d90c      	bls.n	8008bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bd6:	4b65      	ldr	r3, [pc, #404]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008bd8:	683a      	ldr	r2, [r7, #0]
 8008bda:	b2d2      	uxtb	r2, r2
 8008bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bde:	4b63      	ldr	r3, [pc, #396]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f003 0307 	and.w	r3, r3, #7
 8008be6:	683a      	ldr	r2, [r7, #0]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d001      	beq.n	8008bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008bec:	2301      	movs	r3, #1
 8008bee:	e0b8      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f003 0302 	and.w	r3, r3, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d020      	beq.n	8008c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0304 	and.w	r3, r3, #4
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d005      	beq.n	8008c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c08:	4b59      	ldr	r3, [pc, #356]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	4a58      	ldr	r2, [pc, #352]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008c12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f003 0308 	and.w	r3, r3, #8
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d005      	beq.n	8008c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008c20:	4b53      	ldr	r3, [pc, #332]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	4a52      	ldr	r2, [pc, #328]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008c2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c2c:	4b50      	ldr	r3, [pc, #320]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	494d      	ldr	r1, [pc, #308]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d044      	beq.n	8008cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d107      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c52:	4b47      	ldr	r3, [pc, #284]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d119      	bne.n	8008c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e07f      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	d003      	beq.n	8008c72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	d107      	bne.n	8008c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c72:	4b3f      	ldr	r3, [pc, #252]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d109      	bne.n	8008c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e06f      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c82:	4b3b      	ldr	r3, [pc, #236]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f003 0302 	and.w	r3, r3, #2
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d101      	bne.n	8008c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e067      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008c92:	4b37      	ldr	r3, [pc, #220]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f023 0203 	bic.w	r2, r3, #3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	4934      	ldr	r1, [pc, #208]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008ca4:	f7fc f80c 	bl	8004cc0 <HAL_GetTick>
 8008ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008caa:	e00a      	b.n	8008cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cac:	f7fc f808 	bl	8004cc0 <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d901      	bls.n	8008cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e04f      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cc2:	4b2b      	ldr	r3, [pc, #172]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	f003 020c 	and.w	r2, r3, #12
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d1eb      	bne.n	8008cac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cd4:	4b25      	ldr	r3, [pc, #148]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0307 	and.w	r3, r3, #7
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d20c      	bcs.n	8008cfc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ce2:	4b22      	ldr	r3, [pc, #136]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	b2d2      	uxtb	r2, r2
 8008ce8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cea:	4b20      	ldr	r3, [pc, #128]	; (8008d6c <HAL_RCC_ClockConfig+0x1b8>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0307 	and.w	r3, r3, #7
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d001      	beq.n	8008cfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e032      	b.n	8008d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 0304 	and.w	r3, r3, #4
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d008      	beq.n	8008d1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d08:	4b19      	ldr	r3, [pc, #100]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	4916      	ldr	r1, [pc, #88]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 0308 	and.w	r3, r3, #8
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d009      	beq.n	8008d3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d26:	4b12      	ldr	r3, [pc, #72]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	00db      	lsls	r3, r3, #3
 8008d34:	490e      	ldr	r1, [pc, #56]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008d36:	4313      	orrs	r3, r2
 8008d38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008d3a:	f000 f821 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	4b0b      	ldr	r3, [pc, #44]	; (8008d70 <HAL_RCC_ClockConfig+0x1bc>)
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	091b      	lsrs	r3, r3, #4
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	490a      	ldr	r1, [pc, #40]	; (8008d74 <HAL_RCC_ClockConfig+0x1c0>)
 8008d4c:	5ccb      	ldrb	r3, [r1, r3]
 8008d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8008d52:	4a09      	ldr	r2, [pc, #36]	; (8008d78 <HAL_RCC_ClockConfig+0x1c4>)
 8008d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008d56:	4b09      	ldr	r3, [pc, #36]	; (8008d7c <HAL_RCC_ClockConfig+0x1c8>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7fb ff6c 	bl	8004c38 <HAL_InitTick>

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	40023c00 	.word	0x40023c00
 8008d70:	40023800 	.word	0x40023800
 8008d74:	08010c50 	.word	0x08010c50
 8008d78:	20000248 	.word	0x20000248
 8008d7c:	2000024c 	.word	0x2000024c

08008d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d84:	b094      	sub	sp, #80	; 0x50
 8008d86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	647b      	str	r3, [r7, #68]	; 0x44
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d90:	2300      	movs	r3, #0
 8008d92:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008d94:	2300      	movs	r3, #0
 8008d96:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008d98:	4b79      	ldr	r3, [pc, #484]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	f003 030c 	and.w	r3, r3, #12
 8008da0:	2b08      	cmp	r3, #8
 8008da2:	d00d      	beq.n	8008dc0 <HAL_RCC_GetSysClockFreq+0x40>
 8008da4:	2b08      	cmp	r3, #8
 8008da6:	f200 80e1 	bhi.w	8008f6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d002      	beq.n	8008db4 <HAL_RCC_GetSysClockFreq+0x34>
 8008dae:	2b04      	cmp	r3, #4
 8008db0:	d003      	beq.n	8008dba <HAL_RCC_GetSysClockFreq+0x3a>
 8008db2:	e0db      	b.n	8008f6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008db4:	4b73      	ldr	r3, [pc, #460]	; (8008f84 <HAL_RCC_GetSysClockFreq+0x204>)
 8008db6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008db8:	e0db      	b.n	8008f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008dba:	4b73      	ldr	r3, [pc, #460]	; (8008f88 <HAL_RCC_GetSysClockFreq+0x208>)
 8008dbc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008dbe:	e0d8      	b.n	8008f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008dc0:	4b6f      	ldr	r3, [pc, #444]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008dc8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008dca:	4b6d      	ldr	r3, [pc, #436]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d063      	beq.n	8008e9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008dd6:	4b6a      	ldr	r3, [pc, #424]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	099b      	lsrs	r3, r3, #6
 8008ddc:	2200      	movs	r2, #0
 8008dde:	63bb      	str	r3, [r7, #56]	; 0x38
 8008de0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008de8:	633b      	str	r3, [r7, #48]	; 0x30
 8008dea:	2300      	movs	r3, #0
 8008dec:	637b      	str	r3, [r7, #52]	; 0x34
 8008dee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008df2:	4622      	mov	r2, r4
 8008df4:	462b      	mov	r3, r5
 8008df6:	f04f 0000 	mov.w	r0, #0
 8008dfa:	f04f 0100 	mov.w	r1, #0
 8008dfe:	0159      	lsls	r1, r3, #5
 8008e00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008e04:	0150      	lsls	r0, r2, #5
 8008e06:	4602      	mov	r2, r0
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4621      	mov	r1, r4
 8008e0c:	1a51      	subs	r1, r2, r1
 8008e0e:	6139      	str	r1, [r7, #16]
 8008e10:	4629      	mov	r1, r5
 8008e12:	eb63 0301 	sbc.w	r3, r3, r1
 8008e16:	617b      	str	r3, [r7, #20]
 8008e18:	f04f 0200 	mov.w	r2, #0
 8008e1c:	f04f 0300 	mov.w	r3, #0
 8008e20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e24:	4659      	mov	r1, fp
 8008e26:	018b      	lsls	r3, r1, #6
 8008e28:	4651      	mov	r1, sl
 8008e2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008e2e:	4651      	mov	r1, sl
 8008e30:	018a      	lsls	r2, r1, #6
 8008e32:	4651      	mov	r1, sl
 8008e34:	ebb2 0801 	subs.w	r8, r2, r1
 8008e38:	4659      	mov	r1, fp
 8008e3a:	eb63 0901 	sbc.w	r9, r3, r1
 8008e3e:	f04f 0200 	mov.w	r2, #0
 8008e42:	f04f 0300 	mov.w	r3, #0
 8008e46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e52:	4690      	mov	r8, r2
 8008e54:	4699      	mov	r9, r3
 8008e56:	4623      	mov	r3, r4
 8008e58:	eb18 0303 	adds.w	r3, r8, r3
 8008e5c:	60bb      	str	r3, [r7, #8]
 8008e5e:	462b      	mov	r3, r5
 8008e60:	eb49 0303 	adc.w	r3, r9, r3
 8008e64:	60fb      	str	r3, [r7, #12]
 8008e66:	f04f 0200 	mov.w	r2, #0
 8008e6a:	f04f 0300 	mov.w	r3, #0
 8008e6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008e72:	4629      	mov	r1, r5
 8008e74:	024b      	lsls	r3, r1, #9
 8008e76:	4621      	mov	r1, r4
 8008e78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008e7c:	4621      	mov	r1, r4
 8008e7e:	024a      	lsls	r2, r1, #9
 8008e80:	4610      	mov	r0, r2
 8008e82:	4619      	mov	r1, r3
 8008e84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e86:	2200      	movs	r2, #0
 8008e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e90:	f7f7 ff02 	bl	8000c98 <__aeabi_uldivmod>
 8008e94:	4602      	mov	r2, r0
 8008e96:	460b      	mov	r3, r1
 8008e98:	4613      	mov	r3, r2
 8008e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e9c:	e058      	b.n	8008f50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e9e:	4b38      	ldr	r3, [pc, #224]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	099b      	lsrs	r3, r3, #6
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008eae:	623b      	str	r3, [r7, #32]
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8008eb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008eb8:	4642      	mov	r2, r8
 8008eba:	464b      	mov	r3, r9
 8008ebc:	f04f 0000 	mov.w	r0, #0
 8008ec0:	f04f 0100 	mov.w	r1, #0
 8008ec4:	0159      	lsls	r1, r3, #5
 8008ec6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008eca:	0150      	lsls	r0, r2, #5
 8008ecc:	4602      	mov	r2, r0
 8008ece:	460b      	mov	r3, r1
 8008ed0:	4641      	mov	r1, r8
 8008ed2:	ebb2 0a01 	subs.w	sl, r2, r1
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	eb63 0b01 	sbc.w	fp, r3, r1
 8008edc:	f04f 0200 	mov.w	r2, #0
 8008ee0:	f04f 0300 	mov.w	r3, #0
 8008ee4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008ee8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008eec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008ef0:	ebb2 040a 	subs.w	r4, r2, sl
 8008ef4:	eb63 050b 	sbc.w	r5, r3, fp
 8008ef8:	f04f 0200 	mov.w	r2, #0
 8008efc:	f04f 0300 	mov.w	r3, #0
 8008f00:	00eb      	lsls	r3, r5, #3
 8008f02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f06:	00e2      	lsls	r2, r4, #3
 8008f08:	4614      	mov	r4, r2
 8008f0a:	461d      	mov	r5, r3
 8008f0c:	4643      	mov	r3, r8
 8008f0e:	18e3      	adds	r3, r4, r3
 8008f10:	603b      	str	r3, [r7, #0]
 8008f12:	464b      	mov	r3, r9
 8008f14:	eb45 0303 	adc.w	r3, r5, r3
 8008f18:	607b      	str	r3, [r7, #4]
 8008f1a:	f04f 0200 	mov.w	r2, #0
 8008f1e:	f04f 0300 	mov.w	r3, #0
 8008f22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008f26:	4629      	mov	r1, r5
 8008f28:	028b      	lsls	r3, r1, #10
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008f30:	4621      	mov	r1, r4
 8008f32:	028a      	lsls	r2, r1, #10
 8008f34:	4610      	mov	r0, r2
 8008f36:	4619      	mov	r1, r3
 8008f38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	61bb      	str	r3, [r7, #24]
 8008f3e:	61fa      	str	r2, [r7, #28]
 8008f40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f44:	f7f7 fea8 	bl	8000c98 <__aeabi_uldivmod>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008f50:	4b0b      	ldr	r3, [pc, #44]	; (8008f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	0c1b      	lsrs	r3, r3, #16
 8008f56:	f003 0303 	and.w	r3, r3, #3
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	005b      	lsls	r3, r3, #1
 8008f5e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008f60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f68:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008f6a:	e002      	b.n	8008f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008f6c:	4b05      	ldr	r3, [pc, #20]	; (8008f84 <HAL_RCC_GetSysClockFreq+0x204>)
 8008f6e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3750      	adds	r7, #80	; 0x50
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f7e:	bf00      	nop
 8008f80:	40023800 	.word	0x40023800
 8008f84:	00f42400 	.word	0x00f42400
 8008f88:	007a1200 	.word	0x007a1200

08008f8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f90:	4b03      	ldr	r3, [pc, #12]	; (8008fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008f92:	681b      	ldr	r3, [r3, #0]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop
 8008fa0:	20000248 	.word	0x20000248

08008fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008fa8:	f7ff fff0 	bl	8008f8c <HAL_RCC_GetHCLKFreq>
 8008fac:	4602      	mov	r2, r0
 8008fae:	4b05      	ldr	r3, [pc, #20]	; (8008fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	0a9b      	lsrs	r3, r3, #10
 8008fb4:	f003 0307 	and.w	r3, r3, #7
 8008fb8:	4903      	ldr	r1, [pc, #12]	; (8008fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fba:	5ccb      	ldrb	r3, [r1, r3]
 8008fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	40023800 	.word	0x40023800
 8008fc8:	08010c60 	.word	0x08010c60

08008fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008fd0:	f7ff ffdc 	bl	8008f8c <HAL_RCC_GetHCLKFreq>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	4b05      	ldr	r3, [pc, #20]	; (8008fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	0b5b      	lsrs	r3, r3, #13
 8008fdc:	f003 0307 	and.w	r3, r3, #7
 8008fe0:	4903      	ldr	r1, [pc, #12]	; (8008ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008fe2:	5ccb      	ldrb	r3, [r1, r3]
 8008fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	40023800 	.word	0x40023800
 8008ff0:	08010c60 	.word	0x08010c60

08008ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d101      	bne.n	8009006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	e04c      	b.n	80090a0 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800900c:	b2db      	uxtb	r3, r3
 800900e:	2b00      	cmp	r3, #0
 8009010:	d111      	bne.n	8009036 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f001 fc02 	bl	800a824 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009024:	2b00      	cmp	r3, #0
 8009026:	d102      	bne.n	800902e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a1f      	ldr	r2, [pc, #124]	; (80090a8 <HAL_TIM_Base_Init+0xb4>)
 800902c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2202      	movs	r2, #2
 800903a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	3304      	adds	r3, #4
 8009046:	4619      	mov	r1, r3
 8009048:	4610      	mov	r0, r2
 800904a:	f001 f91f 	bl	800a28c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2201      	movs	r2, #1
 800906a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2201      	movs	r2, #1
 800908a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	08004615 	.word	0x08004615

080090ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b085      	sub	sp, #20
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d001      	beq.n	80090c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e03c      	b.n	800913e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2202      	movs	r2, #2
 80090c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a1e      	ldr	r2, [pc, #120]	; (800914c <HAL_TIM_Base_Start+0xa0>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d018      	beq.n	8009108 <HAL_TIM_Base_Start+0x5c>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090de:	d013      	beq.n	8009108 <HAL_TIM_Base_Start+0x5c>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a1a      	ldr	r2, [pc, #104]	; (8009150 <HAL_TIM_Base_Start+0xa4>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d00e      	beq.n	8009108 <HAL_TIM_Base_Start+0x5c>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a19      	ldr	r2, [pc, #100]	; (8009154 <HAL_TIM_Base_Start+0xa8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d009      	beq.n	8009108 <HAL_TIM_Base_Start+0x5c>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a17      	ldr	r2, [pc, #92]	; (8009158 <HAL_TIM_Base_Start+0xac>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d004      	beq.n	8009108 <HAL_TIM_Base_Start+0x5c>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a16      	ldr	r2, [pc, #88]	; (800915c <HAL_TIM_Base_Start+0xb0>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d111      	bne.n	800912c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	f003 0307 	and.w	r3, r3, #7
 8009112:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2b06      	cmp	r3, #6
 8009118:	d010      	beq.n	800913c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f042 0201 	orr.w	r2, r2, #1
 8009128:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800912a:	e007      	b.n	800913c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f042 0201 	orr.w	r2, r2, #1
 800913a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3714      	adds	r7, #20
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	40010000 	.word	0x40010000
 8009150:	40000400 	.word	0x40000400
 8009154:	40000800 	.word	0x40000800
 8009158:	40000c00 	.word	0x40000c00
 800915c:	40014000 	.word	0x40014000

08009160 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800916e:	b2db      	uxtb	r3, r3
 8009170:	2b01      	cmp	r3, #1
 8009172:	d001      	beq.n	8009178 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e044      	b.n	8009202 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2202      	movs	r2, #2
 800917c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68da      	ldr	r2, [r3, #12]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f042 0201 	orr.w	r2, r2, #1
 800918e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a1e      	ldr	r2, [pc, #120]	; (8009210 <HAL_TIM_Base_Start_IT+0xb0>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d018      	beq.n	80091cc <HAL_TIM_Base_Start_IT+0x6c>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091a2:	d013      	beq.n	80091cc <HAL_TIM_Base_Start_IT+0x6c>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a1a      	ldr	r2, [pc, #104]	; (8009214 <HAL_TIM_Base_Start_IT+0xb4>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d00e      	beq.n	80091cc <HAL_TIM_Base_Start_IT+0x6c>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a19      	ldr	r2, [pc, #100]	; (8009218 <HAL_TIM_Base_Start_IT+0xb8>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d009      	beq.n	80091cc <HAL_TIM_Base_Start_IT+0x6c>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a17      	ldr	r2, [pc, #92]	; (800921c <HAL_TIM_Base_Start_IT+0xbc>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d004      	beq.n	80091cc <HAL_TIM_Base_Start_IT+0x6c>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a16      	ldr	r2, [pc, #88]	; (8009220 <HAL_TIM_Base_Start_IT+0xc0>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d111      	bne.n	80091f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 0307 	and.w	r3, r3, #7
 80091d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2b06      	cmp	r3, #6
 80091dc:	d010      	beq.n	8009200 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f042 0201 	orr.w	r2, r2, #1
 80091ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ee:	e007      	b.n	8009200 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f042 0201 	orr.w	r2, r2, #1
 80091fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	40010000 	.word	0x40010000
 8009214:	40000400 	.word	0x40000400
 8009218:	40000800 	.word	0x40000800
 800921c:	40000c00 	.word	0x40000c00
 8009220:	40014000 	.word	0x40014000

08009224 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d101      	bne.n	8009236 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e04c      	b.n	80092d0 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	d111      	bne.n	8009266 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f001 faea 	bl	800a824 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009254:	2b00      	cmp	r3, #0
 8009256:	d102      	bne.n	800925e <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a1f      	ldr	r2, [pc, #124]	; (80092d8 <HAL_TIM_OC_Init+0xb4>)
 800925c:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2202      	movs	r2, #2
 800926a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	3304      	adds	r3, #4
 8009276:	4619      	mov	r1, r3
 8009278:	4610      	mov	r0, r2
 800927a:	f001 f807 	bl	800a28c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2201      	movs	r2, #1
 800928a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2201      	movs	r2, #1
 80092c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2201      	movs	r2, #1
 80092ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	080092dd 	.word	0x080092dd

080092dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e04c      	b.n	800939c <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b00      	cmp	r3, #0
 800930c:	d111      	bne.n	8009332 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 fa84 	bl	800a824 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009320:	2b00      	cmp	r3, #0
 8009322:	d102      	bne.n	800932a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4a1f      	ldr	r2, [pc, #124]	; (80093a4 <HAL_TIM_PWM_Init+0xb4>)
 8009328:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2202      	movs	r2, #2
 8009336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	3304      	adds	r3, #4
 8009342:	4619      	mov	r1, r3
 8009344:	4610      	mov	r0, r2
 8009346:	f000 ffa1 	bl	800a28c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2201      	movs	r2, #1
 800934e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2201      	movs	r2, #1
 8009356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2201      	movs	r2, #1
 800935e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2201      	movs	r2, #1
 800936e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2201      	movs	r2, #1
 8009376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2201      	movs	r2, #1
 800937e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2201      	movs	r2, #1
 8009386:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	08004525 	.word	0x08004525

080093a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d109      	bne.n	80093cc <HAL_TIM_PWM_Start+0x24>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	bf14      	ite	ne
 80093c4:	2301      	movne	r3, #1
 80093c6:	2300      	moveq	r3, #0
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	e022      	b.n	8009412 <HAL_TIM_PWM_Start+0x6a>
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	2b04      	cmp	r3, #4
 80093d0:	d109      	bne.n	80093e6 <HAL_TIM_PWM_Start+0x3e>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b01      	cmp	r3, #1
 80093dc:	bf14      	ite	ne
 80093de:	2301      	movne	r3, #1
 80093e0:	2300      	moveq	r3, #0
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	e015      	b.n	8009412 <HAL_TIM_PWM_Start+0x6a>
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	2b08      	cmp	r3, #8
 80093ea:	d109      	bne.n	8009400 <HAL_TIM_PWM_Start+0x58>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	bf14      	ite	ne
 80093f8:	2301      	movne	r3, #1
 80093fa:	2300      	moveq	r3, #0
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	e008      	b.n	8009412 <HAL_TIM_PWM_Start+0x6a>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009406:	b2db      	uxtb	r3, r3
 8009408:	2b01      	cmp	r3, #1
 800940a:	bf14      	ite	ne
 800940c:	2301      	movne	r3, #1
 800940e:	2300      	moveq	r3, #0
 8009410:	b2db      	uxtb	r3, r3
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e068      	b.n	80094ec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d104      	bne.n	800942a <HAL_TIM_PWM_Start+0x82>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009428:	e013      	b.n	8009452 <HAL_TIM_PWM_Start+0xaa>
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	2b04      	cmp	r3, #4
 800942e:	d104      	bne.n	800943a <HAL_TIM_PWM_Start+0x92>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2202      	movs	r2, #2
 8009434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009438:	e00b      	b.n	8009452 <HAL_TIM_PWM_Start+0xaa>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	2b08      	cmp	r3, #8
 800943e:	d104      	bne.n	800944a <HAL_TIM_PWM_Start+0xa2>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2202      	movs	r2, #2
 8009444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009448:	e003      	b.n	8009452 <HAL_TIM_PWM_Start+0xaa>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2202      	movs	r2, #2
 800944e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2201      	movs	r2, #1
 8009458:	6839      	ldr	r1, [r7, #0]
 800945a:	4618      	mov	r0, r3
 800945c:	f001 f9bc 	bl	800a7d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a23      	ldr	r2, [pc, #140]	; (80094f4 <HAL_TIM_PWM_Start+0x14c>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d107      	bne.n	800947a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009478:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a1d      	ldr	r2, [pc, #116]	; (80094f4 <HAL_TIM_PWM_Start+0x14c>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d018      	beq.n	80094b6 <HAL_TIM_PWM_Start+0x10e>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800948c:	d013      	beq.n	80094b6 <HAL_TIM_PWM_Start+0x10e>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a19      	ldr	r2, [pc, #100]	; (80094f8 <HAL_TIM_PWM_Start+0x150>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d00e      	beq.n	80094b6 <HAL_TIM_PWM_Start+0x10e>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a17      	ldr	r2, [pc, #92]	; (80094fc <HAL_TIM_PWM_Start+0x154>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d009      	beq.n	80094b6 <HAL_TIM_PWM_Start+0x10e>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a16      	ldr	r2, [pc, #88]	; (8009500 <HAL_TIM_PWM_Start+0x158>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d004      	beq.n	80094b6 <HAL_TIM_PWM_Start+0x10e>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a14      	ldr	r2, [pc, #80]	; (8009504 <HAL_TIM_PWM_Start+0x15c>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d111      	bne.n	80094da <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f003 0307 	and.w	r3, r3, #7
 80094c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2b06      	cmp	r3, #6
 80094c6:	d010      	beq.n	80094ea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f042 0201 	orr.w	r2, r2, #1
 80094d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094d8:	e007      	b.n	80094ea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f042 0201 	orr.w	r2, r2, #1
 80094e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	40010000 	.word	0x40010000
 80094f8:	40000400 	.word	0x40000400
 80094fc:	40000800 	.word	0x40000800
 8009500:	40000c00 	.word	0x40000c00
 8009504:	40014000 	.word	0x40014000

08009508 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b082      	sub	sp, #8
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d101      	bne.n	800951c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e04c      	b.n	80095b6 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	d111      	bne.n	800954c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f001 f977 	bl	800a824 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800953a:	2b00      	cmp	r3, #0
 800953c:	d102      	bne.n	8009544 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	4a1f      	ldr	r2, [pc, #124]	; (80095c0 <HAL_TIM_OnePulse_Init+0xb8>)
 8009542:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2202      	movs	r2, #2
 8009550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	3304      	adds	r3, #4
 800955c:	4619      	mov	r1, r3
 800955e:	4610      	mov	r0, r2
 8009560:	f000 fe94 	bl	800a28c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f022 0208 	bic.w	r2, r2, #8
 8009572:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	6819      	ldr	r1, [r3, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	683a      	ldr	r2, [r7, #0]
 8009580:	430a      	orrs	r2, r1
 8009582:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80095b4:	2300      	movs	r3, #0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	080095c5 	.word	0x080095c5

080095c4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80095e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80095f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80095f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009600:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009602:	7bfb      	ldrb	r3, [r7, #15]
 8009604:	2b01      	cmp	r3, #1
 8009606:	d108      	bne.n	800961a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009608:	7bbb      	ldrb	r3, [r7, #14]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d105      	bne.n	800961a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800960e:	7b7b      	ldrb	r3, [r7, #13]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d102      	bne.n	800961a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009614:	7b3b      	ldrb	r3, [r7, #12]
 8009616:	2b01      	cmp	r3, #1
 8009618:	d001      	beq.n	800961e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e03b      	b.n	8009696 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2202      	movs	r2, #2
 8009622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2202      	movs	r2, #2
 800962a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2202      	movs	r2, #2
 8009632:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2202      	movs	r2, #2
 800963a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	68da      	ldr	r2, [r3, #12]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f042 0202 	orr.w	r2, r2, #2
 800964c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68da      	ldr	r2, [r3, #12]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f042 0204 	orr.w	r2, r2, #4
 800965c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2201      	movs	r2, #1
 8009664:	2100      	movs	r1, #0
 8009666:	4618      	mov	r0, r3
 8009668:	f001 f8b6 	bl	800a7d8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2201      	movs	r2, #1
 8009672:	2104      	movs	r1, #4
 8009674:	4618      	mov	r0, r3
 8009676:	f001 f8af 	bl	800a7d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a08      	ldr	r2, [pc, #32]	; (80096a0 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d107      	bne.n	8009694 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009692:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	40010000 	.word	0x40010000

080096a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d101      	bne.n	80096b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e0a2      	b.n	80097fe <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d111      	bne.n	80096e8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f001 f8a9 	bl	800a824 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d102      	bne.n	80096e0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4a4a      	ldr	r2, [pc, #296]	; (8009808 <HAL_TIM_Encoder_Init+0x164>)
 80096de:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2202      	movs	r2, #2
 80096ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	6812      	ldr	r2, [r2, #0]
 80096fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80096fe:	f023 0307 	bic.w	r3, r3, #7
 8009702:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	3304      	adds	r3, #4
 800970c:	4619      	mov	r1, r3
 800970e:	4610      	mov	r0, r2
 8009710:	f000 fdbc 	bl	800a28c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	699b      	ldr	r3, [r3, #24]
 8009722:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6a1b      	ldr	r3, [r3, #32]
 800972a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	697a      	ldr	r2, [r7, #20]
 8009732:	4313      	orrs	r3, r2
 8009734:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800973c:	f023 0303 	bic.w	r3, r3, #3
 8009740:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	689a      	ldr	r2, [r3, #8]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	021b      	lsls	r3, r3, #8
 800974c:	4313      	orrs	r3, r2
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	4313      	orrs	r3, r2
 8009752:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800975a:	f023 030c 	bic.w	r3, r3, #12
 800975e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800976a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	68da      	ldr	r2, [r3, #12]
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	69db      	ldr	r3, [r3, #28]
 8009774:	021b      	lsls	r3, r3, #8
 8009776:	4313      	orrs	r3, r2
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	4313      	orrs	r3, r2
 800977c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	011a      	lsls	r2, r3, #4
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	6a1b      	ldr	r3, [r3, #32]
 8009788:	031b      	lsls	r3, r3, #12
 800978a:	4313      	orrs	r3, r2
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	4313      	orrs	r3, r2
 8009790:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009798:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80097a0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	685a      	ldr	r2, [r3, #4]
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	695b      	ldr	r3, [r3, #20]
 80097aa:	011b      	lsls	r3, r3, #4
 80097ac:	4313      	orrs	r3, r2
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	693a      	ldr	r2, [r7, #16]
 80097c2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3718      	adds	r7, #24
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	08004585 	.word	0x08004585

0800980c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800981c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009824:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800982c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009834:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d110      	bne.n	800985e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	2b01      	cmp	r3, #1
 8009840:	d102      	bne.n	8009848 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009842:	7b7b      	ldrb	r3, [r7, #13]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d001      	beq.n	800984c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e069      	b.n	8009920 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2202      	movs	r2, #2
 8009850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2202      	movs	r2, #2
 8009858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800985c:	e031      	b.n	80098c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	2b04      	cmp	r3, #4
 8009862:	d110      	bne.n	8009886 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009864:	7bbb      	ldrb	r3, [r7, #14]
 8009866:	2b01      	cmp	r3, #1
 8009868:	d102      	bne.n	8009870 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800986a:	7b3b      	ldrb	r3, [r7, #12]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d001      	beq.n	8009874 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	e055      	b.n	8009920 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2202      	movs	r2, #2
 8009878:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2202      	movs	r2, #2
 8009880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009884:	e01d      	b.n	80098c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009886:	7bfb      	ldrb	r3, [r7, #15]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d108      	bne.n	800989e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800988c:	7bbb      	ldrb	r3, [r7, #14]
 800988e:	2b01      	cmp	r3, #1
 8009890:	d105      	bne.n	800989e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009892:	7b7b      	ldrb	r3, [r7, #13]
 8009894:	2b01      	cmp	r3, #1
 8009896:	d102      	bne.n	800989e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009898:	7b3b      	ldrb	r3, [r7, #12]
 800989a:	2b01      	cmp	r3, #1
 800989c:	d001      	beq.n	80098a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e03e      	b.n	8009920 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2202      	movs	r2, #2
 80098a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2202      	movs	r2, #2
 80098ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2202      	movs	r2, #2
 80098b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2202      	movs	r2, #2
 80098be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d003      	beq.n	80098d0 <HAL_TIM_Encoder_Start+0xc4>
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	2b04      	cmp	r3, #4
 80098cc:	d008      	beq.n	80098e0 <HAL_TIM_Encoder_Start+0xd4>
 80098ce:	e00f      	b.n	80098f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2201      	movs	r2, #1
 80098d6:	2100      	movs	r1, #0
 80098d8:	4618      	mov	r0, r3
 80098da:	f000 ff7d 	bl	800a7d8 <TIM_CCxChannelCmd>
      break;
 80098de:	e016      	b.n	800990e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2201      	movs	r2, #1
 80098e6:	2104      	movs	r1, #4
 80098e8:	4618      	mov	r0, r3
 80098ea:	f000 ff75 	bl	800a7d8 <TIM_CCxChannelCmd>
      break;
 80098ee:	e00e      	b.n	800990e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2201      	movs	r2, #1
 80098f6:	2100      	movs	r1, #0
 80098f8:	4618      	mov	r0, r3
 80098fa:	f000 ff6d 	bl	800a7d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2201      	movs	r2, #1
 8009904:	2104      	movs	r1, #4
 8009906:	4618      	mov	r0, r3
 8009908:	f000 ff66 	bl	800a7d8 <TIM_CCxChannelCmd>
      break;
 800990c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f042 0201 	orr.w	r2, r2, #1
 800991c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	691b      	ldr	r3, [r3, #16]
 8009936:	f003 0302 	and.w	r3, r3, #2
 800993a:	2b02      	cmp	r3, #2
 800993c:	d128      	bne.n	8009990 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	68db      	ldr	r3, [r3, #12]
 8009944:	f003 0302 	and.w	r3, r3, #2
 8009948:	2b02      	cmp	r3, #2
 800994a:	d121      	bne.n	8009990 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f06f 0202 	mvn.w	r2, #2
 8009954:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2201      	movs	r2, #1
 800995a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	699b      	ldr	r3, [r3, #24]
 8009962:	f003 0303 	and.w	r3, r3, #3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d005      	beq.n	8009976 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	4798      	blx	r3
 8009974:	e009      	b.n	800998a <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	f003 0304 	and.w	r3, r3, #4
 800999a:	2b04      	cmp	r3, #4
 800999c:	d128      	bne.n	80099f0 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	f003 0304 	and.w	r3, r3, #4
 80099a8:	2b04      	cmp	r3, #4
 80099aa:	d121      	bne.n	80099f0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f06f 0204 	mvn.w	r2, #4
 80099b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2202      	movs	r2, #2
 80099ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	699b      	ldr	r3, [r3, #24]
 80099c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d005      	beq.n	80099d6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	4798      	blx	r3
 80099d4:	e009      	b.n	80099ea <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	f003 0308 	and.w	r3, r3, #8
 80099fa:	2b08      	cmp	r3, #8
 80099fc:	d128      	bne.n	8009a50 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	68db      	ldr	r3, [r3, #12]
 8009a04:	f003 0308 	and.w	r3, r3, #8
 8009a08:	2b08      	cmp	r3, #8
 8009a0a:	d121      	bne.n	8009a50 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f06f 0208 	mvn.w	r2, #8
 8009a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2204      	movs	r2, #4
 8009a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	69db      	ldr	r3, [r3, #28]
 8009a22:	f003 0303 	and.w	r3, r3, #3
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d005      	beq.n	8009a36 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	4798      	blx	r3
 8009a34:	e009      	b.n	8009a4a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	f003 0310 	and.w	r3, r3, #16
 8009a5a:	2b10      	cmp	r3, #16
 8009a5c:	d128      	bne.n	8009ab0 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	f003 0310 	and.w	r3, r3, #16
 8009a68:	2b10      	cmp	r3, #16
 8009a6a:	d121      	bne.n	8009ab0 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f06f 0210 	mvn.w	r2, #16
 8009a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2208      	movs	r2, #8
 8009a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	69db      	ldr	r3, [r3, #28]
 8009a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d005      	beq.n	8009a96 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	4798      	blx	r3
 8009a94:	e009      	b.n	8009aaa <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d110      	bne.n	8009ae0 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68db      	ldr	r3, [r3, #12]
 8009ac4:	f003 0301 	and.w	r3, r3, #1
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d109      	bne.n	8009ae0 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f06f 0201 	mvn.w	r2, #1
 8009ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aea:	2b80      	cmp	r3, #128	; 0x80
 8009aec:	d110      	bne.n	8009b10 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009af8:	2b80      	cmp	r3, #128	; 0x80
 8009afa:	d109      	bne.n	8009b10 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	691b      	ldr	r3, [r3, #16]
 8009b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b1a:	2b40      	cmp	r3, #64	; 0x40
 8009b1c:	d110      	bne.n	8009b40 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b28:	2b40      	cmp	r3, #64	; 0x40
 8009b2a:	d109      	bne.n	8009b40 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	f003 0320 	and.w	r3, r3, #32
 8009b4a:	2b20      	cmp	r3, #32
 8009b4c:	d110      	bne.n	8009b70 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	f003 0320 	and.w	r3, r3, #32
 8009b58:	2b20      	cmp	r3, #32
 8009b5a:	d109      	bne.n	8009b70 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f06f 0220 	mvn.w	r2, #32
 8009b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b70:	bf00      	nop
 8009b72:	3708      	adds	r7, #8
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b84:	2300      	movs	r3, #0
 8009b86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b8e:	2b01      	cmp	r3, #1
 8009b90:	d101      	bne.n	8009b96 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009b92:	2302      	movs	r3, #2
 8009b94:	e048      	b.n	8009c28 <HAL_TIM_OC_ConfigChannel+0xb0>
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2b0c      	cmp	r3, #12
 8009ba2:	d839      	bhi.n	8009c18 <HAL_TIM_OC_ConfigChannel+0xa0>
 8009ba4:	a201      	add	r2, pc, #4	; (adr r2, 8009bac <HAL_TIM_OC_ConfigChannel+0x34>)
 8009ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009baa:	bf00      	nop
 8009bac:	08009be1 	.word	0x08009be1
 8009bb0:	08009c19 	.word	0x08009c19
 8009bb4:	08009c19 	.word	0x08009c19
 8009bb8:	08009c19 	.word	0x08009c19
 8009bbc:	08009bef 	.word	0x08009bef
 8009bc0:	08009c19 	.word	0x08009c19
 8009bc4:	08009c19 	.word	0x08009c19
 8009bc8:	08009c19 	.word	0x08009c19
 8009bcc:	08009bfd 	.word	0x08009bfd
 8009bd0:	08009c19 	.word	0x08009c19
 8009bd4:	08009c19 	.word	0x08009c19
 8009bd8:	08009c19 	.word	0x08009c19
 8009bdc:	08009c0b 	.word	0x08009c0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68b9      	ldr	r1, [r7, #8]
 8009be6:	4618      	mov	r0, r3
 8009be8:	f000 fbd0 	bl	800a38c <TIM_OC1_SetConfig>
      break;
 8009bec:	e017      	b.n	8009c1e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	68b9      	ldr	r1, [r7, #8]
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f000 fc2f 	bl	800a458 <TIM_OC2_SetConfig>
      break;
 8009bfa:	e010      	b.n	8009c1e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	68b9      	ldr	r1, [r7, #8]
 8009c02:	4618      	mov	r0, r3
 8009c04:	f000 fc94 	bl	800a530 <TIM_OC3_SetConfig>
      break;
 8009c08:	e009      	b.n	8009c1e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68b9      	ldr	r1, [r7, #8]
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 fcf7 	bl	800a604 <TIM_OC4_SetConfig>
      break;
 8009c16:	e002      	b.n	8009c1e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	75fb      	strb	r3, [r7, #23]
      break;
 8009c1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3718      	adds	r7, #24
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d101      	bne.n	8009c4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	e0ae      	b.n	8009dac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2b0c      	cmp	r3, #12
 8009c5a:	f200 809f 	bhi.w	8009d9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009c5e:	a201      	add	r2, pc, #4	; (adr r2, 8009c64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c64:	08009c99 	.word	0x08009c99
 8009c68:	08009d9d 	.word	0x08009d9d
 8009c6c:	08009d9d 	.word	0x08009d9d
 8009c70:	08009d9d 	.word	0x08009d9d
 8009c74:	08009cd9 	.word	0x08009cd9
 8009c78:	08009d9d 	.word	0x08009d9d
 8009c7c:	08009d9d 	.word	0x08009d9d
 8009c80:	08009d9d 	.word	0x08009d9d
 8009c84:	08009d1b 	.word	0x08009d1b
 8009c88:	08009d9d 	.word	0x08009d9d
 8009c8c:	08009d9d 	.word	0x08009d9d
 8009c90:	08009d9d 	.word	0x08009d9d
 8009c94:	08009d5b 	.word	0x08009d5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68b9      	ldr	r1, [r7, #8]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 fb74 	bl	800a38c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	699a      	ldr	r2, [r3, #24]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f042 0208 	orr.w	r2, r2, #8
 8009cb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	699a      	ldr	r2, [r3, #24]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f022 0204 	bic.w	r2, r2, #4
 8009cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	6999      	ldr	r1, [r3, #24]
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	691a      	ldr	r2, [r3, #16]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	430a      	orrs	r2, r1
 8009cd4:	619a      	str	r2, [r3, #24]
      break;
 8009cd6:	e064      	b.n	8009da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68b9      	ldr	r1, [r7, #8]
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f000 fbba 	bl	800a458 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	699a      	ldr	r2, [r3, #24]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	699a      	ldr	r2, [r3, #24]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	6999      	ldr	r1, [r3, #24]
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	691b      	ldr	r3, [r3, #16]
 8009d0e:	021a      	lsls	r2, r3, #8
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	430a      	orrs	r2, r1
 8009d16:	619a      	str	r2, [r3, #24]
      break;
 8009d18:	e043      	b.n	8009da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68b9      	ldr	r1, [r7, #8]
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 fc05 	bl	800a530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	69da      	ldr	r2, [r3, #28]
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f042 0208 	orr.w	r2, r2, #8
 8009d34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	69da      	ldr	r2, [r3, #28]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f022 0204 	bic.w	r2, r2, #4
 8009d44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	69d9      	ldr	r1, [r3, #28]
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	691a      	ldr	r2, [r3, #16]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	430a      	orrs	r2, r1
 8009d56:	61da      	str	r2, [r3, #28]
      break;
 8009d58:	e023      	b.n	8009da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68b9      	ldr	r1, [r7, #8]
 8009d60:	4618      	mov	r0, r3
 8009d62:	f000 fc4f 	bl	800a604 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	69da      	ldr	r2, [r3, #28]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	69da      	ldr	r2, [r3, #28]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	69d9      	ldr	r1, [r3, #28]
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	691b      	ldr	r3, [r3, #16]
 8009d90:	021a      	lsls	r2, r3, #8
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	61da      	str	r2, [r3, #28]
      break;
 8009d9a:	e002      	b.n	8009da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	75fb      	strb	r3, [r7, #23]
      break;
 8009da0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2200      	movs	r2, #0
 8009da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d101      	bne.n	8009dd0 <HAL_TIM_ConfigClockSource+0x1c>
 8009dcc:	2302      	movs	r3, #2
 8009dce:	e0b4      	b.n	8009f3a <HAL_TIM_ConfigClockSource+0x186>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009df6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	68ba      	ldr	r2, [r7, #8]
 8009dfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e08:	d03e      	beq.n	8009e88 <HAL_TIM_ConfigClockSource+0xd4>
 8009e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e0e:	f200 8087 	bhi.w	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e16:	f000 8086 	beq.w	8009f26 <HAL_TIM_ConfigClockSource+0x172>
 8009e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e1e:	d87f      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e20:	2b70      	cmp	r3, #112	; 0x70
 8009e22:	d01a      	beq.n	8009e5a <HAL_TIM_ConfigClockSource+0xa6>
 8009e24:	2b70      	cmp	r3, #112	; 0x70
 8009e26:	d87b      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e28:	2b60      	cmp	r3, #96	; 0x60
 8009e2a:	d050      	beq.n	8009ece <HAL_TIM_ConfigClockSource+0x11a>
 8009e2c:	2b60      	cmp	r3, #96	; 0x60
 8009e2e:	d877      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e30:	2b50      	cmp	r3, #80	; 0x50
 8009e32:	d03c      	beq.n	8009eae <HAL_TIM_ConfigClockSource+0xfa>
 8009e34:	2b50      	cmp	r3, #80	; 0x50
 8009e36:	d873      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e38:	2b40      	cmp	r3, #64	; 0x40
 8009e3a:	d058      	beq.n	8009eee <HAL_TIM_ConfigClockSource+0x13a>
 8009e3c:	2b40      	cmp	r3, #64	; 0x40
 8009e3e:	d86f      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e40:	2b30      	cmp	r3, #48	; 0x30
 8009e42:	d064      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0x15a>
 8009e44:	2b30      	cmp	r3, #48	; 0x30
 8009e46:	d86b      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e48:	2b20      	cmp	r3, #32
 8009e4a:	d060      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0x15a>
 8009e4c:	2b20      	cmp	r3, #32
 8009e4e:	d867      	bhi.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d05c      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0x15a>
 8009e54:	2b10      	cmp	r3, #16
 8009e56:	d05a      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0x15a>
 8009e58:	e062      	b.n	8009f20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6818      	ldr	r0, [r3, #0]
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	6899      	ldr	r1, [r3, #8]
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	685a      	ldr	r2, [r3, #4]
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	f000 fc95 	bl	800a798 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009e7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	68ba      	ldr	r2, [r7, #8]
 8009e84:	609a      	str	r2, [r3, #8]
      break;
 8009e86:	e04f      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6818      	ldr	r0, [r3, #0]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	6899      	ldr	r1, [r3, #8]
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	685a      	ldr	r2, [r3, #4]
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	f000 fc7e 	bl	800a798 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	689a      	ldr	r2, [r3, #8]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009eaa:	609a      	str	r2, [r3, #8]
      break;
 8009eac:	e03c      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6818      	ldr	r0, [r3, #0]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	6859      	ldr	r1, [r3, #4]
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	f000 fbf2 	bl	800a6a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2150      	movs	r1, #80	; 0x50
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 fc4b 	bl	800a762 <TIM_ITRx_SetConfig>
      break;
 8009ecc:	e02c      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	6859      	ldr	r1, [r3, #4]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	461a      	mov	r2, r3
 8009edc:	f000 fc11 	bl	800a702 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	2160      	movs	r1, #96	; 0x60
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f000 fc3b 	bl	800a762 <TIM_ITRx_SetConfig>
      break;
 8009eec:	e01c      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	6859      	ldr	r1, [r3, #4]
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	461a      	mov	r2, r3
 8009efc:	f000 fbd2 	bl	800a6a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2140      	movs	r1, #64	; 0x40
 8009f06:	4618      	mov	r0, r3
 8009f08:	f000 fc2b 	bl	800a762 <TIM_ITRx_SetConfig>
      break;
 8009f0c:	e00c      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4619      	mov	r1, r3
 8009f18:	4610      	mov	r0, r2
 8009f1a:	f000 fc22 	bl	800a762 <TIM_ITRx_SetConfig>
      break;
 8009f1e:	e003      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	73fb      	strb	r3, [r7, #15]
      break;
 8009f24:	e000      	b.n	8009f28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009f26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3710      	adds	r7, #16
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009f42:	b480      	push	{r7}
 8009f44:	b083      	sub	sp, #12
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8009f4a:	bf00      	nop
 8009f4c:	370c      	adds	r7, #12
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b083      	sub	sp, #12
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f5e:	bf00      	nop
 8009f60:	370c      	adds	r7, #12
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b083      	sub	sp, #12
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009f72:	bf00      	nop
 8009f74:	370c      	adds	r7, #12
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr

08009f7e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009f7e:	b480      	push	{r7}
 8009f80:	b083      	sub	sp, #12
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8009f86:	bf00      	nop
 8009f88:	370c      	adds	r7, #12
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr

08009f92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009f92:	b480      	push	{r7}
 8009f94:	b083      	sub	sp, #12
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009f9a:	bf00      	nop
 8009f9c:	370c      	adds	r7, #12
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009fa6:	b480      	push	{r7}
 8009fa8:	b083      	sub	sp, #12
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009fae:	bf00      	nop
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr

08009fba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b083      	sub	sp, #12
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009fc2:	bf00      	nop
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr

08009fce <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009fce:	b480      	push	{r7}
 8009fd0:	b083      	sub	sp, #12
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009fd6:	bf00      	nop
 8009fd8:	370c      	adds	r7, #12
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr

08009fe2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009fe2:	b480      	push	{r7}
 8009fe4:	b083      	sub	sp, #12
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009fea:	bf00      	nop
 8009fec:	370c      	adds	r7, #12
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff4:	4770      	bx	lr
	...

08009ff8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	460b      	mov	r3, r1
 800a002:	607a      	str	r2, [r7, #4]
 800a004:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d101      	bne.n	800a014 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800a010:	2301      	movs	r3, #1
 800a012:	e135      	b.n	800a280 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d101      	bne.n	800a022 <HAL_TIM_RegisterCallback+0x2a>
 800a01e:	2302      	movs	r3, #2
 800a020:	e12e      	b.n	800a280 <HAL_TIM_RegisterCallback+0x288>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2201      	movs	r2, #1
 800a026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a030:	b2db      	uxtb	r3, r3
 800a032:	2b01      	cmp	r3, #1
 800a034:	f040 80ba 	bne.w	800a1ac <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800a038:	7afb      	ldrb	r3, [r7, #11]
 800a03a:	2b1a      	cmp	r3, #26
 800a03c:	f200 80b3 	bhi.w	800a1a6 <HAL_TIM_RegisterCallback+0x1ae>
 800a040:	a201      	add	r2, pc, #4	; (adr r2, 800a048 <HAL_TIM_RegisterCallback+0x50>)
 800a042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a046:	bf00      	nop
 800a048:	0800a0b5 	.word	0x0800a0b5
 800a04c:	0800a0bd 	.word	0x0800a0bd
 800a050:	0800a0c5 	.word	0x0800a0c5
 800a054:	0800a0cd 	.word	0x0800a0cd
 800a058:	0800a0d5 	.word	0x0800a0d5
 800a05c:	0800a0dd 	.word	0x0800a0dd
 800a060:	0800a0e5 	.word	0x0800a0e5
 800a064:	0800a0ed 	.word	0x0800a0ed
 800a068:	0800a0f5 	.word	0x0800a0f5
 800a06c:	0800a0fd 	.word	0x0800a0fd
 800a070:	0800a105 	.word	0x0800a105
 800a074:	0800a10d 	.word	0x0800a10d
 800a078:	0800a115 	.word	0x0800a115
 800a07c:	0800a11d 	.word	0x0800a11d
 800a080:	0800a125 	.word	0x0800a125
 800a084:	0800a12f 	.word	0x0800a12f
 800a088:	0800a139 	.word	0x0800a139
 800a08c:	0800a143 	.word	0x0800a143
 800a090:	0800a14d 	.word	0x0800a14d
 800a094:	0800a157 	.word	0x0800a157
 800a098:	0800a161 	.word	0x0800a161
 800a09c:	0800a16b 	.word	0x0800a16b
 800a0a0:	0800a175 	.word	0x0800a175
 800a0a4:	0800a17f 	.word	0x0800a17f
 800a0a8:	0800a189 	.word	0x0800a189
 800a0ac:	0800a193 	.word	0x0800a193
 800a0b0:	0800a19d 	.word	0x0800a19d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a0ba:	e0dc      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a0c2:	e0d8      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a0ca:	e0d4      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a0d2:	e0d0      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a0da:	e0cc      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a0e2:	e0c8      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a0ea:	e0c4      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a0f2:	e0c0      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a0fa:	e0bc      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a102:	e0b8      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	687a      	ldr	r2, [r7, #4]
 800a108:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a10a:	e0b4      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a112:	e0b0      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	687a      	ldr	r2, [r7, #4]
 800a118:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a11a:	e0ac      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a122:	e0a8      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 800a12c:	e0a3      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800a136:	e09e      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 800a140:	e099      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800a14a:	e094      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 800a154:	e08f      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800a15e:	e08a      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800a168:	e085      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800a172:	e080      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800a17c:	e07b      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800a186:	e076      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 800a190:	e071      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800a19a:	e06c      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800a1a4:	e067      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	75fb      	strb	r3, [r7, #23]
        break;
 800a1aa:	e064      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d15c      	bne.n	800a272 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 800a1b8:	7afb      	ldrb	r3, [r7, #11]
 800a1ba:	2b0d      	cmp	r3, #13
 800a1bc:	d856      	bhi.n	800a26c <HAL_TIM_RegisterCallback+0x274>
 800a1be:	a201      	add	r2, pc, #4	; (adr r2, 800a1c4 <HAL_TIM_RegisterCallback+0x1cc>)
 800a1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c4:	0800a1fd 	.word	0x0800a1fd
 800a1c8:	0800a205 	.word	0x0800a205
 800a1cc:	0800a20d 	.word	0x0800a20d
 800a1d0:	0800a215 	.word	0x0800a215
 800a1d4:	0800a21d 	.word	0x0800a21d
 800a1d8:	0800a225 	.word	0x0800a225
 800a1dc:	0800a22d 	.word	0x0800a22d
 800a1e0:	0800a235 	.word	0x0800a235
 800a1e4:	0800a23d 	.word	0x0800a23d
 800a1e8:	0800a245 	.word	0x0800a245
 800a1ec:	0800a24d 	.word	0x0800a24d
 800a1f0:	0800a255 	.word	0x0800a255
 800a1f4:	0800a25d 	.word	0x0800a25d
 800a1f8:	0800a265 	.word	0x0800a265
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a202:	e038      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a20a:	e034      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a212:	e030      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	687a      	ldr	r2, [r7, #4]
 800a218:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a21a:	e02c      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a222:	e028      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a22a:	e024      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a232:	e020      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a23a:	e01c      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a242:	e018      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a24a:	e014      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a252:	e010      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a25a:	e00c      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a262:	e008      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a26a:	e004      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	75fb      	strb	r3, [r7, #23]
        break;
 800a270:	e001      	b.n	800a276 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a27e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a280:	4618      	mov	r0, r3
 800a282:	371c      	adds	r7, #28
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b085      	sub	sp, #20
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a34      	ldr	r2, [pc, #208]	; (800a370 <TIM_Base_SetConfig+0xe4>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d00f      	beq.n	800a2c4 <TIM_Base_SetConfig+0x38>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2aa:	d00b      	beq.n	800a2c4 <TIM_Base_SetConfig+0x38>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a31      	ldr	r2, [pc, #196]	; (800a374 <TIM_Base_SetConfig+0xe8>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d007      	beq.n	800a2c4 <TIM_Base_SetConfig+0x38>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a30      	ldr	r2, [pc, #192]	; (800a378 <TIM_Base_SetConfig+0xec>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d003      	beq.n	800a2c4 <TIM_Base_SetConfig+0x38>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a2f      	ldr	r2, [pc, #188]	; (800a37c <TIM_Base_SetConfig+0xf0>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d108      	bne.n	800a2d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a25      	ldr	r2, [pc, #148]	; (800a370 <TIM_Base_SetConfig+0xe4>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d01b      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2e4:	d017      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a22      	ldr	r2, [pc, #136]	; (800a374 <TIM_Base_SetConfig+0xe8>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d013      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a21      	ldr	r2, [pc, #132]	; (800a378 <TIM_Base_SetConfig+0xec>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d00f      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a20      	ldr	r2, [pc, #128]	; (800a37c <TIM_Base_SetConfig+0xf0>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d00b      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a1f      	ldr	r2, [pc, #124]	; (800a380 <TIM_Base_SetConfig+0xf4>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d007      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a1e      	ldr	r2, [pc, #120]	; (800a384 <TIM_Base_SetConfig+0xf8>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d003      	beq.n	800a316 <TIM_Base_SetConfig+0x8a>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a1d      	ldr	r2, [pc, #116]	; (800a388 <TIM_Base_SetConfig+0xfc>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d108      	bne.n	800a328 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a31c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	4313      	orrs	r3, r2
 800a326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	4313      	orrs	r3, r2
 800a334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	68fa      	ldr	r2, [r7, #12]
 800a33a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	689a      	ldr	r2, [r3, #8]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	4a08      	ldr	r2, [pc, #32]	; (800a370 <TIM_Base_SetConfig+0xe4>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d103      	bne.n	800a35c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	691a      	ldr	r2, [r3, #16]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	615a      	str	r2, [r3, #20]
}
 800a362:	bf00      	nop
 800a364:	3714      	adds	r7, #20
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	40010000 	.word	0x40010000
 800a374:	40000400 	.word	0x40000400
 800a378:	40000800 	.word	0x40000800
 800a37c:	40000c00 	.word	0x40000c00
 800a380:	40014000 	.word	0x40014000
 800a384:	40014400 	.word	0x40014400
 800a388:	40014800 	.word	0x40014800

0800a38c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b087      	sub	sp, #28
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a1b      	ldr	r3, [r3, #32]
 800a39a:	f023 0201 	bic.w	r2, r3, #1
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6a1b      	ldr	r3, [r3, #32]
 800a3a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	699b      	ldr	r3, [r3, #24]
 800a3b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f023 0303 	bic.w	r3, r3, #3
 800a3c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f023 0302 	bic.w	r3, r3, #2
 800a3d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a1c      	ldr	r2, [pc, #112]	; (800a454 <TIM_OC1_SetConfig+0xc8>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d10c      	bne.n	800a402 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	f023 0308 	bic.w	r3, r3, #8
 800a3ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	68db      	ldr	r3, [r3, #12]
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	f023 0304 	bic.w	r3, r3, #4
 800a400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	4a13      	ldr	r2, [pc, #76]	; (800a454 <TIM_OC1_SetConfig+0xc8>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d111      	bne.n	800a42e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	695b      	ldr	r3, [r3, #20]
 800a41e:	693a      	ldr	r2, [r7, #16]
 800a420:	4313      	orrs	r3, r2
 800a422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	699b      	ldr	r3, [r3, #24]
 800a428:	693a      	ldr	r2, [r7, #16]
 800a42a:	4313      	orrs	r3, r2
 800a42c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	693a      	ldr	r2, [r7, #16]
 800a432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	685a      	ldr	r2, [r3, #4]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	697a      	ldr	r2, [r7, #20]
 800a446:	621a      	str	r2, [r3, #32]
}
 800a448:	bf00      	nop
 800a44a:	371c      	adds	r7, #28
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr
 800a454:	40010000 	.word	0x40010000

0800a458 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a458:	b480      	push	{r7}
 800a45a:	b087      	sub	sp, #28
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	f023 0210 	bic.w	r2, r3, #16
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6a1b      	ldr	r3, [r3, #32]
 800a472:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	699b      	ldr	r3, [r3, #24]
 800a47e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a48e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	021b      	lsls	r3, r3, #8
 800a496:	68fa      	ldr	r2, [r7, #12]
 800a498:	4313      	orrs	r3, r2
 800a49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f023 0320 	bic.w	r3, r3, #32
 800a4a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	011b      	lsls	r3, r3, #4
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	4a1e      	ldr	r2, [pc, #120]	; (800a52c <TIM_OC2_SetConfig+0xd4>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d10d      	bne.n	800a4d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a4be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	68db      	ldr	r3, [r3, #12]
 800a4c4:	011b      	lsls	r3, r3, #4
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	4a15      	ldr	r2, [pc, #84]	; (800a52c <TIM_OC2_SetConfig+0xd4>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d113      	bne.n	800a504 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a4e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	695b      	ldr	r3, [r3, #20]
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	699b      	ldr	r3, [r3, #24]
 800a4fc:	009b      	lsls	r3, r3, #2
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	4313      	orrs	r3, r2
 800a502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	693a      	ldr	r2, [r7, #16]
 800a508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	685a      	ldr	r2, [r3, #4]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	621a      	str	r2, [r3, #32]
}
 800a51e:	bf00      	nop
 800a520:	371c      	adds	r7, #28
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr
 800a52a:	bf00      	nop
 800a52c:	40010000 	.word	0x40010000

0800a530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a530:	b480      	push	{r7}
 800a532:	b087      	sub	sp, #28
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a1b      	ldr	r3, [r3, #32]
 800a53e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	69db      	ldr	r3, [r3, #28]
 800a556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a55e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f023 0303 	bic.w	r3, r3, #3
 800a566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	4313      	orrs	r3, r2
 800a570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	021b      	lsls	r3, r3, #8
 800a580:	697a      	ldr	r2, [r7, #20]
 800a582:	4313      	orrs	r3, r2
 800a584:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	4a1d      	ldr	r2, [pc, #116]	; (800a600 <TIM_OC3_SetConfig+0xd0>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d10d      	bne.n	800a5aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a594:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	021b      	lsls	r3, r3, #8
 800a59c:	697a      	ldr	r2, [r7, #20]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a14      	ldr	r2, [pc, #80]	; (800a600 <TIM_OC3_SetConfig+0xd0>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d113      	bne.n	800a5da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	695b      	ldr	r3, [r3, #20]
 800a5c6:	011b      	lsls	r3, r3, #4
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	699b      	ldr	r3, [r3, #24]
 800a5d2:	011b      	lsls	r3, r3, #4
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	693a      	ldr	r2, [r7, #16]
 800a5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	685a      	ldr	r2, [r3, #4]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	697a      	ldr	r2, [r7, #20]
 800a5f2:	621a      	str	r2, [r3, #32]
}
 800a5f4:	bf00      	nop
 800a5f6:	371c      	adds	r7, #28
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr
 800a600:	40010000 	.word	0x40010000

0800a604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a604:	b480      	push	{r7}
 800a606:	b087      	sub	sp, #28
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	69db      	ldr	r3, [r3, #28]
 800a62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a63a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	021b      	lsls	r3, r3, #8
 800a642:	68fa      	ldr	r2, [r7, #12]
 800a644:	4313      	orrs	r3, r2
 800a646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a64e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	031b      	lsls	r3, r3, #12
 800a656:	693a      	ldr	r2, [r7, #16]
 800a658:	4313      	orrs	r3, r2
 800a65a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a10      	ldr	r2, [pc, #64]	; (800a6a0 <TIM_OC4_SetConfig+0x9c>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d109      	bne.n	800a678 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a66a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	695b      	ldr	r3, [r3, #20]
 800a670:	019b      	lsls	r3, r3, #6
 800a672:	697a      	ldr	r2, [r7, #20]
 800a674:	4313      	orrs	r3, r2
 800a676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	685a      	ldr	r2, [r3, #4]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	621a      	str	r2, [r3, #32]
}
 800a692:	bf00      	nop
 800a694:	371c      	adds	r7, #28
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
 800a69e:	bf00      	nop
 800a6a0:	40010000 	.word	0x40010000

0800a6a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b087      	sub	sp, #28
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6a1b      	ldr	r3, [r3, #32]
 800a6ba:	f023 0201 	bic.w	r2, r3, #1
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a6ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	011b      	lsls	r3, r3, #4
 800a6d4:	693a      	ldr	r2, [r7, #16]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	f023 030a 	bic.w	r3, r3, #10
 800a6e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a6e2:	697a      	ldr	r2, [r7, #20]
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	697a      	ldr	r2, [r7, #20]
 800a6f4:	621a      	str	r2, [r3, #32]
}
 800a6f6:	bf00      	nop
 800a6f8:	371c      	adds	r7, #28
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr

0800a702 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a702:	b480      	push	{r7}
 800a704:	b087      	sub	sp, #28
 800a706:	af00      	add	r7, sp, #0
 800a708:	60f8      	str	r0, [r7, #12]
 800a70a:	60b9      	str	r1, [r7, #8]
 800a70c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6a1b      	ldr	r3, [r3, #32]
 800a712:	f023 0210 	bic.w	r2, r3, #16
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	699b      	ldr	r3, [r3, #24]
 800a71e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6a1b      	ldr	r3, [r3, #32]
 800a724:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a72c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	031b      	lsls	r3, r3, #12
 800a732:	697a      	ldr	r2, [r7, #20]
 800a734:	4313      	orrs	r3, r2
 800a736:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a73e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	011b      	lsls	r3, r3, #4
 800a744:	693a      	ldr	r2, [r7, #16]
 800a746:	4313      	orrs	r3, r2
 800a748:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	697a      	ldr	r2, [r7, #20]
 800a74e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	693a      	ldr	r2, [r7, #16]
 800a754:	621a      	str	r2, [r3, #32]
}
 800a756:	bf00      	nop
 800a758:	371c      	adds	r7, #28
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr

0800a762 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a762:	b480      	push	{r7}
 800a764:	b085      	sub	sp, #20
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
 800a76a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a778:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a77a:	683a      	ldr	r2, [r7, #0]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	4313      	orrs	r3, r2
 800a780:	f043 0307 	orr.w	r3, r3, #7
 800a784:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	68fa      	ldr	r2, [r7, #12]
 800a78a:	609a      	str	r2, [r3, #8]
}
 800a78c:	bf00      	nop
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a798:	b480      	push	{r7}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	607a      	str	r2, [r7, #4]
 800a7a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a7b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	021a      	lsls	r2, r3, #8
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	431a      	orrs	r2, r3
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	697a      	ldr	r2, [r7, #20]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	697a      	ldr	r2, [r7, #20]
 800a7ca:	609a      	str	r2, [r3, #8]
}
 800a7cc:	bf00      	nop
 800a7ce:	371c      	adds	r7, #28
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d6:	4770      	bx	lr

0800a7d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b087      	sub	sp, #28
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	60f8      	str	r0, [r7, #12]
 800a7e0:	60b9      	str	r1, [r7, #8]
 800a7e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	f003 031f 	and.w	r3, r3, #31
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	6a1a      	ldr	r2, [r3, #32]
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	43db      	mvns	r3, r3
 800a7fa:	401a      	ands	r2, r3
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6a1a      	ldr	r2, [r3, #32]
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	f003 031f 	and.w	r3, r3, #31
 800a80a:	6879      	ldr	r1, [r7, #4]
 800a80c:	fa01 f303 	lsl.w	r3, r1, r3
 800a810:	431a      	orrs	r2, r3
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	621a      	str	r2, [r3, #32]
}
 800a816:	bf00      	nop
 800a818:	371c      	adds	r7, #28
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr
	...

0800a824 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	4a1c      	ldr	r2, [pc, #112]	; (800a8a0 <TIM_ResetCallback+0x7c>)
 800a830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4a1b      	ldr	r2, [pc, #108]	; (800a8a4 <TIM_ResetCallback+0x80>)
 800a838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4a1a      	ldr	r2, [pc, #104]	; (800a8a8 <TIM_ResetCallback+0x84>)
 800a840:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	4a19      	ldr	r2, [pc, #100]	; (800a8ac <TIM_ResetCallback+0x88>)
 800a848:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	4a18      	ldr	r2, [pc, #96]	; (800a8b0 <TIM_ResetCallback+0x8c>)
 800a850:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	4a17      	ldr	r2, [pc, #92]	; (800a8b4 <TIM_ResetCallback+0x90>)
 800a858:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	4a16      	ldr	r2, [pc, #88]	; (800a8b8 <TIM_ResetCallback+0x94>)
 800a860:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	4a15      	ldr	r2, [pc, #84]	; (800a8bc <TIM_ResetCallback+0x98>)
 800a868:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	4a14      	ldr	r2, [pc, #80]	; (800a8c0 <TIM_ResetCallback+0x9c>)
 800a870:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	4a13      	ldr	r2, [pc, #76]	; (800a8c4 <TIM_ResetCallback+0xa0>)
 800a878:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	4a12      	ldr	r2, [pc, #72]	; (800a8c8 <TIM_ResetCallback+0xa4>)
 800a880:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4a11      	ldr	r2, [pc, #68]	; (800a8cc <TIM_ResetCallback+0xa8>)
 800a888:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4a10      	ldr	r2, [pc, #64]	; (800a8d0 <TIM_ResetCallback+0xac>)
 800a890:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr
 800a8a0:	080038d5 	.word	0x080038d5
 800a8a4:	08009f43 	.word	0x08009f43
 800a8a8:	08009fbb 	.word	0x08009fbb
 800a8ac:	08009fcf 	.word	0x08009fcf
 800a8b0:	08009f6b 	.word	0x08009f6b
 800a8b4:	08009f7f 	.word	0x08009f7f
 800a8b8:	08009f57 	.word	0x08009f57
 800a8bc:	08009f93 	.word	0x08009f93
 800a8c0:	08009fa7 	.word	0x08009fa7
 800a8c4:	08009fe3 	.word	0x08009fe3
 800a8c8:	0800aa55 	.word	0x0800aa55
 800a8cc:	0800aa69 	.word	0x0800aa69
 800a8d0:	0800aa7d 	.word	0x0800aa7d

0800a8d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b085      	sub	sp, #20
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d101      	bne.n	800a8ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a8e8:	2302      	movs	r3, #2
 800a8ea:	e050      	b.n	800a98e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2202      	movs	r2, #2
 800a8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	4313      	orrs	r3, r2
 800a91c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a1c      	ldr	r2, [pc, #112]	; (800a99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d018      	beq.n	800a962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a938:	d013      	beq.n	800a962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4a18      	ldr	r2, [pc, #96]	; (800a9a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a940:	4293      	cmp	r3, r2
 800a942:	d00e      	beq.n	800a962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a16      	ldr	r2, [pc, #88]	; (800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d009      	beq.n	800a962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a15      	ldr	r2, [pc, #84]	; (800a9a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d004      	beq.n	800a962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a13      	ldr	r2, [pc, #76]	; (800a9ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d10c      	bne.n	800a97c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a968:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	4313      	orrs	r3, r2
 800a972:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	68ba      	ldr	r2, [r7, #8]
 800a97a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a98c:	2300      	movs	r3, #0
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	40010000 	.word	0x40010000
 800a9a0:	40000400 	.word	0x40000400
 800a9a4:	40000800 	.word	0x40000800
 800a9a8:	40000c00 	.word	0x40000c00
 800a9ac:	40014000 	.word	0x40014000

0800a9b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b085      	sub	sp, #20
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d101      	bne.n	800a9cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a9c8:	2302      	movs	r3, #2
 800a9ca:	e03d      	b.n	800aa48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	68db      	ldr	r3, [r3, #12]
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	695b      	ldr	r3, [r3, #20]
 800aa24:	4313      	orrs	r3, r2
 800aa26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	69db      	ldr	r3, [r3, #28]
 800aa32:	4313      	orrs	r3, r2
 800aa34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	68fa      	ldr	r2, [r7, #12]
 800aa3c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2200      	movs	r2, #0
 800aa42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa5c:	bf00      	nop
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr

0800aa68 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800aa70:	bf00      	nop
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa84:	bf00      	nop
 800aa86:	370c      	adds	r7, #12
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d101      	bne.n	800aaa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e04a      	b.n	800ab38 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d111      	bne.n	800aad2 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 fd72 	bl	800b5a0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d102      	bne.n	800aaca <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	4a1e      	ldr	r2, [pc, #120]	; (800ab40 <HAL_UART_Init+0xb0>)
 800aac8:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2224      	movs	r2, #36	; 0x24
 800aad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	68da      	ldr	r2, [r3, #12]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aae8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f001 f83c 	bl	800bb68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	691a      	ldr	r2, [r3, #16]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aafe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	695a      	ldr	r2, [r3, #20]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab0e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	68da      	ldr	r2, [r3, #12]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab1e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2220      	movs	r2, #32
 800ab2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2220      	movs	r2, #32
 800ab32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab36:	2300      	movs	r3, #0
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3708      	adds	r7, #8
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	08004715 	.word	0x08004715

0800ab44 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b087      	sub	sp, #28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	607a      	str	r2, [r7, #4]
 800ab50:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ab52:	2300      	movs	r3, #0
 800ab54:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d107      	bne.n	800ab6c <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab60:	f043 0220 	orr.w	r2, r3, #32
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e08c      	b.n	800ac86 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab72:	2b01      	cmp	r3, #1
 800ab74:	d101      	bne.n	800ab7a <HAL_UART_RegisterCallback+0x36>
 800ab76:	2302      	movs	r3, #2
 800ab78:	e085      	b.n	800ac86 <HAL_UART_RegisterCallback+0x142>
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	2b20      	cmp	r3, #32
 800ab8c:	d151      	bne.n	800ac32 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800ab8e:	7afb      	ldrb	r3, [r7, #11]
 800ab90:	2b0c      	cmp	r3, #12
 800ab92:	d845      	bhi.n	800ac20 <HAL_UART_RegisterCallback+0xdc>
 800ab94:	a201      	add	r2, pc, #4	; (adr r2, 800ab9c <HAL_UART_RegisterCallback+0x58>)
 800ab96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9a:	bf00      	nop
 800ab9c:	0800abd1 	.word	0x0800abd1
 800aba0:	0800abd9 	.word	0x0800abd9
 800aba4:	0800abe1 	.word	0x0800abe1
 800aba8:	0800abe9 	.word	0x0800abe9
 800abac:	0800abf1 	.word	0x0800abf1
 800abb0:	0800abf9 	.word	0x0800abf9
 800abb4:	0800ac01 	.word	0x0800ac01
 800abb8:	0800ac09 	.word	0x0800ac09
 800abbc:	0800ac21 	.word	0x0800ac21
 800abc0:	0800ac21 	.word	0x0800ac21
 800abc4:	0800ac21 	.word	0x0800ac21
 800abc8:	0800ac11 	.word	0x0800ac11
 800abcc:	0800ac19 	.word	0x0800ac19
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800abd6:	e051      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	687a      	ldr	r2, [r7, #4]
 800abdc:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800abde:	e04d      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800abe6:	e049      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800abee:	e045      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800abf6:	e041      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	687a      	ldr	r2, [r7, #4]
 800abfc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800abfe:	e03d      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800ac06:	e039      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800ac0e:	e035      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800ac16:	e031      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800ac1e:	e02d      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac24:	f043 0220 	orr.w	r2, r3, #32
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	75fb      	strb	r3, [r7, #23]
        break;
 800ac30:	e024      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d116      	bne.n	800ac6c <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800ac3e:	7afb      	ldrb	r3, [r7, #11]
 800ac40:	2b0b      	cmp	r3, #11
 800ac42:	d002      	beq.n	800ac4a <HAL_UART_RegisterCallback+0x106>
 800ac44:	2b0c      	cmp	r3, #12
 800ac46:	d004      	beq.n	800ac52 <HAL_UART_RegisterCallback+0x10e>
 800ac48:	e007      	b.n	800ac5a <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800ac50:	e014      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800ac58:	e010      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac5e:	f043 0220 	orr.w	r2, r3, #32
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	75fb      	strb	r3, [r7, #23]
        break;
 800ac6a:	e007      	b.n	800ac7c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac70:	f043 0220 	orr.w	r2, r3, #32
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ac84:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	371c      	adds	r7, #28
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr
 800ac92:	bf00      	nop

0800ac94 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b085      	sub	sp, #20
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	4613      	mov	r3, r2
 800aca0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	2b20      	cmp	r3, #32
 800acac:	d130      	bne.n	800ad10 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d002      	beq.n	800acba <HAL_UART_Transmit_IT+0x26>
 800acb4:	88fb      	ldrh	r3, [r7, #6]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d101      	bne.n	800acbe <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e029      	b.n	800ad12 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d101      	bne.n	800accc <HAL_UART_Transmit_IT+0x38>
 800acc8:	2302      	movs	r3, #2
 800acca:	e022      	b.n	800ad12 <HAL_UART_Transmit_IT+0x7e>
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2201      	movs	r2, #1
 800acd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	68ba      	ldr	r2, [r7, #8]
 800acd8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	88fa      	ldrh	r2, [r7, #6]
 800acde:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	88fa      	ldrh	r2, [r7, #6]
 800ace4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2221      	movs	r2, #33	; 0x21
 800acf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2200      	movs	r2, #0
 800acf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	68da      	ldr	r2, [r3, #12]
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ad0a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	e000      	b.n	800ad12 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800ad10:	2302      	movs	r3, #2
  }
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3714      	adds	r7, #20
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr

0800ad1e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad1e:	b580      	push	{r7, lr}
 800ad20:	b084      	sub	sp, #16
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	60f8      	str	r0, [r7, #12]
 800ad26:	60b9      	str	r1, [r7, #8]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	2b20      	cmp	r3, #32
 800ad36:	d11d      	bne.n	800ad74 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d002      	beq.n	800ad44 <HAL_UART_Receive_IT+0x26>
 800ad3e:	88fb      	ldrh	r3, [r7, #6]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d101      	bne.n	800ad48 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	e016      	b.n	800ad76 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad4e:	2b01      	cmp	r3, #1
 800ad50:	d101      	bne.n	800ad56 <HAL_UART_Receive_IT+0x38>
 800ad52:	2302      	movs	r3, #2
 800ad54:	e00f      	b.n	800ad76 <HAL_UART_Receive_IT+0x58>
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2200      	movs	r2, #0
 800ad62:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ad64:	88fb      	ldrh	r3, [r7, #6]
 800ad66:	461a      	mov	r2, r3
 800ad68:	68b9      	ldr	r1, [r7, #8]
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f000 fcf8 	bl	800b760 <UART_Start_Receive_IT>
 800ad70:	4603      	mov	r3, r0
 800ad72:	e000      	b.n	800ad76 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ad74:	2302      	movs	r3, #2
  }
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	3710      	adds	r7, #16
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
	...

0800ad80 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b08c      	sub	sp, #48	; 0x30
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	60f8      	str	r0, [r7, #12]
 800ad88:	60b9      	str	r1, [r7, #8]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	2b20      	cmp	r3, #32
 800ad98:	d165      	bne.n	800ae66 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d002      	beq.n	800ada6 <HAL_UART_Transmit_DMA+0x26>
 800ada0:	88fb      	ldrh	r3, [r7, #6]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d101      	bne.n	800adaa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	e05e      	b.n	800ae68 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d101      	bne.n	800adb8 <HAL_UART_Transmit_DMA+0x38>
 800adb4:	2302      	movs	r3, #2
 800adb6:	e057      	b.n	800ae68 <HAL_UART_Transmit_DMA+0xe8>
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2201      	movs	r2, #1
 800adbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800adc0:	68ba      	ldr	r2, [r7, #8]
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	88fa      	ldrh	r2, [r7, #6]
 800adca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	88fa      	ldrh	r2, [r7, #6]
 800add0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2200      	movs	r2, #0
 800add6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2221      	movs	r2, #33	; 0x21
 800addc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ade4:	4a22      	ldr	r2, [pc, #136]	; (800ae70 <HAL_UART_Transmit_DMA+0xf0>)
 800ade6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adec:	4a21      	ldr	r2, [pc, #132]	; (800ae74 <HAL_UART_Transmit_DMA+0xf4>)
 800adee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adf4:	4a20      	ldr	r2, [pc, #128]	; (800ae78 <HAL_UART_Transmit_DMA+0xf8>)
 800adf6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adfc:	2200      	movs	r2, #0
 800adfe:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800ae00:	f107 0308 	add.w	r3, r7, #8
 800ae04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800ae0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0c:	6819      	ldr	r1, [r3, #0]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	3304      	adds	r3, #4
 800ae14:	461a      	mov	r2, r3
 800ae16:	88fb      	ldrh	r3, [r7, #6]
 800ae18:	f7fa fd44 	bl	80058a4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ae24:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	3314      	adds	r3, #20
 800ae34:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	e853 3f00 	ldrex	r3, [r3]
 800ae3c:	617b      	str	r3, [r7, #20]
   return(result);
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae44:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	3314      	adds	r3, #20
 800ae4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae4e:	627a      	str	r2, [r7, #36]	; 0x24
 800ae50:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae52:	6a39      	ldr	r1, [r7, #32]
 800ae54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae56:	e841 2300 	strex	r3, r2, [r1]
 800ae5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae5c:	69fb      	ldr	r3, [r7, #28]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d1e5      	bne.n	800ae2e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800ae62:	2300      	movs	r3, #0
 800ae64:	e000      	b.n	800ae68 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800ae66:	2302      	movs	r3, #2
  }
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3730      	adds	r7, #48	; 0x30
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	0800b611 	.word	0x0800b611
 800ae74:	0800b6ad 	.word	0x0800b6ad
 800ae78:	0800b6cb 	.word	0x0800b6cb

0800ae7c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b09a      	sub	sp, #104	; 0x68
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	330c      	adds	r3, #12
 800ae8a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae8e:	e853 3f00 	ldrex	r3, [r3]
 800ae92:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ae94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ae96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ae9a:	667b      	str	r3, [r7, #100]	; 0x64
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	330c      	adds	r3, #12
 800aea2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aea4:	657a      	str	r2, [r7, #84]	; 0x54
 800aea6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aea8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aeaa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aeac:	e841 2300 	strex	r3, r2, [r1]
 800aeb0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aeb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d1e5      	bne.n	800ae84 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	3314      	adds	r3, #20
 800aebe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aec2:	e853 3f00 	ldrex	r3, [r3]
 800aec6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeca:	f023 0301 	bic.w	r3, r3, #1
 800aece:	663b      	str	r3, [r7, #96]	; 0x60
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	3314      	adds	r3, #20
 800aed6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aed8:	643a      	str	r2, [r7, #64]	; 0x40
 800aeda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aedc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aede:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aee0:	e841 2300 	strex	r3, r2, [r1]
 800aee4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1e5      	bne.n	800aeb8 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d119      	bne.n	800af28 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	330c      	adds	r3, #12
 800aefa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aefc:	6a3b      	ldr	r3, [r7, #32]
 800aefe:	e853 3f00 	ldrex	r3, [r3]
 800af02:	61fb      	str	r3, [r7, #28]
   return(result);
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	f023 0310 	bic.w	r3, r3, #16
 800af0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	330c      	adds	r3, #12
 800af12:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800af14:	62fa      	str	r2, [r7, #44]	; 0x2c
 800af16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af1c:	e841 2300 	strex	r3, r2, [r1]
 800af20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af24:	2b00      	cmp	r3, #0
 800af26:	d1e5      	bne.n	800aef4 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	695b      	ldr	r3, [r3, #20]
 800af2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af32:	2b40      	cmp	r3, #64	; 0x40
 800af34:	d136      	bne.n	800afa4 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	3314      	adds	r3, #20
 800af3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	e853 3f00 	ldrex	r3, [r3]
 800af44:	60bb      	str	r3, [r7, #8]
   return(result);
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af4c:	65bb      	str	r3, [r7, #88]	; 0x58
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3314      	adds	r3, #20
 800af54:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af56:	61ba      	str	r2, [r7, #24]
 800af58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af5a:	6979      	ldr	r1, [r7, #20]
 800af5c:	69ba      	ldr	r2, [r7, #24]
 800af5e:	e841 2300 	strex	r3, r2, [r1]
 800af62:	613b      	str	r3, [r7, #16]
   return(result);
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1e5      	bne.n	800af36 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d018      	beq.n	800afa4 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af76:	2200      	movs	r2, #0
 800af78:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af7e:	4618      	mov	r0, r3
 800af80:	f7fa fce8 	bl	8005954 <HAL_DMA_Abort>
 800af84:	4603      	mov	r3, r0
 800af86:	2b00      	cmp	r3, #0
 800af88:	d00c      	beq.n	800afa4 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af8e:	4618      	mov	r0, r3
 800af90:	f7fa ff0a 	bl	8005da8 <HAL_DMA_GetError>
 800af94:	4603      	mov	r3, r0
 800af96:	2b20      	cmp	r3, #32
 800af98:	d104      	bne.n	800afa4 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2210      	movs	r2, #16
 800af9e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800afa0:	2303      	movs	r3, #3
 800afa2:	e00a      	b.n	800afba <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2220      	movs	r2, #32
 800afae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3768      	adds	r7, #104	; 0x68
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
	...

0800afc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b0ba      	sub	sp, #232	; 0xe8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	695b      	ldr	r3, [r3, #20]
 800afe6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800afea:	2300      	movs	r3, #0
 800afec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800aff0:	2300      	movs	r3, #0
 800aff2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800aff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800affa:	f003 030f 	and.w	r3, r3, #15
 800affe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b002:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b006:	2b00      	cmp	r3, #0
 800b008:	d10f      	bne.n	800b02a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b00a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b00e:	f003 0320 	and.w	r3, r3, #32
 800b012:	2b00      	cmp	r3, #0
 800b014:	d009      	beq.n	800b02a <HAL_UART_IRQHandler+0x66>
 800b016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b01a:	f003 0320 	and.w	r3, r3, #32
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d003      	beq.n	800b02a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fce3 	bl	800b9ee <UART_Receive_IT>
      return;
 800b028:	e25b      	b.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b02a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b02e:	2b00      	cmp	r3, #0
 800b030:	f000 80e1 	beq.w	800b1f6 <HAL_UART_IRQHandler+0x232>
 800b034:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b038:	f003 0301 	and.w	r3, r3, #1
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d106      	bne.n	800b04e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b044:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b048:	2b00      	cmp	r3, #0
 800b04a:	f000 80d4 	beq.w	800b1f6 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b04e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b052:	f003 0301 	and.w	r3, r3, #1
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00b      	beq.n	800b072 <HAL_UART_IRQHandler+0xae>
 800b05a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b05e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b062:	2b00      	cmp	r3, #0
 800b064:	d005      	beq.n	800b072 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b06a:	f043 0201 	orr.w	r2, r3, #1
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b076:	f003 0304 	and.w	r3, r3, #4
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <HAL_UART_IRQHandler+0xd2>
 800b07e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b082:	f003 0301 	and.w	r3, r3, #1
 800b086:	2b00      	cmp	r3, #0
 800b088:	d005      	beq.n	800b096 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b08e:	f043 0202 	orr.w	r2, r3, #2
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b09a:	f003 0302 	and.w	r3, r3, #2
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d00b      	beq.n	800b0ba <HAL_UART_IRQHandler+0xf6>
 800b0a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0a6:	f003 0301 	and.w	r3, r3, #1
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d005      	beq.n	800b0ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0b2:	f043 0204 	orr.w	r2, r3, #4
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b0ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0be:	f003 0308 	and.w	r3, r3, #8
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d011      	beq.n	800b0ea <HAL_UART_IRQHandler+0x126>
 800b0c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0ca:	f003 0320 	and.w	r3, r3, #32
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d105      	bne.n	800b0de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b0d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0d6:	f003 0301 	and.w	r3, r3, #1
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d005      	beq.n	800b0ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0e2:	f043 0208 	orr.w	r2, r3, #8
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f000 81f2 	beq.w	800b4d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b0f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0f8:	f003 0320 	and.w	r3, r3, #32
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d008      	beq.n	800b112 <HAL_UART_IRQHandler+0x14e>
 800b100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b104:	f003 0320 	and.w	r3, r3, #32
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d002      	beq.n	800b112 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 fc6e 	bl	800b9ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	695b      	ldr	r3, [r3, #20]
 800b118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b11c:	2b40      	cmp	r3, #64	; 0x40
 800b11e:	bf0c      	ite	eq
 800b120:	2301      	moveq	r3, #1
 800b122:	2300      	movne	r3, #0
 800b124:	b2db      	uxtb	r3, r3
 800b126:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b12e:	f003 0308 	and.w	r3, r3, #8
 800b132:	2b00      	cmp	r3, #0
 800b134:	d103      	bne.n	800b13e <HAL_UART_IRQHandler+0x17a>
 800b136:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d051      	beq.n	800b1e2 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 fb74 	bl	800b82c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	695b      	ldr	r3, [r3, #20]
 800b14a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b14e:	2b40      	cmp	r3, #64	; 0x40
 800b150:	d142      	bne.n	800b1d8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	3314      	adds	r3, #20
 800b158:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b15c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b160:	e853 3f00 	ldrex	r3, [r3]
 800b164:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b168:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b16c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b170:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	3314      	adds	r3, #20
 800b17a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b17e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b182:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b186:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b18a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b18e:	e841 2300 	strex	r3, r2, [r1]
 800b192:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b196:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1d9      	bne.n	800b152 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d013      	beq.n	800b1ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1aa:	4a7f      	ldr	r2, [pc, #508]	; (800b3a8 <HAL_UART_IRQHandler+0x3e4>)
 800b1ac:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7fa fc3e 	bl	8005a34 <HAL_DMA_Abort_IT>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d019      	beq.n	800b1f2 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b1c8:	4610      	mov	r0, r2
 800b1ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1cc:	e011      	b.n	800b1f2 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1d6:	e00c      	b.n	800b1f2 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1e0:	e007      	b.n	800b1f2 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b1f0:	e172      	b.n	800b4d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1f2:	bf00      	nop
    return;
 800b1f4:	e170      	b.n	800b4d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	f040 814c 	bne.w	800b498 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b204:	f003 0310 	and.w	r3, r3, #16
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f000 8145 	beq.w	800b498 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b20e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b212:	f003 0310 	and.w	r3, r3, #16
 800b216:	2b00      	cmp	r3, #0
 800b218:	f000 813e 	beq.w	800b498 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b21c:	2300      	movs	r3, #0
 800b21e:	60bb      	str	r3, [r7, #8]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	60bb      	str	r3, [r7, #8]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	685b      	ldr	r3, [r3, #4]
 800b22e:	60bb      	str	r3, [r7, #8]
 800b230:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b23c:	2b40      	cmp	r3, #64	; 0x40
 800b23e:	f040 80b5 	bne.w	800b3ac <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	685b      	ldr	r3, [r3, #4]
 800b24a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b24e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b252:	2b00      	cmp	r3, #0
 800b254:	f000 8142 	beq.w	800b4dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b25c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b260:	429a      	cmp	r2, r3
 800b262:	f080 813b 	bcs.w	800b4dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b26c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b272:	69db      	ldr	r3, [r3, #28]
 800b274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b278:	f000 8088 	beq.w	800b38c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	330c      	adds	r3, #12
 800b282:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b286:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b28a:	e853 3f00 	ldrex	r3, [r3]
 800b28e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b292:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b296:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b29a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	330c      	adds	r3, #12
 800b2a4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b2a8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b2ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b2b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b2b8:	e841 2300 	strex	r3, r2, [r1]
 800b2bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b2c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1d9      	bne.n	800b27c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	3314      	adds	r3, #20
 800b2ce:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b2d2:	e853 3f00 	ldrex	r3, [r3]
 800b2d6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b2d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b2da:	f023 0301 	bic.w	r3, r3, #1
 800b2de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	3314      	adds	r3, #20
 800b2e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b2ec:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b2f0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b2f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b2f8:	e841 2300 	strex	r3, r2, [r1]
 800b2fc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b2fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1e1      	bne.n	800b2c8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	3314      	adds	r3, #20
 800b30a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b30c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b30e:	e853 3f00 	ldrex	r3, [r3]
 800b312:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b314:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b316:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b31a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3314      	adds	r3, #20
 800b324:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b328:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b32a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b32c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b32e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b330:	e841 2300 	strex	r3, r2, [r1]
 800b334:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b336:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d1e3      	bne.n	800b304 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2220      	movs	r2, #32
 800b340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2200      	movs	r2, #0
 800b348:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	330c      	adds	r3, #12
 800b350:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b354:	e853 3f00 	ldrex	r3, [r3]
 800b358:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b35a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b35c:	f023 0310 	bic.w	r3, r3, #16
 800b360:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	330c      	adds	r3, #12
 800b36a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b36e:	65ba      	str	r2, [r7, #88]	; 0x58
 800b370:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b372:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b374:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b376:	e841 2300 	strex	r3, r2, [r1]
 800b37a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b37c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1e3      	bne.n	800b34a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b386:	4618      	mov	r0, r3
 800b388:	f7fa fae4 	bl	8005954 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800b398:	b292      	uxth	r2, r2
 800b39a:	1a8a      	subs	r2, r1, r2
 800b39c:	b292      	uxth	r2, r2
 800b39e:	4611      	mov	r1, r2
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b3a4:	e09a      	b.n	800b4dc <HAL_UART_IRQHandler+0x518>
 800b3a6:	bf00      	nop
 800b3a8:	0800b8f3 	.word	0x0800b8f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	1ad3      	subs	r3, r2, r3
 800b3b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	f000 808c 	beq.w	800b4e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b3c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 8087 	beq.w	800b4e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	330c      	adds	r3, #12
 800b3d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3dc:	e853 3f00 	ldrex	r3, [r3]
 800b3e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b3e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b3e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	330c      	adds	r3, #12
 800b3f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b3f6:	647a      	str	r2, [r7, #68]	; 0x44
 800b3f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b3fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b3fe:	e841 2300 	strex	r3, r2, [r1]
 800b402:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1e3      	bne.n	800b3d2 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	3314      	adds	r3, #20
 800b410:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b414:	e853 3f00 	ldrex	r3, [r3]
 800b418:	623b      	str	r3, [r7, #32]
   return(result);
 800b41a:	6a3b      	ldr	r3, [r7, #32]
 800b41c:	f023 0301 	bic.w	r3, r3, #1
 800b420:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	3314      	adds	r3, #20
 800b42a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b42e:	633a      	str	r2, [r7, #48]	; 0x30
 800b430:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b432:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b436:	e841 2300 	strex	r3, r2, [r1]
 800b43a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d1e3      	bne.n	800b40a <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2220      	movs	r2, #32
 800b446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2200      	movs	r2, #0
 800b44e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	330c      	adds	r3, #12
 800b456:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	e853 3f00 	ldrex	r3, [r3]
 800b45e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f023 0310 	bic.w	r3, r3, #16
 800b466:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	330c      	adds	r3, #12
 800b470:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b474:	61fa      	str	r2, [r7, #28]
 800b476:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b478:	69b9      	ldr	r1, [r7, #24]
 800b47a:	69fa      	ldr	r2, [r7, #28]
 800b47c:	e841 2300 	strex	r3, r2, [r1]
 800b480:	617b      	str	r3, [r7, #20]
   return(result);
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d1e3      	bne.n	800b450 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b48c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800b490:	4611      	mov	r1, r2
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b496:	e023      	b.n	800b4e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b49c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d009      	beq.n	800b4b8 <HAL_UART_IRQHandler+0x4f4>
 800b4a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d003      	beq.n	800b4b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fa33 	bl	800b91c <UART_Transmit_IT>
    return;
 800b4b6:	e014      	b.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b4b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00e      	beq.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
 800b4c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d008      	beq.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 fa73 	bl	800b9bc <UART_EndTransmit_IT>
    return;
 800b4d6:	e004      	b.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
    return;
 800b4d8:	bf00      	nop
 800b4da:	e002      	b.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b4dc:	bf00      	nop
 800b4de:	e000      	b.n	800b4e2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b4e0:	bf00      	nop
  }
}
 800b4e2:	37e8      	adds	r7, #232	; 0xe8
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b4f0:	bf00      	nop
 800b4f2:	370c      	adds	r7, #12
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b083      	sub	sp, #12
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b504:	bf00      	nop
 800b506:	370c      	adds	r7, #12
 800b508:	46bd      	mov	sp, r7
 800b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50e:	4770      	bx	lr

0800b510 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b510:	b480      	push	{r7}
 800b512:	b083      	sub	sp, #12
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b518:	bf00      	nop
 800b51a:	370c      	adds	r7, #12
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b52c:	bf00      	nop
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr

0800b538 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b540:	bf00      	nop
 800b542:	370c      	adds	r7, #12
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b083      	sub	sp, #12
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b554:	bf00      	nop
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b568:	bf00      	nop
 800b56a:	370c      	adds	r7, #12
 800b56c:	46bd      	mov	sp, r7
 800b56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b572:	4770      	bx	lr

0800b574 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b57c:	bf00      	nop
 800b57e:	370c      	adds	r7, #12
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b594:	bf00      	nop
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	4a10      	ldr	r2, [pc, #64]	; (800b5ec <UART_InitCallbacksToDefault+0x4c>)
 800b5ac:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	4a0f      	ldr	r2, [pc, #60]	; (800b5f0 <UART_InitCallbacksToDefault+0x50>)
 800b5b2:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a0f      	ldr	r2, [pc, #60]	; (800b5f4 <UART_InitCallbacksToDefault+0x54>)
 800b5b8:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a0e      	ldr	r2, [pc, #56]	; (800b5f8 <UART_InitCallbacksToDefault+0x58>)
 800b5be:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	4a0e      	ldr	r2, [pc, #56]	; (800b5fc <UART_InitCallbacksToDefault+0x5c>)
 800b5c4:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	4a0d      	ldr	r2, [pc, #52]	; (800b600 <UART_InitCallbacksToDefault+0x60>)
 800b5ca:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	4a0d      	ldr	r2, [pc, #52]	; (800b604 <UART_InitCallbacksToDefault+0x64>)
 800b5d0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	4a0c      	ldr	r2, [pc, #48]	; (800b608 <UART_InitCallbacksToDefault+0x68>)
 800b5d6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a0c      	ldr	r2, [pc, #48]	; (800b60c <UART_InitCallbacksToDefault+0x6c>)
 800b5dc:	669a      	str	r2, [r3, #104]	; 0x68

}
 800b5de:	bf00      	nop
 800b5e0:	370c      	adds	r7, #12
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr
 800b5ea:	bf00      	nop
 800b5ec:	0800b4fd 	.word	0x0800b4fd
 800b5f0:	0800b4e9 	.word	0x0800b4e9
 800b5f4:	0800b525 	.word	0x0800b525
 800b5f8:	0800b511 	.word	0x0800b511
 800b5fc:	0800b539 	.word	0x0800b539
 800b600:	0800b54d 	.word	0x0800b54d
 800b604:	0800b561 	.word	0x0800b561
 800b608:	0800b575 	.word	0x0800b575
 800b60c:	0800b589 	.word	0x0800b589

0800b610 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b090      	sub	sp, #64	; 0x40
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b61c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d137      	bne.n	800b69c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b62c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b62e:	2200      	movs	r2, #0
 800b630:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	3314      	adds	r3, #20
 800b638:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	e853 3f00 	ldrex	r3, [r3]
 800b640:	623b      	str	r3, [r7, #32]
   return(result);
 800b642:	6a3b      	ldr	r3, [r7, #32]
 800b644:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b648:	63bb      	str	r3, [r7, #56]	; 0x38
 800b64a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	3314      	adds	r3, #20
 800b650:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b652:	633a      	str	r2, [r7, #48]	; 0x30
 800b654:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b656:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b65a:	e841 2300 	strex	r3, r2, [r1]
 800b65e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b662:	2b00      	cmp	r3, #0
 800b664:	d1e5      	bne.n	800b632 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	330c      	adds	r3, #12
 800b66c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	e853 3f00 	ldrex	r3, [r3]
 800b674:	60fb      	str	r3, [r7, #12]
   return(result);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b67c:	637b      	str	r3, [r7, #52]	; 0x34
 800b67e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	330c      	adds	r3, #12
 800b684:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b686:	61fa      	str	r2, [r7, #28]
 800b688:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b68a:	69b9      	ldr	r1, [r7, #24]
 800b68c:	69fa      	ldr	r2, [r7, #28]
 800b68e:	e841 2300 	strex	r3, r2, [r1]
 800b692:	617b      	str	r3, [r7, #20]
   return(result);
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d1e5      	bne.n	800b666 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b69a:	e003      	b.n	800b6a4 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800b69c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b69e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6a0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b6a2:	4798      	blx	r3
}
 800b6a4:	bf00      	nop
 800b6a6:	3740      	adds	r7, #64	; 0x40
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6be:	68f8      	ldr	r0, [r7, #12]
 800b6c0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6c2:	bf00      	nop
 800b6c4:	3710      	adds	r7, #16
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}

0800b6ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b6ca:	b580      	push	{r7, lr}
 800b6cc:	b084      	sub	sp, #16
 800b6ce:	af00      	add	r7, sp, #0
 800b6d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	695b      	ldr	r3, [r3, #20]
 800b6e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6e6:	2b80      	cmp	r3, #128	; 0x80
 800b6e8:	bf0c      	ite	eq
 800b6ea:	2301      	moveq	r3, #1
 800b6ec:	2300      	movne	r3, #0
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	2b21      	cmp	r3, #33	; 0x21
 800b6fc:	d108      	bne.n	800b710 <UART_DMAError+0x46>
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d005      	beq.n	800b710 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	2200      	movs	r2, #0
 800b708:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b70a:	68b8      	ldr	r0, [r7, #8]
 800b70c:	f000 f866 	bl	800b7dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	695b      	ldr	r3, [r3, #20]
 800b716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b71a:	2b40      	cmp	r3, #64	; 0x40
 800b71c:	bf0c      	ite	eq
 800b71e:	2301      	moveq	r3, #1
 800b720:	2300      	movne	r3, #0
 800b722:	b2db      	uxtb	r3, r3
 800b724:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b72c:	b2db      	uxtb	r3, r3
 800b72e:	2b22      	cmp	r3, #34	; 0x22
 800b730:	d108      	bne.n	800b744 <UART_DMAError+0x7a>
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d005      	beq.n	800b744 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2200      	movs	r2, #0
 800b73c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b73e:	68b8      	ldr	r0, [r7, #8]
 800b740:	f000 f874 	bl	800b82c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b748:	f043 0210 	orr.w	r2, r3, #16
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b754:	68b8      	ldr	r0, [r7, #8]
 800b756:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b758:	bf00      	nop
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	4613      	mov	r3, r2
 800b76c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	68ba      	ldr	r2, [r7, #8]
 800b772:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	88fa      	ldrh	r2, [r7, #6]
 800b778:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	88fa      	ldrh	r2, [r7, #6]
 800b77e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	2200      	movs	r2, #0
 800b784:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2222      	movs	r2, #34	; 0x22
 800b78a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	691b      	ldr	r3, [r3, #16]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d007      	beq.n	800b7ae <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68da      	ldr	r2, [r3, #12]
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b7ac:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	695a      	ldr	r2, [r3, #20]
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f042 0201 	orr.w	r2, r2, #1
 800b7bc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	68da      	ldr	r2, [r3, #12]
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f042 0220 	orr.w	r2, r2, #32
 800b7cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3714      	adds	r7, #20
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr

0800b7dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b089      	sub	sp, #36	; 0x24
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	330c      	adds	r3, #12
 800b7ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	e853 3f00 	ldrex	r3, [r3]
 800b7f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b7fa:	61fb      	str	r3, [r7, #28]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	330c      	adds	r3, #12
 800b802:	69fa      	ldr	r2, [r7, #28]
 800b804:	61ba      	str	r2, [r7, #24]
 800b806:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b808:	6979      	ldr	r1, [r7, #20]
 800b80a:	69ba      	ldr	r2, [r7, #24]
 800b80c:	e841 2300 	strex	r3, r2, [r1]
 800b810:	613b      	str	r3, [r7, #16]
   return(result);
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1e5      	bne.n	800b7e4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2220      	movs	r2, #32
 800b81c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b820:	bf00      	nop
 800b822:	3724      	adds	r7, #36	; 0x24
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr

0800b82c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b82c:	b480      	push	{r7}
 800b82e:	b095      	sub	sp, #84	; 0x54
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	330c      	adds	r3, #12
 800b83a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b83c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b83e:	e853 3f00 	ldrex	r3, [r3]
 800b842:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b846:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b84a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	330c      	adds	r3, #12
 800b852:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b854:	643a      	str	r2, [r7, #64]	; 0x40
 800b856:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b858:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b85a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b85c:	e841 2300 	strex	r3, r2, [r1]
 800b860:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b864:	2b00      	cmp	r3, #0
 800b866:	d1e5      	bne.n	800b834 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	3314      	adds	r3, #20
 800b86e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	e853 3f00 	ldrex	r3, [r3]
 800b876:	61fb      	str	r3, [r7, #28]
   return(result);
 800b878:	69fb      	ldr	r3, [r7, #28]
 800b87a:	f023 0301 	bic.w	r3, r3, #1
 800b87e:	64bb      	str	r3, [r7, #72]	; 0x48
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	3314      	adds	r3, #20
 800b886:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b888:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b88a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b88c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b88e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b890:	e841 2300 	strex	r3, r2, [r1]
 800b894:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d1e5      	bne.n	800b868 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d119      	bne.n	800b8d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	330c      	adds	r3, #12
 800b8aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	e853 3f00 	ldrex	r3, [r3]
 800b8b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	f023 0310 	bic.w	r3, r3, #16
 800b8ba:	647b      	str	r3, [r7, #68]	; 0x44
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	330c      	adds	r3, #12
 800b8c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b8c4:	61ba      	str	r2, [r7, #24]
 800b8c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8c8:	6979      	ldr	r1, [r7, #20]
 800b8ca:	69ba      	ldr	r2, [r7, #24]
 800b8cc:	e841 2300 	strex	r3, r2, [r1]
 800b8d0:	613b      	str	r3, [r7, #16]
   return(result);
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d1e5      	bne.n	800b8a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2220      	movs	r2, #32
 800b8dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b8e6:	bf00      	nop
 800b8e8:	3754      	adds	r7, #84	; 0x54
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr

0800b8f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b084      	sub	sp, #16
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2200      	movs	r2, #0
 800b904:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2200      	movs	r2, #0
 800b90a:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b910:	68f8      	ldr	r0, [r7, #12]
 800b912:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b914:	bf00      	nop
 800b916:	3710      	adds	r7, #16
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}

0800b91c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b085      	sub	sp, #20
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b21      	cmp	r3, #33	; 0x21
 800b92e:	d13e      	bne.n	800b9ae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b938:	d114      	bne.n	800b964 <UART_Transmit_IT+0x48>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d110      	bne.n	800b964 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6a1b      	ldr	r3, [r3, #32]
 800b946:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	881b      	ldrh	r3, [r3, #0]
 800b94c:	461a      	mov	r2, r3
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b956:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a1b      	ldr	r3, [r3, #32]
 800b95c:	1c9a      	adds	r2, r3, #2
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	621a      	str	r2, [r3, #32]
 800b962:	e008      	b.n	800b976 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6a1b      	ldr	r3, [r3, #32]
 800b968:	1c59      	adds	r1, r3, #1
 800b96a:	687a      	ldr	r2, [r7, #4]
 800b96c:	6211      	str	r1, [r2, #32]
 800b96e:	781a      	ldrb	r2, [r3, #0]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	3b01      	subs	r3, #1
 800b97e:	b29b      	uxth	r3, r3
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	4619      	mov	r1, r3
 800b984:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b986:	2b00      	cmp	r3, #0
 800b988:	d10f      	bne.n	800b9aa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	68da      	ldr	r2, [r3, #12]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b998:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68da      	ldr	r2, [r3, #12]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	e000      	b.n	800b9b0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b9ae:	2302      	movs	r3, #2
  }
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3714      	adds	r7, #20
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ba:	4770      	bx	lr

0800b9bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	68da      	ldr	r2, [r3, #12]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2220      	movs	r2, #32
 800b9d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b9e4:	2300      	movs	r3, #0
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	3708      	adds	r7, #8
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}

0800b9ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b9ee:	b580      	push	{r7, lr}
 800b9f0:	b08c      	sub	sp, #48	; 0x30
 800b9f2:	af00      	add	r7, sp, #0
 800b9f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	2b22      	cmp	r3, #34	; 0x22
 800ba00:	f040 80ad 	bne.w	800bb5e <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	689b      	ldr	r3, [r3, #8]
 800ba08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba0c:	d117      	bne.n	800ba3e <UART_Receive_IT+0x50>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	691b      	ldr	r3, [r3, #16]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d113      	bne.n	800ba3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ba16:	2300      	movs	r3, #0
 800ba18:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba1e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	685b      	ldr	r3, [r3, #4]
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba2c:	b29a      	uxth	r2, r3
 800ba2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba36:	1c9a      	adds	r2, r3, #2
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	629a      	str	r2, [r3, #40]	; 0x28
 800ba3c:	e026      	b.n	800ba8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba42:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ba44:	2300      	movs	r3, #0
 800ba46:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba50:	d007      	beq.n	800ba62 <UART_Receive_IT+0x74>
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d10a      	bne.n	800ba70 <UART_Receive_IT+0x82>
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	691b      	ldr	r3, [r3, #16]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d106      	bne.n	800ba70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6c:	701a      	strb	r2, [r3, #0]
 800ba6e:	e008      	b.n	800ba82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	3b01      	subs	r3, #1
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d15c      	bne.n	800bb5a <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	68da      	ldr	r2, [r3, #12]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f022 0220 	bic.w	r2, r2, #32
 800baae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	68da      	ldr	r2, [r3, #12]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800babe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	695a      	ldr	r2, [r3, #20]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f022 0201 	bic.w	r2, r2, #1
 800bace:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	2220      	movs	r2, #32
 800bad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800badc:	2b01      	cmp	r3, #1
 800bade:	d136      	bne.n	800bb4e <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	330c      	adds	r3, #12
 800baec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	e853 3f00 	ldrex	r3, [r3]
 800baf4:	613b      	str	r3, [r7, #16]
   return(result);
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	f023 0310 	bic.w	r3, r3, #16
 800bafc:	627b      	str	r3, [r7, #36]	; 0x24
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	330c      	adds	r3, #12
 800bb04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb06:	623a      	str	r2, [r7, #32]
 800bb08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0a:	69f9      	ldr	r1, [r7, #28]
 800bb0c:	6a3a      	ldr	r2, [r7, #32]
 800bb0e:	e841 2300 	strex	r3, r2, [r1]
 800bb12:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d1e5      	bne.n	800bae6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f003 0310 	and.w	r3, r3, #16
 800bb24:	2b10      	cmp	r3, #16
 800bb26:	d10a      	bne.n	800bb3e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb28:	2300      	movs	r3, #0
 800bb2a:	60fb      	str	r3, [r7, #12]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	60fb      	str	r3, [r7, #12]
 800bb3c:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800bb46:	4611      	mov	r1, r2
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	4798      	blx	r3
 800bb4c:	e003      	b.n	800bb56 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bb56:	2300      	movs	r3, #0
 800bb58:	e002      	b.n	800bb60 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	e000      	b.n	800bb60 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800bb5e:	2302      	movs	r3, #2
  }
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3730      	adds	r7, #48	; 0x30
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}

0800bb68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb6c:	b0c0      	sub	sp, #256	; 0x100
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800bb80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb84:	68d9      	ldr	r1, [r3, #12]
 800bb86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb8a:	681a      	ldr	r2, [r3, #0]
 800bb8c:	ea40 0301 	orr.w	r3, r0, r1
 800bb90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bb92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb96:	689a      	ldr	r2, [r3, #8]
 800bb98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb9c:	691b      	ldr	r3, [r3, #16]
 800bb9e:	431a      	orrs	r2, r3
 800bba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	431a      	orrs	r2, r3
 800bba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbac:	69db      	ldr	r3, [r3, #28]
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bbb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800bbc0:	f021 010c 	bic.w	r1, r1, #12
 800bbc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bbce:	430b      	orrs	r3, r1
 800bbd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bbd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	695b      	ldr	r3, [r3, #20]
 800bbda:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800bbde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbe2:	6999      	ldr	r1, [r3, #24]
 800bbe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	ea40 0301 	orr.w	r3, r0, r1
 800bbee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bbf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbf4:	681a      	ldr	r2, [r3, #0]
 800bbf6:	4b8f      	ldr	r3, [pc, #572]	; (800be34 <UART_SetConfig+0x2cc>)
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d005      	beq.n	800bc08 <UART_SetConfig+0xa0>
 800bbfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc00:	681a      	ldr	r2, [r3, #0]
 800bc02:	4b8d      	ldr	r3, [pc, #564]	; (800be38 <UART_SetConfig+0x2d0>)
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d104      	bne.n	800bc12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc08:	f7fd f9e0 	bl	8008fcc <HAL_RCC_GetPCLK2Freq>
 800bc0c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bc10:	e003      	b.n	800bc1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc12:	f7fd f9c7 	bl	8008fa4 <HAL_RCC_GetPCLK1Freq>
 800bc16:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc1e:	69db      	ldr	r3, [r3, #28]
 800bc20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc24:	f040 810c 	bne.w	800be40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bc28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bc32:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800bc36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800bc3a:	4622      	mov	r2, r4
 800bc3c:	462b      	mov	r3, r5
 800bc3e:	1891      	adds	r1, r2, r2
 800bc40:	65b9      	str	r1, [r7, #88]	; 0x58
 800bc42:	415b      	adcs	r3, r3
 800bc44:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800bc4a:	4621      	mov	r1, r4
 800bc4c:	eb12 0801 	adds.w	r8, r2, r1
 800bc50:	4629      	mov	r1, r5
 800bc52:	eb43 0901 	adc.w	r9, r3, r1
 800bc56:	f04f 0200 	mov.w	r2, #0
 800bc5a:	f04f 0300 	mov.w	r3, #0
 800bc5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bc62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bc66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bc6a:	4690      	mov	r8, r2
 800bc6c:	4699      	mov	r9, r3
 800bc6e:	4623      	mov	r3, r4
 800bc70:	eb18 0303 	adds.w	r3, r8, r3
 800bc74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bc78:	462b      	mov	r3, r5
 800bc7a:	eb49 0303 	adc.w	r3, r9, r3
 800bc7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bc82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bc8e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800bc92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bc96:	460b      	mov	r3, r1
 800bc98:	18db      	adds	r3, r3, r3
 800bc9a:	653b      	str	r3, [r7, #80]	; 0x50
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	eb42 0303 	adc.w	r3, r2, r3
 800bca2:	657b      	str	r3, [r7, #84]	; 0x54
 800bca4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bca8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800bcac:	f7f4 fff4 	bl	8000c98 <__aeabi_uldivmod>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	4b61      	ldr	r3, [pc, #388]	; (800be3c <UART_SetConfig+0x2d4>)
 800bcb6:	fba3 2302 	umull	r2, r3, r3, r2
 800bcba:	095b      	lsrs	r3, r3, #5
 800bcbc:	011c      	lsls	r4, r3, #4
 800bcbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bcc8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bccc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	464b      	mov	r3, r9
 800bcd4:	1891      	adds	r1, r2, r2
 800bcd6:	64b9      	str	r1, [r7, #72]	; 0x48
 800bcd8:	415b      	adcs	r3, r3
 800bcda:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bcdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bce0:	4641      	mov	r1, r8
 800bce2:	eb12 0a01 	adds.w	sl, r2, r1
 800bce6:	4649      	mov	r1, r9
 800bce8:	eb43 0b01 	adc.w	fp, r3, r1
 800bcec:	f04f 0200 	mov.w	r2, #0
 800bcf0:	f04f 0300 	mov.w	r3, #0
 800bcf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bcf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bcfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd00:	4692      	mov	sl, r2
 800bd02:	469b      	mov	fp, r3
 800bd04:	4643      	mov	r3, r8
 800bd06:	eb1a 0303 	adds.w	r3, sl, r3
 800bd0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd0e:	464b      	mov	r3, r9
 800bd10:	eb4b 0303 	adc.w	r3, fp, r3
 800bd14:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bd18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bd24:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bd28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	18db      	adds	r3, r3, r3
 800bd30:	643b      	str	r3, [r7, #64]	; 0x40
 800bd32:	4613      	mov	r3, r2
 800bd34:	eb42 0303 	adc.w	r3, r2, r3
 800bd38:	647b      	str	r3, [r7, #68]	; 0x44
 800bd3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bd3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bd42:	f7f4 ffa9 	bl	8000c98 <__aeabi_uldivmod>
 800bd46:	4602      	mov	r2, r0
 800bd48:	460b      	mov	r3, r1
 800bd4a:	4611      	mov	r1, r2
 800bd4c:	4b3b      	ldr	r3, [pc, #236]	; (800be3c <UART_SetConfig+0x2d4>)
 800bd4e:	fba3 2301 	umull	r2, r3, r3, r1
 800bd52:	095b      	lsrs	r3, r3, #5
 800bd54:	2264      	movs	r2, #100	; 0x64
 800bd56:	fb02 f303 	mul.w	r3, r2, r3
 800bd5a:	1acb      	subs	r3, r1, r3
 800bd5c:	00db      	lsls	r3, r3, #3
 800bd5e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bd62:	4b36      	ldr	r3, [pc, #216]	; (800be3c <UART_SetConfig+0x2d4>)
 800bd64:	fba3 2302 	umull	r2, r3, r3, r2
 800bd68:	095b      	lsrs	r3, r3, #5
 800bd6a:	005b      	lsls	r3, r3, #1
 800bd6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bd70:	441c      	add	r4, r3
 800bd72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd76:	2200      	movs	r2, #0
 800bd78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bd7c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bd80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bd84:	4642      	mov	r2, r8
 800bd86:	464b      	mov	r3, r9
 800bd88:	1891      	adds	r1, r2, r2
 800bd8a:	63b9      	str	r1, [r7, #56]	; 0x38
 800bd8c:	415b      	adcs	r3, r3
 800bd8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bd94:	4641      	mov	r1, r8
 800bd96:	1851      	adds	r1, r2, r1
 800bd98:	6339      	str	r1, [r7, #48]	; 0x30
 800bd9a:	4649      	mov	r1, r9
 800bd9c:	414b      	adcs	r3, r1
 800bd9e:	637b      	str	r3, [r7, #52]	; 0x34
 800bda0:	f04f 0200 	mov.w	r2, #0
 800bda4:	f04f 0300 	mov.w	r3, #0
 800bda8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bdac:	4659      	mov	r1, fp
 800bdae:	00cb      	lsls	r3, r1, #3
 800bdb0:	4651      	mov	r1, sl
 800bdb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bdb6:	4651      	mov	r1, sl
 800bdb8:	00ca      	lsls	r2, r1, #3
 800bdba:	4610      	mov	r0, r2
 800bdbc:	4619      	mov	r1, r3
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	4642      	mov	r2, r8
 800bdc2:	189b      	adds	r3, r3, r2
 800bdc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bdc8:	464b      	mov	r3, r9
 800bdca:	460a      	mov	r2, r1
 800bdcc:	eb42 0303 	adc.w	r3, r2, r3
 800bdd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bdd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdd8:	685b      	ldr	r3, [r3, #4]
 800bdda:	2200      	movs	r2, #0
 800bddc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bde0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bde4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bde8:	460b      	mov	r3, r1
 800bdea:	18db      	adds	r3, r3, r3
 800bdec:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdee:	4613      	mov	r3, r2
 800bdf0:	eb42 0303 	adc.w	r3, r2, r3
 800bdf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bdfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bdfe:	f7f4 ff4b 	bl	8000c98 <__aeabi_uldivmod>
 800be02:	4602      	mov	r2, r0
 800be04:	460b      	mov	r3, r1
 800be06:	4b0d      	ldr	r3, [pc, #52]	; (800be3c <UART_SetConfig+0x2d4>)
 800be08:	fba3 1302 	umull	r1, r3, r3, r2
 800be0c:	095b      	lsrs	r3, r3, #5
 800be0e:	2164      	movs	r1, #100	; 0x64
 800be10:	fb01 f303 	mul.w	r3, r1, r3
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	00db      	lsls	r3, r3, #3
 800be18:	3332      	adds	r3, #50	; 0x32
 800be1a:	4a08      	ldr	r2, [pc, #32]	; (800be3c <UART_SetConfig+0x2d4>)
 800be1c:	fba2 2303 	umull	r2, r3, r2, r3
 800be20:	095b      	lsrs	r3, r3, #5
 800be22:	f003 0207 	and.w	r2, r3, #7
 800be26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	4422      	add	r2, r4
 800be2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800be30:	e105      	b.n	800c03e <UART_SetConfig+0x4d6>
 800be32:	bf00      	nop
 800be34:	40011000 	.word	0x40011000
 800be38:	40011400 	.word	0x40011400
 800be3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800be40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be44:	2200      	movs	r2, #0
 800be46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800be4a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800be4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800be52:	4642      	mov	r2, r8
 800be54:	464b      	mov	r3, r9
 800be56:	1891      	adds	r1, r2, r2
 800be58:	6239      	str	r1, [r7, #32]
 800be5a:	415b      	adcs	r3, r3
 800be5c:	627b      	str	r3, [r7, #36]	; 0x24
 800be5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be62:	4641      	mov	r1, r8
 800be64:	1854      	adds	r4, r2, r1
 800be66:	4649      	mov	r1, r9
 800be68:	eb43 0501 	adc.w	r5, r3, r1
 800be6c:	f04f 0200 	mov.w	r2, #0
 800be70:	f04f 0300 	mov.w	r3, #0
 800be74:	00eb      	lsls	r3, r5, #3
 800be76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800be7a:	00e2      	lsls	r2, r4, #3
 800be7c:	4614      	mov	r4, r2
 800be7e:	461d      	mov	r5, r3
 800be80:	4643      	mov	r3, r8
 800be82:	18e3      	adds	r3, r4, r3
 800be84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800be88:	464b      	mov	r3, r9
 800be8a:	eb45 0303 	adc.w	r3, r5, r3
 800be8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800be92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be96:	685b      	ldr	r3, [r3, #4]
 800be98:	2200      	movs	r2, #0
 800be9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800be9e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bea2:	f04f 0200 	mov.w	r2, #0
 800bea6:	f04f 0300 	mov.w	r3, #0
 800beaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800beae:	4629      	mov	r1, r5
 800beb0:	008b      	lsls	r3, r1, #2
 800beb2:	4621      	mov	r1, r4
 800beb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800beb8:	4621      	mov	r1, r4
 800beba:	008a      	lsls	r2, r1, #2
 800bebc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bec0:	f7f4 feea 	bl	8000c98 <__aeabi_uldivmod>
 800bec4:	4602      	mov	r2, r0
 800bec6:	460b      	mov	r3, r1
 800bec8:	4b60      	ldr	r3, [pc, #384]	; (800c04c <UART_SetConfig+0x4e4>)
 800beca:	fba3 2302 	umull	r2, r3, r3, r2
 800bece:	095b      	lsrs	r3, r3, #5
 800bed0:	011c      	lsls	r4, r3, #4
 800bed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bed6:	2200      	movs	r2, #0
 800bed8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bedc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bee0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bee4:	4642      	mov	r2, r8
 800bee6:	464b      	mov	r3, r9
 800bee8:	1891      	adds	r1, r2, r2
 800beea:	61b9      	str	r1, [r7, #24]
 800beec:	415b      	adcs	r3, r3
 800beee:	61fb      	str	r3, [r7, #28]
 800bef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bef4:	4641      	mov	r1, r8
 800bef6:	1851      	adds	r1, r2, r1
 800bef8:	6139      	str	r1, [r7, #16]
 800befa:	4649      	mov	r1, r9
 800befc:	414b      	adcs	r3, r1
 800befe:	617b      	str	r3, [r7, #20]
 800bf00:	f04f 0200 	mov.w	r2, #0
 800bf04:	f04f 0300 	mov.w	r3, #0
 800bf08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bf0c:	4659      	mov	r1, fp
 800bf0e:	00cb      	lsls	r3, r1, #3
 800bf10:	4651      	mov	r1, sl
 800bf12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf16:	4651      	mov	r1, sl
 800bf18:	00ca      	lsls	r2, r1, #3
 800bf1a:	4610      	mov	r0, r2
 800bf1c:	4619      	mov	r1, r3
 800bf1e:	4603      	mov	r3, r0
 800bf20:	4642      	mov	r2, r8
 800bf22:	189b      	adds	r3, r3, r2
 800bf24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bf28:	464b      	mov	r3, r9
 800bf2a:	460a      	mov	r2, r1
 800bf2c:	eb42 0303 	adc.w	r3, r2, r3
 800bf30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bf34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf38:	685b      	ldr	r3, [r3, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf3e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bf40:	f04f 0200 	mov.w	r2, #0
 800bf44:	f04f 0300 	mov.w	r3, #0
 800bf48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bf4c:	4649      	mov	r1, r9
 800bf4e:	008b      	lsls	r3, r1, #2
 800bf50:	4641      	mov	r1, r8
 800bf52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf56:	4641      	mov	r1, r8
 800bf58:	008a      	lsls	r2, r1, #2
 800bf5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bf5e:	f7f4 fe9b 	bl	8000c98 <__aeabi_uldivmod>
 800bf62:	4602      	mov	r2, r0
 800bf64:	460b      	mov	r3, r1
 800bf66:	4b39      	ldr	r3, [pc, #228]	; (800c04c <UART_SetConfig+0x4e4>)
 800bf68:	fba3 1302 	umull	r1, r3, r3, r2
 800bf6c:	095b      	lsrs	r3, r3, #5
 800bf6e:	2164      	movs	r1, #100	; 0x64
 800bf70:	fb01 f303 	mul.w	r3, r1, r3
 800bf74:	1ad3      	subs	r3, r2, r3
 800bf76:	011b      	lsls	r3, r3, #4
 800bf78:	3332      	adds	r3, #50	; 0x32
 800bf7a:	4a34      	ldr	r2, [pc, #208]	; (800c04c <UART_SetConfig+0x4e4>)
 800bf7c:	fba2 2303 	umull	r2, r3, r2, r3
 800bf80:	095b      	lsrs	r3, r3, #5
 800bf82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf86:	441c      	add	r4, r3
 800bf88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	673b      	str	r3, [r7, #112]	; 0x70
 800bf90:	677a      	str	r2, [r7, #116]	; 0x74
 800bf92:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bf96:	4642      	mov	r2, r8
 800bf98:	464b      	mov	r3, r9
 800bf9a:	1891      	adds	r1, r2, r2
 800bf9c:	60b9      	str	r1, [r7, #8]
 800bf9e:	415b      	adcs	r3, r3
 800bfa0:	60fb      	str	r3, [r7, #12]
 800bfa2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfa6:	4641      	mov	r1, r8
 800bfa8:	1851      	adds	r1, r2, r1
 800bfaa:	6039      	str	r1, [r7, #0]
 800bfac:	4649      	mov	r1, r9
 800bfae:	414b      	adcs	r3, r1
 800bfb0:	607b      	str	r3, [r7, #4]
 800bfb2:	f04f 0200 	mov.w	r2, #0
 800bfb6:	f04f 0300 	mov.w	r3, #0
 800bfba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bfbe:	4659      	mov	r1, fp
 800bfc0:	00cb      	lsls	r3, r1, #3
 800bfc2:	4651      	mov	r1, sl
 800bfc4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bfc8:	4651      	mov	r1, sl
 800bfca:	00ca      	lsls	r2, r1, #3
 800bfcc:	4610      	mov	r0, r2
 800bfce:	4619      	mov	r1, r3
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	4642      	mov	r2, r8
 800bfd4:	189b      	adds	r3, r3, r2
 800bfd6:	66bb      	str	r3, [r7, #104]	; 0x68
 800bfd8:	464b      	mov	r3, r9
 800bfda:	460a      	mov	r2, r1
 800bfdc:	eb42 0303 	adc.w	r3, r2, r3
 800bfe0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bfe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	663b      	str	r3, [r7, #96]	; 0x60
 800bfec:	667a      	str	r2, [r7, #100]	; 0x64
 800bfee:	f04f 0200 	mov.w	r2, #0
 800bff2:	f04f 0300 	mov.w	r3, #0
 800bff6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bffa:	4649      	mov	r1, r9
 800bffc:	008b      	lsls	r3, r1, #2
 800bffe:	4641      	mov	r1, r8
 800c000:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c004:	4641      	mov	r1, r8
 800c006:	008a      	lsls	r2, r1, #2
 800c008:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c00c:	f7f4 fe44 	bl	8000c98 <__aeabi_uldivmod>
 800c010:	4602      	mov	r2, r0
 800c012:	460b      	mov	r3, r1
 800c014:	4b0d      	ldr	r3, [pc, #52]	; (800c04c <UART_SetConfig+0x4e4>)
 800c016:	fba3 1302 	umull	r1, r3, r3, r2
 800c01a:	095b      	lsrs	r3, r3, #5
 800c01c:	2164      	movs	r1, #100	; 0x64
 800c01e:	fb01 f303 	mul.w	r3, r1, r3
 800c022:	1ad3      	subs	r3, r2, r3
 800c024:	011b      	lsls	r3, r3, #4
 800c026:	3332      	adds	r3, #50	; 0x32
 800c028:	4a08      	ldr	r2, [pc, #32]	; (800c04c <UART_SetConfig+0x4e4>)
 800c02a:	fba2 2303 	umull	r2, r3, r2, r3
 800c02e:	095b      	lsrs	r3, r3, #5
 800c030:	f003 020f 	and.w	r2, r3, #15
 800c034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4422      	add	r2, r4
 800c03c:	609a      	str	r2, [r3, #8]
}
 800c03e:	bf00      	nop
 800c040:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c044:	46bd      	mov	sp, r7
 800c046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c04a:	bf00      	nop
 800c04c:	51eb851f 	.word	0x51eb851f

0800c050 <__errno>:
 800c050:	4b01      	ldr	r3, [pc, #4]	; (800c058 <__errno+0x8>)
 800c052:	6818      	ldr	r0, [r3, #0]
 800c054:	4770      	bx	lr
 800c056:	bf00      	nop
 800c058:	20000254 	.word	0x20000254

0800c05c <__libc_init_array>:
 800c05c:	b570      	push	{r4, r5, r6, lr}
 800c05e:	4d0d      	ldr	r5, [pc, #52]	; (800c094 <__libc_init_array+0x38>)
 800c060:	4c0d      	ldr	r4, [pc, #52]	; (800c098 <__libc_init_array+0x3c>)
 800c062:	1b64      	subs	r4, r4, r5
 800c064:	10a4      	asrs	r4, r4, #2
 800c066:	2600      	movs	r6, #0
 800c068:	42a6      	cmp	r6, r4
 800c06a:	d109      	bne.n	800c080 <__libc_init_array+0x24>
 800c06c:	4d0b      	ldr	r5, [pc, #44]	; (800c09c <__libc_init_array+0x40>)
 800c06e:	4c0c      	ldr	r4, [pc, #48]	; (800c0a0 <__libc_init_array+0x44>)
 800c070:	f004 fdda 	bl	8010c28 <_init>
 800c074:	1b64      	subs	r4, r4, r5
 800c076:	10a4      	asrs	r4, r4, #2
 800c078:	2600      	movs	r6, #0
 800c07a:	42a6      	cmp	r6, r4
 800c07c:	d105      	bne.n	800c08a <__libc_init_array+0x2e>
 800c07e:	bd70      	pop	{r4, r5, r6, pc}
 800c080:	f855 3b04 	ldr.w	r3, [r5], #4
 800c084:	4798      	blx	r3
 800c086:	3601      	adds	r6, #1
 800c088:	e7ee      	b.n	800c068 <__libc_init_array+0xc>
 800c08a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c08e:	4798      	blx	r3
 800c090:	3601      	adds	r6, #1
 800c092:	e7f2      	b.n	800c07a <__libc_init_array+0x1e>
 800c094:	0801111c 	.word	0x0801111c
 800c098:	0801111c 	.word	0x0801111c
 800c09c:	0801111c 	.word	0x0801111c
 800c0a0:	08011120 	.word	0x08011120

0800c0a4 <memcpy>:
 800c0a4:	440a      	add	r2, r1
 800c0a6:	4291      	cmp	r1, r2
 800c0a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0ac:	d100      	bne.n	800c0b0 <memcpy+0xc>
 800c0ae:	4770      	bx	lr
 800c0b0:	b510      	push	{r4, lr}
 800c0b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0ba:	4291      	cmp	r1, r2
 800c0bc:	d1f9      	bne.n	800c0b2 <memcpy+0xe>
 800c0be:	bd10      	pop	{r4, pc}

0800c0c0 <memset>:
 800c0c0:	4402      	add	r2, r0
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d100      	bne.n	800c0ca <memset+0xa>
 800c0c8:	4770      	bx	lr
 800c0ca:	f803 1b01 	strb.w	r1, [r3], #1
 800c0ce:	e7f9      	b.n	800c0c4 <memset+0x4>

0800c0d0 <__cvt>:
 800c0d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d4:	ec55 4b10 	vmov	r4, r5, d0
 800c0d8:	2d00      	cmp	r5, #0
 800c0da:	460e      	mov	r6, r1
 800c0dc:	4619      	mov	r1, r3
 800c0de:	462b      	mov	r3, r5
 800c0e0:	bfbb      	ittet	lt
 800c0e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c0e6:	461d      	movlt	r5, r3
 800c0e8:	2300      	movge	r3, #0
 800c0ea:	232d      	movlt	r3, #45	; 0x2d
 800c0ec:	700b      	strb	r3, [r1, #0]
 800c0ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c0f4:	4691      	mov	r9, r2
 800c0f6:	f023 0820 	bic.w	r8, r3, #32
 800c0fa:	bfbc      	itt	lt
 800c0fc:	4622      	movlt	r2, r4
 800c0fe:	4614      	movlt	r4, r2
 800c100:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c104:	d005      	beq.n	800c112 <__cvt+0x42>
 800c106:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c10a:	d100      	bne.n	800c10e <__cvt+0x3e>
 800c10c:	3601      	adds	r6, #1
 800c10e:	2102      	movs	r1, #2
 800c110:	e000      	b.n	800c114 <__cvt+0x44>
 800c112:	2103      	movs	r1, #3
 800c114:	ab03      	add	r3, sp, #12
 800c116:	9301      	str	r3, [sp, #4]
 800c118:	ab02      	add	r3, sp, #8
 800c11a:	9300      	str	r3, [sp, #0]
 800c11c:	ec45 4b10 	vmov	d0, r4, r5
 800c120:	4653      	mov	r3, sl
 800c122:	4632      	mov	r2, r6
 800c124:	f001 fdac 	bl	800dc80 <_dtoa_r>
 800c128:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c12c:	4607      	mov	r7, r0
 800c12e:	d102      	bne.n	800c136 <__cvt+0x66>
 800c130:	f019 0f01 	tst.w	r9, #1
 800c134:	d022      	beq.n	800c17c <__cvt+0xac>
 800c136:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c13a:	eb07 0906 	add.w	r9, r7, r6
 800c13e:	d110      	bne.n	800c162 <__cvt+0x92>
 800c140:	783b      	ldrb	r3, [r7, #0]
 800c142:	2b30      	cmp	r3, #48	; 0x30
 800c144:	d10a      	bne.n	800c15c <__cvt+0x8c>
 800c146:	2200      	movs	r2, #0
 800c148:	2300      	movs	r3, #0
 800c14a:	4620      	mov	r0, r4
 800c14c:	4629      	mov	r1, r5
 800c14e:	f7f4 fcc3 	bl	8000ad8 <__aeabi_dcmpeq>
 800c152:	b918      	cbnz	r0, 800c15c <__cvt+0x8c>
 800c154:	f1c6 0601 	rsb	r6, r6, #1
 800c158:	f8ca 6000 	str.w	r6, [sl]
 800c15c:	f8da 3000 	ldr.w	r3, [sl]
 800c160:	4499      	add	r9, r3
 800c162:	2200      	movs	r2, #0
 800c164:	2300      	movs	r3, #0
 800c166:	4620      	mov	r0, r4
 800c168:	4629      	mov	r1, r5
 800c16a:	f7f4 fcb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800c16e:	b108      	cbz	r0, 800c174 <__cvt+0xa4>
 800c170:	f8cd 900c 	str.w	r9, [sp, #12]
 800c174:	2230      	movs	r2, #48	; 0x30
 800c176:	9b03      	ldr	r3, [sp, #12]
 800c178:	454b      	cmp	r3, r9
 800c17a:	d307      	bcc.n	800c18c <__cvt+0xbc>
 800c17c:	9b03      	ldr	r3, [sp, #12]
 800c17e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c180:	1bdb      	subs	r3, r3, r7
 800c182:	4638      	mov	r0, r7
 800c184:	6013      	str	r3, [r2, #0]
 800c186:	b004      	add	sp, #16
 800c188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c18c:	1c59      	adds	r1, r3, #1
 800c18e:	9103      	str	r1, [sp, #12]
 800c190:	701a      	strb	r2, [r3, #0]
 800c192:	e7f0      	b.n	800c176 <__cvt+0xa6>

0800c194 <__exponent>:
 800c194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c196:	4603      	mov	r3, r0
 800c198:	2900      	cmp	r1, #0
 800c19a:	bfb8      	it	lt
 800c19c:	4249      	neglt	r1, r1
 800c19e:	f803 2b02 	strb.w	r2, [r3], #2
 800c1a2:	bfb4      	ite	lt
 800c1a4:	222d      	movlt	r2, #45	; 0x2d
 800c1a6:	222b      	movge	r2, #43	; 0x2b
 800c1a8:	2909      	cmp	r1, #9
 800c1aa:	7042      	strb	r2, [r0, #1]
 800c1ac:	dd2a      	ble.n	800c204 <__exponent+0x70>
 800c1ae:	f10d 0407 	add.w	r4, sp, #7
 800c1b2:	46a4      	mov	ip, r4
 800c1b4:	270a      	movs	r7, #10
 800c1b6:	46a6      	mov	lr, r4
 800c1b8:	460a      	mov	r2, r1
 800c1ba:	fb91 f6f7 	sdiv	r6, r1, r7
 800c1be:	fb07 1516 	mls	r5, r7, r6, r1
 800c1c2:	3530      	adds	r5, #48	; 0x30
 800c1c4:	2a63      	cmp	r2, #99	; 0x63
 800c1c6:	f104 34ff 	add.w	r4, r4, #4294967295
 800c1ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c1ce:	4631      	mov	r1, r6
 800c1d0:	dcf1      	bgt.n	800c1b6 <__exponent+0x22>
 800c1d2:	3130      	adds	r1, #48	; 0x30
 800c1d4:	f1ae 0502 	sub.w	r5, lr, #2
 800c1d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c1dc:	1c44      	adds	r4, r0, #1
 800c1de:	4629      	mov	r1, r5
 800c1e0:	4561      	cmp	r1, ip
 800c1e2:	d30a      	bcc.n	800c1fa <__exponent+0x66>
 800c1e4:	f10d 0209 	add.w	r2, sp, #9
 800c1e8:	eba2 020e 	sub.w	r2, r2, lr
 800c1ec:	4565      	cmp	r5, ip
 800c1ee:	bf88      	it	hi
 800c1f0:	2200      	movhi	r2, #0
 800c1f2:	4413      	add	r3, r2
 800c1f4:	1a18      	subs	r0, r3, r0
 800c1f6:	b003      	add	sp, #12
 800c1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c1fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c202:	e7ed      	b.n	800c1e0 <__exponent+0x4c>
 800c204:	2330      	movs	r3, #48	; 0x30
 800c206:	3130      	adds	r1, #48	; 0x30
 800c208:	7083      	strb	r3, [r0, #2]
 800c20a:	70c1      	strb	r1, [r0, #3]
 800c20c:	1d03      	adds	r3, r0, #4
 800c20e:	e7f1      	b.n	800c1f4 <__exponent+0x60>

0800c210 <_printf_float>:
 800c210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c214:	ed2d 8b02 	vpush	{d8}
 800c218:	b08d      	sub	sp, #52	; 0x34
 800c21a:	460c      	mov	r4, r1
 800c21c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c220:	4616      	mov	r6, r2
 800c222:	461f      	mov	r7, r3
 800c224:	4605      	mov	r5, r0
 800c226:	f002 fe89 	bl	800ef3c <_localeconv_r>
 800c22a:	f8d0 a000 	ldr.w	sl, [r0]
 800c22e:	4650      	mov	r0, sl
 800c230:	f7f3 ffd6 	bl	80001e0 <strlen>
 800c234:	2300      	movs	r3, #0
 800c236:	930a      	str	r3, [sp, #40]	; 0x28
 800c238:	6823      	ldr	r3, [r4, #0]
 800c23a:	9305      	str	r3, [sp, #20]
 800c23c:	f8d8 3000 	ldr.w	r3, [r8]
 800c240:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c244:	3307      	adds	r3, #7
 800c246:	f023 0307 	bic.w	r3, r3, #7
 800c24a:	f103 0208 	add.w	r2, r3, #8
 800c24e:	f8c8 2000 	str.w	r2, [r8]
 800c252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c256:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c25a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c25e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c262:	9307      	str	r3, [sp, #28]
 800c264:	f8cd 8018 	str.w	r8, [sp, #24]
 800c268:	ee08 0a10 	vmov	s16, r0
 800c26c:	4b9f      	ldr	r3, [pc, #636]	; (800c4ec <_printf_float+0x2dc>)
 800c26e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c272:	f04f 32ff 	mov.w	r2, #4294967295
 800c276:	f7f4 fc61 	bl	8000b3c <__aeabi_dcmpun>
 800c27a:	bb88      	cbnz	r0, 800c2e0 <_printf_float+0xd0>
 800c27c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c280:	4b9a      	ldr	r3, [pc, #616]	; (800c4ec <_printf_float+0x2dc>)
 800c282:	f04f 32ff 	mov.w	r2, #4294967295
 800c286:	f7f4 fc3b 	bl	8000b00 <__aeabi_dcmple>
 800c28a:	bb48      	cbnz	r0, 800c2e0 <_printf_float+0xd0>
 800c28c:	2200      	movs	r2, #0
 800c28e:	2300      	movs	r3, #0
 800c290:	4640      	mov	r0, r8
 800c292:	4649      	mov	r1, r9
 800c294:	f7f4 fc2a 	bl	8000aec <__aeabi_dcmplt>
 800c298:	b110      	cbz	r0, 800c2a0 <_printf_float+0x90>
 800c29a:	232d      	movs	r3, #45	; 0x2d
 800c29c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c2a0:	4b93      	ldr	r3, [pc, #588]	; (800c4f0 <_printf_float+0x2e0>)
 800c2a2:	4894      	ldr	r0, [pc, #592]	; (800c4f4 <_printf_float+0x2e4>)
 800c2a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c2a8:	bf94      	ite	ls
 800c2aa:	4698      	movls	r8, r3
 800c2ac:	4680      	movhi	r8, r0
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	6123      	str	r3, [r4, #16]
 800c2b2:	9b05      	ldr	r3, [sp, #20]
 800c2b4:	f023 0204 	bic.w	r2, r3, #4
 800c2b8:	6022      	str	r2, [r4, #0]
 800c2ba:	f04f 0900 	mov.w	r9, #0
 800c2be:	9700      	str	r7, [sp, #0]
 800c2c0:	4633      	mov	r3, r6
 800c2c2:	aa0b      	add	r2, sp, #44	; 0x2c
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f000 f9d8 	bl	800c67c <_printf_common>
 800c2cc:	3001      	adds	r0, #1
 800c2ce:	f040 8090 	bne.w	800c3f2 <_printf_float+0x1e2>
 800c2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d6:	b00d      	add	sp, #52	; 0x34
 800c2d8:	ecbd 8b02 	vpop	{d8}
 800c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e0:	4642      	mov	r2, r8
 800c2e2:	464b      	mov	r3, r9
 800c2e4:	4640      	mov	r0, r8
 800c2e6:	4649      	mov	r1, r9
 800c2e8:	f7f4 fc28 	bl	8000b3c <__aeabi_dcmpun>
 800c2ec:	b140      	cbz	r0, 800c300 <_printf_float+0xf0>
 800c2ee:	464b      	mov	r3, r9
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	bfbc      	itt	lt
 800c2f4:	232d      	movlt	r3, #45	; 0x2d
 800c2f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c2fa:	487f      	ldr	r0, [pc, #508]	; (800c4f8 <_printf_float+0x2e8>)
 800c2fc:	4b7f      	ldr	r3, [pc, #508]	; (800c4fc <_printf_float+0x2ec>)
 800c2fe:	e7d1      	b.n	800c2a4 <_printf_float+0x94>
 800c300:	6863      	ldr	r3, [r4, #4]
 800c302:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c306:	9206      	str	r2, [sp, #24]
 800c308:	1c5a      	adds	r2, r3, #1
 800c30a:	d13f      	bne.n	800c38c <_printf_float+0x17c>
 800c30c:	2306      	movs	r3, #6
 800c30e:	6063      	str	r3, [r4, #4]
 800c310:	9b05      	ldr	r3, [sp, #20]
 800c312:	6861      	ldr	r1, [r4, #4]
 800c314:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c318:	2300      	movs	r3, #0
 800c31a:	9303      	str	r3, [sp, #12]
 800c31c:	ab0a      	add	r3, sp, #40	; 0x28
 800c31e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c322:	ab09      	add	r3, sp, #36	; 0x24
 800c324:	ec49 8b10 	vmov	d0, r8, r9
 800c328:	9300      	str	r3, [sp, #0]
 800c32a:	6022      	str	r2, [r4, #0]
 800c32c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c330:	4628      	mov	r0, r5
 800c332:	f7ff fecd 	bl	800c0d0 <__cvt>
 800c336:	9b06      	ldr	r3, [sp, #24]
 800c338:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c33a:	2b47      	cmp	r3, #71	; 0x47
 800c33c:	4680      	mov	r8, r0
 800c33e:	d108      	bne.n	800c352 <_printf_float+0x142>
 800c340:	1cc8      	adds	r0, r1, #3
 800c342:	db02      	blt.n	800c34a <_printf_float+0x13a>
 800c344:	6863      	ldr	r3, [r4, #4]
 800c346:	4299      	cmp	r1, r3
 800c348:	dd41      	ble.n	800c3ce <_printf_float+0x1be>
 800c34a:	f1ab 0b02 	sub.w	fp, fp, #2
 800c34e:	fa5f fb8b 	uxtb.w	fp, fp
 800c352:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c356:	d820      	bhi.n	800c39a <_printf_float+0x18a>
 800c358:	3901      	subs	r1, #1
 800c35a:	465a      	mov	r2, fp
 800c35c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c360:	9109      	str	r1, [sp, #36]	; 0x24
 800c362:	f7ff ff17 	bl	800c194 <__exponent>
 800c366:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c368:	1813      	adds	r3, r2, r0
 800c36a:	2a01      	cmp	r2, #1
 800c36c:	4681      	mov	r9, r0
 800c36e:	6123      	str	r3, [r4, #16]
 800c370:	dc02      	bgt.n	800c378 <_printf_float+0x168>
 800c372:	6822      	ldr	r2, [r4, #0]
 800c374:	07d2      	lsls	r2, r2, #31
 800c376:	d501      	bpl.n	800c37c <_printf_float+0x16c>
 800c378:	3301      	adds	r3, #1
 800c37a:	6123      	str	r3, [r4, #16]
 800c37c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c380:	2b00      	cmp	r3, #0
 800c382:	d09c      	beq.n	800c2be <_printf_float+0xae>
 800c384:	232d      	movs	r3, #45	; 0x2d
 800c386:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c38a:	e798      	b.n	800c2be <_printf_float+0xae>
 800c38c:	9a06      	ldr	r2, [sp, #24]
 800c38e:	2a47      	cmp	r2, #71	; 0x47
 800c390:	d1be      	bne.n	800c310 <_printf_float+0x100>
 800c392:	2b00      	cmp	r3, #0
 800c394:	d1bc      	bne.n	800c310 <_printf_float+0x100>
 800c396:	2301      	movs	r3, #1
 800c398:	e7b9      	b.n	800c30e <_printf_float+0xfe>
 800c39a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c39e:	d118      	bne.n	800c3d2 <_printf_float+0x1c2>
 800c3a0:	2900      	cmp	r1, #0
 800c3a2:	6863      	ldr	r3, [r4, #4]
 800c3a4:	dd0b      	ble.n	800c3be <_printf_float+0x1ae>
 800c3a6:	6121      	str	r1, [r4, #16]
 800c3a8:	b913      	cbnz	r3, 800c3b0 <_printf_float+0x1a0>
 800c3aa:	6822      	ldr	r2, [r4, #0]
 800c3ac:	07d0      	lsls	r0, r2, #31
 800c3ae:	d502      	bpl.n	800c3b6 <_printf_float+0x1a6>
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	440b      	add	r3, r1
 800c3b4:	6123      	str	r3, [r4, #16]
 800c3b6:	65a1      	str	r1, [r4, #88]	; 0x58
 800c3b8:	f04f 0900 	mov.w	r9, #0
 800c3bc:	e7de      	b.n	800c37c <_printf_float+0x16c>
 800c3be:	b913      	cbnz	r3, 800c3c6 <_printf_float+0x1b6>
 800c3c0:	6822      	ldr	r2, [r4, #0]
 800c3c2:	07d2      	lsls	r2, r2, #31
 800c3c4:	d501      	bpl.n	800c3ca <_printf_float+0x1ba>
 800c3c6:	3302      	adds	r3, #2
 800c3c8:	e7f4      	b.n	800c3b4 <_printf_float+0x1a4>
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	e7f2      	b.n	800c3b4 <_printf_float+0x1a4>
 800c3ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c3d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3d4:	4299      	cmp	r1, r3
 800c3d6:	db05      	blt.n	800c3e4 <_printf_float+0x1d4>
 800c3d8:	6823      	ldr	r3, [r4, #0]
 800c3da:	6121      	str	r1, [r4, #16]
 800c3dc:	07d8      	lsls	r0, r3, #31
 800c3de:	d5ea      	bpl.n	800c3b6 <_printf_float+0x1a6>
 800c3e0:	1c4b      	adds	r3, r1, #1
 800c3e2:	e7e7      	b.n	800c3b4 <_printf_float+0x1a4>
 800c3e4:	2900      	cmp	r1, #0
 800c3e6:	bfd4      	ite	le
 800c3e8:	f1c1 0202 	rsble	r2, r1, #2
 800c3ec:	2201      	movgt	r2, #1
 800c3ee:	4413      	add	r3, r2
 800c3f0:	e7e0      	b.n	800c3b4 <_printf_float+0x1a4>
 800c3f2:	6823      	ldr	r3, [r4, #0]
 800c3f4:	055a      	lsls	r2, r3, #21
 800c3f6:	d407      	bmi.n	800c408 <_printf_float+0x1f8>
 800c3f8:	6923      	ldr	r3, [r4, #16]
 800c3fa:	4642      	mov	r2, r8
 800c3fc:	4631      	mov	r1, r6
 800c3fe:	4628      	mov	r0, r5
 800c400:	47b8      	blx	r7
 800c402:	3001      	adds	r0, #1
 800c404:	d12c      	bne.n	800c460 <_printf_float+0x250>
 800c406:	e764      	b.n	800c2d2 <_printf_float+0xc2>
 800c408:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c40c:	f240 80e0 	bls.w	800c5d0 <_printf_float+0x3c0>
 800c410:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c414:	2200      	movs	r2, #0
 800c416:	2300      	movs	r3, #0
 800c418:	f7f4 fb5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c41c:	2800      	cmp	r0, #0
 800c41e:	d034      	beq.n	800c48a <_printf_float+0x27a>
 800c420:	4a37      	ldr	r2, [pc, #220]	; (800c500 <_printf_float+0x2f0>)
 800c422:	2301      	movs	r3, #1
 800c424:	4631      	mov	r1, r6
 800c426:	4628      	mov	r0, r5
 800c428:	47b8      	blx	r7
 800c42a:	3001      	adds	r0, #1
 800c42c:	f43f af51 	beq.w	800c2d2 <_printf_float+0xc2>
 800c430:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c434:	429a      	cmp	r2, r3
 800c436:	db02      	blt.n	800c43e <_printf_float+0x22e>
 800c438:	6823      	ldr	r3, [r4, #0]
 800c43a:	07d8      	lsls	r0, r3, #31
 800c43c:	d510      	bpl.n	800c460 <_printf_float+0x250>
 800c43e:	ee18 3a10 	vmov	r3, s16
 800c442:	4652      	mov	r2, sl
 800c444:	4631      	mov	r1, r6
 800c446:	4628      	mov	r0, r5
 800c448:	47b8      	blx	r7
 800c44a:	3001      	adds	r0, #1
 800c44c:	f43f af41 	beq.w	800c2d2 <_printf_float+0xc2>
 800c450:	f04f 0800 	mov.w	r8, #0
 800c454:	f104 091a 	add.w	r9, r4, #26
 800c458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c45a:	3b01      	subs	r3, #1
 800c45c:	4543      	cmp	r3, r8
 800c45e:	dc09      	bgt.n	800c474 <_printf_float+0x264>
 800c460:	6823      	ldr	r3, [r4, #0]
 800c462:	079b      	lsls	r3, r3, #30
 800c464:	f100 8105 	bmi.w	800c672 <_printf_float+0x462>
 800c468:	68e0      	ldr	r0, [r4, #12]
 800c46a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c46c:	4298      	cmp	r0, r3
 800c46e:	bfb8      	it	lt
 800c470:	4618      	movlt	r0, r3
 800c472:	e730      	b.n	800c2d6 <_printf_float+0xc6>
 800c474:	2301      	movs	r3, #1
 800c476:	464a      	mov	r2, r9
 800c478:	4631      	mov	r1, r6
 800c47a:	4628      	mov	r0, r5
 800c47c:	47b8      	blx	r7
 800c47e:	3001      	adds	r0, #1
 800c480:	f43f af27 	beq.w	800c2d2 <_printf_float+0xc2>
 800c484:	f108 0801 	add.w	r8, r8, #1
 800c488:	e7e6      	b.n	800c458 <_printf_float+0x248>
 800c48a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	dc39      	bgt.n	800c504 <_printf_float+0x2f4>
 800c490:	4a1b      	ldr	r2, [pc, #108]	; (800c500 <_printf_float+0x2f0>)
 800c492:	2301      	movs	r3, #1
 800c494:	4631      	mov	r1, r6
 800c496:	4628      	mov	r0, r5
 800c498:	47b8      	blx	r7
 800c49a:	3001      	adds	r0, #1
 800c49c:	f43f af19 	beq.w	800c2d2 <_printf_float+0xc2>
 800c4a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	d102      	bne.n	800c4ae <_printf_float+0x29e>
 800c4a8:	6823      	ldr	r3, [r4, #0]
 800c4aa:	07d9      	lsls	r1, r3, #31
 800c4ac:	d5d8      	bpl.n	800c460 <_printf_float+0x250>
 800c4ae:	ee18 3a10 	vmov	r3, s16
 800c4b2:	4652      	mov	r2, sl
 800c4b4:	4631      	mov	r1, r6
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	47b8      	blx	r7
 800c4ba:	3001      	adds	r0, #1
 800c4bc:	f43f af09 	beq.w	800c2d2 <_printf_float+0xc2>
 800c4c0:	f04f 0900 	mov.w	r9, #0
 800c4c4:	f104 0a1a 	add.w	sl, r4, #26
 800c4c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4ca:	425b      	negs	r3, r3
 800c4cc:	454b      	cmp	r3, r9
 800c4ce:	dc01      	bgt.n	800c4d4 <_printf_float+0x2c4>
 800c4d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4d2:	e792      	b.n	800c3fa <_printf_float+0x1ea>
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	4652      	mov	r2, sl
 800c4d8:	4631      	mov	r1, r6
 800c4da:	4628      	mov	r0, r5
 800c4dc:	47b8      	blx	r7
 800c4de:	3001      	adds	r0, #1
 800c4e0:	f43f aef7 	beq.w	800c2d2 <_printf_float+0xc2>
 800c4e4:	f109 0901 	add.w	r9, r9, #1
 800c4e8:	e7ee      	b.n	800c4c8 <_printf_float+0x2b8>
 800c4ea:	bf00      	nop
 800c4ec:	7fefffff 	.word	0x7fefffff
 800c4f0:	08010c74 	.word	0x08010c74
 800c4f4:	08010c78 	.word	0x08010c78
 800c4f8:	08010c80 	.word	0x08010c80
 800c4fc:	08010c7c 	.word	0x08010c7c
 800c500:	08010c84 	.word	0x08010c84
 800c504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c506:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c508:	429a      	cmp	r2, r3
 800c50a:	bfa8      	it	ge
 800c50c:	461a      	movge	r2, r3
 800c50e:	2a00      	cmp	r2, #0
 800c510:	4691      	mov	r9, r2
 800c512:	dc37      	bgt.n	800c584 <_printf_float+0x374>
 800c514:	f04f 0b00 	mov.w	fp, #0
 800c518:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c51c:	f104 021a 	add.w	r2, r4, #26
 800c520:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c522:	9305      	str	r3, [sp, #20]
 800c524:	eba3 0309 	sub.w	r3, r3, r9
 800c528:	455b      	cmp	r3, fp
 800c52a:	dc33      	bgt.n	800c594 <_printf_float+0x384>
 800c52c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c530:	429a      	cmp	r2, r3
 800c532:	db3b      	blt.n	800c5ac <_printf_float+0x39c>
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	07da      	lsls	r2, r3, #31
 800c538:	d438      	bmi.n	800c5ac <_printf_float+0x39c>
 800c53a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c53c:	9a05      	ldr	r2, [sp, #20]
 800c53e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c540:	1a9a      	subs	r2, r3, r2
 800c542:	eba3 0901 	sub.w	r9, r3, r1
 800c546:	4591      	cmp	r9, r2
 800c548:	bfa8      	it	ge
 800c54a:	4691      	movge	r9, r2
 800c54c:	f1b9 0f00 	cmp.w	r9, #0
 800c550:	dc35      	bgt.n	800c5be <_printf_float+0x3ae>
 800c552:	f04f 0800 	mov.w	r8, #0
 800c556:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c55a:	f104 0a1a 	add.w	sl, r4, #26
 800c55e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c562:	1a9b      	subs	r3, r3, r2
 800c564:	eba3 0309 	sub.w	r3, r3, r9
 800c568:	4543      	cmp	r3, r8
 800c56a:	f77f af79 	ble.w	800c460 <_printf_float+0x250>
 800c56e:	2301      	movs	r3, #1
 800c570:	4652      	mov	r2, sl
 800c572:	4631      	mov	r1, r6
 800c574:	4628      	mov	r0, r5
 800c576:	47b8      	blx	r7
 800c578:	3001      	adds	r0, #1
 800c57a:	f43f aeaa 	beq.w	800c2d2 <_printf_float+0xc2>
 800c57e:	f108 0801 	add.w	r8, r8, #1
 800c582:	e7ec      	b.n	800c55e <_printf_float+0x34e>
 800c584:	4613      	mov	r3, r2
 800c586:	4631      	mov	r1, r6
 800c588:	4642      	mov	r2, r8
 800c58a:	4628      	mov	r0, r5
 800c58c:	47b8      	blx	r7
 800c58e:	3001      	adds	r0, #1
 800c590:	d1c0      	bne.n	800c514 <_printf_float+0x304>
 800c592:	e69e      	b.n	800c2d2 <_printf_float+0xc2>
 800c594:	2301      	movs	r3, #1
 800c596:	4631      	mov	r1, r6
 800c598:	4628      	mov	r0, r5
 800c59a:	9205      	str	r2, [sp, #20]
 800c59c:	47b8      	blx	r7
 800c59e:	3001      	adds	r0, #1
 800c5a0:	f43f ae97 	beq.w	800c2d2 <_printf_float+0xc2>
 800c5a4:	9a05      	ldr	r2, [sp, #20]
 800c5a6:	f10b 0b01 	add.w	fp, fp, #1
 800c5aa:	e7b9      	b.n	800c520 <_printf_float+0x310>
 800c5ac:	ee18 3a10 	vmov	r3, s16
 800c5b0:	4652      	mov	r2, sl
 800c5b2:	4631      	mov	r1, r6
 800c5b4:	4628      	mov	r0, r5
 800c5b6:	47b8      	blx	r7
 800c5b8:	3001      	adds	r0, #1
 800c5ba:	d1be      	bne.n	800c53a <_printf_float+0x32a>
 800c5bc:	e689      	b.n	800c2d2 <_printf_float+0xc2>
 800c5be:	9a05      	ldr	r2, [sp, #20]
 800c5c0:	464b      	mov	r3, r9
 800c5c2:	4442      	add	r2, r8
 800c5c4:	4631      	mov	r1, r6
 800c5c6:	4628      	mov	r0, r5
 800c5c8:	47b8      	blx	r7
 800c5ca:	3001      	adds	r0, #1
 800c5cc:	d1c1      	bne.n	800c552 <_printf_float+0x342>
 800c5ce:	e680      	b.n	800c2d2 <_printf_float+0xc2>
 800c5d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5d2:	2a01      	cmp	r2, #1
 800c5d4:	dc01      	bgt.n	800c5da <_printf_float+0x3ca>
 800c5d6:	07db      	lsls	r3, r3, #31
 800c5d8:	d538      	bpl.n	800c64c <_printf_float+0x43c>
 800c5da:	2301      	movs	r3, #1
 800c5dc:	4642      	mov	r2, r8
 800c5de:	4631      	mov	r1, r6
 800c5e0:	4628      	mov	r0, r5
 800c5e2:	47b8      	blx	r7
 800c5e4:	3001      	adds	r0, #1
 800c5e6:	f43f ae74 	beq.w	800c2d2 <_printf_float+0xc2>
 800c5ea:	ee18 3a10 	vmov	r3, s16
 800c5ee:	4652      	mov	r2, sl
 800c5f0:	4631      	mov	r1, r6
 800c5f2:	4628      	mov	r0, r5
 800c5f4:	47b8      	blx	r7
 800c5f6:	3001      	adds	r0, #1
 800c5f8:	f43f ae6b 	beq.w	800c2d2 <_printf_float+0xc2>
 800c5fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c600:	2200      	movs	r2, #0
 800c602:	2300      	movs	r3, #0
 800c604:	f7f4 fa68 	bl	8000ad8 <__aeabi_dcmpeq>
 800c608:	b9d8      	cbnz	r0, 800c642 <_printf_float+0x432>
 800c60a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c60c:	f108 0201 	add.w	r2, r8, #1
 800c610:	3b01      	subs	r3, #1
 800c612:	4631      	mov	r1, r6
 800c614:	4628      	mov	r0, r5
 800c616:	47b8      	blx	r7
 800c618:	3001      	adds	r0, #1
 800c61a:	d10e      	bne.n	800c63a <_printf_float+0x42a>
 800c61c:	e659      	b.n	800c2d2 <_printf_float+0xc2>
 800c61e:	2301      	movs	r3, #1
 800c620:	4652      	mov	r2, sl
 800c622:	4631      	mov	r1, r6
 800c624:	4628      	mov	r0, r5
 800c626:	47b8      	blx	r7
 800c628:	3001      	adds	r0, #1
 800c62a:	f43f ae52 	beq.w	800c2d2 <_printf_float+0xc2>
 800c62e:	f108 0801 	add.w	r8, r8, #1
 800c632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c634:	3b01      	subs	r3, #1
 800c636:	4543      	cmp	r3, r8
 800c638:	dcf1      	bgt.n	800c61e <_printf_float+0x40e>
 800c63a:	464b      	mov	r3, r9
 800c63c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c640:	e6dc      	b.n	800c3fc <_printf_float+0x1ec>
 800c642:	f04f 0800 	mov.w	r8, #0
 800c646:	f104 0a1a 	add.w	sl, r4, #26
 800c64a:	e7f2      	b.n	800c632 <_printf_float+0x422>
 800c64c:	2301      	movs	r3, #1
 800c64e:	4642      	mov	r2, r8
 800c650:	e7df      	b.n	800c612 <_printf_float+0x402>
 800c652:	2301      	movs	r3, #1
 800c654:	464a      	mov	r2, r9
 800c656:	4631      	mov	r1, r6
 800c658:	4628      	mov	r0, r5
 800c65a:	47b8      	blx	r7
 800c65c:	3001      	adds	r0, #1
 800c65e:	f43f ae38 	beq.w	800c2d2 <_printf_float+0xc2>
 800c662:	f108 0801 	add.w	r8, r8, #1
 800c666:	68e3      	ldr	r3, [r4, #12]
 800c668:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c66a:	1a5b      	subs	r3, r3, r1
 800c66c:	4543      	cmp	r3, r8
 800c66e:	dcf0      	bgt.n	800c652 <_printf_float+0x442>
 800c670:	e6fa      	b.n	800c468 <_printf_float+0x258>
 800c672:	f04f 0800 	mov.w	r8, #0
 800c676:	f104 0919 	add.w	r9, r4, #25
 800c67a:	e7f4      	b.n	800c666 <_printf_float+0x456>

0800c67c <_printf_common>:
 800c67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c680:	4616      	mov	r6, r2
 800c682:	4699      	mov	r9, r3
 800c684:	688a      	ldr	r2, [r1, #8]
 800c686:	690b      	ldr	r3, [r1, #16]
 800c688:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c68c:	4293      	cmp	r3, r2
 800c68e:	bfb8      	it	lt
 800c690:	4613      	movlt	r3, r2
 800c692:	6033      	str	r3, [r6, #0]
 800c694:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c698:	4607      	mov	r7, r0
 800c69a:	460c      	mov	r4, r1
 800c69c:	b10a      	cbz	r2, 800c6a2 <_printf_common+0x26>
 800c69e:	3301      	adds	r3, #1
 800c6a0:	6033      	str	r3, [r6, #0]
 800c6a2:	6823      	ldr	r3, [r4, #0]
 800c6a4:	0699      	lsls	r1, r3, #26
 800c6a6:	bf42      	ittt	mi
 800c6a8:	6833      	ldrmi	r3, [r6, #0]
 800c6aa:	3302      	addmi	r3, #2
 800c6ac:	6033      	strmi	r3, [r6, #0]
 800c6ae:	6825      	ldr	r5, [r4, #0]
 800c6b0:	f015 0506 	ands.w	r5, r5, #6
 800c6b4:	d106      	bne.n	800c6c4 <_printf_common+0x48>
 800c6b6:	f104 0a19 	add.w	sl, r4, #25
 800c6ba:	68e3      	ldr	r3, [r4, #12]
 800c6bc:	6832      	ldr	r2, [r6, #0]
 800c6be:	1a9b      	subs	r3, r3, r2
 800c6c0:	42ab      	cmp	r3, r5
 800c6c2:	dc26      	bgt.n	800c712 <_printf_common+0x96>
 800c6c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c6c8:	1e13      	subs	r3, r2, #0
 800c6ca:	6822      	ldr	r2, [r4, #0]
 800c6cc:	bf18      	it	ne
 800c6ce:	2301      	movne	r3, #1
 800c6d0:	0692      	lsls	r2, r2, #26
 800c6d2:	d42b      	bmi.n	800c72c <_printf_common+0xb0>
 800c6d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c6d8:	4649      	mov	r1, r9
 800c6da:	4638      	mov	r0, r7
 800c6dc:	47c0      	blx	r8
 800c6de:	3001      	adds	r0, #1
 800c6e0:	d01e      	beq.n	800c720 <_printf_common+0xa4>
 800c6e2:	6823      	ldr	r3, [r4, #0]
 800c6e4:	68e5      	ldr	r5, [r4, #12]
 800c6e6:	6832      	ldr	r2, [r6, #0]
 800c6e8:	f003 0306 	and.w	r3, r3, #6
 800c6ec:	2b04      	cmp	r3, #4
 800c6ee:	bf08      	it	eq
 800c6f0:	1aad      	subeq	r5, r5, r2
 800c6f2:	68a3      	ldr	r3, [r4, #8]
 800c6f4:	6922      	ldr	r2, [r4, #16]
 800c6f6:	bf0c      	ite	eq
 800c6f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c6fc:	2500      	movne	r5, #0
 800c6fe:	4293      	cmp	r3, r2
 800c700:	bfc4      	itt	gt
 800c702:	1a9b      	subgt	r3, r3, r2
 800c704:	18ed      	addgt	r5, r5, r3
 800c706:	2600      	movs	r6, #0
 800c708:	341a      	adds	r4, #26
 800c70a:	42b5      	cmp	r5, r6
 800c70c:	d11a      	bne.n	800c744 <_printf_common+0xc8>
 800c70e:	2000      	movs	r0, #0
 800c710:	e008      	b.n	800c724 <_printf_common+0xa8>
 800c712:	2301      	movs	r3, #1
 800c714:	4652      	mov	r2, sl
 800c716:	4649      	mov	r1, r9
 800c718:	4638      	mov	r0, r7
 800c71a:	47c0      	blx	r8
 800c71c:	3001      	adds	r0, #1
 800c71e:	d103      	bne.n	800c728 <_printf_common+0xac>
 800c720:	f04f 30ff 	mov.w	r0, #4294967295
 800c724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c728:	3501      	adds	r5, #1
 800c72a:	e7c6      	b.n	800c6ba <_printf_common+0x3e>
 800c72c:	18e1      	adds	r1, r4, r3
 800c72e:	1c5a      	adds	r2, r3, #1
 800c730:	2030      	movs	r0, #48	; 0x30
 800c732:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c736:	4422      	add	r2, r4
 800c738:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c73c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c740:	3302      	adds	r3, #2
 800c742:	e7c7      	b.n	800c6d4 <_printf_common+0x58>
 800c744:	2301      	movs	r3, #1
 800c746:	4622      	mov	r2, r4
 800c748:	4649      	mov	r1, r9
 800c74a:	4638      	mov	r0, r7
 800c74c:	47c0      	blx	r8
 800c74e:	3001      	adds	r0, #1
 800c750:	d0e6      	beq.n	800c720 <_printf_common+0xa4>
 800c752:	3601      	adds	r6, #1
 800c754:	e7d9      	b.n	800c70a <_printf_common+0x8e>
	...

0800c758 <_printf_i>:
 800c758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c75c:	7e0f      	ldrb	r7, [r1, #24]
 800c75e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c760:	2f78      	cmp	r7, #120	; 0x78
 800c762:	4691      	mov	r9, r2
 800c764:	4680      	mov	r8, r0
 800c766:	460c      	mov	r4, r1
 800c768:	469a      	mov	sl, r3
 800c76a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c76e:	d807      	bhi.n	800c780 <_printf_i+0x28>
 800c770:	2f62      	cmp	r7, #98	; 0x62
 800c772:	d80a      	bhi.n	800c78a <_printf_i+0x32>
 800c774:	2f00      	cmp	r7, #0
 800c776:	f000 80d8 	beq.w	800c92a <_printf_i+0x1d2>
 800c77a:	2f58      	cmp	r7, #88	; 0x58
 800c77c:	f000 80a3 	beq.w	800c8c6 <_printf_i+0x16e>
 800c780:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c784:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c788:	e03a      	b.n	800c800 <_printf_i+0xa8>
 800c78a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c78e:	2b15      	cmp	r3, #21
 800c790:	d8f6      	bhi.n	800c780 <_printf_i+0x28>
 800c792:	a101      	add	r1, pc, #4	; (adr r1, 800c798 <_printf_i+0x40>)
 800c794:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c798:	0800c7f1 	.word	0x0800c7f1
 800c79c:	0800c805 	.word	0x0800c805
 800c7a0:	0800c781 	.word	0x0800c781
 800c7a4:	0800c781 	.word	0x0800c781
 800c7a8:	0800c781 	.word	0x0800c781
 800c7ac:	0800c781 	.word	0x0800c781
 800c7b0:	0800c805 	.word	0x0800c805
 800c7b4:	0800c781 	.word	0x0800c781
 800c7b8:	0800c781 	.word	0x0800c781
 800c7bc:	0800c781 	.word	0x0800c781
 800c7c0:	0800c781 	.word	0x0800c781
 800c7c4:	0800c911 	.word	0x0800c911
 800c7c8:	0800c835 	.word	0x0800c835
 800c7cc:	0800c8f3 	.word	0x0800c8f3
 800c7d0:	0800c781 	.word	0x0800c781
 800c7d4:	0800c781 	.word	0x0800c781
 800c7d8:	0800c933 	.word	0x0800c933
 800c7dc:	0800c781 	.word	0x0800c781
 800c7e0:	0800c835 	.word	0x0800c835
 800c7e4:	0800c781 	.word	0x0800c781
 800c7e8:	0800c781 	.word	0x0800c781
 800c7ec:	0800c8fb 	.word	0x0800c8fb
 800c7f0:	682b      	ldr	r3, [r5, #0]
 800c7f2:	1d1a      	adds	r2, r3, #4
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	602a      	str	r2, [r5, #0]
 800c7f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c7fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c800:	2301      	movs	r3, #1
 800c802:	e0a3      	b.n	800c94c <_printf_i+0x1f4>
 800c804:	6820      	ldr	r0, [r4, #0]
 800c806:	6829      	ldr	r1, [r5, #0]
 800c808:	0606      	lsls	r6, r0, #24
 800c80a:	f101 0304 	add.w	r3, r1, #4
 800c80e:	d50a      	bpl.n	800c826 <_printf_i+0xce>
 800c810:	680e      	ldr	r6, [r1, #0]
 800c812:	602b      	str	r3, [r5, #0]
 800c814:	2e00      	cmp	r6, #0
 800c816:	da03      	bge.n	800c820 <_printf_i+0xc8>
 800c818:	232d      	movs	r3, #45	; 0x2d
 800c81a:	4276      	negs	r6, r6
 800c81c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c820:	485e      	ldr	r0, [pc, #376]	; (800c99c <_printf_i+0x244>)
 800c822:	230a      	movs	r3, #10
 800c824:	e019      	b.n	800c85a <_printf_i+0x102>
 800c826:	680e      	ldr	r6, [r1, #0]
 800c828:	602b      	str	r3, [r5, #0]
 800c82a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c82e:	bf18      	it	ne
 800c830:	b236      	sxthne	r6, r6
 800c832:	e7ef      	b.n	800c814 <_printf_i+0xbc>
 800c834:	682b      	ldr	r3, [r5, #0]
 800c836:	6820      	ldr	r0, [r4, #0]
 800c838:	1d19      	adds	r1, r3, #4
 800c83a:	6029      	str	r1, [r5, #0]
 800c83c:	0601      	lsls	r1, r0, #24
 800c83e:	d501      	bpl.n	800c844 <_printf_i+0xec>
 800c840:	681e      	ldr	r6, [r3, #0]
 800c842:	e002      	b.n	800c84a <_printf_i+0xf2>
 800c844:	0646      	lsls	r6, r0, #25
 800c846:	d5fb      	bpl.n	800c840 <_printf_i+0xe8>
 800c848:	881e      	ldrh	r6, [r3, #0]
 800c84a:	4854      	ldr	r0, [pc, #336]	; (800c99c <_printf_i+0x244>)
 800c84c:	2f6f      	cmp	r7, #111	; 0x6f
 800c84e:	bf0c      	ite	eq
 800c850:	2308      	moveq	r3, #8
 800c852:	230a      	movne	r3, #10
 800c854:	2100      	movs	r1, #0
 800c856:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c85a:	6865      	ldr	r5, [r4, #4]
 800c85c:	60a5      	str	r5, [r4, #8]
 800c85e:	2d00      	cmp	r5, #0
 800c860:	bfa2      	ittt	ge
 800c862:	6821      	ldrge	r1, [r4, #0]
 800c864:	f021 0104 	bicge.w	r1, r1, #4
 800c868:	6021      	strge	r1, [r4, #0]
 800c86a:	b90e      	cbnz	r6, 800c870 <_printf_i+0x118>
 800c86c:	2d00      	cmp	r5, #0
 800c86e:	d04d      	beq.n	800c90c <_printf_i+0x1b4>
 800c870:	4615      	mov	r5, r2
 800c872:	fbb6 f1f3 	udiv	r1, r6, r3
 800c876:	fb03 6711 	mls	r7, r3, r1, r6
 800c87a:	5dc7      	ldrb	r7, [r0, r7]
 800c87c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c880:	4637      	mov	r7, r6
 800c882:	42bb      	cmp	r3, r7
 800c884:	460e      	mov	r6, r1
 800c886:	d9f4      	bls.n	800c872 <_printf_i+0x11a>
 800c888:	2b08      	cmp	r3, #8
 800c88a:	d10b      	bne.n	800c8a4 <_printf_i+0x14c>
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	07de      	lsls	r6, r3, #31
 800c890:	d508      	bpl.n	800c8a4 <_printf_i+0x14c>
 800c892:	6923      	ldr	r3, [r4, #16]
 800c894:	6861      	ldr	r1, [r4, #4]
 800c896:	4299      	cmp	r1, r3
 800c898:	bfde      	ittt	le
 800c89a:	2330      	movle	r3, #48	; 0x30
 800c89c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c8a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c8a4:	1b52      	subs	r2, r2, r5
 800c8a6:	6122      	str	r2, [r4, #16]
 800c8a8:	f8cd a000 	str.w	sl, [sp]
 800c8ac:	464b      	mov	r3, r9
 800c8ae:	aa03      	add	r2, sp, #12
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	4640      	mov	r0, r8
 800c8b4:	f7ff fee2 	bl	800c67c <_printf_common>
 800c8b8:	3001      	adds	r0, #1
 800c8ba:	d14c      	bne.n	800c956 <_printf_i+0x1fe>
 800c8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c8c0:	b004      	add	sp, #16
 800c8c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8c6:	4835      	ldr	r0, [pc, #212]	; (800c99c <_printf_i+0x244>)
 800c8c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c8cc:	6829      	ldr	r1, [r5, #0]
 800c8ce:	6823      	ldr	r3, [r4, #0]
 800c8d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c8d4:	6029      	str	r1, [r5, #0]
 800c8d6:	061d      	lsls	r5, r3, #24
 800c8d8:	d514      	bpl.n	800c904 <_printf_i+0x1ac>
 800c8da:	07df      	lsls	r7, r3, #31
 800c8dc:	bf44      	itt	mi
 800c8de:	f043 0320 	orrmi.w	r3, r3, #32
 800c8e2:	6023      	strmi	r3, [r4, #0]
 800c8e4:	b91e      	cbnz	r6, 800c8ee <_printf_i+0x196>
 800c8e6:	6823      	ldr	r3, [r4, #0]
 800c8e8:	f023 0320 	bic.w	r3, r3, #32
 800c8ec:	6023      	str	r3, [r4, #0]
 800c8ee:	2310      	movs	r3, #16
 800c8f0:	e7b0      	b.n	800c854 <_printf_i+0xfc>
 800c8f2:	6823      	ldr	r3, [r4, #0]
 800c8f4:	f043 0320 	orr.w	r3, r3, #32
 800c8f8:	6023      	str	r3, [r4, #0]
 800c8fa:	2378      	movs	r3, #120	; 0x78
 800c8fc:	4828      	ldr	r0, [pc, #160]	; (800c9a0 <_printf_i+0x248>)
 800c8fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c902:	e7e3      	b.n	800c8cc <_printf_i+0x174>
 800c904:	0659      	lsls	r1, r3, #25
 800c906:	bf48      	it	mi
 800c908:	b2b6      	uxthmi	r6, r6
 800c90a:	e7e6      	b.n	800c8da <_printf_i+0x182>
 800c90c:	4615      	mov	r5, r2
 800c90e:	e7bb      	b.n	800c888 <_printf_i+0x130>
 800c910:	682b      	ldr	r3, [r5, #0]
 800c912:	6826      	ldr	r6, [r4, #0]
 800c914:	6961      	ldr	r1, [r4, #20]
 800c916:	1d18      	adds	r0, r3, #4
 800c918:	6028      	str	r0, [r5, #0]
 800c91a:	0635      	lsls	r5, r6, #24
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	d501      	bpl.n	800c924 <_printf_i+0x1cc>
 800c920:	6019      	str	r1, [r3, #0]
 800c922:	e002      	b.n	800c92a <_printf_i+0x1d2>
 800c924:	0670      	lsls	r0, r6, #25
 800c926:	d5fb      	bpl.n	800c920 <_printf_i+0x1c8>
 800c928:	8019      	strh	r1, [r3, #0]
 800c92a:	2300      	movs	r3, #0
 800c92c:	6123      	str	r3, [r4, #16]
 800c92e:	4615      	mov	r5, r2
 800c930:	e7ba      	b.n	800c8a8 <_printf_i+0x150>
 800c932:	682b      	ldr	r3, [r5, #0]
 800c934:	1d1a      	adds	r2, r3, #4
 800c936:	602a      	str	r2, [r5, #0]
 800c938:	681d      	ldr	r5, [r3, #0]
 800c93a:	6862      	ldr	r2, [r4, #4]
 800c93c:	2100      	movs	r1, #0
 800c93e:	4628      	mov	r0, r5
 800c940:	f7f3 fc56 	bl	80001f0 <memchr>
 800c944:	b108      	cbz	r0, 800c94a <_printf_i+0x1f2>
 800c946:	1b40      	subs	r0, r0, r5
 800c948:	6060      	str	r0, [r4, #4]
 800c94a:	6863      	ldr	r3, [r4, #4]
 800c94c:	6123      	str	r3, [r4, #16]
 800c94e:	2300      	movs	r3, #0
 800c950:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c954:	e7a8      	b.n	800c8a8 <_printf_i+0x150>
 800c956:	6923      	ldr	r3, [r4, #16]
 800c958:	462a      	mov	r2, r5
 800c95a:	4649      	mov	r1, r9
 800c95c:	4640      	mov	r0, r8
 800c95e:	47d0      	blx	sl
 800c960:	3001      	adds	r0, #1
 800c962:	d0ab      	beq.n	800c8bc <_printf_i+0x164>
 800c964:	6823      	ldr	r3, [r4, #0]
 800c966:	079b      	lsls	r3, r3, #30
 800c968:	d413      	bmi.n	800c992 <_printf_i+0x23a>
 800c96a:	68e0      	ldr	r0, [r4, #12]
 800c96c:	9b03      	ldr	r3, [sp, #12]
 800c96e:	4298      	cmp	r0, r3
 800c970:	bfb8      	it	lt
 800c972:	4618      	movlt	r0, r3
 800c974:	e7a4      	b.n	800c8c0 <_printf_i+0x168>
 800c976:	2301      	movs	r3, #1
 800c978:	4632      	mov	r2, r6
 800c97a:	4649      	mov	r1, r9
 800c97c:	4640      	mov	r0, r8
 800c97e:	47d0      	blx	sl
 800c980:	3001      	adds	r0, #1
 800c982:	d09b      	beq.n	800c8bc <_printf_i+0x164>
 800c984:	3501      	adds	r5, #1
 800c986:	68e3      	ldr	r3, [r4, #12]
 800c988:	9903      	ldr	r1, [sp, #12]
 800c98a:	1a5b      	subs	r3, r3, r1
 800c98c:	42ab      	cmp	r3, r5
 800c98e:	dcf2      	bgt.n	800c976 <_printf_i+0x21e>
 800c990:	e7eb      	b.n	800c96a <_printf_i+0x212>
 800c992:	2500      	movs	r5, #0
 800c994:	f104 0619 	add.w	r6, r4, #25
 800c998:	e7f5      	b.n	800c986 <_printf_i+0x22e>
 800c99a:	bf00      	nop
 800c99c:	08010c86 	.word	0x08010c86
 800c9a0:	08010c97 	.word	0x08010c97

0800c9a4 <_scanf_float>:
 800c9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a8:	b087      	sub	sp, #28
 800c9aa:	4617      	mov	r7, r2
 800c9ac:	9303      	str	r3, [sp, #12]
 800c9ae:	688b      	ldr	r3, [r1, #8]
 800c9b0:	1e5a      	subs	r2, r3, #1
 800c9b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c9b6:	bf83      	ittte	hi
 800c9b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c9bc:	195b      	addhi	r3, r3, r5
 800c9be:	9302      	strhi	r3, [sp, #8]
 800c9c0:	2300      	movls	r3, #0
 800c9c2:	bf86      	itte	hi
 800c9c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c9c8:	608b      	strhi	r3, [r1, #8]
 800c9ca:	9302      	strls	r3, [sp, #8]
 800c9cc:	680b      	ldr	r3, [r1, #0]
 800c9ce:	468b      	mov	fp, r1
 800c9d0:	2500      	movs	r5, #0
 800c9d2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c9d6:	f84b 3b1c 	str.w	r3, [fp], #28
 800c9da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c9de:	4680      	mov	r8, r0
 800c9e0:	460c      	mov	r4, r1
 800c9e2:	465e      	mov	r6, fp
 800c9e4:	46aa      	mov	sl, r5
 800c9e6:	46a9      	mov	r9, r5
 800c9e8:	9501      	str	r5, [sp, #4]
 800c9ea:	68a2      	ldr	r2, [r4, #8]
 800c9ec:	b152      	cbz	r2, 800ca04 <_scanf_float+0x60>
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	2b4e      	cmp	r3, #78	; 0x4e
 800c9f4:	d864      	bhi.n	800cac0 <_scanf_float+0x11c>
 800c9f6:	2b40      	cmp	r3, #64	; 0x40
 800c9f8:	d83c      	bhi.n	800ca74 <_scanf_float+0xd0>
 800c9fa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c9fe:	b2c8      	uxtb	r0, r1
 800ca00:	280e      	cmp	r0, #14
 800ca02:	d93a      	bls.n	800ca7a <_scanf_float+0xd6>
 800ca04:	f1b9 0f00 	cmp.w	r9, #0
 800ca08:	d003      	beq.n	800ca12 <_scanf_float+0x6e>
 800ca0a:	6823      	ldr	r3, [r4, #0]
 800ca0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca10:	6023      	str	r3, [r4, #0]
 800ca12:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca16:	f1ba 0f01 	cmp.w	sl, #1
 800ca1a:	f200 8113 	bhi.w	800cc44 <_scanf_float+0x2a0>
 800ca1e:	455e      	cmp	r6, fp
 800ca20:	f200 8105 	bhi.w	800cc2e <_scanf_float+0x28a>
 800ca24:	2501      	movs	r5, #1
 800ca26:	4628      	mov	r0, r5
 800ca28:	b007      	add	sp, #28
 800ca2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca2e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ca32:	2a0d      	cmp	r2, #13
 800ca34:	d8e6      	bhi.n	800ca04 <_scanf_float+0x60>
 800ca36:	a101      	add	r1, pc, #4	; (adr r1, 800ca3c <_scanf_float+0x98>)
 800ca38:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ca3c:	0800cb7b 	.word	0x0800cb7b
 800ca40:	0800ca05 	.word	0x0800ca05
 800ca44:	0800ca05 	.word	0x0800ca05
 800ca48:	0800ca05 	.word	0x0800ca05
 800ca4c:	0800cbdb 	.word	0x0800cbdb
 800ca50:	0800cbb3 	.word	0x0800cbb3
 800ca54:	0800ca05 	.word	0x0800ca05
 800ca58:	0800ca05 	.word	0x0800ca05
 800ca5c:	0800cb89 	.word	0x0800cb89
 800ca60:	0800ca05 	.word	0x0800ca05
 800ca64:	0800ca05 	.word	0x0800ca05
 800ca68:	0800ca05 	.word	0x0800ca05
 800ca6c:	0800ca05 	.word	0x0800ca05
 800ca70:	0800cb41 	.word	0x0800cb41
 800ca74:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ca78:	e7db      	b.n	800ca32 <_scanf_float+0x8e>
 800ca7a:	290e      	cmp	r1, #14
 800ca7c:	d8c2      	bhi.n	800ca04 <_scanf_float+0x60>
 800ca7e:	a001      	add	r0, pc, #4	; (adr r0, 800ca84 <_scanf_float+0xe0>)
 800ca80:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ca84:	0800cb33 	.word	0x0800cb33
 800ca88:	0800ca05 	.word	0x0800ca05
 800ca8c:	0800cb33 	.word	0x0800cb33
 800ca90:	0800cbc7 	.word	0x0800cbc7
 800ca94:	0800ca05 	.word	0x0800ca05
 800ca98:	0800cae1 	.word	0x0800cae1
 800ca9c:	0800cb1d 	.word	0x0800cb1d
 800caa0:	0800cb1d 	.word	0x0800cb1d
 800caa4:	0800cb1d 	.word	0x0800cb1d
 800caa8:	0800cb1d 	.word	0x0800cb1d
 800caac:	0800cb1d 	.word	0x0800cb1d
 800cab0:	0800cb1d 	.word	0x0800cb1d
 800cab4:	0800cb1d 	.word	0x0800cb1d
 800cab8:	0800cb1d 	.word	0x0800cb1d
 800cabc:	0800cb1d 	.word	0x0800cb1d
 800cac0:	2b6e      	cmp	r3, #110	; 0x6e
 800cac2:	d809      	bhi.n	800cad8 <_scanf_float+0x134>
 800cac4:	2b60      	cmp	r3, #96	; 0x60
 800cac6:	d8b2      	bhi.n	800ca2e <_scanf_float+0x8a>
 800cac8:	2b54      	cmp	r3, #84	; 0x54
 800caca:	d077      	beq.n	800cbbc <_scanf_float+0x218>
 800cacc:	2b59      	cmp	r3, #89	; 0x59
 800cace:	d199      	bne.n	800ca04 <_scanf_float+0x60>
 800cad0:	2d07      	cmp	r5, #7
 800cad2:	d197      	bne.n	800ca04 <_scanf_float+0x60>
 800cad4:	2508      	movs	r5, #8
 800cad6:	e029      	b.n	800cb2c <_scanf_float+0x188>
 800cad8:	2b74      	cmp	r3, #116	; 0x74
 800cada:	d06f      	beq.n	800cbbc <_scanf_float+0x218>
 800cadc:	2b79      	cmp	r3, #121	; 0x79
 800cade:	e7f6      	b.n	800cace <_scanf_float+0x12a>
 800cae0:	6821      	ldr	r1, [r4, #0]
 800cae2:	05c8      	lsls	r0, r1, #23
 800cae4:	d51a      	bpl.n	800cb1c <_scanf_float+0x178>
 800cae6:	9b02      	ldr	r3, [sp, #8]
 800cae8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800caec:	6021      	str	r1, [r4, #0]
 800caee:	f109 0901 	add.w	r9, r9, #1
 800caf2:	b11b      	cbz	r3, 800cafc <_scanf_float+0x158>
 800caf4:	3b01      	subs	r3, #1
 800caf6:	3201      	adds	r2, #1
 800caf8:	9302      	str	r3, [sp, #8]
 800cafa:	60a2      	str	r2, [r4, #8]
 800cafc:	68a3      	ldr	r3, [r4, #8]
 800cafe:	3b01      	subs	r3, #1
 800cb00:	60a3      	str	r3, [r4, #8]
 800cb02:	6923      	ldr	r3, [r4, #16]
 800cb04:	3301      	adds	r3, #1
 800cb06:	6123      	str	r3, [r4, #16]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	607b      	str	r3, [r7, #4]
 800cb10:	f340 8084 	ble.w	800cc1c <_scanf_float+0x278>
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	3301      	adds	r3, #1
 800cb18:	603b      	str	r3, [r7, #0]
 800cb1a:	e766      	b.n	800c9ea <_scanf_float+0x46>
 800cb1c:	eb1a 0f05 	cmn.w	sl, r5
 800cb20:	f47f af70 	bne.w	800ca04 <_scanf_float+0x60>
 800cb24:	6822      	ldr	r2, [r4, #0]
 800cb26:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800cb2a:	6022      	str	r2, [r4, #0]
 800cb2c:	f806 3b01 	strb.w	r3, [r6], #1
 800cb30:	e7e4      	b.n	800cafc <_scanf_float+0x158>
 800cb32:	6822      	ldr	r2, [r4, #0]
 800cb34:	0610      	lsls	r0, r2, #24
 800cb36:	f57f af65 	bpl.w	800ca04 <_scanf_float+0x60>
 800cb3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb3e:	e7f4      	b.n	800cb2a <_scanf_float+0x186>
 800cb40:	f1ba 0f00 	cmp.w	sl, #0
 800cb44:	d10e      	bne.n	800cb64 <_scanf_float+0x1c0>
 800cb46:	f1b9 0f00 	cmp.w	r9, #0
 800cb4a:	d10e      	bne.n	800cb6a <_scanf_float+0x1c6>
 800cb4c:	6822      	ldr	r2, [r4, #0]
 800cb4e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800cb52:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800cb56:	d108      	bne.n	800cb6a <_scanf_float+0x1c6>
 800cb58:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cb5c:	6022      	str	r2, [r4, #0]
 800cb5e:	f04f 0a01 	mov.w	sl, #1
 800cb62:	e7e3      	b.n	800cb2c <_scanf_float+0x188>
 800cb64:	f1ba 0f02 	cmp.w	sl, #2
 800cb68:	d055      	beq.n	800cc16 <_scanf_float+0x272>
 800cb6a:	2d01      	cmp	r5, #1
 800cb6c:	d002      	beq.n	800cb74 <_scanf_float+0x1d0>
 800cb6e:	2d04      	cmp	r5, #4
 800cb70:	f47f af48 	bne.w	800ca04 <_scanf_float+0x60>
 800cb74:	3501      	adds	r5, #1
 800cb76:	b2ed      	uxtb	r5, r5
 800cb78:	e7d8      	b.n	800cb2c <_scanf_float+0x188>
 800cb7a:	f1ba 0f01 	cmp.w	sl, #1
 800cb7e:	f47f af41 	bne.w	800ca04 <_scanf_float+0x60>
 800cb82:	f04f 0a02 	mov.w	sl, #2
 800cb86:	e7d1      	b.n	800cb2c <_scanf_float+0x188>
 800cb88:	b97d      	cbnz	r5, 800cbaa <_scanf_float+0x206>
 800cb8a:	f1b9 0f00 	cmp.w	r9, #0
 800cb8e:	f47f af3c 	bne.w	800ca0a <_scanf_float+0x66>
 800cb92:	6822      	ldr	r2, [r4, #0]
 800cb94:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800cb98:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800cb9c:	f47f af39 	bne.w	800ca12 <_scanf_float+0x6e>
 800cba0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cba4:	6022      	str	r2, [r4, #0]
 800cba6:	2501      	movs	r5, #1
 800cba8:	e7c0      	b.n	800cb2c <_scanf_float+0x188>
 800cbaa:	2d03      	cmp	r5, #3
 800cbac:	d0e2      	beq.n	800cb74 <_scanf_float+0x1d0>
 800cbae:	2d05      	cmp	r5, #5
 800cbb0:	e7de      	b.n	800cb70 <_scanf_float+0x1cc>
 800cbb2:	2d02      	cmp	r5, #2
 800cbb4:	f47f af26 	bne.w	800ca04 <_scanf_float+0x60>
 800cbb8:	2503      	movs	r5, #3
 800cbba:	e7b7      	b.n	800cb2c <_scanf_float+0x188>
 800cbbc:	2d06      	cmp	r5, #6
 800cbbe:	f47f af21 	bne.w	800ca04 <_scanf_float+0x60>
 800cbc2:	2507      	movs	r5, #7
 800cbc4:	e7b2      	b.n	800cb2c <_scanf_float+0x188>
 800cbc6:	6822      	ldr	r2, [r4, #0]
 800cbc8:	0591      	lsls	r1, r2, #22
 800cbca:	f57f af1b 	bpl.w	800ca04 <_scanf_float+0x60>
 800cbce:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800cbd2:	6022      	str	r2, [r4, #0]
 800cbd4:	f8cd 9004 	str.w	r9, [sp, #4]
 800cbd8:	e7a8      	b.n	800cb2c <_scanf_float+0x188>
 800cbda:	6822      	ldr	r2, [r4, #0]
 800cbdc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800cbe0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800cbe4:	d006      	beq.n	800cbf4 <_scanf_float+0x250>
 800cbe6:	0550      	lsls	r0, r2, #21
 800cbe8:	f57f af0c 	bpl.w	800ca04 <_scanf_float+0x60>
 800cbec:	f1b9 0f00 	cmp.w	r9, #0
 800cbf0:	f43f af0f 	beq.w	800ca12 <_scanf_float+0x6e>
 800cbf4:	0591      	lsls	r1, r2, #22
 800cbf6:	bf58      	it	pl
 800cbf8:	9901      	ldrpl	r1, [sp, #4]
 800cbfa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cbfe:	bf58      	it	pl
 800cc00:	eba9 0101 	subpl.w	r1, r9, r1
 800cc04:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800cc08:	bf58      	it	pl
 800cc0a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cc0e:	6022      	str	r2, [r4, #0]
 800cc10:	f04f 0900 	mov.w	r9, #0
 800cc14:	e78a      	b.n	800cb2c <_scanf_float+0x188>
 800cc16:	f04f 0a03 	mov.w	sl, #3
 800cc1a:	e787      	b.n	800cb2c <_scanf_float+0x188>
 800cc1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cc20:	4639      	mov	r1, r7
 800cc22:	4640      	mov	r0, r8
 800cc24:	4798      	blx	r3
 800cc26:	2800      	cmp	r0, #0
 800cc28:	f43f aedf 	beq.w	800c9ea <_scanf_float+0x46>
 800cc2c:	e6ea      	b.n	800ca04 <_scanf_float+0x60>
 800cc2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cc32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cc36:	463a      	mov	r2, r7
 800cc38:	4640      	mov	r0, r8
 800cc3a:	4798      	blx	r3
 800cc3c:	6923      	ldr	r3, [r4, #16]
 800cc3e:	3b01      	subs	r3, #1
 800cc40:	6123      	str	r3, [r4, #16]
 800cc42:	e6ec      	b.n	800ca1e <_scanf_float+0x7a>
 800cc44:	1e6b      	subs	r3, r5, #1
 800cc46:	2b06      	cmp	r3, #6
 800cc48:	d825      	bhi.n	800cc96 <_scanf_float+0x2f2>
 800cc4a:	2d02      	cmp	r5, #2
 800cc4c:	d836      	bhi.n	800ccbc <_scanf_float+0x318>
 800cc4e:	455e      	cmp	r6, fp
 800cc50:	f67f aee8 	bls.w	800ca24 <_scanf_float+0x80>
 800cc54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cc58:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cc5c:	463a      	mov	r2, r7
 800cc5e:	4640      	mov	r0, r8
 800cc60:	4798      	blx	r3
 800cc62:	6923      	ldr	r3, [r4, #16]
 800cc64:	3b01      	subs	r3, #1
 800cc66:	6123      	str	r3, [r4, #16]
 800cc68:	e7f1      	b.n	800cc4e <_scanf_float+0x2aa>
 800cc6a:	9802      	ldr	r0, [sp, #8]
 800cc6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cc70:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800cc74:	9002      	str	r0, [sp, #8]
 800cc76:	463a      	mov	r2, r7
 800cc78:	4640      	mov	r0, r8
 800cc7a:	4798      	blx	r3
 800cc7c:	6923      	ldr	r3, [r4, #16]
 800cc7e:	3b01      	subs	r3, #1
 800cc80:	6123      	str	r3, [r4, #16]
 800cc82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc86:	fa5f fa8a 	uxtb.w	sl, sl
 800cc8a:	f1ba 0f02 	cmp.w	sl, #2
 800cc8e:	d1ec      	bne.n	800cc6a <_scanf_float+0x2c6>
 800cc90:	3d03      	subs	r5, #3
 800cc92:	b2ed      	uxtb	r5, r5
 800cc94:	1b76      	subs	r6, r6, r5
 800cc96:	6823      	ldr	r3, [r4, #0]
 800cc98:	05da      	lsls	r2, r3, #23
 800cc9a:	d52f      	bpl.n	800ccfc <_scanf_float+0x358>
 800cc9c:	055b      	lsls	r3, r3, #21
 800cc9e:	d510      	bpl.n	800ccc2 <_scanf_float+0x31e>
 800cca0:	455e      	cmp	r6, fp
 800cca2:	f67f aebf 	bls.w	800ca24 <_scanf_float+0x80>
 800cca6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ccaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ccae:	463a      	mov	r2, r7
 800ccb0:	4640      	mov	r0, r8
 800ccb2:	4798      	blx	r3
 800ccb4:	6923      	ldr	r3, [r4, #16]
 800ccb6:	3b01      	subs	r3, #1
 800ccb8:	6123      	str	r3, [r4, #16]
 800ccba:	e7f1      	b.n	800cca0 <_scanf_float+0x2fc>
 800ccbc:	46aa      	mov	sl, r5
 800ccbe:	9602      	str	r6, [sp, #8]
 800ccc0:	e7df      	b.n	800cc82 <_scanf_float+0x2de>
 800ccc2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ccc6:	6923      	ldr	r3, [r4, #16]
 800ccc8:	2965      	cmp	r1, #101	; 0x65
 800ccca:	f103 33ff 	add.w	r3, r3, #4294967295
 800ccce:	f106 35ff 	add.w	r5, r6, #4294967295
 800ccd2:	6123      	str	r3, [r4, #16]
 800ccd4:	d00c      	beq.n	800ccf0 <_scanf_float+0x34c>
 800ccd6:	2945      	cmp	r1, #69	; 0x45
 800ccd8:	d00a      	beq.n	800ccf0 <_scanf_float+0x34c>
 800ccda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ccde:	463a      	mov	r2, r7
 800cce0:	4640      	mov	r0, r8
 800cce2:	4798      	blx	r3
 800cce4:	6923      	ldr	r3, [r4, #16]
 800cce6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ccea:	3b01      	subs	r3, #1
 800ccec:	1eb5      	subs	r5, r6, #2
 800ccee:	6123      	str	r3, [r4, #16]
 800ccf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ccf4:	463a      	mov	r2, r7
 800ccf6:	4640      	mov	r0, r8
 800ccf8:	4798      	blx	r3
 800ccfa:	462e      	mov	r6, r5
 800ccfc:	6825      	ldr	r5, [r4, #0]
 800ccfe:	f015 0510 	ands.w	r5, r5, #16
 800cd02:	d159      	bne.n	800cdb8 <_scanf_float+0x414>
 800cd04:	7035      	strb	r5, [r6, #0]
 800cd06:	6823      	ldr	r3, [r4, #0]
 800cd08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cd0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd10:	d11b      	bne.n	800cd4a <_scanf_float+0x3a6>
 800cd12:	9b01      	ldr	r3, [sp, #4]
 800cd14:	454b      	cmp	r3, r9
 800cd16:	eba3 0209 	sub.w	r2, r3, r9
 800cd1a:	d123      	bne.n	800cd64 <_scanf_float+0x3c0>
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	4659      	mov	r1, fp
 800cd20:	4640      	mov	r0, r8
 800cd22:	f000 fe97 	bl	800da54 <_strtod_r>
 800cd26:	6822      	ldr	r2, [r4, #0]
 800cd28:	9b03      	ldr	r3, [sp, #12]
 800cd2a:	f012 0f02 	tst.w	r2, #2
 800cd2e:	ec57 6b10 	vmov	r6, r7, d0
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	d021      	beq.n	800cd7a <_scanf_float+0x3d6>
 800cd36:	9903      	ldr	r1, [sp, #12]
 800cd38:	1d1a      	adds	r2, r3, #4
 800cd3a:	600a      	str	r2, [r1, #0]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	e9c3 6700 	strd	r6, r7, [r3]
 800cd42:	68e3      	ldr	r3, [r4, #12]
 800cd44:	3301      	adds	r3, #1
 800cd46:	60e3      	str	r3, [r4, #12]
 800cd48:	e66d      	b.n	800ca26 <_scanf_float+0x82>
 800cd4a:	9b04      	ldr	r3, [sp, #16]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d0e5      	beq.n	800cd1c <_scanf_float+0x378>
 800cd50:	9905      	ldr	r1, [sp, #20]
 800cd52:	230a      	movs	r3, #10
 800cd54:	462a      	mov	r2, r5
 800cd56:	3101      	adds	r1, #1
 800cd58:	4640      	mov	r0, r8
 800cd5a:	f000 ff03 	bl	800db64 <_strtol_r>
 800cd5e:	9b04      	ldr	r3, [sp, #16]
 800cd60:	9e05      	ldr	r6, [sp, #20]
 800cd62:	1ac2      	subs	r2, r0, r3
 800cd64:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800cd68:	429e      	cmp	r6, r3
 800cd6a:	bf28      	it	cs
 800cd6c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800cd70:	4912      	ldr	r1, [pc, #72]	; (800cdbc <_scanf_float+0x418>)
 800cd72:	4630      	mov	r0, r6
 800cd74:	f000 f82c 	bl	800cdd0 <siprintf>
 800cd78:	e7d0      	b.n	800cd1c <_scanf_float+0x378>
 800cd7a:	9903      	ldr	r1, [sp, #12]
 800cd7c:	f012 0f04 	tst.w	r2, #4
 800cd80:	f103 0204 	add.w	r2, r3, #4
 800cd84:	600a      	str	r2, [r1, #0]
 800cd86:	d1d9      	bne.n	800cd3c <_scanf_float+0x398>
 800cd88:	f8d3 8000 	ldr.w	r8, [r3]
 800cd8c:	ee10 2a10 	vmov	r2, s0
 800cd90:	ee10 0a10 	vmov	r0, s0
 800cd94:	463b      	mov	r3, r7
 800cd96:	4639      	mov	r1, r7
 800cd98:	f7f3 fed0 	bl	8000b3c <__aeabi_dcmpun>
 800cd9c:	b128      	cbz	r0, 800cdaa <_scanf_float+0x406>
 800cd9e:	4808      	ldr	r0, [pc, #32]	; (800cdc0 <_scanf_float+0x41c>)
 800cda0:	f000 f810 	bl	800cdc4 <nanf>
 800cda4:	ed88 0a00 	vstr	s0, [r8]
 800cda8:	e7cb      	b.n	800cd42 <_scanf_float+0x39e>
 800cdaa:	4630      	mov	r0, r6
 800cdac:	4639      	mov	r1, r7
 800cdae:	f7f3 ff23 	bl	8000bf8 <__aeabi_d2f>
 800cdb2:	f8c8 0000 	str.w	r0, [r8]
 800cdb6:	e7c4      	b.n	800cd42 <_scanf_float+0x39e>
 800cdb8:	2500      	movs	r5, #0
 800cdba:	e634      	b.n	800ca26 <_scanf_float+0x82>
 800cdbc:	08010ca8 	.word	0x08010ca8
 800cdc0:	080110b0 	.word	0x080110b0

0800cdc4 <nanf>:
 800cdc4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cdcc <nanf+0x8>
 800cdc8:	4770      	bx	lr
 800cdca:	bf00      	nop
 800cdcc:	7fc00000 	.word	0x7fc00000

0800cdd0 <siprintf>:
 800cdd0:	b40e      	push	{r1, r2, r3}
 800cdd2:	b500      	push	{lr}
 800cdd4:	b09c      	sub	sp, #112	; 0x70
 800cdd6:	ab1d      	add	r3, sp, #116	; 0x74
 800cdd8:	9002      	str	r0, [sp, #8]
 800cdda:	9006      	str	r0, [sp, #24]
 800cddc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cde0:	4809      	ldr	r0, [pc, #36]	; (800ce08 <siprintf+0x38>)
 800cde2:	9107      	str	r1, [sp, #28]
 800cde4:	9104      	str	r1, [sp, #16]
 800cde6:	4909      	ldr	r1, [pc, #36]	; (800ce0c <siprintf+0x3c>)
 800cde8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdec:	9105      	str	r1, [sp, #20]
 800cdee:	6800      	ldr	r0, [r0, #0]
 800cdf0:	9301      	str	r3, [sp, #4]
 800cdf2:	a902      	add	r1, sp, #8
 800cdf4:	f002 fed4 	bl	800fba0 <_svfiprintf_r>
 800cdf8:	9b02      	ldr	r3, [sp, #8]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	701a      	strb	r2, [r3, #0]
 800cdfe:	b01c      	add	sp, #112	; 0x70
 800ce00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce04:	b003      	add	sp, #12
 800ce06:	4770      	bx	lr
 800ce08:	20000254 	.word	0x20000254
 800ce0c:	ffff0208 	.word	0xffff0208

0800ce10 <sulp>:
 800ce10:	b570      	push	{r4, r5, r6, lr}
 800ce12:	4604      	mov	r4, r0
 800ce14:	460d      	mov	r5, r1
 800ce16:	ec45 4b10 	vmov	d0, r4, r5
 800ce1a:	4616      	mov	r6, r2
 800ce1c:	f002 fc1e 	bl	800f65c <__ulp>
 800ce20:	ec51 0b10 	vmov	r0, r1, d0
 800ce24:	b17e      	cbz	r6, 800ce46 <sulp+0x36>
 800ce26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ce2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	dd09      	ble.n	800ce46 <sulp+0x36>
 800ce32:	051b      	lsls	r3, r3, #20
 800ce34:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ce38:	2400      	movs	r4, #0
 800ce3a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ce3e:	4622      	mov	r2, r4
 800ce40:	462b      	mov	r3, r5
 800ce42:	f7f3 fbe1 	bl	8000608 <__aeabi_dmul>
 800ce46:	bd70      	pop	{r4, r5, r6, pc}

0800ce48 <_strtod_l>:
 800ce48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce4c:	ed2d 8b02 	vpush	{d8}
 800ce50:	b09d      	sub	sp, #116	; 0x74
 800ce52:	461f      	mov	r7, r3
 800ce54:	2300      	movs	r3, #0
 800ce56:	9318      	str	r3, [sp, #96]	; 0x60
 800ce58:	4ba2      	ldr	r3, [pc, #648]	; (800d0e4 <_strtod_l+0x29c>)
 800ce5a:	9213      	str	r2, [sp, #76]	; 0x4c
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	9305      	str	r3, [sp, #20]
 800ce60:	4604      	mov	r4, r0
 800ce62:	4618      	mov	r0, r3
 800ce64:	4688      	mov	r8, r1
 800ce66:	f7f3 f9bb 	bl	80001e0 <strlen>
 800ce6a:	f04f 0a00 	mov.w	sl, #0
 800ce6e:	4605      	mov	r5, r0
 800ce70:	f04f 0b00 	mov.w	fp, #0
 800ce74:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ce78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce7a:	781a      	ldrb	r2, [r3, #0]
 800ce7c:	2a2b      	cmp	r2, #43	; 0x2b
 800ce7e:	d04e      	beq.n	800cf1e <_strtod_l+0xd6>
 800ce80:	d83b      	bhi.n	800cefa <_strtod_l+0xb2>
 800ce82:	2a0d      	cmp	r2, #13
 800ce84:	d834      	bhi.n	800cef0 <_strtod_l+0xa8>
 800ce86:	2a08      	cmp	r2, #8
 800ce88:	d834      	bhi.n	800cef4 <_strtod_l+0xac>
 800ce8a:	2a00      	cmp	r2, #0
 800ce8c:	d03e      	beq.n	800cf0c <_strtod_l+0xc4>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	930a      	str	r3, [sp, #40]	; 0x28
 800ce92:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ce94:	7833      	ldrb	r3, [r6, #0]
 800ce96:	2b30      	cmp	r3, #48	; 0x30
 800ce98:	f040 80b0 	bne.w	800cffc <_strtod_l+0x1b4>
 800ce9c:	7873      	ldrb	r3, [r6, #1]
 800ce9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cea2:	2b58      	cmp	r3, #88	; 0x58
 800cea4:	d168      	bne.n	800cf78 <_strtod_l+0x130>
 800cea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cea8:	9301      	str	r3, [sp, #4]
 800ceaa:	ab18      	add	r3, sp, #96	; 0x60
 800ceac:	9702      	str	r7, [sp, #8]
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	4a8d      	ldr	r2, [pc, #564]	; (800d0e8 <_strtod_l+0x2a0>)
 800ceb2:	ab19      	add	r3, sp, #100	; 0x64
 800ceb4:	a917      	add	r1, sp, #92	; 0x5c
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	f001 fd38 	bl	800e92c <__gethex>
 800cebc:	f010 0707 	ands.w	r7, r0, #7
 800cec0:	4605      	mov	r5, r0
 800cec2:	d005      	beq.n	800ced0 <_strtod_l+0x88>
 800cec4:	2f06      	cmp	r7, #6
 800cec6:	d12c      	bne.n	800cf22 <_strtod_l+0xda>
 800cec8:	3601      	adds	r6, #1
 800ceca:	2300      	movs	r3, #0
 800cecc:	9617      	str	r6, [sp, #92]	; 0x5c
 800cece:	930a      	str	r3, [sp, #40]	; 0x28
 800ced0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	f040 8590 	bne.w	800d9f8 <_strtod_l+0xbb0>
 800ced8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ceda:	b1eb      	cbz	r3, 800cf18 <_strtod_l+0xd0>
 800cedc:	4652      	mov	r2, sl
 800cede:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cee2:	ec43 2b10 	vmov	d0, r2, r3
 800cee6:	b01d      	add	sp, #116	; 0x74
 800cee8:	ecbd 8b02 	vpop	{d8}
 800ceec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef0:	2a20      	cmp	r2, #32
 800cef2:	d1cc      	bne.n	800ce8e <_strtod_l+0x46>
 800cef4:	3301      	adds	r3, #1
 800cef6:	9317      	str	r3, [sp, #92]	; 0x5c
 800cef8:	e7be      	b.n	800ce78 <_strtod_l+0x30>
 800cefa:	2a2d      	cmp	r2, #45	; 0x2d
 800cefc:	d1c7      	bne.n	800ce8e <_strtod_l+0x46>
 800cefe:	2201      	movs	r2, #1
 800cf00:	920a      	str	r2, [sp, #40]	; 0x28
 800cf02:	1c5a      	adds	r2, r3, #1
 800cf04:	9217      	str	r2, [sp, #92]	; 0x5c
 800cf06:	785b      	ldrb	r3, [r3, #1]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d1c2      	bne.n	800ce92 <_strtod_l+0x4a>
 800cf0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf0e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f040 856e 	bne.w	800d9f4 <_strtod_l+0xbac>
 800cf18:	4652      	mov	r2, sl
 800cf1a:	465b      	mov	r3, fp
 800cf1c:	e7e1      	b.n	800cee2 <_strtod_l+0x9a>
 800cf1e:	2200      	movs	r2, #0
 800cf20:	e7ee      	b.n	800cf00 <_strtod_l+0xb8>
 800cf22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cf24:	b13a      	cbz	r2, 800cf36 <_strtod_l+0xee>
 800cf26:	2135      	movs	r1, #53	; 0x35
 800cf28:	a81a      	add	r0, sp, #104	; 0x68
 800cf2a:	f002 fca2 	bl	800f872 <__copybits>
 800cf2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cf30:	4620      	mov	r0, r4
 800cf32:	f002 f861 	bl	800eff8 <_Bfree>
 800cf36:	3f01      	subs	r7, #1
 800cf38:	2f04      	cmp	r7, #4
 800cf3a:	d806      	bhi.n	800cf4a <_strtod_l+0x102>
 800cf3c:	e8df f007 	tbb	[pc, r7]
 800cf40:	1714030a 	.word	0x1714030a
 800cf44:	0a          	.byte	0x0a
 800cf45:	00          	.byte	0x00
 800cf46:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800cf4a:	0728      	lsls	r0, r5, #28
 800cf4c:	d5c0      	bpl.n	800ced0 <_strtod_l+0x88>
 800cf4e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800cf52:	e7bd      	b.n	800ced0 <_strtod_l+0x88>
 800cf54:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800cf58:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cf5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cf5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cf62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cf66:	e7f0      	b.n	800cf4a <_strtod_l+0x102>
 800cf68:	f8df b180 	ldr.w	fp, [pc, #384]	; 800d0ec <_strtod_l+0x2a4>
 800cf6c:	e7ed      	b.n	800cf4a <_strtod_l+0x102>
 800cf6e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800cf72:	f04f 3aff 	mov.w	sl, #4294967295
 800cf76:	e7e8      	b.n	800cf4a <_strtod_l+0x102>
 800cf78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf7a:	1c5a      	adds	r2, r3, #1
 800cf7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cf7e:	785b      	ldrb	r3, [r3, #1]
 800cf80:	2b30      	cmp	r3, #48	; 0x30
 800cf82:	d0f9      	beq.n	800cf78 <_strtod_l+0x130>
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d0a3      	beq.n	800ced0 <_strtod_l+0x88>
 800cf88:	2301      	movs	r3, #1
 800cf8a:	f04f 0900 	mov.w	r9, #0
 800cf8e:	9304      	str	r3, [sp, #16]
 800cf90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf92:	9308      	str	r3, [sp, #32]
 800cf94:	f8cd 901c 	str.w	r9, [sp, #28]
 800cf98:	464f      	mov	r7, r9
 800cf9a:	220a      	movs	r2, #10
 800cf9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cf9e:	7806      	ldrb	r6, [r0, #0]
 800cfa0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cfa4:	b2d9      	uxtb	r1, r3
 800cfa6:	2909      	cmp	r1, #9
 800cfa8:	d92a      	bls.n	800d000 <_strtod_l+0x1b8>
 800cfaa:	9905      	ldr	r1, [sp, #20]
 800cfac:	462a      	mov	r2, r5
 800cfae:	f002 ff0f 	bl	800fdd0 <strncmp>
 800cfb2:	b398      	cbz	r0, 800d01c <_strtod_l+0x1d4>
 800cfb4:	2000      	movs	r0, #0
 800cfb6:	4632      	mov	r2, r6
 800cfb8:	463d      	mov	r5, r7
 800cfba:	9005      	str	r0, [sp, #20]
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	2a65      	cmp	r2, #101	; 0x65
 800cfc0:	d001      	beq.n	800cfc6 <_strtod_l+0x17e>
 800cfc2:	2a45      	cmp	r2, #69	; 0x45
 800cfc4:	d118      	bne.n	800cff8 <_strtod_l+0x1b0>
 800cfc6:	b91d      	cbnz	r5, 800cfd0 <_strtod_l+0x188>
 800cfc8:	9a04      	ldr	r2, [sp, #16]
 800cfca:	4302      	orrs	r2, r0
 800cfcc:	d09e      	beq.n	800cf0c <_strtod_l+0xc4>
 800cfce:	2500      	movs	r5, #0
 800cfd0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800cfd4:	f108 0201 	add.w	r2, r8, #1
 800cfd8:	9217      	str	r2, [sp, #92]	; 0x5c
 800cfda:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cfde:	2a2b      	cmp	r2, #43	; 0x2b
 800cfe0:	d075      	beq.n	800d0ce <_strtod_l+0x286>
 800cfe2:	2a2d      	cmp	r2, #45	; 0x2d
 800cfe4:	d07b      	beq.n	800d0de <_strtod_l+0x296>
 800cfe6:	f04f 0c00 	mov.w	ip, #0
 800cfea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cfee:	2909      	cmp	r1, #9
 800cff0:	f240 8082 	bls.w	800d0f8 <_strtod_l+0x2b0>
 800cff4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cff8:	2600      	movs	r6, #0
 800cffa:	e09d      	b.n	800d138 <_strtod_l+0x2f0>
 800cffc:	2300      	movs	r3, #0
 800cffe:	e7c4      	b.n	800cf8a <_strtod_l+0x142>
 800d000:	2f08      	cmp	r7, #8
 800d002:	bfd8      	it	le
 800d004:	9907      	ldrle	r1, [sp, #28]
 800d006:	f100 0001 	add.w	r0, r0, #1
 800d00a:	bfda      	itte	le
 800d00c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d010:	9307      	strle	r3, [sp, #28]
 800d012:	fb02 3909 	mlagt	r9, r2, r9, r3
 800d016:	3701      	adds	r7, #1
 800d018:	9017      	str	r0, [sp, #92]	; 0x5c
 800d01a:	e7bf      	b.n	800cf9c <_strtod_l+0x154>
 800d01c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d01e:	195a      	adds	r2, r3, r5
 800d020:	9217      	str	r2, [sp, #92]	; 0x5c
 800d022:	5d5a      	ldrb	r2, [r3, r5]
 800d024:	2f00      	cmp	r7, #0
 800d026:	d037      	beq.n	800d098 <_strtod_l+0x250>
 800d028:	9005      	str	r0, [sp, #20]
 800d02a:	463d      	mov	r5, r7
 800d02c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800d030:	2b09      	cmp	r3, #9
 800d032:	d912      	bls.n	800d05a <_strtod_l+0x212>
 800d034:	2301      	movs	r3, #1
 800d036:	e7c2      	b.n	800cfbe <_strtod_l+0x176>
 800d038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d03a:	1c5a      	adds	r2, r3, #1
 800d03c:	9217      	str	r2, [sp, #92]	; 0x5c
 800d03e:	785a      	ldrb	r2, [r3, #1]
 800d040:	3001      	adds	r0, #1
 800d042:	2a30      	cmp	r2, #48	; 0x30
 800d044:	d0f8      	beq.n	800d038 <_strtod_l+0x1f0>
 800d046:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800d04a:	2b08      	cmp	r3, #8
 800d04c:	f200 84d9 	bhi.w	800da02 <_strtod_l+0xbba>
 800d050:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d052:	9005      	str	r0, [sp, #20]
 800d054:	2000      	movs	r0, #0
 800d056:	9308      	str	r3, [sp, #32]
 800d058:	4605      	mov	r5, r0
 800d05a:	3a30      	subs	r2, #48	; 0x30
 800d05c:	f100 0301 	add.w	r3, r0, #1
 800d060:	d014      	beq.n	800d08c <_strtod_l+0x244>
 800d062:	9905      	ldr	r1, [sp, #20]
 800d064:	4419      	add	r1, r3
 800d066:	9105      	str	r1, [sp, #20]
 800d068:	462b      	mov	r3, r5
 800d06a:	eb00 0e05 	add.w	lr, r0, r5
 800d06e:	210a      	movs	r1, #10
 800d070:	4573      	cmp	r3, lr
 800d072:	d113      	bne.n	800d09c <_strtod_l+0x254>
 800d074:	182b      	adds	r3, r5, r0
 800d076:	2b08      	cmp	r3, #8
 800d078:	f105 0501 	add.w	r5, r5, #1
 800d07c:	4405      	add	r5, r0
 800d07e:	dc1c      	bgt.n	800d0ba <_strtod_l+0x272>
 800d080:	9907      	ldr	r1, [sp, #28]
 800d082:	230a      	movs	r3, #10
 800d084:	fb03 2301 	mla	r3, r3, r1, r2
 800d088:	9307      	str	r3, [sp, #28]
 800d08a:	2300      	movs	r3, #0
 800d08c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d08e:	1c51      	adds	r1, r2, #1
 800d090:	9117      	str	r1, [sp, #92]	; 0x5c
 800d092:	7852      	ldrb	r2, [r2, #1]
 800d094:	4618      	mov	r0, r3
 800d096:	e7c9      	b.n	800d02c <_strtod_l+0x1e4>
 800d098:	4638      	mov	r0, r7
 800d09a:	e7d2      	b.n	800d042 <_strtod_l+0x1fa>
 800d09c:	2b08      	cmp	r3, #8
 800d09e:	dc04      	bgt.n	800d0aa <_strtod_l+0x262>
 800d0a0:	9e07      	ldr	r6, [sp, #28]
 800d0a2:	434e      	muls	r6, r1
 800d0a4:	9607      	str	r6, [sp, #28]
 800d0a6:	3301      	adds	r3, #1
 800d0a8:	e7e2      	b.n	800d070 <_strtod_l+0x228>
 800d0aa:	f103 0c01 	add.w	ip, r3, #1
 800d0ae:	f1bc 0f10 	cmp.w	ip, #16
 800d0b2:	bfd8      	it	le
 800d0b4:	fb01 f909 	mulle.w	r9, r1, r9
 800d0b8:	e7f5      	b.n	800d0a6 <_strtod_l+0x25e>
 800d0ba:	2d10      	cmp	r5, #16
 800d0bc:	bfdc      	itt	le
 800d0be:	230a      	movle	r3, #10
 800d0c0:	fb03 2909 	mlale	r9, r3, r9, r2
 800d0c4:	e7e1      	b.n	800d08a <_strtod_l+0x242>
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	9305      	str	r3, [sp, #20]
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	e77c      	b.n	800cfc8 <_strtod_l+0x180>
 800d0ce:	f04f 0c00 	mov.w	ip, #0
 800d0d2:	f108 0202 	add.w	r2, r8, #2
 800d0d6:	9217      	str	r2, [sp, #92]	; 0x5c
 800d0d8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d0dc:	e785      	b.n	800cfea <_strtod_l+0x1a2>
 800d0de:	f04f 0c01 	mov.w	ip, #1
 800d0e2:	e7f6      	b.n	800d0d2 <_strtod_l+0x28a>
 800d0e4:	08010ef8 	.word	0x08010ef8
 800d0e8:	08010cb0 	.word	0x08010cb0
 800d0ec:	7ff00000 	.word	0x7ff00000
 800d0f0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d0f2:	1c51      	adds	r1, r2, #1
 800d0f4:	9117      	str	r1, [sp, #92]	; 0x5c
 800d0f6:	7852      	ldrb	r2, [r2, #1]
 800d0f8:	2a30      	cmp	r2, #48	; 0x30
 800d0fa:	d0f9      	beq.n	800d0f0 <_strtod_l+0x2a8>
 800d0fc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800d100:	2908      	cmp	r1, #8
 800d102:	f63f af79 	bhi.w	800cff8 <_strtod_l+0x1b0>
 800d106:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800d10a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d10c:	9206      	str	r2, [sp, #24]
 800d10e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d110:	1c51      	adds	r1, r2, #1
 800d112:	9117      	str	r1, [sp, #92]	; 0x5c
 800d114:	7852      	ldrb	r2, [r2, #1]
 800d116:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800d11a:	2e09      	cmp	r6, #9
 800d11c:	d937      	bls.n	800d18e <_strtod_l+0x346>
 800d11e:	9e06      	ldr	r6, [sp, #24]
 800d120:	1b89      	subs	r1, r1, r6
 800d122:	2908      	cmp	r1, #8
 800d124:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800d128:	dc02      	bgt.n	800d130 <_strtod_l+0x2e8>
 800d12a:	4576      	cmp	r6, lr
 800d12c:	bfa8      	it	ge
 800d12e:	4676      	movge	r6, lr
 800d130:	f1bc 0f00 	cmp.w	ip, #0
 800d134:	d000      	beq.n	800d138 <_strtod_l+0x2f0>
 800d136:	4276      	negs	r6, r6
 800d138:	2d00      	cmp	r5, #0
 800d13a:	d14d      	bne.n	800d1d8 <_strtod_l+0x390>
 800d13c:	9904      	ldr	r1, [sp, #16]
 800d13e:	4301      	orrs	r1, r0
 800d140:	f47f aec6 	bne.w	800ced0 <_strtod_l+0x88>
 800d144:	2b00      	cmp	r3, #0
 800d146:	f47f aee1 	bne.w	800cf0c <_strtod_l+0xc4>
 800d14a:	2a69      	cmp	r2, #105	; 0x69
 800d14c:	d027      	beq.n	800d19e <_strtod_l+0x356>
 800d14e:	dc24      	bgt.n	800d19a <_strtod_l+0x352>
 800d150:	2a49      	cmp	r2, #73	; 0x49
 800d152:	d024      	beq.n	800d19e <_strtod_l+0x356>
 800d154:	2a4e      	cmp	r2, #78	; 0x4e
 800d156:	f47f aed9 	bne.w	800cf0c <_strtod_l+0xc4>
 800d15a:	499f      	ldr	r1, [pc, #636]	; (800d3d8 <_strtod_l+0x590>)
 800d15c:	a817      	add	r0, sp, #92	; 0x5c
 800d15e:	f001 fe3d 	bl	800eddc <__match>
 800d162:	2800      	cmp	r0, #0
 800d164:	f43f aed2 	beq.w	800cf0c <_strtod_l+0xc4>
 800d168:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	2b28      	cmp	r3, #40	; 0x28
 800d16e:	d12d      	bne.n	800d1cc <_strtod_l+0x384>
 800d170:	499a      	ldr	r1, [pc, #616]	; (800d3dc <_strtod_l+0x594>)
 800d172:	aa1a      	add	r2, sp, #104	; 0x68
 800d174:	a817      	add	r0, sp, #92	; 0x5c
 800d176:	f001 fe45 	bl	800ee04 <__hexnan>
 800d17a:	2805      	cmp	r0, #5
 800d17c:	d126      	bne.n	800d1cc <_strtod_l+0x384>
 800d17e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d180:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800d184:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d188:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d18c:	e6a0      	b.n	800ced0 <_strtod_l+0x88>
 800d18e:	210a      	movs	r1, #10
 800d190:	fb01 2e0e 	mla	lr, r1, lr, r2
 800d194:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d198:	e7b9      	b.n	800d10e <_strtod_l+0x2c6>
 800d19a:	2a6e      	cmp	r2, #110	; 0x6e
 800d19c:	e7db      	b.n	800d156 <_strtod_l+0x30e>
 800d19e:	4990      	ldr	r1, [pc, #576]	; (800d3e0 <_strtod_l+0x598>)
 800d1a0:	a817      	add	r0, sp, #92	; 0x5c
 800d1a2:	f001 fe1b 	bl	800eddc <__match>
 800d1a6:	2800      	cmp	r0, #0
 800d1a8:	f43f aeb0 	beq.w	800cf0c <_strtod_l+0xc4>
 800d1ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1ae:	498d      	ldr	r1, [pc, #564]	; (800d3e4 <_strtod_l+0x59c>)
 800d1b0:	3b01      	subs	r3, #1
 800d1b2:	a817      	add	r0, sp, #92	; 0x5c
 800d1b4:	9317      	str	r3, [sp, #92]	; 0x5c
 800d1b6:	f001 fe11 	bl	800eddc <__match>
 800d1ba:	b910      	cbnz	r0, 800d1c2 <_strtod_l+0x37a>
 800d1bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1be:	3301      	adds	r3, #1
 800d1c0:	9317      	str	r3, [sp, #92]	; 0x5c
 800d1c2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d3f4 <_strtod_l+0x5ac>
 800d1c6:	f04f 0a00 	mov.w	sl, #0
 800d1ca:	e681      	b.n	800ced0 <_strtod_l+0x88>
 800d1cc:	4886      	ldr	r0, [pc, #536]	; (800d3e8 <_strtod_l+0x5a0>)
 800d1ce:	f002 fde7 	bl	800fda0 <nan>
 800d1d2:	ec5b ab10 	vmov	sl, fp, d0
 800d1d6:	e67b      	b.n	800ced0 <_strtod_l+0x88>
 800d1d8:	9b05      	ldr	r3, [sp, #20]
 800d1da:	9807      	ldr	r0, [sp, #28]
 800d1dc:	1af3      	subs	r3, r6, r3
 800d1de:	2f00      	cmp	r7, #0
 800d1e0:	bf08      	it	eq
 800d1e2:	462f      	moveq	r7, r5
 800d1e4:	2d10      	cmp	r5, #16
 800d1e6:	9306      	str	r3, [sp, #24]
 800d1e8:	46a8      	mov	r8, r5
 800d1ea:	bfa8      	it	ge
 800d1ec:	f04f 0810 	movge.w	r8, #16
 800d1f0:	f7f3 f990 	bl	8000514 <__aeabi_ui2d>
 800d1f4:	2d09      	cmp	r5, #9
 800d1f6:	4682      	mov	sl, r0
 800d1f8:	468b      	mov	fp, r1
 800d1fa:	dd13      	ble.n	800d224 <_strtod_l+0x3dc>
 800d1fc:	4b7b      	ldr	r3, [pc, #492]	; (800d3ec <_strtod_l+0x5a4>)
 800d1fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d202:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d206:	f7f3 f9ff 	bl	8000608 <__aeabi_dmul>
 800d20a:	4682      	mov	sl, r0
 800d20c:	4648      	mov	r0, r9
 800d20e:	468b      	mov	fp, r1
 800d210:	f7f3 f980 	bl	8000514 <__aeabi_ui2d>
 800d214:	4602      	mov	r2, r0
 800d216:	460b      	mov	r3, r1
 800d218:	4650      	mov	r0, sl
 800d21a:	4659      	mov	r1, fp
 800d21c:	f7f3 f83e 	bl	800029c <__adddf3>
 800d220:	4682      	mov	sl, r0
 800d222:	468b      	mov	fp, r1
 800d224:	2d0f      	cmp	r5, #15
 800d226:	dc38      	bgt.n	800d29a <_strtod_l+0x452>
 800d228:	9b06      	ldr	r3, [sp, #24]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	f43f ae50 	beq.w	800ced0 <_strtod_l+0x88>
 800d230:	dd24      	ble.n	800d27c <_strtod_l+0x434>
 800d232:	2b16      	cmp	r3, #22
 800d234:	dc0b      	bgt.n	800d24e <_strtod_l+0x406>
 800d236:	496d      	ldr	r1, [pc, #436]	; (800d3ec <_strtod_l+0x5a4>)
 800d238:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d23c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d240:	4652      	mov	r2, sl
 800d242:	465b      	mov	r3, fp
 800d244:	f7f3 f9e0 	bl	8000608 <__aeabi_dmul>
 800d248:	4682      	mov	sl, r0
 800d24a:	468b      	mov	fp, r1
 800d24c:	e640      	b.n	800ced0 <_strtod_l+0x88>
 800d24e:	9a06      	ldr	r2, [sp, #24]
 800d250:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800d254:	4293      	cmp	r3, r2
 800d256:	db20      	blt.n	800d29a <_strtod_l+0x452>
 800d258:	4c64      	ldr	r4, [pc, #400]	; (800d3ec <_strtod_l+0x5a4>)
 800d25a:	f1c5 050f 	rsb	r5, r5, #15
 800d25e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d262:	4652      	mov	r2, sl
 800d264:	465b      	mov	r3, fp
 800d266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d26a:	f7f3 f9cd 	bl	8000608 <__aeabi_dmul>
 800d26e:	9b06      	ldr	r3, [sp, #24]
 800d270:	1b5d      	subs	r5, r3, r5
 800d272:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d276:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d27a:	e7e3      	b.n	800d244 <_strtod_l+0x3fc>
 800d27c:	9b06      	ldr	r3, [sp, #24]
 800d27e:	3316      	adds	r3, #22
 800d280:	db0b      	blt.n	800d29a <_strtod_l+0x452>
 800d282:	9b05      	ldr	r3, [sp, #20]
 800d284:	1b9e      	subs	r6, r3, r6
 800d286:	4b59      	ldr	r3, [pc, #356]	; (800d3ec <_strtod_l+0x5a4>)
 800d288:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800d28c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d290:	4650      	mov	r0, sl
 800d292:	4659      	mov	r1, fp
 800d294:	f7f3 fae2 	bl	800085c <__aeabi_ddiv>
 800d298:	e7d6      	b.n	800d248 <_strtod_l+0x400>
 800d29a:	9b06      	ldr	r3, [sp, #24]
 800d29c:	eba5 0808 	sub.w	r8, r5, r8
 800d2a0:	4498      	add	r8, r3
 800d2a2:	f1b8 0f00 	cmp.w	r8, #0
 800d2a6:	dd74      	ble.n	800d392 <_strtod_l+0x54a>
 800d2a8:	f018 030f 	ands.w	r3, r8, #15
 800d2ac:	d00a      	beq.n	800d2c4 <_strtod_l+0x47c>
 800d2ae:	494f      	ldr	r1, [pc, #316]	; (800d3ec <_strtod_l+0x5a4>)
 800d2b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d2b4:	4652      	mov	r2, sl
 800d2b6:	465b      	mov	r3, fp
 800d2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2bc:	f7f3 f9a4 	bl	8000608 <__aeabi_dmul>
 800d2c0:	4682      	mov	sl, r0
 800d2c2:	468b      	mov	fp, r1
 800d2c4:	f038 080f 	bics.w	r8, r8, #15
 800d2c8:	d04f      	beq.n	800d36a <_strtod_l+0x522>
 800d2ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d2ce:	dd22      	ble.n	800d316 <_strtod_l+0x4ce>
 800d2d0:	2500      	movs	r5, #0
 800d2d2:	462e      	mov	r6, r5
 800d2d4:	9507      	str	r5, [sp, #28]
 800d2d6:	9505      	str	r5, [sp, #20]
 800d2d8:	2322      	movs	r3, #34	; 0x22
 800d2da:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d3f4 <_strtod_l+0x5ac>
 800d2de:	6023      	str	r3, [r4, #0]
 800d2e0:	f04f 0a00 	mov.w	sl, #0
 800d2e4:	9b07      	ldr	r3, [sp, #28]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	f43f adf2 	beq.w	800ced0 <_strtod_l+0x88>
 800d2ec:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d2ee:	4620      	mov	r0, r4
 800d2f0:	f001 fe82 	bl	800eff8 <_Bfree>
 800d2f4:	9905      	ldr	r1, [sp, #20]
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	f001 fe7e 	bl	800eff8 <_Bfree>
 800d2fc:	4631      	mov	r1, r6
 800d2fe:	4620      	mov	r0, r4
 800d300:	f001 fe7a 	bl	800eff8 <_Bfree>
 800d304:	9907      	ldr	r1, [sp, #28]
 800d306:	4620      	mov	r0, r4
 800d308:	f001 fe76 	bl	800eff8 <_Bfree>
 800d30c:	4629      	mov	r1, r5
 800d30e:	4620      	mov	r0, r4
 800d310:	f001 fe72 	bl	800eff8 <_Bfree>
 800d314:	e5dc      	b.n	800ced0 <_strtod_l+0x88>
 800d316:	4b36      	ldr	r3, [pc, #216]	; (800d3f0 <_strtod_l+0x5a8>)
 800d318:	9304      	str	r3, [sp, #16]
 800d31a:	2300      	movs	r3, #0
 800d31c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d320:	4650      	mov	r0, sl
 800d322:	4659      	mov	r1, fp
 800d324:	4699      	mov	r9, r3
 800d326:	f1b8 0f01 	cmp.w	r8, #1
 800d32a:	dc21      	bgt.n	800d370 <_strtod_l+0x528>
 800d32c:	b10b      	cbz	r3, 800d332 <_strtod_l+0x4ea>
 800d32e:	4682      	mov	sl, r0
 800d330:	468b      	mov	fp, r1
 800d332:	4b2f      	ldr	r3, [pc, #188]	; (800d3f0 <_strtod_l+0x5a8>)
 800d334:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d338:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d33c:	4652      	mov	r2, sl
 800d33e:	465b      	mov	r3, fp
 800d340:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d344:	f7f3 f960 	bl	8000608 <__aeabi_dmul>
 800d348:	4b2a      	ldr	r3, [pc, #168]	; (800d3f4 <_strtod_l+0x5ac>)
 800d34a:	460a      	mov	r2, r1
 800d34c:	400b      	ands	r3, r1
 800d34e:	492a      	ldr	r1, [pc, #168]	; (800d3f8 <_strtod_l+0x5b0>)
 800d350:	428b      	cmp	r3, r1
 800d352:	4682      	mov	sl, r0
 800d354:	d8bc      	bhi.n	800d2d0 <_strtod_l+0x488>
 800d356:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d35a:	428b      	cmp	r3, r1
 800d35c:	bf86      	itte	hi
 800d35e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d3fc <_strtod_l+0x5b4>
 800d362:	f04f 3aff 	movhi.w	sl, #4294967295
 800d366:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d36a:	2300      	movs	r3, #0
 800d36c:	9304      	str	r3, [sp, #16]
 800d36e:	e084      	b.n	800d47a <_strtod_l+0x632>
 800d370:	f018 0f01 	tst.w	r8, #1
 800d374:	d005      	beq.n	800d382 <_strtod_l+0x53a>
 800d376:	9b04      	ldr	r3, [sp, #16]
 800d378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d37c:	f7f3 f944 	bl	8000608 <__aeabi_dmul>
 800d380:	2301      	movs	r3, #1
 800d382:	9a04      	ldr	r2, [sp, #16]
 800d384:	3208      	adds	r2, #8
 800d386:	f109 0901 	add.w	r9, r9, #1
 800d38a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d38e:	9204      	str	r2, [sp, #16]
 800d390:	e7c9      	b.n	800d326 <_strtod_l+0x4de>
 800d392:	d0ea      	beq.n	800d36a <_strtod_l+0x522>
 800d394:	f1c8 0800 	rsb	r8, r8, #0
 800d398:	f018 020f 	ands.w	r2, r8, #15
 800d39c:	d00a      	beq.n	800d3b4 <_strtod_l+0x56c>
 800d39e:	4b13      	ldr	r3, [pc, #76]	; (800d3ec <_strtod_l+0x5a4>)
 800d3a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d3a4:	4650      	mov	r0, sl
 800d3a6:	4659      	mov	r1, fp
 800d3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ac:	f7f3 fa56 	bl	800085c <__aeabi_ddiv>
 800d3b0:	4682      	mov	sl, r0
 800d3b2:	468b      	mov	fp, r1
 800d3b4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d3b8:	d0d7      	beq.n	800d36a <_strtod_l+0x522>
 800d3ba:	f1b8 0f1f 	cmp.w	r8, #31
 800d3be:	dd1f      	ble.n	800d400 <_strtod_l+0x5b8>
 800d3c0:	2500      	movs	r5, #0
 800d3c2:	462e      	mov	r6, r5
 800d3c4:	9507      	str	r5, [sp, #28]
 800d3c6:	9505      	str	r5, [sp, #20]
 800d3c8:	2322      	movs	r3, #34	; 0x22
 800d3ca:	f04f 0a00 	mov.w	sl, #0
 800d3ce:	f04f 0b00 	mov.w	fp, #0
 800d3d2:	6023      	str	r3, [r4, #0]
 800d3d4:	e786      	b.n	800d2e4 <_strtod_l+0x49c>
 800d3d6:	bf00      	nop
 800d3d8:	08010c81 	.word	0x08010c81
 800d3dc:	08010cc4 	.word	0x08010cc4
 800d3e0:	08010c79 	.word	0x08010c79
 800d3e4:	08010e04 	.word	0x08010e04
 800d3e8:	080110b0 	.word	0x080110b0
 800d3ec:	08010f90 	.word	0x08010f90
 800d3f0:	08010f68 	.word	0x08010f68
 800d3f4:	7ff00000 	.word	0x7ff00000
 800d3f8:	7ca00000 	.word	0x7ca00000
 800d3fc:	7fefffff 	.word	0x7fefffff
 800d400:	f018 0310 	ands.w	r3, r8, #16
 800d404:	bf18      	it	ne
 800d406:	236a      	movne	r3, #106	; 0x6a
 800d408:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d7b8 <_strtod_l+0x970>
 800d40c:	9304      	str	r3, [sp, #16]
 800d40e:	4650      	mov	r0, sl
 800d410:	4659      	mov	r1, fp
 800d412:	2300      	movs	r3, #0
 800d414:	f018 0f01 	tst.w	r8, #1
 800d418:	d004      	beq.n	800d424 <_strtod_l+0x5dc>
 800d41a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d41e:	f7f3 f8f3 	bl	8000608 <__aeabi_dmul>
 800d422:	2301      	movs	r3, #1
 800d424:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d428:	f109 0908 	add.w	r9, r9, #8
 800d42c:	d1f2      	bne.n	800d414 <_strtod_l+0x5cc>
 800d42e:	b10b      	cbz	r3, 800d434 <_strtod_l+0x5ec>
 800d430:	4682      	mov	sl, r0
 800d432:	468b      	mov	fp, r1
 800d434:	9b04      	ldr	r3, [sp, #16]
 800d436:	b1c3      	cbz	r3, 800d46a <_strtod_l+0x622>
 800d438:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d43c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d440:	2b00      	cmp	r3, #0
 800d442:	4659      	mov	r1, fp
 800d444:	dd11      	ble.n	800d46a <_strtod_l+0x622>
 800d446:	2b1f      	cmp	r3, #31
 800d448:	f340 8124 	ble.w	800d694 <_strtod_l+0x84c>
 800d44c:	2b34      	cmp	r3, #52	; 0x34
 800d44e:	bfde      	ittt	le
 800d450:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d454:	f04f 33ff 	movle.w	r3, #4294967295
 800d458:	fa03 f202 	lslle.w	r2, r3, r2
 800d45c:	f04f 0a00 	mov.w	sl, #0
 800d460:	bfcc      	ite	gt
 800d462:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d466:	ea02 0b01 	andle.w	fp, r2, r1
 800d46a:	2200      	movs	r2, #0
 800d46c:	2300      	movs	r3, #0
 800d46e:	4650      	mov	r0, sl
 800d470:	4659      	mov	r1, fp
 800d472:	f7f3 fb31 	bl	8000ad8 <__aeabi_dcmpeq>
 800d476:	2800      	cmp	r0, #0
 800d478:	d1a2      	bne.n	800d3c0 <_strtod_l+0x578>
 800d47a:	9b07      	ldr	r3, [sp, #28]
 800d47c:	9300      	str	r3, [sp, #0]
 800d47e:	9908      	ldr	r1, [sp, #32]
 800d480:	462b      	mov	r3, r5
 800d482:	463a      	mov	r2, r7
 800d484:	4620      	mov	r0, r4
 800d486:	f001 fe1f 	bl	800f0c8 <__s2b>
 800d48a:	9007      	str	r0, [sp, #28]
 800d48c:	2800      	cmp	r0, #0
 800d48e:	f43f af1f 	beq.w	800d2d0 <_strtod_l+0x488>
 800d492:	9b05      	ldr	r3, [sp, #20]
 800d494:	1b9e      	subs	r6, r3, r6
 800d496:	9b06      	ldr	r3, [sp, #24]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	bfb4      	ite	lt
 800d49c:	4633      	movlt	r3, r6
 800d49e:	2300      	movge	r3, #0
 800d4a0:	930c      	str	r3, [sp, #48]	; 0x30
 800d4a2:	9b06      	ldr	r3, [sp, #24]
 800d4a4:	2500      	movs	r5, #0
 800d4a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d4aa:	9312      	str	r3, [sp, #72]	; 0x48
 800d4ac:	462e      	mov	r6, r5
 800d4ae:	9b07      	ldr	r3, [sp, #28]
 800d4b0:	4620      	mov	r0, r4
 800d4b2:	6859      	ldr	r1, [r3, #4]
 800d4b4:	f001 fd60 	bl	800ef78 <_Balloc>
 800d4b8:	9005      	str	r0, [sp, #20]
 800d4ba:	2800      	cmp	r0, #0
 800d4bc:	f43f af0c 	beq.w	800d2d8 <_strtod_l+0x490>
 800d4c0:	9b07      	ldr	r3, [sp, #28]
 800d4c2:	691a      	ldr	r2, [r3, #16]
 800d4c4:	3202      	adds	r2, #2
 800d4c6:	f103 010c 	add.w	r1, r3, #12
 800d4ca:	0092      	lsls	r2, r2, #2
 800d4cc:	300c      	adds	r0, #12
 800d4ce:	f7fe fde9 	bl	800c0a4 <memcpy>
 800d4d2:	ec4b ab10 	vmov	d0, sl, fp
 800d4d6:	aa1a      	add	r2, sp, #104	; 0x68
 800d4d8:	a919      	add	r1, sp, #100	; 0x64
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f002 f93a 	bl	800f754 <__d2b>
 800d4e0:	ec4b ab18 	vmov	d8, sl, fp
 800d4e4:	9018      	str	r0, [sp, #96]	; 0x60
 800d4e6:	2800      	cmp	r0, #0
 800d4e8:	f43f aef6 	beq.w	800d2d8 <_strtod_l+0x490>
 800d4ec:	2101      	movs	r1, #1
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f001 fe84 	bl	800f1fc <__i2b>
 800d4f4:	4606      	mov	r6, r0
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	f43f aeee 	beq.w	800d2d8 <_strtod_l+0x490>
 800d4fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d4fe:	9904      	ldr	r1, [sp, #16]
 800d500:	2b00      	cmp	r3, #0
 800d502:	bfab      	itete	ge
 800d504:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800d506:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800d508:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d50a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800d50e:	bfac      	ite	ge
 800d510:	eb03 0902 	addge.w	r9, r3, r2
 800d514:	1ad7      	sublt	r7, r2, r3
 800d516:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d518:	eba3 0801 	sub.w	r8, r3, r1
 800d51c:	4490      	add	r8, r2
 800d51e:	4ba1      	ldr	r3, [pc, #644]	; (800d7a4 <_strtod_l+0x95c>)
 800d520:	f108 38ff 	add.w	r8, r8, #4294967295
 800d524:	4598      	cmp	r8, r3
 800d526:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d52a:	f280 80c7 	bge.w	800d6bc <_strtod_l+0x874>
 800d52e:	eba3 0308 	sub.w	r3, r3, r8
 800d532:	2b1f      	cmp	r3, #31
 800d534:	eba2 0203 	sub.w	r2, r2, r3
 800d538:	f04f 0101 	mov.w	r1, #1
 800d53c:	f300 80b1 	bgt.w	800d6a2 <_strtod_l+0x85a>
 800d540:	fa01 f303 	lsl.w	r3, r1, r3
 800d544:	930d      	str	r3, [sp, #52]	; 0x34
 800d546:	2300      	movs	r3, #0
 800d548:	9308      	str	r3, [sp, #32]
 800d54a:	eb09 0802 	add.w	r8, r9, r2
 800d54e:	9b04      	ldr	r3, [sp, #16]
 800d550:	45c1      	cmp	r9, r8
 800d552:	4417      	add	r7, r2
 800d554:	441f      	add	r7, r3
 800d556:	464b      	mov	r3, r9
 800d558:	bfa8      	it	ge
 800d55a:	4643      	movge	r3, r8
 800d55c:	42bb      	cmp	r3, r7
 800d55e:	bfa8      	it	ge
 800d560:	463b      	movge	r3, r7
 800d562:	2b00      	cmp	r3, #0
 800d564:	bfc2      	ittt	gt
 800d566:	eba8 0803 	subgt.w	r8, r8, r3
 800d56a:	1aff      	subgt	r7, r7, r3
 800d56c:	eba9 0903 	subgt.w	r9, r9, r3
 800d570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d572:	2b00      	cmp	r3, #0
 800d574:	dd17      	ble.n	800d5a6 <_strtod_l+0x75e>
 800d576:	4631      	mov	r1, r6
 800d578:	461a      	mov	r2, r3
 800d57a:	4620      	mov	r0, r4
 800d57c:	f001 fefe 	bl	800f37c <__pow5mult>
 800d580:	4606      	mov	r6, r0
 800d582:	2800      	cmp	r0, #0
 800d584:	f43f aea8 	beq.w	800d2d8 <_strtod_l+0x490>
 800d588:	4601      	mov	r1, r0
 800d58a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d58c:	4620      	mov	r0, r4
 800d58e:	f001 fe4b 	bl	800f228 <__multiply>
 800d592:	900b      	str	r0, [sp, #44]	; 0x2c
 800d594:	2800      	cmp	r0, #0
 800d596:	f43f ae9f 	beq.w	800d2d8 <_strtod_l+0x490>
 800d59a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d59c:	4620      	mov	r0, r4
 800d59e:	f001 fd2b 	bl	800eff8 <_Bfree>
 800d5a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5a4:	9318      	str	r3, [sp, #96]	; 0x60
 800d5a6:	f1b8 0f00 	cmp.w	r8, #0
 800d5aa:	f300 808c 	bgt.w	800d6c6 <_strtod_l+0x87e>
 800d5ae:	9b06      	ldr	r3, [sp, #24]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	dd08      	ble.n	800d5c6 <_strtod_l+0x77e>
 800d5b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d5b6:	9905      	ldr	r1, [sp, #20]
 800d5b8:	4620      	mov	r0, r4
 800d5ba:	f001 fedf 	bl	800f37c <__pow5mult>
 800d5be:	9005      	str	r0, [sp, #20]
 800d5c0:	2800      	cmp	r0, #0
 800d5c2:	f43f ae89 	beq.w	800d2d8 <_strtod_l+0x490>
 800d5c6:	2f00      	cmp	r7, #0
 800d5c8:	dd08      	ble.n	800d5dc <_strtod_l+0x794>
 800d5ca:	9905      	ldr	r1, [sp, #20]
 800d5cc:	463a      	mov	r2, r7
 800d5ce:	4620      	mov	r0, r4
 800d5d0:	f001 ff2e 	bl	800f430 <__lshift>
 800d5d4:	9005      	str	r0, [sp, #20]
 800d5d6:	2800      	cmp	r0, #0
 800d5d8:	f43f ae7e 	beq.w	800d2d8 <_strtod_l+0x490>
 800d5dc:	f1b9 0f00 	cmp.w	r9, #0
 800d5e0:	dd08      	ble.n	800d5f4 <_strtod_l+0x7ac>
 800d5e2:	4631      	mov	r1, r6
 800d5e4:	464a      	mov	r2, r9
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	f001 ff22 	bl	800f430 <__lshift>
 800d5ec:	4606      	mov	r6, r0
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	f43f ae72 	beq.w	800d2d8 <_strtod_l+0x490>
 800d5f4:	9a05      	ldr	r2, [sp, #20]
 800d5f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	f001 ffa5 	bl	800f548 <__mdiff>
 800d5fe:	4605      	mov	r5, r0
 800d600:	2800      	cmp	r0, #0
 800d602:	f43f ae69 	beq.w	800d2d8 <_strtod_l+0x490>
 800d606:	68c3      	ldr	r3, [r0, #12]
 800d608:	930b      	str	r3, [sp, #44]	; 0x2c
 800d60a:	2300      	movs	r3, #0
 800d60c:	60c3      	str	r3, [r0, #12]
 800d60e:	4631      	mov	r1, r6
 800d610:	f001 ff7e 	bl	800f510 <__mcmp>
 800d614:	2800      	cmp	r0, #0
 800d616:	da60      	bge.n	800d6da <_strtod_l+0x892>
 800d618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d61a:	ea53 030a 	orrs.w	r3, r3, sl
 800d61e:	f040 8082 	bne.w	800d726 <_strtod_l+0x8de>
 800d622:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d626:	2b00      	cmp	r3, #0
 800d628:	d17d      	bne.n	800d726 <_strtod_l+0x8de>
 800d62a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d62e:	0d1b      	lsrs	r3, r3, #20
 800d630:	051b      	lsls	r3, r3, #20
 800d632:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d636:	d976      	bls.n	800d726 <_strtod_l+0x8de>
 800d638:	696b      	ldr	r3, [r5, #20]
 800d63a:	b913      	cbnz	r3, 800d642 <_strtod_l+0x7fa>
 800d63c:	692b      	ldr	r3, [r5, #16]
 800d63e:	2b01      	cmp	r3, #1
 800d640:	dd71      	ble.n	800d726 <_strtod_l+0x8de>
 800d642:	4629      	mov	r1, r5
 800d644:	2201      	movs	r2, #1
 800d646:	4620      	mov	r0, r4
 800d648:	f001 fef2 	bl	800f430 <__lshift>
 800d64c:	4631      	mov	r1, r6
 800d64e:	4605      	mov	r5, r0
 800d650:	f001 ff5e 	bl	800f510 <__mcmp>
 800d654:	2800      	cmp	r0, #0
 800d656:	dd66      	ble.n	800d726 <_strtod_l+0x8de>
 800d658:	9904      	ldr	r1, [sp, #16]
 800d65a:	4a53      	ldr	r2, [pc, #332]	; (800d7a8 <_strtod_l+0x960>)
 800d65c:	465b      	mov	r3, fp
 800d65e:	2900      	cmp	r1, #0
 800d660:	f000 8081 	beq.w	800d766 <_strtod_l+0x91e>
 800d664:	ea02 010b 	and.w	r1, r2, fp
 800d668:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d66c:	dc7b      	bgt.n	800d766 <_strtod_l+0x91e>
 800d66e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d672:	f77f aea9 	ble.w	800d3c8 <_strtod_l+0x580>
 800d676:	4b4d      	ldr	r3, [pc, #308]	; (800d7ac <_strtod_l+0x964>)
 800d678:	4650      	mov	r0, sl
 800d67a:	4659      	mov	r1, fp
 800d67c:	2200      	movs	r2, #0
 800d67e:	f7f2 ffc3 	bl	8000608 <__aeabi_dmul>
 800d682:	460b      	mov	r3, r1
 800d684:	4303      	orrs	r3, r0
 800d686:	bf08      	it	eq
 800d688:	2322      	moveq	r3, #34	; 0x22
 800d68a:	4682      	mov	sl, r0
 800d68c:	468b      	mov	fp, r1
 800d68e:	bf08      	it	eq
 800d690:	6023      	streq	r3, [r4, #0]
 800d692:	e62b      	b.n	800d2ec <_strtod_l+0x4a4>
 800d694:	f04f 32ff 	mov.w	r2, #4294967295
 800d698:	fa02 f303 	lsl.w	r3, r2, r3
 800d69c:	ea03 0a0a 	and.w	sl, r3, sl
 800d6a0:	e6e3      	b.n	800d46a <_strtod_l+0x622>
 800d6a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d6a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d6aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d6ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d6b2:	fa01 f308 	lsl.w	r3, r1, r8
 800d6b6:	9308      	str	r3, [sp, #32]
 800d6b8:	910d      	str	r1, [sp, #52]	; 0x34
 800d6ba:	e746      	b.n	800d54a <_strtod_l+0x702>
 800d6bc:	2300      	movs	r3, #0
 800d6be:	9308      	str	r3, [sp, #32]
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	930d      	str	r3, [sp, #52]	; 0x34
 800d6c4:	e741      	b.n	800d54a <_strtod_l+0x702>
 800d6c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d6c8:	4642      	mov	r2, r8
 800d6ca:	4620      	mov	r0, r4
 800d6cc:	f001 feb0 	bl	800f430 <__lshift>
 800d6d0:	9018      	str	r0, [sp, #96]	; 0x60
 800d6d2:	2800      	cmp	r0, #0
 800d6d4:	f47f af6b 	bne.w	800d5ae <_strtod_l+0x766>
 800d6d8:	e5fe      	b.n	800d2d8 <_strtod_l+0x490>
 800d6da:	465f      	mov	r7, fp
 800d6dc:	d16e      	bne.n	800d7bc <_strtod_l+0x974>
 800d6de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d6e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6e4:	b342      	cbz	r2, 800d738 <_strtod_l+0x8f0>
 800d6e6:	4a32      	ldr	r2, [pc, #200]	; (800d7b0 <_strtod_l+0x968>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d128      	bne.n	800d73e <_strtod_l+0x8f6>
 800d6ec:	9b04      	ldr	r3, [sp, #16]
 800d6ee:	4651      	mov	r1, sl
 800d6f0:	b1eb      	cbz	r3, 800d72e <_strtod_l+0x8e6>
 800d6f2:	4b2d      	ldr	r3, [pc, #180]	; (800d7a8 <_strtod_l+0x960>)
 800d6f4:	403b      	ands	r3, r7
 800d6f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d6fe:	d819      	bhi.n	800d734 <_strtod_l+0x8ec>
 800d700:	0d1b      	lsrs	r3, r3, #20
 800d702:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d706:	fa02 f303 	lsl.w	r3, r2, r3
 800d70a:	4299      	cmp	r1, r3
 800d70c:	d117      	bne.n	800d73e <_strtod_l+0x8f6>
 800d70e:	4b29      	ldr	r3, [pc, #164]	; (800d7b4 <_strtod_l+0x96c>)
 800d710:	429f      	cmp	r7, r3
 800d712:	d102      	bne.n	800d71a <_strtod_l+0x8d2>
 800d714:	3101      	adds	r1, #1
 800d716:	f43f addf 	beq.w	800d2d8 <_strtod_l+0x490>
 800d71a:	4b23      	ldr	r3, [pc, #140]	; (800d7a8 <_strtod_l+0x960>)
 800d71c:	403b      	ands	r3, r7
 800d71e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d722:	f04f 0a00 	mov.w	sl, #0
 800d726:	9b04      	ldr	r3, [sp, #16]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d1a4      	bne.n	800d676 <_strtod_l+0x82e>
 800d72c:	e5de      	b.n	800d2ec <_strtod_l+0x4a4>
 800d72e:	f04f 33ff 	mov.w	r3, #4294967295
 800d732:	e7ea      	b.n	800d70a <_strtod_l+0x8c2>
 800d734:	4613      	mov	r3, r2
 800d736:	e7e8      	b.n	800d70a <_strtod_l+0x8c2>
 800d738:	ea53 030a 	orrs.w	r3, r3, sl
 800d73c:	d08c      	beq.n	800d658 <_strtod_l+0x810>
 800d73e:	9b08      	ldr	r3, [sp, #32]
 800d740:	b1db      	cbz	r3, 800d77a <_strtod_l+0x932>
 800d742:	423b      	tst	r3, r7
 800d744:	d0ef      	beq.n	800d726 <_strtod_l+0x8de>
 800d746:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d748:	9a04      	ldr	r2, [sp, #16]
 800d74a:	4650      	mov	r0, sl
 800d74c:	4659      	mov	r1, fp
 800d74e:	b1c3      	cbz	r3, 800d782 <_strtod_l+0x93a>
 800d750:	f7ff fb5e 	bl	800ce10 <sulp>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	ec51 0b18 	vmov	r0, r1, d8
 800d75c:	f7f2 fd9e 	bl	800029c <__adddf3>
 800d760:	4682      	mov	sl, r0
 800d762:	468b      	mov	fp, r1
 800d764:	e7df      	b.n	800d726 <_strtod_l+0x8de>
 800d766:	4013      	ands	r3, r2
 800d768:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d76c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d770:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d774:	f04f 3aff 	mov.w	sl, #4294967295
 800d778:	e7d5      	b.n	800d726 <_strtod_l+0x8de>
 800d77a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d77c:	ea13 0f0a 	tst.w	r3, sl
 800d780:	e7e0      	b.n	800d744 <_strtod_l+0x8fc>
 800d782:	f7ff fb45 	bl	800ce10 <sulp>
 800d786:	4602      	mov	r2, r0
 800d788:	460b      	mov	r3, r1
 800d78a:	ec51 0b18 	vmov	r0, r1, d8
 800d78e:	f7f2 fd83 	bl	8000298 <__aeabi_dsub>
 800d792:	2200      	movs	r2, #0
 800d794:	2300      	movs	r3, #0
 800d796:	4682      	mov	sl, r0
 800d798:	468b      	mov	fp, r1
 800d79a:	f7f3 f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d79e:	2800      	cmp	r0, #0
 800d7a0:	d0c1      	beq.n	800d726 <_strtod_l+0x8de>
 800d7a2:	e611      	b.n	800d3c8 <_strtod_l+0x580>
 800d7a4:	fffffc02 	.word	0xfffffc02
 800d7a8:	7ff00000 	.word	0x7ff00000
 800d7ac:	39500000 	.word	0x39500000
 800d7b0:	000fffff 	.word	0x000fffff
 800d7b4:	7fefffff 	.word	0x7fefffff
 800d7b8:	08010cd8 	.word	0x08010cd8
 800d7bc:	4631      	mov	r1, r6
 800d7be:	4628      	mov	r0, r5
 800d7c0:	f002 f824 	bl	800f80c <__ratio>
 800d7c4:	ec59 8b10 	vmov	r8, r9, d0
 800d7c8:	ee10 0a10 	vmov	r0, s0
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d7d2:	4649      	mov	r1, r9
 800d7d4:	f7f3 f994 	bl	8000b00 <__aeabi_dcmple>
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	d07a      	beq.n	800d8d2 <_strtod_l+0xa8a>
 800d7dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d04a      	beq.n	800d878 <_strtod_l+0xa30>
 800d7e2:	4b95      	ldr	r3, [pc, #596]	; (800da38 <_strtod_l+0xbf0>)
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d7ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800da38 <_strtod_l+0xbf0>
 800d7ee:	f04f 0800 	mov.w	r8, #0
 800d7f2:	4b92      	ldr	r3, [pc, #584]	; (800da3c <_strtod_l+0xbf4>)
 800d7f4:	403b      	ands	r3, r7
 800d7f6:	930d      	str	r3, [sp, #52]	; 0x34
 800d7f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7fa:	4b91      	ldr	r3, [pc, #580]	; (800da40 <_strtod_l+0xbf8>)
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	f040 80b0 	bne.w	800d962 <_strtod_l+0xb1a>
 800d802:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d806:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d80a:	ec4b ab10 	vmov	d0, sl, fp
 800d80e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d812:	f001 ff23 	bl	800f65c <__ulp>
 800d816:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d81a:	ec53 2b10 	vmov	r2, r3, d0
 800d81e:	f7f2 fef3 	bl	8000608 <__aeabi_dmul>
 800d822:	4652      	mov	r2, sl
 800d824:	465b      	mov	r3, fp
 800d826:	f7f2 fd39 	bl	800029c <__adddf3>
 800d82a:	460b      	mov	r3, r1
 800d82c:	4983      	ldr	r1, [pc, #524]	; (800da3c <_strtod_l+0xbf4>)
 800d82e:	4a85      	ldr	r2, [pc, #532]	; (800da44 <_strtod_l+0xbfc>)
 800d830:	4019      	ands	r1, r3
 800d832:	4291      	cmp	r1, r2
 800d834:	4682      	mov	sl, r0
 800d836:	d960      	bls.n	800d8fa <_strtod_l+0xab2>
 800d838:	ee18 3a90 	vmov	r3, s17
 800d83c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d840:	4293      	cmp	r3, r2
 800d842:	d104      	bne.n	800d84e <_strtod_l+0xa06>
 800d844:	ee18 3a10 	vmov	r3, s16
 800d848:	3301      	adds	r3, #1
 800d84a:	f43f ad45 	beq.w	800d2d8 <_strtod_l+0x490>
 800d84e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800da50 <_strtod_l+0xc08>
 800d852:	f04f 3aff 	mov.w	sl, #4294967295
 800d856:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d858:	4620      	mov	r0, r4
 800d85a:	f001 fbcd 	bl	800eff8 <_Bfree>
 800d85e:	9905      	ldr	r1, [sp, #20]
 800d860:	4620      	mov	r0, r4
 800d862:	f001 fbc9 	bl	800eff8 <_Bfree>
 800d866:	4631      	mov	r1, r6
 800d868:	4620      	mov	r0, r4
 800d86a:	f001 fbc5 	bl	800eff8 <_Bfree>
 800d86e:	4629      	mov	r1, r5
 800d870:	4620      	mov	r0, r4
 800d872:	f001 fbc1 	bl	800eff8 <_Bfree>
 800d876:	e61a      	b.n	800d4ae <_strtod_l+0x666>
 800d878:	f1ba 0f00 	cmp.w	sl, #0
 800d87c:	d11b      	bne.n	800d8b6 <_strtod_l+0xa6e>
 800d87e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d882:	b9f3      	cbnz	r3, 800d8c2 <_strtod_l+0xa7a>
 800d884:	4b6c      	ldr	r3, [pc, #432]	; (800da38 <_strtod_l+0xbf0>)
 800d886:	2200      	movs	r2, #0
 800d888:	4640      	mov	r0, r8
 800d88a:	4649      	mov	r1, r9
 800d88c:	f7f3 f92e 	bl	8000aec <__aeabi_dcmplt>
 800d890:	b9d0      	cbnz	r0, 800d8c8 <_strtod_l+0xa80>
 800d892:	4640      	mov	r0, r8
 800d894:	4649      	mov	r1, r9
 800d896:	4b6c      	ldr	r3, [pc, #432]	; (800da48 <_strtod_l+0xc00>)
 800d898:	2200      	movs	r2, #0
 800d89a:	f7f2 feb5 	bl	8000608 <__aeabi_dmul>
 800d89e:	4680      	mov	r8, r0
 800d8a0:	4689      	mov	r9, r1
 800d8a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d8a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d8aa:	9315      	str	r3, [sp, #84]	; 0x54
 800d8ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d8b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d8b4:	e79d      	b.n	800d7f2 <_strtod_l+0x9aa>
 800d8b6:	f1ba 0f01 	cmp.w	sl, #1
 800d8ba:	d102      	bne.n	800d8c2 <_strtod_l+0xa7a>
 800d8bc:	2f00      	cmp	r7, #0
 800d8be:	f43f ad83 	beq.w	800d3c8 <_strtod_l+0x580>
 800d8c2:	4b62      	ldr	r3, [pc, #392]	; (800da4c <_strtod_l+0xc04>)
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	e78e      	b.n	800d7e6 <_strtod_l+0x99e>
 800d8c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800da48 <_strtod_l+0xc00>
 800d8cc:	f04f 0800 	mov.w	r8, #0
 800d8d0:	e7e7      	b.n	800d8a2 <_strtod_l+0xa5a>
 800d8d2:	4b5d      	ldr	r3, [pc, #372]	; (800da48 <_strtod_l+0xc00>)
 800d8d4:	4640      	mov	r0, r8
 800d8d6:	4649      	mov	r1, r9
 800d8d8:	2200      	movs	r2, #0
 800d8da:	f7f2 fe95 	bl	8000608 <__aeabi_dmul>
 800d8de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8e0:	4680      	mov	r8, r0
 800d8e2:	4689      	mov	r9, r1
 800d8e4:	b933      	cbnz	r3, 800d8f4 <_strtod_l+0xaac>
 800d8e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d8ea:	900e      	str	r0, [sp, #56]	; 0x38
 800d8ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800d8ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d8f2:	e7dd      	b.n	800d8b0 <_strtod_l+0xa68>
 800d8f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d8f8:	e7f9      	b.n	800d8ee <_strtod_l+0xaa6>
 800d8fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d8fe:	9b04      	ldr	r3, [sp, #16]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d1a8      	bne.n	800d856 <_strtod_l+0xa0e>
 800d904:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d908:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d90a:	0d1b      	lsrs	r3, r3, #20
 800d90c:	051b      	lsls	r3, r3, #20
 800d90e:	429a      	cmp	r2, r3
 800d910:	d1a1      	bne.n	800d856 <_strtod_l+0xa0e>
 800d912:	4640      	mov	r0, r8
 800d914:	4649      	mov	r1, r9
 800d916:	f7f3 f9d7 	bl	8000cc8 <__aeabi_d2lz>
 800d91a:	f7f2 fe47 	bl	80005ac <__aeabi_l2d>
 800d91e:	4602      	mov	r2, r0
 800d920:	460b      	mov	r3, r1
 800d922:	4640      	mov	r0, r8
 800d924:	4649      	mov	r1, r9
 800d926:	f7f2 fcb7 	bl	8000298 <__aeabi_dsub>
 800d92a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d92c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d930:	ea43 030a 	orr.w	r3, r3, sl
 800d934:	4313      	orrs	r3, r2
 800d936:	4680      	mov	r8, r0
 800d938:	4689      	mov	r9, r1
 800d93a:	d055      	beq.n	800d9e8 <_strtod_l+0xba0>
 800d93c:	a336      	add	r3, pc, #216	; (adr r3, 800da18 <_strtod_l+0xbd0>)
 800d93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d942:	f7f3 f8d3 	bl	8000aec <__aeabi_dcmplt>
 800d946:	2800      	cmp	r0, #0
 800d948:	f47f acd0 	bne.w	800d2ec <_strtod_l+0x4a4>
 800d94c:	a334      	add	r3, pc, #208	; (adr r3, 800da20 <_strtod_l+0xbd8>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	4640      	mov	r0, r8
 800d954:	4649      	mov	r1, r9
 800d956:	f7f3 f8e7 	bl	8000b28 <__aeabi_dcmpgt>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	f43f af7b 	beq.w	800d856 <_strtod_l+0xa0e>
 800d960:	e4c4      	b.n	800d2ec <_strtod_l+0x4a4>
 800d962:	9b04      	ldr	r3, [sp, #16]
 800d964:	b333      	cbz	r3, 800d9b4 <_strtod_l+0xb6c>
 800d966:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d968:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d96c:	d822      	bhi.n	800d9b4 <_strtod_l+0xb6c>
 800d96e:	a32e      	add	r3, pc, #184	; (adr r3, 800da28 <_strtod_l+0xbe0>)
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	4640      	mov	r0, r8
 800d976:	4649      	mov	r1, r9
 800d978:	f7f3 f8c2 	bl	8000b00 <__aeabi_dcmple>
 800d97c:	b1a0      	cbz	r0, 800d9a8 <_strtod_l+0xb60>
 800d97e:	4649      	mov	r1, r9
 800d980:	4640      	mov	r0, r8
 800d982:	f7f3 f919 	bl	8000bb8 <__aeabi_d2uiz>
 800d986:	2801      	cmp	r0, #1
 800d988:	bf38      	it	cc
 800d98a:	2001      	movcc	r0, #1
 800d98c:	f7f2 fdc2 	bl	8000514 <__aeabi_ui2d>
 800d990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d992:	4680      	mov	r8, r0
 800d994:	4689      	mov	r9, r1
 800d996:	bb23      	cbnz	r3, 800d9e2 <_strtod_l+0xb9a>
 800d998:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d99c:	9010      	str	r0, [sp, #64]	; 0x40
 800d99e:	9311      	str	r3, [sp, #68]	; 0x44
 800d9a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d9a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d9ac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d9b0:	1a9b      	subs	r3, r3, r2
 800d9b2:	9309      	str	r3, [sp, #36]	; 0x24
 800d9b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d9b8:	eeb0 0a48 	vmov.f32	s0, s16
 800d9bc:	eef0 0a68 	vmov.f32	s1, s17
 800d9c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d9c4:	f001 fe4a 	bl	800f65c <__ulp>
 800d9c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d9cc:	ec53 2b10 	vmov	r2, r3, d0
 800d9d0:	f7f2 fe1a 	bl	8000608 <__aeabi_dmul>
 800d9d4:	ec53 2b18 	vmov	r2, r3, d8
 800d9d8:	f7f2 fc60 	bl	800029c <__adddf3>
 800d9dc:	4682      	mov	sl, r0
 800d9de:	468b      	mov	fp, r1
 800d9e0:	e78d      	b.n	800d8fe <_strtod_l+0xab6>
 800d9e2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d9e6:	e7db      	b.n	800d9a0 <_strtod_l+0xb58>
 800d9e8:	a311      	add	r3, pc, #68	; (adr r3, 800da30 <_strtod_l+0xbe8>)
 800d9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ee:	f7f3 f87d 	bl	8000aec <__aeabi_dcmplt>
 800d9f2:	e7b2      	b.n	800d95a <_strtod_l+0xb12>
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	930a      	str	r3, [sp, #40]	; 0x28
 800d9f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d9fc:	6013      	str	r3, [r2, #0]
 800d9fe:	f7ff ba6b 	b.w	800ced8 <_strtod_l+0x90>
 800da02:	2a65      	cmp	r2, #101	; 0x65
 800da04:	f43f ab5f 	beq.w	800d0c6 <_strtod_l+0x27e>
 800da08:	2a45      	cmp	r2, #69	; 0x45
 800da0a:	f43f ab5c 	beq.w	800d0c6 <_strtod_l+0x27e>
 800da0e:	2301      	movs	r3, #1
 800da10:	f7ff bb94 	b.w	800d13c <_strtod_l+0x2f4>
 800da14:	f3af 8000 	nop.w
 800da18:	94a03595 	.word	0x94a03595
 800da1c:	3fdfffff 	.word	0x3fdfffff
 800da20:	35afe535 	.word	0x35afe535
 800da24:	3fe00000 	.word	0x3fe00000
 800da28:	ffc00000 	.word	0xffc00000
 800da2c:	41dfffff 	.word	0x41dfffff
 800da30:	94a03595 	.word	0x94a03595
 800da34:	3fcfffff 	.word	0x3fcfffff
 800da38:	3ff00000 	.word	0x3ff00000
 800da3c:	7ff00000 	.word	0x7ff00000
 800da40:	7fe00000 	.word	0x7fe00000
 800da44:	7c9fffff 	.word	0x7c9fffff
 800da48:	3fe00000 	.word	0x3fe00000
 800da4c:	bff00000 	.word	0xbff00000
 800da50:	7fefffff 	.word	0x7fefffff

0800da54 <_strtod_r>:
 800da54:	4b01      	ldr	r3, [pc, #4]	; (800da5c <_strtod_r+0x8>)
 800da56:	f7ff b9f7 	b.w	800ce48 <_strtod_l>
 800da5a:	bf00      	nop
 800da5c:	200002bc 	.word	0x200002bc

0800da60 <_strtol_l.constprop.0>:
 800da60:	2b01      	cmp	r3, #1
 800da62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da66:	d001      	beq.n	800da6c <_strtol_l.constprop.0+0xc>
 800da68:	2b24      	cmp	r3, #36	; 0x24
 800da6a:	d906      	bls.n	800da7a <_strtol_l.constprop.0+0x1a>
 800da6c:	f7fe faf0 	bl	800c050 <__errno>
 800da70:	2316      	movs	r3, #22
 800da72:	6003      	str	r3, [r0, #0]
 800da74:	2000      	movs	r0, #0
 800da76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da7a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800db60 <_strtol_l.constprop.0+0x100>
 800da7e:	460d      	mov	r5, r1
 800da80:	462e      	mov	r6, r5
 800da82:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da86:	f814 700c 	ldrb.w	r7, [r4, ip]
 800da8a:	f017 0708 	ands.w	r7, r7, #8
 800da8e:	d1f7      	bne.n	800da80 <_strtol_l.constprop.0+0x20>
 800da90:	2c2d      	cmp	r4, #45	; 0x2d
 800da92:	d132      	bne.n	800dafa <_strtol_l.constprop.0+0x9a>
 800da94:	782c      	ldrb	r4, [r5, #0]
 800da96:	2701      	movs	r7, #1
 800da98:	1cb5      	adds	r5, r6, #2
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d05b      	beq.n	800db56 <_strtol_l.constprop.0+0xf6>
 800da9e:	2b10      	cmp	r3, #16
 800daa0:	d109      	bne.n	800dab6 <_strtol_l.constprop.0+0x56>
 800daa2:	2c30      	cmp	r4, #48	; 0x30
 800daa4:	d107      	bne.n	800dab6 <_strtol_l.constprop.0+0x56>
 800daa6:	782c      	ldrb	r4, [r5, #0]
 800daa8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800daac:	2c58      	cmp	r4, #88	; 0x58
 800daae:	d14d      	bne.n	800db4c <_strtol_l.constprop.0+0xec>
 800dab0:	786c      	ldrb	r4, [r5, #1]
 800dab2:	2310      	movs	r3, #16
 800dab4:	3502      	adds	r5, #2
 800dab6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800daba:	f108 38ff 	add.w	r8, r8, #4294967295
 800dabe:	f04f 0c00 	mov.w	ip, #0
 800dac2:	fbb8 f9f3 	udiv	r9, r8, r3
 800dac6:	4666      	mov	r6, ip
 800dac8:	fb03 8a19 	mls	sl, r3, r9, r8
 800dacc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800dad0:	f1be 0f09 	cmp.w	lr, #9
 800dad4:	d816      	bhi.n	800db04 <_strtol_l.constprop.0+0xa4>
 800dad6:	4674      	mov	r4, lr
 800dad8:	42a3      	cmp	r3, r4
 800dada:	dd24      	ble.n	800db26 <_strtol_l.constprop.0+0xc6>
 800dadc:	f1bc 0f00 	cmp.w	ip, #0
 800dae0:	db1e      	blt.n	800db20 <_strtol_l.constprop.0+0xc0>
 800dae2:	45b1      	cmp	r9, r6
 800dae4:	d31c      	bcc.n	800db20 <_strtol_l.constprop.0+0xc0>
 800dae6:	d101      	bne.n	800daec <_strtol_l.constprop.0+0x8c>
 800dae8:	45a2      	cmp	sl, r4
 800daea:	db19      	blt.n	800db20 <_strtol_l.constprop.0+0xc0>
 800daec:	fb06 4603 	mla	r6, r6, r3, r4
 800daf0:	f04f 0c01 	mov.w	ip, #1
 800daf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800daf8:	e7e8      	b.n	800dacc <_strtol_l.constprop.0+0x6c>
 800dafa:	2c2b      	cmp	r4, #43	; 0x2b
 800dafc:	bf04      	itt	eq
 800dafe:	782c      	ldrbeq	r4, [r5, #0]
 800db00:	1cb5      	addeq	r5, r6, #2
 800db02:	e7ca      	b.n	800da9a <_strtol_l.constprop.0+0x3a>
 800db04:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800db08:	f1be 0f19 	cmp.w	lr, #25
 800db0c:	d801      	bhi.n	800db12 <_strtol_l.constprop.0+0xb2>
 800db0e:	3c37      	subs	r4, #55	; 0x37
 800db10:	e7e2      	b.n	800dad8 <_strtol_l.constprop.0+0x78>
 800db12:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800db16:	f1be 0f19 	cmp.w	lr, #25
 800db1a:	d804      	bhi.n	800db26 <_strtol_l.constprop.0+0xc6>
 800db1c:	3c57      	subs	r4, #87	; 0x57
 800db1e:	e7db      	b.n	800dad8 <_strtol_l.constprop.0+0x78>
 800db20:	f04f 3cff 	mov.w	ip, #4294967295
 800db24:	e7e6      	b.n	800daf4 <_strtol_l.constprop.0+0x94>
 800db26:	f1bc 0f00 	cmp.w	ip, #0
 800db2a:	da05      	bge.n	800db38 <_strtol_l.constprop.0+0xd8>
 800db2c:	2322      	movs	r3, #34	; 0x22
 800db2e:	6003      	str	r3, [r0, #0]
 800db30:	4646      	mov	r6, r8
 800db32:	b942      	cbnz	r2, 800db46 <_strtol_l.constprop.0+0xe6>
 800db34:	4630      	mov	r0, r6
 800db36:	e79e      	b.n	800da76 <_strtol_l.constprop.0+0x16>
 800db38:	b107      	cbz	r7, 800db3c <_strtol_l.constprop.0+0xdc>
 800db3a:	4276      	negs	r6, r6
 800db3c:	2a00      	cmp	r2, #0
 800db3e:	d0f9      	beq.n	800db34 <_strtol_l.constprop.0+0xd4>
 800db40:	f1bc 0f00 	cmp.w	ip, #0
 800db44:	d000      	beq.n	800db48 <_strtol_l.constprop.0+0xe8>
 800db46:	1e69      	subs	r1, r5, #1
 800db48:	6011      	str	r1, [r2, #0]
 800db4a:	e7f3      	b.n	800db34 <_strtol_l.constprop.0+0xd4>
 800db4c:	2430      	movs	r4, #48	; 0x30
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1b1      	bne.n	800dab6 <_strtol_l.constprop.0+0x56>
 800db52:	2308      	movs	r3, #8
 800db54:	e7af      	b.n	800dab6 <_strtol_l.constprop.0+0x56>
 800db56:	2c30      	cmp	r4, #48	; 0x30
 800db58:	d0a5      	beq.n	800daa6 <_strtol_l.constprop.0+0x46>
 800db5a:	230a      	movs	r3, #10
 800db5c:	e7ab      	b.n	800dab6 <_strtol_l.constprop.0+0x56>
 800db5e:	bf00      	nop
 800db60:	08010d01 	.word	0x08010d01

0800db64 <_strtol_r>:
 800db64:	f7ff bf7c 	b.w	800da60 <_strtol_l.constprop.0>

0800db68 <quorem>:
 800db68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db6c:	6903      	ldr	r3, [r0, #16]
 800db6e:	690c      	ldr	r4, [r1, #16]
 800db70:	42a3      	cmp	r3, r4
 800db72:	4607      	mov	r7, r0
 800db74:	f2c0 8081 	blt.w	800dc7a <quorem+0x112>
 800db78:	3c01      	subs	r4, #1
 800db7a:	f101 0814 	add.w	r8, r1, #20
 800db7e:	f100 0514 	add.w	r5, r0, #20
 800db82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db86:	9301      	str	r3, [sp, #4]
 800db88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800db8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db90:	3301      	adds	r3, #1
 800db92:	429a      	cmp	r2, r3
 800db94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800db98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800db9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800dba0:	d331      	bcc.n	800dc06 <quorem+0x9e>
 800dba2:	f04f 0e00 	mov.w	lr, #0
 800dba6:	4640      	mov	r0, r8
 800dba8:	46ac      	mov	ip, r5
 800dbaa:	46f2      	mov	sl, lr
 800dbac:	f850 2b04 	ldr.w	r2, [r0], #4
 800dbb0:	b293      	uxth	r3, r2
 800dbb2:	fb06 e303 	mla	r3, r6, r3, lr
 800dbb6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800dbba:	b29b      	uxth	r3, r3
 800dbbc:	ebaa 0303 	sub.w	r3, sl, r3
 800dbc0:	f8dc a000 	ldr.w	sl, [ip]
 800dbc4:	0c12      	lsrs	r2, r2, #16
 800dbc6:	fa13 f38a 	uxtah	r3, r3, sl
 800dbca:	fb06 e202 	mla	r2, r6, r2, lr
 800dbce:	9300      	str	r3, [sp, #0]
 800dbd0:	9b00      	ldr	r3, [sp, #0]
 800dbd2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dbd6:	b292      	uxth	r2, r2
 800dbd8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800dbdc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dbe0:	f8bd 3000 	ldrh.w	r3, [sp]
 800dbe4:	4581      	cmp	r9, r0
 800dbe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dbea:	f84c 3b04 	str.w	r3, [ip], #4
 800dbee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800dbf2:	d2db      	bcs.n	800dbac <quorem+0x44>
 800dbf4:	f855 300b 	ldr.w	r3, [r5, fp]
 800dbf8:	b92b      	cbnz	r3, 800dc06 <quorem+0x9e>
 800dbfa:	9b01      	ldr	r3, [sp, #4]
 800dbfc:	3b04      	subs	r3, #4
 800dbfe:	429d      	cmp	r5, r3
 800dc00:	461a      	mov	r2, r3
 800dc02:	d32e      	bcc.n	800dc62 <quorem+0xfa>
 800dc04:	613c      	str	r4, [r7, #16]
 800dc06:	4638      	mov	r0, r7
 800dc08:	f001 fc82 	bl	800f510 <__mcmp>
 800dc0c:	2800      	cmp	r0, #0
 800dc0e:	db24      	blt.n	800dc5a <quorem+0xf2>
 800dc10:	3601      	adds	r6, #1
 800dc12:	4628      	mov	r0, r5
 800dc14:	f04f 0c00 	mov.w	ip, #0
 800dc18:	f858 2b04 	ldr.w	r2, [r8], #4
 800dc1c:	f8d0 e000 	ldr.w	lr, [r0]
 800dc20:	b293      	uxth	r3, r2
 800dc22:	ebac 0303 	sub.w	r3, ip, r3
 800dc26:	0c12      	lsrs	r2, r2, #16
 800dc28:	fa13 f38e 	uxtah	r3, r3, lr
 800dc2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dc30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dc34:	b29b      	uxth	r3, r3
 800dc36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc3a:	45c1      	cmp	r9, r8
 800dc3c:	f840 3b04 	str.w	r3, [r0], #4
 800dc40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dc44:	d2e8      	bcs.n	800dc18 <quorem+0xb0>
 800dc46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc4e:	b922      	cbnz	r2, 800dc5a <quorem+0xf2>
 800dc50:	3b04      	subs	r3, #4
 800dc52:	429d      	cmp	r5, r3
 800dc54:	461a      	mov	r2, r3
 800dc56:	d30a      	bcc.n	800dc6e <quorem+0x106>
 800dc58:	613c      	str	r4, [r7, #16]
 800dc5a:	4630      	mov	r0, r6
 800dc5c:	b003      	add	sp, #12
 800dc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc62:	6812      	ldr	r2, [r2, #0]
 800dc64:	3b04      	subs	r3, #4
 800dc66:	2a00      	cmp	r2, #0
 800dc68:	d1cc      	bne.n	800dc04 <quorem+0x9c>
 800dc6a:	3c01      	subs	r4, #1
 800dc6c:	e7c7      	b.n	800dbfe <quorem+0x96>
 800dc6e:	6812      	ldr	r2, [r2, #0]
 800dc70:	3b04      	subs	r3, #4
 800dc72:	2a00      	cmp	r2, #0
 800dc74:	d1f0      	bne.n	800dc58 <quorem+0xf0>
 800dc76:	3c01      	subs	r4, #1
 800dc78:	e7eb      	b.n	800dc52 <quorem+0xea>
 800dc7a:	2000      	movs	r0, #0
 800dc7c:	e7ee      	b.n	800dc5c <quorem+0xf4>
	...

0800dc80 <_dtoa_r>:
 800dc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc84:	ed2d 8b04 	vpush	{d8-d9}
 800dc88:	ec57 6b10 	vmov	r6, r7, d0
 800dc8c:	b093      	sub	sp, #76	; 0x4c
 800dc8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dc94:	9106      	str	r1, [sp, #24]
 800dc96:	ee10 aa10 	vmov	sl, s0
 800dc9a:	4604      	mov	r4, r0
 800dc9c:	9209      	str	r2, [sp, #36]	; 0x24
 800dc9e:	930c      	str	r3, [sp, #48]	; 0x30
 800dca0:	46bb      	mov	fp, r7
 800dca2:	b975      	cbnz	r5, 800dcc2 <_dtoa_r+0x42>
 800dca4:	2010      	movs	r0, #16
 800dca6:	f001 f94d 	bl	800ef44 <malloc>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	6260      	str	r0, [r4, #36]	; 0x24
 800dcae:	b920      	cbnz	r0, 800dcba <_dtoa_r+0x3a>
 800dcb0:	4ba7      	ldr	r3, [pc, #668]	; (800df50 <_dtoa_r+0x2d0>)
 800dcb2:	21ea      	movs	r1, #234	; 0xea
 800dcb4:	48a7      	ldr	r0, [pc, #668]	; (800df54 <_dtoa_r+0x2d4>)
 800dcb6:	f002 f8ad 	bl	800fe14 <__assert_func>
 800dcba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dcbe:	6005      	str	r5, [r0, #0]
 800dcc0:	60c5      	str	r5, [r0, #12]
 800dcc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcc4:	6819      	ldr	r1, [r3, #0]
 800dcc6:	b151      	cbz	r1, 800dcde <_dtoa_r+0x5e>
 800dcc8:	685a      	ldr	r2, [r3, #4]
 800dcca:	604a      	str	r2, [r1, #4]
 800dccc:	2301      	movs	r3, #1
 800dcce:	4093      	lsls	r3, r2
 800dcd0:	608b      	str	r3, [r1, #8]
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f001 f990 	bl	800eff8 <_Bfree>
 800dcd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcda:	2200      	movs	r2, #0
 800dcdc:	601a      	str	r2, [r3, #0]
 800dcde:	1e3b      	subs	r3, r7, #0
 800dce0:	bfaa      	itet	ge
 800dce2:	2300      	movge	r3, #0
 800dce4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800dce8:	f8c8 3000 	strge.w	r3, [r8]
 800dcec:	4b9a      	ldr	r3, [pc, #616]	; (800df58 <_dtoa_r+0x2d8>)
 800dcee:	bfbc      	itt	lt
 800dcf0:	2201      	movlt	r2, #1
 800dcf2:	f8c8 2000 	strlt.w	r2, [r8]
 800dcf6:	ea33 030b 	bics.w	r3, r3, fp
 800dcfa:	d11b      	bne.n	800dd34 <_dtoa_r+0xb4>
 800dcfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcfe:	f242 730f 	movw	r3, #9999	; 0x270f
 800dd02:	6013      	str	r3, [r2, #0]
 800dd04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd08:	4333      	orrs	r3, r6
 800dd0a:	f000 8592 	beq.w	800e832 <_dtoa_r+0xbb2>
 800dd0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd10:	b963      	cbnz	r3, 800dd2c <_dtoa_r+0xac>
 800dd12:	4b92      	ldr	r3, [pc, #584]	; (800df5c <_dtoa_r+0x2dc>)
 800dd14:	e022      	b.n	800dd5c <_dtoa_r+0xdc>
 800dd16:	4b92      	ldr	r3, [pc, #584]	; (800df60 <_dtoa_r+0x2e0>)
 800dd18:	9301      	str	r3, [sp, #4]
 800dd1a:	3308      	adds	r3, #8
 800dd1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dd1e:	6013      	str	r3, [r2, #0]
 800dd20:	9801      	ldr	r0, [sp, #4]
 800dd22:	b013      	add	sp, #76	; 0x4c
 800dd24:	ecbd 8b04 	vpop	{d8-d9}
 800dd28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd2c:	4b8b      	ldr	r3, [pc, #556]	; (800df5c <_dtoa_r+0x2dc>)
 800dd2e:	9301      	str	r3, [sp, #4]
 800dd30:	3303      	adds	r3, #3
 800dd32:	e7f3      	b.n	800dd1c <_dtoa_r+0x9c>
 800dd34:	2200      	movs	r2, #0
 800dd36:	2300      	movs	r3, #0
 800dd38:	4650      	mov	r0, sl
 800dd3a:	4659      	mov	r1, fp
 800dd3c:	f7f2 fecc 	bl	8000ad8 <__aeabi_dcmpeq>
 800dd40:	ec4b ab19 	vmov	d9, sl, fp
 800dd44:	4680      	mov	r8, r0
 800dd46:	b158      	cbz	r0, 800dd60 <_dtoa_r+0xe0>
 800dd48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	6013      	str	r3, [r2, #0]
 800dd4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	f000 856b 	beq.w	800e82c <_dtoa_r+0xbac>
 800dd56:	4883      	ldr	r0, [pc, #524]	; (800df64 <_dtoa_r+0x2e4>)
 800dd58:	6018      	str	r0, [r3, #0]
 800dd5a:	1e43      	subs	r3, r0, #1
 800dd5c:	9301      	str	r3, [sp, #4]
 800dd5e:	e7df      	b.n	800dd20 <_dtoa_r+0xa0>
 800dd60:	ec4b ab10 	vmov	d0, sl, fp
 800dd64:	aa10      	add	r2, sp, #64	; 0x40
 800dd66:	a911      	add	r1, sp, #68	; 0x44
 800dd68:	4620      	mov	r0, r4
 800dd6a:	f001 fcf3 	bl	800f754 <__d2b>
 800dd6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800dd72:	ee08 0a10 	vmov	s16, r0
 800dd76:	2d00      	cmp	r5, #0
 800dd78:	f000 8084 	beq.w	800de84 <_dtoa_r+0x204>
 800dd7c:	ee19 3a90 	vmov	r3, s19
 800dd80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dd88:	4656      	mov	r6, sl
 800dd8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dd8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dd92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800dd96:	4b74      	ldr	r3, [pc, #464]	; (800df68 <_dtoa_r+0x2e8>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	4630      	mov	r0, r6
 800dd9c:	4639      	mov	r1, r7
 800dd9e:	f7f2 fa7b 	bl	8000298 <__aeabi_dsub>
 800dda2:	a365      	add	r3, pc, #404	; (adr r3, 800df38 <_dtoa_r+0x2b8>)
 800dda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda8:	f7f2 fc2e 	bl	8000608 <__aeabi_dmul>
 800ddac:	a364      	add	r3, pc, #400	; (adr r3, 800df40 <_dtoa_r+0x2c0>)
 800ddae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb2:	f7f2 fa73 	bl	800029c <__adddf3>
 800ddb6:	4606      	mov	r6, r0
 800ddb8:	4628      	mov	r0, r5
 800ddba:	460f      	mov	r7, r1
 800ddbc:	f7f2 fbba 	bl	8000534 <__aeabi_i2d>
 800ddc0:	a361      	add	r3, pc, #388	; (adr r3, 800df48 <_dtoa_r+0x2c8>)
 800ddc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc6:	f7f2 fc1f 	bl	8000608 <__aeabi_dmul>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	460b      	mov	r3, r1
 800ddce:	4630      	mov	r0, r6
 800ddd0:	4639      	mov	r1, r7
 800ddd2:	f7f2 fa63 	bl	800029c <__adddf3>
 800ddd6:	4606      	mov	r6, r0
 800ddd8:	460f      	mov	r7, r1
 800ddda:	f7f2 fec5 	bl	8000b68 <__aeabi_d2iz>
 800ddde:	2200      	movs	r2, #0
 800dde0:	9000      	str	r0, [sp, #0]
 800dde2:	2300      	movs	r3, #0
 800dde4:	4630      	mov	r0, r6
 800dde6:	4639      	mov	r1, r7
 800dde8:	f7f2 fe80 	bl	8000aec <__aeabi_dcmplt>
 800ddec:	b150      	cbz	r0, 800de04 <_dtoa_r+0x184>
 800ddee:	9800      	ldr	r0, [sp, #0]
 800ddf0:	f7f2 fba0 	bl	8000534 <__aeabi_i2d>
 800ddf4:	4632      	mov	r2, r6
 800ddf6:	463b      	mov	r3, r7
 800ddf8:	f7f2 fe6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800ddfc:	b910      	cbnz	r0, 800de04 <_dtoa_r+0x184>
 800ddfe:	9b00      	ldr	r3, [sp, #0]
 800de00:	3b01      	subs	r3, #1
 800de02:	9300      	str	r3, [sp, #0]
 800de04:	9b00      	ldr	r3, [sp, #0]
 800de06:	2b16      	cmp	r3, #22
 800de08:	d85a      	bhi.n	800dec0 <_dtoa_r+0x240>
 800de0a:	9a00      	ldr	r2, [sp, #0]
 800de0c:	4b57      	ldr	r3, [pc, #348]	; (800df6c <_dtoa_r+0x2ec>)
 800de0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de16:	ec51 0b19 	vmov	r0, r1, d9
 800de1a:	f7f2 fe67 	bl	8000aec <__aeabi_dcmplt>
 800de1e:	2800      	cmp	r0, #0
 800de20:	d050      	beq.n	800dec4 <_dtoa_r+0x244>
 800de22:	9b00      	ldr	r3, [sp, #0]
 800de24:	3b01      	subs	r3, #1
 800de26:	9300      	str	r3, [sp, #0]
 800de28:	2300      	movs	r3, #0
 800de2a:	930b      	str	r3, [sp, #44]	; 0x2c
 800de2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de2e:	1b5d      	subs	r5, r3, r5
 800de30:	1e6b      	subs	r3, r5, #1
 800de32:	9305      	str	r3, [sp, #20]
 800de34:	bf45      	ittet	mi
 800de36:	f1c5 0301 	rsbmi	r3, r5, #1
 800de3a:	9304      	strmi	r3, [sp, #16]
 800de3c:	2300      	movpl	r3, #0
 800de3e:	2300      	movmi	r3, #0
 800de40:	bf4c      	ite	mi
 800de42:	9305      	strmi	r3, [sp, #20]
 800de44:	9304      	strpl	r3, [sp, #16]
 800de46:	9b00      	ldr	r3, [sp, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	db3d      	blt.n	800dec8 <_dtoa_r+0x248>
 800de4c:	9b05      	ldr	r3, [sp, #20]
 800de4e:	9a00      	ldr	r2, [sp, #0]
 800de50:	920a      	str	r2, [sp, #40]	; 0x28
 800de52:	4413      	add	r3, r2
 800de54:	9305      	str	r3, [sp, #20]
 800de56:	2300      	movs	r3, #0
 800de58:	9307      	str	r3, [sp, #28]
 800de5a:	9b06      	ldr	r3, [sp, #24]
 800de5c:	2b09      	cmp	r3, #9
 800de5e:	f200 8089 	bhi.w	800df74 <_dtoa_r+0x2f4>
 800de62:	2b05      	cmp	r3, #5
 800de64:	bfc4      	itt	gt
 800de66:	3b04      	subgt	r3, #4
 800de68:	9306      	strgt	r3, [sp, #24]
 800de6a:	9b06      	ldr	r3, [sp, #24]
 800de6c:	f1a3 0302 	sub.w	r3, r3, #2
 800de70:	bfcc      	ite	gt
 800de72:	2500      	movgt	r5, #0
 800de74:	2501      	movle	r5, #1
 800de76:	2b03      	cmp	r3, #3
 800de78:	f200 8087 	bhi.w	800df8a <_dtoa_r+0x30a>
 800de7c:	e8df f003 	tbb	[pc, r3]
 800de80:	59383a2d 	.word	0x59383a2d
 800de84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800de88:	441d      	add	r5, r3
 800de8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800de8e:	2b20      	cmp	r3, #32
 800de90:	bfc1      	itttt	gt
 800de92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800de96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800de9a:	fa0b f303 	lslgt.w	r3, fp, r3
 800de9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dea2:	bfda      	itte	le
 800dea4:	f1c3 0320 	rsble	r3, r3, #32
 800dea8:	fa06 f003 	lslle.w	r0, r6, r3
 800deac:	4318      	orrgt	r0, r3
 800deae:	f7f2 fb31 	bl	8000514 <__aeabi_ui2d>
 800deb2:	2301      	movs	r3, #1
 800deb4:	4606      	mov	r6, r0
 800deb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800deba:	3d01      	subs	r5, #1
 800debc:	930e      	str	r3, [sp, #56]	; 0x38
 800debe:	e76a      	b.n	800dd96 <_dtoa_r+0x116>
 800dec0:	2301      	movs	r3, #1
 800dec2:	e7b2      	b.n	800de2a <_dtoa_r+0x1aa>
 800dec4:	900b      	str	r0, [sp, #44]	; 0x2c
 800dec6:	e7b1      	b.n	800de2c <_dtoa_r+0x1ac>
 800dec8:	9b04      	ldr	r3, [sp, #16]
 800deca:	9a00      	ldr	r2, [sp, #0]
 800decc:	1a9b      	subs	r3, r3, r2
 800dece:	9304      	str	r3, [sp, #16]
 800ded0:	4253      	negs	r3, r2
 800ded2:	9307      	str	r3, [sp, #28]
 800ded4:	2300      	movs	r3, #0
 800ded6:	930a      	str	r3, [sp, #40]	; 0x28
 800ded8:	e7bf      	b.n	800de5a <_dtoa_r+0x1da>
 800deda:	2300      	movs	r3, #0
 800dedc:	9308      	str	r3, [sp, #32]
 800dede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	dc55      	bgt.n	800df90 <_dtoa_r+0x310>
 800dee4:	2301      	movs	r3, #1
 800dee6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800deea:	461a      	mov	r2, r3
 800deec:	9209      	str	r2, [sp, #36]	; 0x24
 800deee:	e00c      	b.n	800df0a <_dtoa_r+0x28a>
 800def0:	2301      	movs	r3, #1
 800def2:	e7f3      	b.n	800dedc <_dtoa_r+0x25c>
 800def4:	2300      	movs	r3, #0
 800def6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800def8:	9308      	str	r3, [sp, #32]
 800defa:	9b00      	ldr	r3, [sp, #0]
 800defc:	4413      	add	r3, r2
 800defe:	9302      	str	r3, [sp, #8]
 800df00:	3301      	adds	r3, #1
 800df02:	2b01      	cmp	r3, #1
 800df04:	9303      	str	r3, [sp, #12]
 800df06:	bfb8      	it	lt
 800df08:	2301      	movlt	r3, #1
 800df0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800df0c:	2200      	movs	r2, #0
 800df0e:	6042      	str	r2, [r0, #4]
 800df10:	2204      	movs	r2, #4
 800df12:	f102 0614 	add.w	r6, r2, #20
 800df16:	429e      	cmp	r6, r3
 800df18:	6841      	ldr	r1, [r0, #4]
 800df1a:	d93d      	bls.n	800df98 <_dtoa_r+0x318>
 800df1c:	4620      	mov	r0, r4
 800df1e:	f001 f82b 	bl	800ef78 <_Balloc>
 800df22:	9001      	str	r0, [sp, #4]
 800df24:	2800      	cmp	r0, #0
 800df26:	d13b      	bne.n	800dfa0 <_dtoa_r+0x320>
 800df28:	4b11      	ldr	r3, [pc, #68]	; (800df70 <_dtoa_r+0x2f0>)
 800df2a:	4602      	mov	r2, r0
 800df2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800df30:	e6c0      	b.n	800dcb4 <_dtoa_r+0x34>
 800df32:	2301      	movs	r3, #1
 800df34:	e7df      	b.n	800def6 <_dtoa_r+0x276>
 800df36:	bf00      	nop
 800df38:	636f4361 	.word	0x636f4361
 800df3c:	3fd287a7 	.word	0x3fd287a7
 800df40:	8b60c8b3 	.word	0x8b60c8b3
 800df44:	3fc68a28 	.word	0x3fc68a28
 800df48:	509f79fb 	.word	0x509f79fb
 800df4c:	3fd34413 	.word	0x3fd34413
 800df50:	08010e0e 	.word	0x08010e0e
 800df54:	08010e25 	.word	0x08010e25
 800df58:	7ff00000 	.word	0x7ff00000
 800df5c:	08010e0a 	.word	0x08010e0a
 800df60:	08010e01 	.word	0x08010e01
 800df64:	08010c85 	.word	0x08010c85
 800df68:	3ff80000 	.word	0x3ff80000
 800df6c:	08010f90 	.word	0x08010f90
 800df70:	08010e80 	.word	0x08010e80
 800df74:	2501      	movs	r5, #1
 800df76:	2300      	movs	r3, #0
 800df78:	9306      	str	r3, [sp, #24]
 800df7a:	9508      	str	r5, [sp, #32]
 800df7c:	f04f 33ff 	mov.w	r3, #4294967295
 800df80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800df84:	2200      	movs	r2, #0
 800df86:	2312      	movs	r3, #18
 800df88:	e7b0      	b.n	800deec <_dtoa_r+0x26c>
 800df8a:	2301      	movs	r3, #1
 800df8c:	9308      	str	r3, [sp, #32]
 800df8e:	e7f5      	b.n	800df7c <_dtoa_r+0x2fc>
 800df90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800df96:	e7b8      	b.n	800df0a <_dtoa_r+0x28a>
 800df98:	3101      	adds	r1, #1
 800df9a:	6041      	str	r1, [r0, #4]
 800df9c:	0052      	lsls	r2, r2, #1
 800df9e:	e7b8      	b.n	800df12 <_dtoa_r+0x292>
 800dfa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfa2:	9a01      	ldr	r2, [sp, #4]
 800dfa4:	601a      	str	r2, [r3, #0]
 800dfa6:	9b03      	ldr	r3, [sp, #12]
 800dfa8:	2b0e      	cmp	r3, #14
 800dfaa:	f200 809d 	bhi.w	800e0e8 <_dtoa_r+0x468>
 800dfae:	2d00      	cmp	r5, #0
 800dfb0:	f000 809a 	beq.w	800e0e8 <_dtoa_r+0x468>
 800dfb4:	9b00      	ldr	r3, [sp, #0]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	dd32      	ble.n	800e020 <_dtoa_r+0x3a0>
 800dfba:	4ab7      	ldr	r2, [pc, #732]	; (800e298 <_dtoa_r+0x618>)
 800dfbc:	f003 030f 	and.w	r3, r3, #15
 800dfc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dfc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dfc8:	9b00      	ldr	r3, [sp, #0]
 800dfca:	05d8      	lsls	r0, r3, #23
 800dfcc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800dfd0:	d516      	bpl.n	800e000 <_dtoa_r+0x380>
 800dfd2:	4bb2      	ldr	r3, [pc, #712]	; (800e29c <_dtoa_r+0x61c>)
 800dfd4:	ec51 0b19 	vmov	r0, r1, d9
 800dfd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dfdc:	f7f2 fc3e 	bl	800085c <__aeabi_ddiv>
 800dfe0:	f007 070f 	and.w	r7, r7, #15
 800dfe4:	4682      	mov	sl, r0
 800dfe6:	468b      	mov	fp, r1
 800dfe8:	2503      	movs	r5, #3
 800dfea:	4eac      	ldr	r6, [pc, #688]	; (800e29c <_dtoa_r+0x61c>)
 800dfec:	b957      	cbnz	r7, 800e004 <_dtoa_r+0x384>
 800dfee:	4642      	mov	r2, r8
 800dff0:	464b      	mov	r3, r9
 800dff2:	4650      	mov	r0, sl
 800dff4:	4659      	mov	r1, fp
 800dff6:	f7f2 fc31 	bl	800085c <__aeabi_ddiv>
 800dffa:	4682      	mov	sl, r0
 800dffc:	468b      	mov	fp, r1
 800dffe:	e028      	b.n	800e052 <_dtoa_r+0x3d2>
 800e000:	2502      	movs	r5, #2
 800e002:	e7f2      	b.n	800dfea <_dtoa_r+0x36a>
 800e004:	07f9      	lsls	r1, r7, #31
 800e006:	d508      	bpl.n	800e01a <_dtoa_r+0x39a>
 800e008:	4640      	mov	r0, r8
 800e00a:	4649      	mov	r1, r9
 800e00c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e010:	f7f2 fafa 	bl	8000608 <__aeabi_dmul>
 800e014:	3501      	adds	r5, #1
 800e016:	4680      	mov	r8, r0
 800e018:	4689      	mov	r9, r1
 800e01a:	107f      	asrs	r7, r7, #1
 800e01c:	3608      	adds	r6, #8
 800e01e:	e7e5      	b.n	800dfec <_dtoa_r+0x36c>
 800e020:	f000 809b 	beq.w	800e15a <_dtoa_r+0x4da>
 800e024:	9b00      	ldr	r3, [sp, #0]
 800e026:	4f9d      	ldr	r7, [pc, #628]	; (800e29c <_dtoa_r+0x61c>)
 800e028:	425e      	negs	r6, r3
 800e02a:	4b9b      	ldr	r3, [pc, #620]	; (800e298 <_dtoa_r+0x618>)
 800e02c:	f006 020f 	and.w	r2, r6, #15
 800e030:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e038:	ec51 0b19 	vmov	r0, r1, d9
 800e03c:	f7f2 fae4 	bl	8000608 <__aeabi_dmul>
 800e040:	1136      	asrs	r6, r6, #4
 800e042:	4682      	mov	sl, r0
 800e044:	468b      	mov	fp, r1
 800e046:	2300      	movs	r3, #0
 800e048:	2502      	movs	r5, #2
 800e04a:	2e00      	cmp	r6, #0
 800e04c:	d17a      	bne.n	800e144 <_dtoa_r+0x4c4>
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d1d3      	bne.n	800dffa <_dtoa_r+0x37a>
 800e052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e054:	2b00      	cmp	r3, #0
 800e056:	f000 8082 	beq.w	800e15e <_dtoa_r+0x4de>
 800e05a:	4b91      	ldr	r3, [pc, #580]	; (800e2a0 <_dtoa_r+0x620>)
 800e05c:	2200      	movs	r2, #0
 800e05e:	4650      	mov	r0, sl
 800e060:	4659      	mov	r1, fp
 800e062:	f7f2 fd43 	bl	8000aec <__aeabi_dcmplt>
 800e066:	2800      	cmp	r0, #0
 800e068:	d079      	beq.n	800e15e <_dtoa_r+0x4de>
 800e06a:	9b03      	ldr	r3, [sp, #12]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d076      	beq.n	800e15e <_dtoa_r+0x4de>
 800e070:	9b02      	ldr	r3, [sp, #8]
 800e072:	2b00      	cmp	r3, #0
 800e074:	dd36      	ble.n	800e0e4 <_dtoa_r+0x464>
 800e076:	9b00      	ldr	r3, [sp, #0]
 800e078:	4650      	mov	r0, sl
 800e07a:	4659      	mov	r1, fp
 800e07c:	1e5f      	subs	r7, r3, #1
 800e07e:	2200      	movs	r2, #0
 800e080:	4b88      	ldr	r3, [pc, #544]	; (800e2a4 <_dtoa_r+0x624>)
 800e082:	f7f2 fac1 	bl	8000608 <__aeabi_dmul>
 800e086:	9e02      	ldr	r6, [sp, #8]
 800e088:	4682      	mov	sl, r0
 800e08a:	468b      	mov	fp, r1
 800e08c:	3501      	adds	r5, #1
 800e08e:	4628      	mov	r0, r5
 800e090:	f7f2 fa50 	bl	8000534 <__aeabi_i2d>
 800e094:	4652      	mov	r2, sl
 800e096:	465b      	mov	r3, fp
 800e098:	f7f2 fab6 	bl	8000608 <__aeabi_dmul>
 800e09c:	4b82      	ldr	r3, [pc, #520]	; (800e2a8 <_dtoa_r+0x628>)
 800e09e:	2200      	movs	r2, #0
 800e0a0:	f7f2 f8fc 	bl	800029c <__adddf3>
 800e0a4:	46d0      	mov	r8, sl
 800e0a6:	46d9      	mov	r9, fp
 800e0a8:	4682      	mov	sl, r0
 800e0aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e0ae:	2e00      	cmp	r6, #0
 800e0b0:	d158      	bne.n	800e164 <_dtoa_r+0x4e4>
 800e0b2:	4b7e      	ldr	r3, [pc, #504]	; (800e2ac <_dtoa_r+0x62c>)
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	4640      	mov	r0, r8
 800e0b8:	4649      	mov	r1, r9
 800e0ba:	f7f2 f8ed 	bl	8000298 <__aeabi_dsub>
 800e0be:	4652      	mov	r2, sl
 800e0c0:	465b      	mov	r3, fp
 800e0c2:	4680      	mov	r8, r0
 800e0c4:	4689      	mov	r9, r1
 800e0c6:	f7f2 fd2f 	bl	8000b28 <__aeabi_dcmpgt>
 800e0ca:	2800      	cmp	r0, #0
 800e0cc:	f040 8295 	bne.w	800e5fa <_dtoa_r+0x97a>
 800e0d0:	4652      	mov	r2, sl
 800e0d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e0d6:	4640      	mov	r0, r8
 800e0d8:	4649      	mov	r1, r9
 800e0da:	f7f2 fd07 	bl	8000aec <__aeabi_dcmplt>
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	f040 8289 	bne.w	800e5f6 <_dtoa_r+0x976>
 800e0e4:	ec5b ab19 	vmov	sl, fp, d9
 800e0e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	f2c0 8148 	blt.w	800e380 <_dtoa_r+0x700>
 800e0f0:	9a00      	ldr	r2, [sp, #0]
 800e0f2:	2a0e      	cmp	r2, #14
 800e0f4:	f300 8144 	bgt.w	800e380 <_dtoa_r+0x700>
 800e0f8:	4b67      	ldr	r3, [pc, #412]	; (800e298 <_dtoa_r+0x618>)
 800e0fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e104:	2b00      	cmp	r3, #0
 800e106:	f280 80d5 	bge.w	800e2b4 <_dtoa_r+0x634>
 800e10a:	9b03      	ldr	r3, [sp, #12]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	f300 80d1 	bgt.w	800e2b4 <_dtoa_r+0x634>
 800e112:	f040 826f 	bne.w	800e5f4 <_dtoa_r+0x974>
 800e116:	4b65      	ldr	r3, [pc, #404]	; (800e2ac <_dtoa_r+0x62c>)
 800e118:	2200      	movs	r2, #0
 800e11a:	4640      	mov	r0, r8
 800e11c:	4649      	mov	r1, r9
 800e11e:	f7f2 fa73 	bl	8000608 <__aeabi_dmul>
 800e122:	4652      	mov	r2, sl
 800e124:	465b      	mov	r3, fp
 800e126:	f7f2 fcf5 	bl	8000b14 <__aeabi_dcmpge>
 800e12a:	9e03      	ldr	r6, [sp, #12]
 800e12c:	4637      	mov	r7, r6
 800e12e:	2800      	cmp	r0, #0
 800e130:	f040 8245 	bne.w	800e5be <_dtoa_r+0x93e>
 800e134:	9d01      	ldr	r5, [sp, #4]
 800e136:	2331      	movs	r3, #49	; 0x31
 800e138:	f805 3b01 	strb.w	r3, [r5], #1
 800e13c:	9b00      	ldr	r3, [sp, #0]
 800e13e:	3301      	adds	r3, #1
 800e140:	9300      	str	r3, [sp, #0]
 800e142:	e240      	b.n	800e5c6 <_dtoa_r+0x946>
 800e144:	07f2      	lsls	r2, r6, #31
 800e146:	d505      	bpl.n	800e154 <_dtoa_r+0x4d4>
 800e148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e14c:	f7f2 fa5c 	bl	8000608 <__aeabi_dmul>
 800e150:	3501      	adds	r5, #1
 800e152:	2301      	movs	r3, #1
 800e154:	1076      	asrs	r6, r6, #1
 800e156:	3708      	adds	r7, #8
 800e158:	e777      	b.n	800e04a <_dtoa_r+0x3ca>
 800e15a:	2502      	movs	r5, #2
 800e15c:	e779      	b.n	800e052 <_dtoa_r+0x3d2>
 800e15e:	9f00      	ldr	r7, [sp, #0]
 800e160:	9e03      	ldr	r6, [sp, #12]
 800e162:	e794      	b.n	800e08e <_dtoa_r+0x40e>
 800e164:	9901      	ldr	r1, [sp, #4]
 800e166:	4b4c      	ldr	r3, [pc, #304]	; (800e298 <_dtoa_r+0x618>)
 800e168:	4431      	add	r1, r6
 800e16a:	910d      	str	r1, [sp, #52]	; 0x34
 800e16c:	9908      	ldr	r1, [sp, #32]
 800e16e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e172:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e176:	2900      	cmp	r1, #0
 800e178:	d043      	beq.n	800e202 <_dtoa_r+0x582>
 800e17a:	494d      	ldr	r1, [pc, #308]	; (800e2b0 <_dtoa_r+0x630>)
 800e17c:	2000      	movs	r0, #0
 800e17e:	f7f2 fb6d 	bl	800085c <__aeabi_ddiv>
 800e182:	4652      	mov	r2, sl
 800e184:	465b      	mov	r3, fp
 800e186:	f7f2 f887 	bl	8000298 <__aeabi_dsub>
 800e18a:	9d01      	ldr	r5, [sp, #4]
 800e18c:	4682      	mov	sl, r0
 800e18e:	468b      	mov	fp, r1
 800e190:	4649      	mov	r1, r9
 800e192:	4640      	mov	r0, r8
 800e194:	f7f2 fce8 	bl	8000b68 <__aeabi_d2iz>
 800e198:	4606      	mov	r6, r0
 800e19a:	f7f2 f9cb 	bl	8000534 <__aeabi_i2d>
 800e19e:	4602      	mov	r2, r0
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	4640      	mov	r0, r8
 800e1a4:	4649      	mov	r1, r9
 800e1a6:	f7f2 f877 	bl	8000298 <__aeabi_dsub>
 800e1aa:	3630      	adds	r6, #48	; 0x30
 800e1ac:	f805 6b01 	strb.w	r6, [r5], #1
 800e1b0:	4652      	mov	r2, sl
 800e1b2:	465b      	mov	r3, fp
 800e1b4:	4680      	mov	r8, r0
 800e1b6:	4689      	mov	r9, r1
 800e1b8:	f7f2 fc98 	bl	8000aec <__aeabi_dcmplt>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	d163      	bne.n	800e288 <_dtoa_r+0x608>
 800e1c0:	4642      	mov	r2, r8
 800e1c2:	464b      	mov	r3, r9
 800e1c4:	4936      	ldr	r1, [pc, #216]	; (800e2a0 <_dtoa_r+0x620>)
 800e1c6:	2000      	movs	r0, #0
 800e1c8:	f7f2 f866 	bl	8000298 <__aeabi_dsub>
 800e1cc:	4652      	mov	r2, sl
 800e1ce:	465b      	mov	r3, fp
 800e1d0:	f7f2 fc8c 	bl	8000aec <__aeabi_dcmplt>
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	f040 80b5 	bne.w	800e344 <_dtoa_r+0x6c4>
 800e1da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1dc:	429d      	cmp	r5, r3
 800e1de:	d081      	beq.n	800e0e4 <_dtoa_r+0x464>
 800e1e0:	4b30      	ldr	r3, [pc, #192]	; (800e2a4 <_dtoa_r+0x624>)
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	4650      	mov	r0, sl
 800e1e6:	4659      	mov	r1, fp
 800e1e8:	f7f2 fa0e 	bl	8000608 <__aeabi_dmul>
 800e1ec:	4b2d      	ldr	r3, [pc, #180]	; (800e2a4 <_dtoa_r+0x624>)
 800e1ee:	4682      	mov	sl, r0
 800e1f0:	468b      	mov	fp, r1
 800e1f2:	4640      	mov	r0, r8
 800e1f4:	4649      	mov	r1, r9
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	f7f2 fa06 	bl	8000608 <__aeabi_dmul>
 800e1fc:	4680      	mov	r8, r0
 800e1fe:	4689      	mov	r9, r1
 800e200:	e7c6      	b.n	800e190 <_dtoa_r+0x510>
 800e202:	4650      	mov	r0, sl
 800e204:	4659      	mov	r1, fp
 800e206:	f7f2 f9ff 	bl	8000608 <__aeabi_dmul>
 800e20a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e20c:	9d01      	ldr	r5, [sp, #4]
 800e20e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e210:	4682      	mov	sl, r0
 800e212:	468b      	mov	fp, r1
 800e214:	4649      	mov	r1, r9
 800e216:	4640      	mov	r0, r8
 800e218:	f7f2 fca6 	bl	8000b68 <__aeabi_d2iz>
 800e21c:	4606      	mov	r6, r0
 800e21e:	f7f2 f989 	bl	8000534 <__aeabi_i2d>
 800e222:	3630      	adds	r6, #48	; 0x30
 800e224:	4602      	mov	r2, r0
 800e226:	460b      	mov	r3, r1
 800e228:	4640      	mov	r0, r8
 800e22a:	4649      	mov	r1, r9
 800e22c:	f7f2 f834 	bl	8000298 <__aeabi_dsub>
 800e230:	f805 6b01 	strb.w	r6, [r5], #1
 800e234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e236:	429d      	cmp	r5, r3
 800e238:	4680      	mov	r8, r0
 800e23a:	4689      	mov	r9, r1
 800e23c:	f04f 0200 	mov.w	r2, #0
 800e240:	d124      	bne.n	800e28c <_dtoa_r+0x60c>
 800e242:	4b1b      	ldr	r3, [pc, #108]	; (800e2b0 <_dtoa_r+0x630>)
 800e244:	4650      	mov	r0, sl
 800e246:	4659      	mov	r1, fp
 800e248:	f7f2 f828 	bl	800029c <__adddf3>
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	4640      	mov	r0, r8
 800e252:	4649      	mov	r1, r9
 800e254:	f7f2 fc68 	bl	8000b28 <__aeabi_dcmpgt>
 800e258:	2800      	cmp	r0, #0
 800e25a:	d173      	bne.n	800e344 <_dtoa_r+0x6c4>
 800e25c:	4652      	mov	r2, sl
 800e25e:	465b      	mov	r3, fp
 800e260:	4913      	ldr	r1, [pc, #76]	; (800e2b0 <_dtoa_r+0x630>)
 800e262:	2000      	movs	r0, #0
 800e264:	f7f2 f818 	bl	8000298 <__aeabi_dsub>
 800e268:	4602      	mov	r2, r0
 800e26a:	460b      	mov	r3, r1
 800e26c:	4640      	mov	r0, r8
 800e26e:	4649      	mov	r1, r9
 800e270:	f7f2 fc3c 	bl	8000aec <__aeabi_dcmplt>
 800e274:	2800      	cmp	r0, #0
 800e276:	f43f af35 	beq.w	800e0e4 <_dtoa_r+0x464>
 800e27a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e27c:	1e6b      	subs	r3, r5, #1
 800e27e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e280:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e284:	2b30      	cmp	r3, #48	; 0x30
 800e286:	d0f8      	beq.n	800e27a <_dtoa_r+0x5fa>
 800e288:	9700      	str	r7, [sp, #0]
 800e28a:	e049      	b.n	800e320 <_dtoa_r+0x6a0>
 800e28c:	4b05      	ldr	r3, [pc, #20]	; (800e2a4 <_dtoa_r+0x624>)
 800e28e:	f7f2 f9bb 	bl	8000608 <__aeabi_dmul>
 800e292:	4680      	mov	r8, r0
 800e294:	4689      	mov	r9, r1
 800e296:	e7bd      	b.n	800e214 <_dtoa_r+0x594>
 800e298:	08010f90 	.word	0x08010f90
 800e29c:	08010f68 	.word	0x08010f68
 800e2a0:	3ff00000 	.word	0x3ff00000
 800e2a4:	40240000 	.word	0x40240000
 800e2a8:	401c0000 	.word	0x401c0000
 800e2ac:	40140000 	.word	0x40140000
 800e2b0:	3fe00000 	.word	0x3fe00000
 800e2b4:	9d01      	ldr	r5, [sp, #4]
 800e2b6:	4656      	mov	r6, sl
 800e2b8:	465f      	mov	r7, fp
 800e2ba:	4642      	mov	r2, r8
 800e2bc:	464b      	mov	r3, r9
 800e2be:	4630      	mov	r0, r6
 800e2c0:	4639      	mov	r1, r7
 800e2c2:	f7f2 facb 	bl	800085c <__aeabi_ddiv>
 800e2c6:	f7f2 fc4f 	bl	8000b68 <__aeabi_d2iz>
 800e2ca:	4682      	mov	sl, r0
 800e2cc:	f7f2 f932 	bl	8000534 <__aeabi_i2d>
 800e2d0:	4642      	mov	r2, r8
 800e2d2:	464b      	mov	r3, r9
 800e2d4:	f7f2 f998 	bl	8000608 <__aeabi_dmul>
 800e2d8:	4602      	mov	r2, r0
 800e2da:	460b      	mov	r3, r1
 800e2dc:	4630      	mov	r0, r6
 800e2de:	4639      	mov	r1, r7
 800e2e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e2e4:	f7f1 ffd8 	bl	8000298 <__aeabi_dsub>
 800e2e8:	f805 6b01 	strb.w	r6, [r5], #1
 800e2ec:	9e01      	ldr	r6, [sp, #4]
 800e2ee:	9f03      	ldr	r7, [sp, #12]
 800e2f0:	1bae      	subs	r6, r5, r6
 800e2f2:	42b7      	cmp	r7, r6
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	d135      	bne.n	800e366 <_dtoa_r+0x6e6>
 800e2fa:	f7f1 ffcf 	bl	800029c <__adddf3>
 800e2fe:	4642      	mov	r2, r8
 800e300:	464b      	mov	r3, r9
 800e302:	4606      	mov	r6, r0
 800e304:	460f      	mov	r7, r1
 800e306:	f7f2 fc0f 	bl	8000b28 <__aeabi_dcmpgt>
 800e30a:	b9d0      	cbnz	r0, 800e342 <_dtoa_r+0x6c2>
 800e30c:	4642      	mov	r2, r8
 800e30e:	464b      	mov	r3, r9
 800e310:	4630      	mov	r0, r6
 800e312:	4639      	mov	r1, r7
 800e314:	f7f2 fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 800e318:	b110      	cbz	r0, 800e320 <_dtoa_r+0x6a0>
 800e31a:	f01a 0f01 	tst.w	sl, #1
 800e31e:	d110      	bne.n	800e342 <_dtoa_r+0x6c2>
 800e320:	4620      	mov	r0, r4
 800e322:	ee18 1a10 	vmov	r1, s16
 800e326:	f000 fe67 	bl	800eff8 <_Bfree>
 800e32a:	2300      	movs	r3, #0
 800e32c:	9800      	ldr	r0, [sp, #0]
 800e32e:	702b      	strb	r3, [r5, #0]
 800e330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e332:	3001      	adds	r0, #1
 800e334:	6018      	str	r0, [r3, #0]
 800e336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e338:	2b00      	cmp	r3, #0
 800e33a:	f43f acf1 	beq.w	800dd20 <_dtoa_r+0xa0>
 800e33e:	601d      	str	r5, [r3, #0]
 800e340:	e4ee      	b.n	800dd20 <_dtoa_r+0xa0>
 800e342:	9f00      	ldr	r7, [sp, #0]
 800e344:	462b      	mov	r3, r5
 800e346:	461d      	mov	r5, r3
 800e348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e34c:	2a39      	cmp	r2, #57	; 0x39
 800e34e:	d106      	bne.n	800e35e <_dtoa_r+0x6de>
 800e350:	9a01      	ldr	r2, [sp, #4]
 800e352:	429a      	cmp	r2, r3
 800e354:	d1f7      	bne.n	800e346 <_dtoa_r+0x6c6>
 800e356:	9901      	ldr	r1, [sp, #4]
 800e358:	2230      	movs	r2, #48	; 0x30
 800e35a:	3701      	adds	r7, #1
 800e35c:	700a      	strb	r2, [r1, #0]
 800e35e:	781a      	ldrb	r2, [r3, #0]
 800e360:	3201      	adds	r2, #1
 800e362:	701a      	strb	r2, [r3, #0]
 800e364:	e790      	b.n	800e288 <_dtoa_r+0x608>
 800e366:	4ba6      	ldr	r3, [pc, #664]	; (800e600 <_dtoa_r+0x980>)
 800e368:	2200      	movs	r2, #0
 800e36a:	f7f2 f94d 	bl	8000608 <__aeabi_dmul>
 800e36e:	2200      	movs	r2, #0
 800e370:	2300      	movs	r3, #0
 800e372:	4606      	mov	r6, r0
 800e374:	460f      	mov	r7, r1
 800e376:	f7f2 fbaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800e37a:	2800      	cmp	r0, #0
 800e37c:	d09d      	beq.n	800e2ba <_dtoa_r+0x63a>
 800e37e:	e7cf      	b.n	800e320 <_dtoa_r+0x6a0>
 800e380:	9a08      	ldr	r2, [sp, #32]
 800e382:	2a00      	cmp	r2, #0
 800e384:	f000 80d7 	beq.w	800e536 <_dtoa_r+0x8b6>
 800e388:	9a06      	ldr	r2, [sp, #24]
 800e38a:	2a01      	cmp	r2, #1
 800e38c:	f300 80ba 	bgt.w	800e504 <_dtoa_r+0x884>
 800e390:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e392:	2a00      	cmp	r2, #0
 800e394:	f000 80b2 	beq.w	800e4fc <_dtoa_r+0x87c>
 800e398:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e39c:	9e07      	ldr	r6, [sp, #28]
 800e39e:	9d04      	ldr	r5, [sp, #16]
 800e3a0:	9a04      	ldr	r2, [sp, #16]
 800e3a2:	441a      	add	r2, r3
 800e3a4:	9204      	str	r2, [sp, #16]
 800e3a6:	9a05      	ldr	r2, [sp, #20]
 800e3a8:	2101      	movs	r1, #1
 800e3aa:	441a      	add	r2, r3
 800e3ac:	4620      	mov	r0, r4
 800e3ae:	9205      	str	r2, [sp, #20]
 800e3b0:	f000 ff24 	bl	800f1fc <__i2b>
 800e3b4:	4607      	mov	r7, r0
 800e3b6:	2d00      	cmp	r5, #0
 800e3b8:	dd0c      	ble.n	800e3d4 <_dtoa_r+0x754>
 800e3ba:	9b05      	ldr	r3, [sp, #20]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	dd09      	ble.n	800e3d4 <_dtoa_r+0x754>
 800e3c0:	42ab      	cmp	r3, r5
 800e3c2:	9a04      	ldr	r2, [sp, #16]
 800e3c4:	bfa8      	it	ge
 800e3c6:	462b      	movge	r3, r5
 800e3c8:	1ad2      	subs	r2, r2, r3
 800e3ca:	9204      	str	r2, [sp, #16]
 800e3cc:	9a05      	ldr	r2, [sp, #20]
 800e3ce:	1aed      	subs	r5, r5, r3
 800e3d0:	1ad3      	subs	r3, r2, r3
 800e3d2:	9305      	str	r3, [sp, #20]
 800e3d4:	9b07      	ldr	r3, [sp, #28]
 800e3d6:	b31b      	cbz	r3, 800e420 <_dtoa_r+0x7a0>
 800e3d8:	9b08      	ldr	r3, [sp, #32]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	f000 80af 	beq.w	800e53e <_dtoa_r+0x8be>
 800e3e0:	2e00      	cmp	r6, #0
 800e3e2:	dd13      	ble.n	800e40c <_dtoa_r+0x78c>
 800e3e4:	4639      	mov	r1, r7
 800e3e6:	4632      	mov	r2, r6
 800e3e8:	4620      	mov	r0, r4
 800e3ea:	f000 ffc7 	bl	800f37c <__pow5mult>
 800e3ee:	ee18 2a10 	vmov	r2, s16
 800e3f2:	4601      	mov	r1, r0
 800e3f4:	4607      	mov	r7, r0
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	f000 ff16 	bl	800f228 <__multiply>
 800e3fc:	ee18 1a10 	vmov	r1, s16
 800e400:	4680      	mov	r8, r0
 800e402:	4620      	mov	r0, r4
 800e404:	f000 fdf8 	bl	800eff8 <_Bfree>
 800e408:	ee08 8a10 	vmov	s16, r8
 800e40c:	9b07      	ldr	r3, [sp, #28]
 800e40e:	1b9a      	subs	r2, r3, r6
 800e410:	d006      	beq.n	800e420 <_dtoa_r+0x7a0>
 800e412:	ee18 1a10 	vmov	r1, s16
 800e416:	4620      	mov	r0, r4
 800e418:	f000 ffb0 	bl	800f37c <__pow5mult>
 800e41c:	ee08 0a10 	vmov	s16, r0
 800e420:	2101      	movs	r1, #1
 800e422:	4620      	mov	r0, r4
 800e424:	f000 feea 	bl	800f1fc <__i2b>
 800e428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	4606      	mov	r6, r0
 800e42e:	f340 8088 	ble.w	800e542 <_dtoa_r+0x8c2>
 800e432:	461a      	mov	r2, r3
 800e434:	4601      	mov	r1, r0
 800e436:	4620      	mov	r0, r4
 800e438:	f000 ffa0 	bl	800f37c <__pow5mult>
 800e43c:	9b06      	ldr	r3, [sp, #24]
 800e43e:	2b01      	cmp	r3, #1
 800e440:	4606      	mov	r6, r0
 800e442:	f340 8081 	ble.w	800e548 <_dtoa_r+0x8c8>
 800e446:	f04f 0800 	mov.w	r8, #0
 800e44a:	6933      	ldr	r3, [r6, #16]
 800e44c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e450:	6918      	ldr	r0, [r3, #16]
 800e452:	f000 fe83 	bl	800f15c <__hi0bits>
 800e456:	f1c0 0020 	rsb	r0, r0, #32
 800e45a:	9b05      	ldr	r3, [sp, #20]
 800e45c:	4418      	add	r0, r3
 800e45e:	f010 001f 	ands.w	r0, r0, #31
 800e462:	f000 8092 	beq.w	800e58a <_dtoa_r+0x90a>
 800e466:	f1c0 0320 	rsb	r3, r0, #32
 800e46a:	2b04      	cmp	r3, #4
 800e46c:	f340 808a 	ble.w	800e584 <_dtoa_r+0x904>
 800e470:	f1c0 001c 	rsb	r0, r0, #28
 800e474:	9b04      	ldr	r3, [sp, #16]
 800e476:	4403      	add	r3, r0
 800e478:	9304      	str	r3, [sp, #16]
 800e47a:	9b05      	ldr	r3, [sp, #20]
 800e47c:	4403      	add	r3, r0
 800e47e:	4405      	add	r5, r0
 800e480:	9305      	str	r3, [sp, #20]
 800e482:	9b04      	ldr	r3, [sp, #16]
 800e484:	2b00      	cmp	r3, #0
 800e486:	dd07      	ble.n	800e498 <_dtoa_r+0x818>
 800e488:	ee18 1a10 	vmov	r1, s16
 800e48c:	461a      	mov	r2, r3
 800e48e:	4620      	mov	r0, r4
 800e490:	f000 ffce 	bl	800f430 <__lshift>
 800e494:	ee08 0a10 	vmov	s16, r0
 800e498:	9b05      	ldr	r3, [sp, #20]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	dd05      	ble.n	800e4aa <_dtoa_r+0x82a>
 800e49e:	4631      	mov	r1, r6
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	4620      	mov	r0, r4
 800e4a4:	f000 ffc4 	bl	800f430 <__lshift>
 800e4a8:	4606      	mov	r6, r0
 800e4aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d06e      	beq.n	800e58e <_dtoa_r+0x90e>
 800e4b0:	ee18 0a10 	vmov	r0, s16
 800e4b4:	4631      	mov	r1, r6
 800e4b6:	f001 f82b 	bl	800f510 <__mcmp>
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	da67      	bge.n	800e58e <_dtoa_r+0x90e>
 800e4be:	9b00      	ldr	r3, [sp, #0]
 800e4c0:	3b01      	subs	r3, #1
 800e4c2:	ee18 1a10 	vmov	r1, s16
 800e4c6:	9300      	str	r3, [sp, #0]
 800e4c8:	220a      	movs	r2, #10
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	f000 fdb5 	bl	800f03c <__multadd>
 800e4d2:	9b08      	ldr	r3, [sp, #32]
 800e4d4:	ee08 0a10 	vmov	s16, r0
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	f000 81b1 	beq.w	800e840 <_dtoa_r+0xbc0>
 800e4de:	2300      	movs	r3, #0
 800e4e0:	4639      	mov	r1, r7
 800e4e2:	220a      	movs	r2, #10
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f000 fda9 	bl	800f03c <__multadd>
 800e4ea:	9b02      	ldr	r3, [sp, #8]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	4607      	mov	r7, r0
 800e4f0:	f300 808e 	bgt.w	800e610 <_dtoa_r+0x990>
 800e4f4:	9b06      	ldr	r3, [sp, #24]
 800e4f6:	2b02      	cmp	r3, #2
 800e4f8:	dc51      	bgt.n	800e59e <_dtoa_r+0x91e>
 800e4fa:	e089      	b.n	800e610 <_dtoa_r+0x990>
 800e4fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e4fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e502:	e74b      	b.n	800e39c <_dtoa_r+0x71c>
 800e504:	9b03      	ldr	r3, [sp, #12]
 800e506:	1e5e      	subs	r6, r3, #1
 800e508:	9b07      	ldr	r3, [sp, #28]
 800e50a:	42b3      	cmp	r3, r6
 800e50c:	bfbf      	itttt	lt
 800e50e:	9b07      	ldrlt	r3, [sp, #28]
 800e510:	9607      	strlt	r6, [sp, #28]
 800e512:	1af2      	sublt	r2, r6, r3
 800e514:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e516:	bfb6      	itet	lt
 800e518:	189b      	addlt	r3, r3, r2
 800e51a:	1b9e      	subge	r6, r3, r6
 800e51c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e51e:	9b03      	ldr	r3, [sp, #12]
 800e520:	bfb8      	it	lt
 800e522:	2600      	movlt	r6, #0
 800e524:	2b00      	cmp	r3, #0
 800e526:	bfb7      	itett	lt
 800e528:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e52c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e530:	1a9d      	sublt	r5, r3, r2
 800e532:	2300      	movlt	r3, #0
 800e534:	e734      	b.n	800e3a0 <_dtoa_r+0x720>
 800e536:	9e07      	ldr	r6, [sp, #28]
 800e538:	9d04      	ldr	r5, [sp, #16]
 800e53a:	9f08      	ldr	r7, [sp, #32]
 800e53c:	e73b      	b.n	800e3b6 <_dtoa_r+0x736>
 800e53e:	9a07      	ldr	r2, [sp, #28]
 800e540:	e767      	b.n	800e412 <_dtoa_r+0x792>
 800e542:	9b06      	ldr	r3, [sp, #24]
 800e544:	2b01      	cmp	r3, #1
 800e546:	dc18      	bgt.n	800e57a <_dtoa_r+0x8fa>
 800e548:	f1ba 0f00 	cmp.w	sl, #0
 800e54c:	d115      	bne.n	800e57a <_dtoa_r+0x8fa>
 800e54e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e552:	b993      	cbnz	r3, 800e57a <_dtoa_r+0x8fa>
 800e554:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e558:	0d1b      	lsrs	r3, r3, #20
 800e55a:	051b      	lsls	r3, r3, #20
 800e55c:	b183      	cbz	r3, 800e580 <_dtoa_r+0x900>
 800e55e:	9b04      	ldr	r3, [sp, #16]
 800e560:	3301      	adds	r3, #1
 800e562:	9304      	str	r3, [sp, #16]
 800e564:	9b05      	ldr	r3, [sp, #20]
 800e566:	3301      	adds	r3, #1
 800e568:	9305      	str	r3, [sp, #20]
 800e56a:	f04f 0801 	mov.w	r8, #1
 800e56e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e570:	2b00      	cmp	r3, #0
 800e572:	f47f af6a 	bne.w	800e44a <_dtoa_r+0x7ca>
 800e576:	2001      	movs	r0, #1
 800e578:	e76f      	b.n	800e45a <_dtoa_r+0x7da>
 800e57a:	f04f 0800 	mov.w	r8, #0
 800e57e:	e7f6      	b.n	800e56e <_dtoa_r+0x8ee>
 800e580:	4698      	mov	r8, r3
 800e582:	e7f4      	b.n	800e56e <_dtoa_r+0x8ee>
 800e584:	f43f af7d 	beq.w	800e482 <_dtoa_r+0x802>
 800e588:	4618      	mov	r0, r3
 800e58a:	301c      	adds	r0, #28
 800e58c:	e772      	b.n	800e474 <_dtoa_r+0x7f4>
 800e58e:	9b03      	ldr	r3, [sp, #12]
 800e590:	2b00      	cmp	r3, #0
 800e592:	dc37      	bgt.n	800e604 <_dtoa_r+0x984>
 800e594:	9b06      	ldr	r3, [sp, #24]
 800e596:	2b02      	cmp	r3, #2
 800e598:	dd34      	ble.n	800e604 <_dtoa_r+0x984>
 800e59a:	9b03      	ldr	r3, [sp, #12]
 800e59c:	9302      	str	r3, [sp, #8]
 800e59e:	9b02      	ldr	r3, [sp, #8]
 800e5a0:	b96b      	cbnz	r3, 800e5be <_dtoa_r+0x93e>
 800e5a2:	4631      	mov	r1, r6
 800e5a4:	2205      	movs	r2, #5
 800e5a6:	4620      	mov	r0, r4
 800e5a8:	f000 fd48 	bl	800f03c <__multadd>
 800e5ac:	4601      	mov	r1, r0
 800e5ae:	4606      	mov	r6, r0
 800e5b0:	ee18 0a10 	vmov	r0, s16
 800e5b4:	f000 ffac 	bl	800f510 <__mcmp>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	f73f adbb 	bgt.w	800e134 <_dtoa_r+0x4b4>
 800e5be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5c0:	9d01      	ldr	r5, [sp, #4]
 800e5c2:	43db      	mvns	r3, r3
 800e5c4:	9300      	str	r3, [sp, #0]
 800e5c6:	f04f 0800 	mov.w	r8, #0
 800e5ca:	4631      	mov	r1, r6
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	f000 fd13 	bl	800eff8 <_Bfree>
 800e5d2:	2f00      	cmp	r7, #0
 800e5d4:	f43f aea4 	beq.w	800e320 <_dtoa_r+0x6a0>
 800e5d8:	f1b8 0f00 	cmp.w	r8, #0
 800e5dc:	d005      	beq.n	800e5ea <_dtoa_r+0x96a>
 800e5de:	45b8      	cmp	r8, r7
 800e5e0:	d003      	beq.n	800e5ea <_dtoa_r+0x96a>
 800e5e2:	4641      	mov	r1, r8
 800e5e4:	4620      	mov	r0, r4
 800e5e6:	f000 fd07 	bl	800eff8 <_Bfree>
 800e5ea:	4639      	mov	r1, r7
 800e5ec:	4620      	mov	r0, r4
 800e5ee:	f000 fd03 	bl	800eff8 <_Bfree>
 800e5f2:	e695      	b.n	800e320 <_dtoa_r+0x6a0>
 800e5f4:	2600      	movs	r6, #0
 800e5f6:	4637      	mov	r7, r6
 800e5f8:	e7e1      	b.n	800e5be <_dtoa_r+0x93e>
 800e5fa:	9700      	str	r7, [sp, #0]
 800e5fc:	4637      	mov	r7, r6
 800e5fe:	e599      	b.n	800e134 <_dtoa_r+0x4b4>
 800e600:	40240000 	.word	0x40240000
 800e604:	9b08      	ldr	r3, [sp, #32]
 800e606:	2b00      	cmp	r3, #0
 800e608:	f000 80ca 	beq.w	800e7a0 <_dtoa_r+0xb20>
 800e60c:	9b03      	ldr	r3, [sp, #12]
 800e60e:	9302      	str	r3, [sp, #8]
 800e610:	2d00      	cmp	r5, #0
 800e612:	dd05      	ble.n	800e620 <_dtoa_r+0x9a0>
 800e614:	4639      	mov	r1, r7
 800e616:	462a      	mov	r2, r5
 800e618:	4620      	mov	r0, r4
 800e61a:	f000 ff09 	bl	800f430 <__lshift>
 800e61e:	4607      	mov	r7, r0
 800e620:	f1b8 0f00 	cmp.w	r8, #0
 800e624:	d05b      	beq.n	800e6de <_dtoa_r+0xa5e>
 800e626:	6879      	ldr	r1, [r7, #4]
 800e628:	4620      	mov	r0, r4
 800e62a:	f000 fca5 	bl	800ef78 <_Balloc>
 800e62e:	4605      	mov	r5, r0
 800e630:	b928      	cbnz	r0, 800e63e <_dtoa_r+0x9be>
 800e632:	4b87      	ldr	r3, [pc, #540]	; (800e850 <_dtoa_r+0xbd0>)
 800e634:	4602      	mov	r2, r0
 800e636:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e63a:	f7ff bb3b 	b.w	800dcb4 <_dtoa_r+0x34>
 800e63e:	693a      	ldr	r2, [r7, #16]
 800e640:	3202      	adds	r2, #2
 800e642:	0092      	lsls	r2, r2, #2
 800e644:	f107 010c 	add.w	r1, r7, #12
 800e648:	300c      	adds	r0, #12
 800e64a:	f7fd fd2b 	bl	800c0a4 <memcpy>
 800e64e:	2201      	movs	r2, #1
 800e650:	4629      	mov	r1, r5
 800e652:	4620      	mov	r0, r4
 800e654:	f000 feec 	bl	800f430 <__lshift>
 800e658:	9b01      	ldr	r3, [sp, #4]
 800e65a:	f103 0901 	add.w	r9, r3, #1
 800e65e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e662:	4413      	add	r3, r2
 800e664:	9305      	str	r3, [sp, #20]
 800e666:	f00a 0301 	and.w	r3, sl, #1
 800e66a:	46b8      	mov	r8, r7
 800e66c:	9304      	str	r3, [sp, #16]
 800e66e:	4607      	mov	r7, r0
 800e670:	4631      	mov	r1, r6
 800e672:	ee18 0a10 	vmov	r0, s16
 800e676:	f7ff fa77 	bl	800db68 <quorem>
 800e67a:	4641      	mov	r1, r8
 800e67c:	9002      	str	r0, [sp, #8]
 800e67e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e682:	ee18 0a10 	vmov	r0, s16
 800e686:	f000 ff43 	bl	800f510 <__mcmp>
 800e68a:	463a      	mov	r2, r7
 800e68c:	9003      	str	r0, [sp, #12]
 800e68e:	4631      	mov	r1, r6
 800e690:	4620      	mov	r0, r4
 800e692:	f000 ff59 	bl	800f548 <__mdiff>
 800e696:	68c2      	ldr	r2, [r0, #12]
 800e698:	f109 3bff 	add.w	fp, r9, #4294967295
 800e69c:	4605      	mov	r5, r0
 800e69e:	bb02      	cbnz	r2, 800e6e2 <_dtoa_r+0xa62>
 800e6a0:	4601      	mov	r1, r0
 800e6a2:	ee18 0a10 	vmov	r0, s16
 800e6a6:	f000 ff33 	bl	800f510 <__mcmp>
 800e6aa:	4602      	mov	r2, r0
 800e6ac:	4629      	mov	r1, r5
 800e6ae:	4620      	mov	r0, r4
 800e6b0:	9207      	str	r2, [sp, #28]
 800e6b2:	f000 fca1 	bl	800eff8 <_Bfree>
 800e6b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e6ba:	ea43 0102 	orr.w	r1, r3, r2
 800e6be:	9b04      	ldr	r3, [sp, #16]
 800e6c0:	430b      	orrs	r3, r1
 800e6c2:	464d      	mov	r5, r9
 800e6c4:	d10f      	bne.n	800e6e6 <_dtoa_r+0xa66>
 800e6c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e6ca:	d02a      	beq.n	800e722 <_dtoa_r+0xaa2>
 800e6cc:	9b03      	ldr	r3, [sp, #12]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	dd02      	ble.n	800e6d8 <_dtoa_r+0xa58>
 800e6d2:	9b02      	ldr	r3, [sp, #8]
 800e6d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e6d8:	f88b a000 	strb.w	sl, [fp]
 800e6dc:	e775      	b.n	800e5ca <_dtoa_r+0x94a>
 800e6de:	4638      	mov	r0, r7
 800e6e0:	e7ba      	b.n	800e658 <_dtoa_r+0x9d8>
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	e7e2      	b.n	800e6ac <_dtoa_r+0xa2c>
 800e6e6:	9b03      	ldr	r3, [sp, #12]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	db04      	blt.n	800e6f6 <_dtoa_r+0xa76>
 800e6ec:	9906      	ldr	r1, [sp, #24]
 800e6ee:	430b      	orrs	r3, r1
 800e6f0:	9904      	ldr	r1, [sp, #16]
 800e6f2:	430b      	orrs	r3, r1
 800e6f4:	d122      	bne.n	800e73c <_dtoa_r+0xabc>
 800e6f6:	2a00      	cmp	r2, #0
 800e6f8:	ddee      	ble.n	800e6d8 <_dtoa_r+0xa58>
 800e6fa:	ee18 1a10 	vmov	r1, s16
 800e6fe:	2201      	movs	r2, #1
 800e700:	4620      	mov	r0, r4
 800e702:	f000 fe95 	bl	800f430 <__lshift>
 800e706:	4631      	mov	r1, r6
 800e708:	ee08 0a10 	vmov	s16, r0
 800e70c:	f000 ff00 	bl	800f510 <__mcmp>
 800e710:	2800      	cmp	r0, #0
 800e712:	dc03      	bgt.n	800e71c <_dtoa_r+0xa9c>
 800e714:	d1e0      	bne.n	800e6d8 <_dtoa_r+0xa58>
 800e716:	f01a 0f01 	tst.w	sl, #1
 800e71a:	d0dd      	beq.n	800e6d8 <_dtoa_r+0xa58>
 800e71c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e720:	d1d7      	bne.n	800e6d2 <_dtoa_r+0xa52>
 800e722:	2339      	movs	r3, #57	; 0x39
 800e724:	f88b 3000 	strb.w	r3, [fp]
 800e728:	462b      	mov	r3, r5
 800e72a:	461d      	mov	r5, r3
 800e72c:	3b01      	subs	r3, #1
 800e72e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e732:	2a39      	cmp	r2, #57	; 0x39
 800e734:	d071      	beq.n	800e81a <_dtoa_r+0xb9a>
 800e736:	3201      	adds	r2, #1
 800e738:	701a      	strb	r2, [r3, #0]
 800e73a:	e746      	b.n	800e5ca <_dtoa_r+0x94a>
 800e73c:	2a00      	cmp	r2, #0
 800e73e:	dd07      	ble.n	800e750 <_dtoa_r+0xad0>
 800e740:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e744:	d0ed      	beq.n	800e722 <_dtoa_r+0xaa2>
 800e746:	f10a 0301 	add.w	r3, sl, #1
 800e74a:	f88b 3000 	strb.w	r3, [fp]
 800e74e:	e73c      	b.n	800e5ca <_dtoa_r+0x94a>
 800e750:	9b05      	ldr	r3, [sp, #20]
 800e752:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e756:	4599      	cmp	r9, r3
 800e758:	d047      	beq.n	800e7ea <_dtoa_r+0xb6a>
 800e75a:	ee18 1a10 	vmov	r1, s16
 800e75e:	2300      	movs	r3, #0
 800e760:	220a      	movs	r2, #10
 800e762:	4620      	mov	r0, r4
 800e764:	f000 fc6a 	bl	800f03c <__multadd>
 800e768:	45b8      	cmp	r8, r7
 800e76a:	ee08 0a10 	vmov	s16, r0
 800e76e:	f04f 0300 	mov.w	r3, #0
 800e772:	f04f 020a 	mov.w	r2, #10
 800e776:	4641      	mov	r1, r8
 800e778:	4620      	mov	r0, r4
 800e77a:	d106      	bne.n	800e78a <_dtoa_r+0xb0a>
 800e77c:	f000 fc5e 	bl	800f03c <__multadd>
 800e780:	4680      	mov	r8, r0
 800e782:	4607      	mov	r7, r0
 800e784:	f109 0901 	add.w	r9, r9, #1
 800e788:	e772      	b.n	800e670 <_dtoa_r+0x9f0>
 800e78a:	f000 fc57 	bl	800f03c <__multadd>
 800e78e:	4639      	mov	r1, r7
 800e790:	4680      	mov	r8, r0
 800e792:	2300      	movs	r3, #0
 800e794:	220a      	movs	r2, #10
 800e796:	4620      	mov	r0, r4
 800e798:	f000 fc50 	bl	800f03c <__multadd>
 800e79c:	4607      	mov	r7, r0
 800e79e:	e7f1      	b.n	800e784 <_dtoa_r+0xb04>
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	9302      	str	r3, [sp, #8]
 800e7a4:	9d01      	ldr	r5, [sp, #4]
 800e7a6:	ee18 0a10 	vmov	r0, s16
 800e7aa:	4631      	mov	r1, r6
 800e7ac:	f7ff f9dc 	bl	800db68 <quorem>
 800e7b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e7b4:	9b01      	ldr	r3, [sp, #4]
 800e7b6:	f805 ab01 	strb.w	sl, [r5], #1
 800e7ba:	1aea      	subs	r2, r5, r3
 800e7bc:	9b02      	ldr	r3, [sp, #8]
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	dd09      	ble.n	800e7d6 <_dtoa_r+0xb56>
 800e7c2:	ee18 1a10 	vmov	r1, s16
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	220a      	movs	r2, #10
 800e7ca:	4620      	mov	r0, r4
 800e7cc:	f000 fc36 	bl	800f03c <__multadd>
 800e7d0:	ee08 0a10 	vmov	s16, r0
 800e7d4:	e7e7      	b.n	800e7a6 <_dtoa_r+0xb26>
 800e7d6:	9b02      	ldr	r3, [sp, #8]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	bfc8      	it	gt
 800e7dc:	461d      	movgt	r5, r3
 800e7de:	9b01      	ldr	r3, [sp, #4]
 800e7e0:	bfd8      	it	le
 800e7e2:	2501      	movle	r5, #1
 800e7e4:	441d      	add	r5, r3
 800e7e6:	f04f 0800 	mov.w	r8, #0
 800e7ea:	ee18 1a10 	vmov	r1, s16
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	4620      	mov	r0, r4
 800e7f2:	f000 fe1d 	bl	800f430 <__lshift>
 800e7f6:	4631      	mov	r1, r6
 800e7f8:	ee08 0a10 	vmov	s16, r0
 800e7fc:	f000 fe88 	bl	800f510 <__mcmp>
 800e800:	2800      	cmp	r0, #0
 800e802:	dc91      	bgt.n	800e728 <_dtoa_r+0xaa8>
 800e804:	d102      	bne.n	800e80c <_dtoa_r+0xb8c>
 800e806:	f01a 0f01 	tst.w	sl, #1
 800e80a:	d18d      	bne.n	800e728 <_dtoa_r+0xaa8>
 800e80c:	462b      	mov	r3, r5
 800e80e:	461d      	mov	r5, r3
 800e810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e814:	2a30      	cmp	r2, #48	; 0x30
 800e816:	d0fa      	beq.n	800e80e <_dtoa_r+0xb8e>
 800e818:	e6d7      	b.n	800e5ca <_dtoa_r+0x94a>
 800e81a:	9a01      	ldr	r2, [sp, #4]
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d184      	bne.n	800e72a <_dtoa_r+0xaaa>
 800e820:	9b00      	ldr	r3, [sp, #0]
 800e822:	3301      	adds	r3, #1
 800e824:	9300      	str	r3, [sp, #0]
 800e826:	2331      	movs	r3, #49	; 0x31
 800e828:	7013      	strb	r3, [r2, #0]
 800e82a:	e6ce      	b.n	800e5ca <_dtoa_r+0x94a>
 800e82c:	4b09      	ldr	r3, [pc, #36]	; (800e854 <_dtoa_r+0xbd4>)
 800e82e:	f7ff ba95 	b.w	800dd5c <_dtoa_r+0xdc>
 800e832:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e834:	2b00      	cmp	r3, #0
 800e836:	f47f aa6e 	bne.w	800dd16 <_dtoa_r+0x96>
 800e83a:	4b07      	ldr	r3, [pc, #28]	; (800e858 <_dtoa_r+0xbd8>)
 800e83c:	f7ff ba8e 	b.w	800dd5c <_dtoa_r+0xdc>
 800e840:	9b02      	ldr	r3, [sp, #8]
 800e842:	2b00      	cmp	r3, #0
 800e844:	dcae      	bgt.n	800e7a4 <_dtoa_r+0xb24>
 800e846:	9b06      	ldr	r3, [sp, #24]
 800e848:	2b02      	cmp	r3, #2
 800e84a:	f73f aea8 	bgt.w	800e59e <_dtoa_r+0x91e>
 800e84e:	e7a9      	b.n	800e7a4 <_dtoa_r+0xb24>
 800e850:	08010e80 	.word	0x08010e80
 800e854:	08010c84 	.word	0x08010c84
 800e858:	08010e01 	.word	0x08010e01

0800e85c <rshift>:
 800e85c:	6903      	ldr	r3, [r0, #16]
 800e85e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e862:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e866:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e86a:	f100 0414 	add.w	r4, r0, #20
 800e86e:	dd45      	ble.n	800e8fc <rshift+0xa0>
 800e870:	f011 011f 	ands.w	r1, r1, #31
 800e874:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e878:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e87c:	d10c      	bne.n	800e898 <rshift+0x3c>
 800e87e:	f100 0710 	add.w	r7, r0, #16
 800e882:	4629      	mov	r1, r5
 800e884:	42b1      	cmp	r1, r6
 800e886:	d334      	bcc.n	800e8f2 <rshift+0x96>
 800e888:	1a9b      	subs	r3, r3, r2
 800e88a:	009b      	lsls	r3, r3, #2
 800e88c:	1eea      	subs	r2, r5, #3
 800e88e:	4296      	cmp	r6, r2
 800e890:	bf38      	it	cc
 800e892:	2300      	movcc	r3, #0
 800e894:	4423      	add	r3, r4
 800e896:	e015      	b.n	800e8c4 <rshift+0x68>
 800e898:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e89c:	f1c1 0820 	rsb	r8, r1, #32
 800e8a0:	40cf      	lsrs	r7, r1
 800e8a2:	f105 0e04 	add.w	lr, r5, #4
 800e8a6:	46a1      	mov	r9, r4
 800e8a8:	4576      	cmp	r6, lr
 800e8aa:	46f4      	mov	ip, lr
 800e8ac:	d815      	bhi.n	800e8da <rshift+0x7e>
 800e8ae:	1a9a      	subs	r2, r3, r2
 800e8b0:	0092      	lsls	r2, r2, #2
 800e8b2:	3a04      	subs	r2, #4
 800e8b4:	3501      	adds	r5, #1
 800e8b6:	42ae      	cmp	r6, r5
 800e8b8:	bf38      	it	cc
 800e8ba:	2200      	movcc	r2, #0
 800e8bc:	18a3      	adds	r3, r4, r2
 800e8be:	50a7      	str	r7, [r4, r2]
 800e8c0:	b107      	cbz	r7, 800e8c4 <rshift+0x68>
 800e8c2:	3304      	adds	r3, #4
 800e8c4:	1b1a      	subs	r2, r3, r4
 800e8c6:	42a3      	cmp	r3, r4
 800e8c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e8cc:	bf08      	it	eq
 800e8ce:	2300      	moveq	r3, #0
 800e8d0:	6102      	str	r2, [r0, #16]
 800e8d2:	bf08      	it	eq
 800e8d4:	6143      	streq	r3, [r0, #20]
 800e8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8da:	f8dc c000 	ldr.w	ip, [ip]
 800e8de:	fa0c fc08 	lsl.w	ip, ip, r8
 800e8e2:	ea4c 0707 	orr.w	r7, ip, r7
 800e8e6:	f849 7b04 	str.w	r7, [r9], #4
 800e8ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e8ee:	40cf      	lsrs	r7, r1
 800e8f0:	e7da      	b.n	800e8a8 <rshift+0x4c>
 800e8f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e8f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e8fa:	e7c3      	b.n	800e884 <rshift+0x28>
 800e8fc:	4623      	mov	r3, r4
 800e8fe:	e7e1      	b.n	800e8c4 <rshift+0x68>

0800e900 <__hexdig_fun>:
 800e900:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e904:	2b09      	cmp	r3, #9
 800e906:	d802      	bhi.n	800e90e <__hexdig_fun+0xe>
 800e908:	3820      	subs	r0, #32
 800e90a:	b2c0      	uxtb	r0, r0
 800e90c:	4770      	bx	lr
 800e90e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e912:	2b05      	cmp	r3, #5
 800e914:	d801      	bhi.n	800e91a <__hexdig_fun+0x1a>
 800e916:	3847      	subs	r0, #71	; 0x47
 800e918:	e7f7      	b.n	800e90a <__hexdig_fun+0xa>
 800e91a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e91e:	2b05      	cmp	r3, #5
 800e920:	d801      	bhi.n	800e926 <__hexdig_fun+0x26>
 800e922:	3827      	subs	r0, #39	; 0x27
 800e924:	e7f1      	b.n	800e90a <__hexdig_fun+0xa>
 800e926:	2000      	movs	r0, #0
 800e928:	4770      	bx	lr
	...

0800e92c <__gethex>:
 800e92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e930:	ed2d 8b02 	vpush	{d8}
 800e934:	b089      	sub	sp, #36	; 0x24
 800e936:	ee08 0a10 	vmov	s16, r0
 800e93a:	9304      	str	r3, [sp, #16]
 800e93c:	4bb4      	ldr	r3, [pc, #720]	; (800ec10 <__gethex+0x2e4>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	9301      	str	r3, [sp, #4]
 800e942:	4618      	mov	r0, r3
 800e944:	468b      	mov	fp, r1
 800e946:	4690      	mov	r8, r2
 800e948:	f7f1 fc4a 	bl	80001e0 <strlen>
 800e94c:	9b01      	ldr	r3, [sp, #4]
 800e94e:	f8db 2000 	ldr.w	r2, [fp]
 800e952:	4403      	add	r3, r0
 800e954:	4682      	mov	sl, r0
 800e956:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e95a:	9305      	str	r3, [sp, #20]
 800e95c:	1c93      	adds	r3, r2, #2
 800e95e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e962:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e966:	32fe      	adds	r2, #254	; 0xfe
 800e968:	18d1      	adds	r1, r2, r3
 800e96a:	461f      	mov	r7, r3
 800e96c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e970:	9100      	str	r1, [sp, #0]
 800e972:	2830      	cmp	r0, #48	; 0x30
 800e974:	d0f8      	beq.n	800e968 <__gethex+0x3c>
 800e976:	f7ff ffc3 	bl	800e900 <__hexdig_fun>
 800e97a:	4604      	mov	r4, r0
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d13a      	bne.n	800e9f6 <__gethex+0xca>
 800e980:	9901      	ldr	r1, [sp, #4]
 800e982:	4652      	mov	r2, sl
 800e984:	4638      	mov	r0, r7
 800e986:	f001 fa23 	bl	800fdd0 <strncmp>
 800e98a:	4605      	mov	r5, r0
 800e98c:	2800      	cmp	r0, #0
 800e98e:	d168      	bne.n	800ea62 <__gethex+0x136>
 800e990:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e994:	eb07 060a 	add.w	r6, r7, sl
 800e998:	f7ff ffb2 	bl	800e900 <__hexdig_fun>
 800e99c:	2800      	cmp	r0, #0
 800e99e:	d062      	beq.n	800ea66 <__gethex+0x13a>
 800e9a0:	4633      	mov	r3, r6
 800e9a2:	7818      	ldrb	r0, [r3, #0]
 800e9a4:	2830      	cmp	r0, #48	; 0x30
 800e9a6:	461f      	mov	r7, r3
 800e9a8:	f103 0301 	add.w	r3, r3, #1
 800e9ac:	d0f9      	beq.n	800e9a2 <__gethex+0x76>
 800e9ae:	f7ff ffa7 	bl	800e900 <__hexdig_fun>
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	fab0 f480 	clz	r4, r0
 800e9b8:	0964      	lsrs	r4, r4, #5
 800e9ba:	4635      	mov	r5, r6
 800e9bc:	9300      	str	r3, [sp, #0]
 800e9be:	463a      	mov	r2, r7
 800e9c0:	4616      	mov	r6, r2
 800e9c2:	3201      	adds	r2, #1
 800e9c4:	7830      	ldrb	r0, [r6, #0]
 800e9c6:	f7ff ff9b 	bl	800e900 <__hexdig_fun>
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	d1f8      	bne.n	800e9c0 <__gethex+0x94>
 800e9ce:	9901      	ldr	r1, [sp, #4]
 800e9d0:	4652      	mov	r2, sl
 800e9d2:	4630      	mov	r0, r6
 800e9d4:	f001 f9fc 	bl	800fdd0 <strncmp>
 800e9d8:	b980      	cbnz	r0, 800e9fc <__gethex+0xd0>
 800e9da:	b94d      	cbnz	r5, 800e9f0 <__gethex+0xc4>
 800e9dc:	eb06 050a 	add.w	r5, r6, sl
 800e9e0:	462a      	mov	r2, r5
 800e9e2:	4616      	mov	r6, r2
 800e9e4:	3201      	adds	r2, #1
 800e9e6:	7830      	ldrb	r0, [r6, #0]
 800e9e8:	f7ff ff8a 	bl	800e900 <__hexdig_fun>
 800e9ec:	2800      	cmp	r0, #0
 800e9ee:	d1f8      	bne.n	800e9e2 <__gethex+0xb6>
 800e9f0:	1bad      	subs	r5, r5, r6
 800e9f2:	00ad      	lsls	r5, r5, #2
 800e9f4:	e004      	b.n	800ea00 <__gethex+0xd4>
 800e9f6:	2400      	movs	r4, #0
 800e9f8:	4625      	mov	r5, r4
 800e9fa:	e7e0      	b.n	800e9be <__gethex+0x92>
 800e9fc:	2d00      	cmp	r5, #0
 800e9fe:	d1f7      	bne.n	800e9f0 <__gethex+0xc4>
 800ea00:	7833      	ldrb	r3, [r6, #0]
 800ea02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ea06:	2b50      	cmp	r3, #80	; 0x50
 800ea08:	d13b      	bne.n	800ea82 <__gethex+0x156>
 800ea0a:	7873      	ldrb	r3, [r6, #1]
 800ea0c:	2b2b      	cmp	r3, #43	; 0x2b
 800ea0e:	d02c      	beq.n	800ea6a <__gethex+0x13e>
 800ea10:	2b2d      	cmp	r3, #45	; 0x2d
 800ea12:	d02e      	beq.n	800ea72 <__gethex+0x146>
 800ea14:	1c71      	adds	r1, r6, #1
 800ea16:	f04f 0900 	mov.w	r9, #0
 800ea1a:	7808      	ldrb	r0, [r1, #0]
 800ea1c:	f7ff ff70 	bl	800e900 <__hexdig_fun>
 800ea20:	1e43      	subs	r3, r0, #1
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	2b18      	cmp	r3, #24
 800ea26:	d82c      	bhi.n	800ea82 <__gethex+0x156>
 800ea28:	f1a0 0210 	sub.w	r2, r0, #16
 800ea2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ea30:	f7ff ff66 	bl	800e900 <__hexdig_fun>
 800ea34:	1e43      	subs	r3, r0, #1
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	2b18      	cmp	r3, #24
 800ea3a:	d91d      	bls.n	800ea78 <__gethex+0x14c>
 800ea3c:	f1b9 0f00 	cmp.w	r9, #0
 800ea40:	d000      	beq.n	800ea44 <__gethex+0x118>
 800ea42:	4252      	negs	r2, r2
 800ea44:	4415      	add	r5, r2
 800ea46:	f8cb 1000 	str.w	r1, [fp]
 800ea4a:	b1e4      	cbz	r4, 800ea86 <__gethex+0x15a>
 800ea4c:	9b00      	ldr	r3, [sp, #0]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	bf14      	ite	ne
 800ea52:	2700      	movne	r7, #0
 800ea54:	2706      	moveq	r7, #6
 800ea56:	4638      	mov	r0, r7
 800ea58:	b009      	add	sp, #36	; 0x24
 800ea5a:	ecbd 8b02 	vpop	{d8}
 800ea5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea62:	463e      	mov	r6, r7
 800ea64:	4625      	mov	r5, r4
 800ea66:	2401      	movs	r4, #1
 800ea68:	e7ca      	b.n	800ea00 <__gethex+0xd4>
 800ea6a:	f04f 0900 	mov.w	r9, #0
 800ea6e:	1cb1      	adds	r1, r6, #2
 800ea70:	e7d3      	b.n	800ea1a <__gethex+0xee>
 800ea72:	f04f 0901 	mov.w	r9, #1
 800ea76:	e7fa      	b.n	800ea6e <__gethex+0x142>
 800ea78:	230a      	movs	r3, #10
 800ea7a:	fb03 0202 	mla	r2, r3, r2, r0
 800ea7e:	3a10      	subs	r2, #16
 800ea80:	e7d4      	b.n	800ea2c <__gethex+0x100>
 800ea82:	4631      	mov	r1, r6
 800ea84:	e7df      	b.n	800ea46 <__gethex+0x11a>
 800ea86:	1bf3      	subs	r3, r6, r7
 800ea88:	3b01      	subs	r3, #1
 800ea8a:	4621      	mov	r1, r4
 800ea8c:	2b07      	cmp	r3, #7
 800ea8e:	dc0b      	bgt.n	800eaa8 <__gethex+0x17c>
 800ea90:	ee18 0a10 	vmov	r0, s16
 800ea94:	f000 fa70 	bl	800ef78 <_Balloc>
 800ea98:	4604      	mov	r4, r0
 800ea9a:	b940      	cbnz	r0, 800eaae <__gethex+0x182>
 800ea9c:	4b5d      	ldr	r3, [pc, #372]	; (800ec14 <__gethex+0x2e8>)
 800ea9e:	4602      	mov	r2, r0
 800eaa0:	21de      	movs	r1, #222	; 0xde
 800eaa2:	485d      	ldr	r0, [pc, #372]	; (800ec18 <__gethex+0x2ec>)
 800eaa4:	f001 f9b6 	bl	800fe14 <__assert_func>
 800eaa8:	3101      	adds	r1, #1
 800eaaa:	105b      	asrs	r3, r3, #1
 800eaac:	e7ee      	b.n	800ea8c <__gethex+0x160>
 800eaae:	f100 0914 	add.w	r9, r0, #20
 800eab2:	f04f 0b00 	mov.w	fp, #0
 800eab6:	f1ca 0301 	rsb	r3, sl, #1
 800eaba:	f8cd 9008 	str.w	r9, [sp, #8]
 800eabe:	f8cd b000 	str.w	fp, [sp]
 800eac2:	9306      	str	r3, [sp, #24]
 800eac4:	42b7      	cmp	r7, r6
 800eac6:	d340      	bcc.n	800eb4a <__gethex+0x21e>
 800eac8:	9802      	ldr	r0, [sp, #8]
 800eaca:	9b00      	ldr	r3, [sp, #0]
 800eacc:	f840 3b04 	str.w	r3, [r0], #4
 800ead0:	eba0 0009 	sub.w	r0, r0, r9
 800ead4:	1080      	asrs	r0, r0, #2
 800ead6:	0146      	lsls	r6, r0, #5
 800ead8:	6120      	str	r0, [r4, #16]
 800eada:	4618      	mov	r0, r3
 800eadc:	f000 fb3e 	bl	800f15c <__hi0bits>
 800eae0:	1a30      	subs	r0, r6, r0
 800eae2:	f8d8 6000 	ldr.w	r6, [r8]
 800eae6:	42b0      	cmp	r0, r6
 800eae8:	dd63      	ble.n	800ebb2 <__gethex+0x286>
 800eaea:	1b87      	subs	r7, r0, r6
 800eaec:	4639      	mov	r1, r7
 800eaee:	4620      	mov	r0, r4
 800eaf0:	f000 fee2 	bl	800f8b8 <__any_on>
 800eaf4:	4682      	mov	sl, r0
 800eaf6:	b1a8      	cbz	r0, 800eb24 <__gethex+0x1f8>
 800eaf8:	1e7b      	subs	r3, r7, #1
 800eafa:	1159      	asrs	r1, r3, #5
 800eafc:	f003 021f 	and.w	r2, r3, #31
 800eb00:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800eb04:	f04f 0a01 	mov.w	sl, #1
 800eb08:	fa0a f202 	lsl.w	r2, sl, r2
 800eb0c:	420a      	tst	r2, r1
 800eb0e:	d009      	beq.n	800eb24 <__gethex+0x1f8>
 800eb10:	4553      	cmp	r3, sl
 800eb12:	dd05      	ble.n	800eb20 <__gethex+0x1f4>
 800eb14:	1eb9      	subs	r1, r7, #2
 800eb16:	4620      	mov	r0, r4
 800eb18:	f000 fece 	bl	800f8b8 <__any_on>
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	d145      	bne.n	800ebac <__gethex+0x280>
 800eb20:	f04f 0a02 	mov.w	sl, #2
 800eb24:	4639      	mov	r1, r7
 800eb26:	4620      	mov	r0, r4
 800eb28:	f7ff fe98 	bl	800e85c <rshift>
 800eb2c:	443d      	add	r5, r7
 800eb2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb32:	42ab      	cmp	r3, r5
 800eb34:	da4c      	bge.n	800ebd0 <__gethex+0x2a4>
 800eb36:	ee18 0a10 	vmov	r0, s16
 800eb3a:	4621      	mov	r1, r4
 800eb3c:	f000 fa5c 	bl	800eff8 <_Bfree>
 800eb40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800eb42:	2300      	movs	r3, #0
 800eb44:	6013      	str	r3, [r2, #0]
 800eb46:	27a3      	movs	r7, #163	; 0xa3
 800eb48:	e785      	b.n	800ea56 <__gethex+0x12a>
 800eb4a:	1e73      	subs	r3, r6, #1
 800eb4c:	9a05      	ldr	r2, [sp, #20]
 800eb4e:	9303      	str	r3, [sp, #12]
 800eb50:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800eb54:	4293      	cmp	r3, r2
 800eb56:	d019      	beq.n	800eb8c <__gethex+0x260>
 800eb58:	f1bb 0f20 	cmp.w	fp, #32
 800eb5c:	d107      	bne.n	800eb6e <__gethex+0x242>
 800eb5e:	9b02      	ldr	r3, [sp, #8]
 800eb60:	9a00      	ldr	r2, [sp, #0]
 800eb62:	f843 2b04 	str.w	r2, [r3], #4
 800eb66:	9302      	str	r3, [sp, #8]
 800eb68:	2300      	movs	r3, #0
 800eb6a:	9300      	str	r3, [sp, #0]
 800eb6c:	469b      	mov	fp, r3
 800eb6e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800eb72:	f7ff fec5 	bl	800e900 <__hexdig_fun>
 800eb76:	9b00      	ldr	r3, [sp, #0]
 800eb78:	f000 000f 	and.w	r0, r0, #15
 800eb7c:	fa00 f00b 	lsl.w	r0, r0, fp
 800eb80:	4303      	orrs	r3, r0
 800eb82:	9300      	str	r3, [sp, #0]
 800eb84:	f10b 0b04 	add.w	fp, fp, #4
 800eb88:	9b03      	ldr	r3, [sp, #12]
 800eb8a:	e00d      	b.n	800eba8 <__gethex+0x27c>
 800eb8c:	9b03      	ldr	r3, [sp, #12]
 800eb8e:	9a06      	ldr	r2, [sp, #24]
 800eb90:	4413      	add	r3, r2
 800eb92:	42bb      	cmp	r3, r7
 800eb94:	d3e0      	bcc.n	800eb58 <__gethex+0x22c>
 800eb96:	4618      	mov	r0, r3
 800eb98:	9901      	ldr	r1, [sp, #4]
 800eb9a:	9307      	str	r3, [sp, #28]
 800eb9c:	4652      	mov	r2, sl
 800eb9e:	f001 f917 	bl	800fdd0 <strncmp>
 800eba2:	9b07      	ldr	r3, [sp, #28]
 800eba4:	2800      	cmp	r0, #0
 800eba6:	d1d7      	bne.n	800eb58 <__gethex+0x22c>
 800eba8:	461e      	mov	r6, r3
 800ebaa:	e78b      	b.n	800eac4 <__gethex+0x198>
 800ebac:	f04f 0a03 	mov.w	sl, #3
 800ebb0:	e7b8      	b.n	800eb24 <__gethex+0x1f8>
 800ebb2:	da0a      	bge.n	800ebca <__gethex+0x29e>
 800ebb4:	1a37      	subs	r7, r6, r0
 800ebb6:	4621      	mov	r1, r4
 800ebb8:	ee18 0a10 	vmov	r0, s16
 800ebbc:	463a      	mov	r2, r7
 800ebbe:	f000 fc37 	bl	800f430 <__lshift>
 800ebc2:	1bed      	subs	r5, r5, r7
 800ebc4:	4604      	mov	r4, r0
 800ebc6:	f100 0914 	add.w	r9, r0, #20
 800ebca:	f04f 0a00 	mov.w	sl, #0
 800ebce:	e7ae      	b.n	800eb2e <__gethex+0x202>
 800ebd0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ebd4:	42a8      	cmp	r0, r5
 800ebd6:	dd72      	ble.n	800ecbe <__gethex+0x392>
 800ebd8:	1b45      	subs	r5, r0, r5
 800ebda:	42ae      	cmp	r6, r5
 800ebdc:	dc36      	bgt.n	800ec4c <__gethex+0x320>
 800ebde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ebe2:	2b02      	cmp	r3, #2
 800ebe4:	d02a      	beq.n	800ec3c <__gethex+0x310>
 800ebe6:	2b03      	cmp	r3, #3
 800ebe8:	d02c      	beq.n	800ec44 <__gethex+0x318>
 800ebea:	2b01      	cmp	r3, #1
 800ebec:	d11c      	bne.n	800ec28 <__gethex+0x2fc>
 800ebee:	42ae      	cmp	r6, r5
 800ebf0:	d11a      	bne.n	800ec28 <__gethex+0x2fc>
 800ebf2:	2e01      	cmp	r6, #1
 800ebf4:	d112      	bne.n	800ec1c <__gethex+0x2f0>
 800ebf6:	9a04      	ldr	r2, [sp, #16]
 800ebf8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ebfc:	6013      	str	r3, [r2, #0]
 800ebfe:	2301      	movs	r3, #1
 800ec00:	6123      	str	r3, [r4, #16]
 800ec02:	f8c9 3000 	str.w	r3, [r9]
 800ec06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ec08:	2762      	movs	r7, #98	; 0x62
 800ec0a:	601c      	str	r4, [r3, #0]
 800ec0c:	e723      	b.n	800ea56 <__gethex+0x12a>
 800ec0e:	bf00      	nop
 800ec10:	08010ef8 	.word	0x08010ef8
 800ec14:	08010e80 	.word	0x08010e80
 800ec18:	08010e91 	.word	0x08010e91
 800ec1c:	1e71      	subs	r1, r6, #1
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f000 fe4a 	bl	800f8b8 <__any_on>
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d1e6      	bne.n	800ebf6 <__gethex+0x2ca>
 800ec28:	ee18 0a10 	vmov	r0, s16
 800ec2c:	4621      	mov	r1, r4
 800ec2e:	f000 f9e3 	bl	800eff8 <_Bfree>
 800ec32:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ec34:	2300      	movs	r3, #0
 800ec36:	6013      	str	r3, [r2, #0]
 800ec38:	2750      	movs	r7, #80	; 0x50
 800ec3a:	e70c      	b.n	800ea56 <__gethex+0x12a>
 800ec3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d1f2      	bne.n	800ec28 <__gethex+0x2fc>
 800ec42:	e7d8      	b.n	800ebf6 <__gethex+0x2ca>
 800ec44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d1d5      	bne.n	800ebf6 <__gethex+0x2ca>
 800ec4a:	e7ed      	b.n	800ec28 <__gethex+0x2fc>
 800ec4c:	1e6f      	subs	r7, r5, #1
 800ec4e:	f1ba 0f00 	cmp.w	sl, #0
 800ec52:	d131      	bne.n	800ecb8 <__gethex+0x38c>
 800ec54:	b127      	cbz	r7, 800ec60 <__gethex+0x334>
 800ec56:	4639      	mov	r1, r7
 800ec58:	4620      	mov	r0, r4
 800ec5a:	f000 fe2d 	bl	800f8b8 <__any_on>
 800ec5e:	4682      	mov	sl, r0
 800ec60:	117b      	asrs	r3, r7, #5
 800ec62:	2101      	movs	r1, #1
 800ec64:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ec68:	f007 071f 	and.w	r7, r7, #31
 800ec6c:	fa01 f707 	lsl.w	r7, r1, r7
 800ec70:	421f      	tst	r7, r3
 800ec72:	4629      	mov	r1, r5
 800ec74:	4620      	mov	r0, r4
 800ec76:	bf18      	it	ne
 800ec78:	f04a 0a02 	orrne.w	sl, sl, #2
 800ec7c:	1b76      	subs	r6, r6, r5
 800ec7e:	f7ff fded 	bl	800e85c <rshift>
 800ec82:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ec86:	2702      	movs	r7, #2
 800ec88:	f1ba 0f00 	cmp.w	sl, #0
 800ec8c:	d048      	beq.n	800ed20 <__gethex+0x3f4>
 800ec8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec92:	2b02      	cmp	r3, #2
 800ec94:	d015      	beq.n	800ecc2 <__gethex+0x396>
 800ec96:	2b03      	cmp	r3, #3
 800ec98:	d017      	beq.n	800ecca <__gethex+0x39e>
 800ec9a:	2b01      	cmp	r3, #1
 800ec9c:	d109      	bne.n	800ecb2 <__gethex+0x386>
 800ec9e:	f01a 0f02 	tst.w	sl, #2
 800eca2:	d006      	beq.n	800ecb2 <__gethex+0x386>
 800eca4:	f8d9 0000 	ldr.w	r0, [r9]
 800eca8:	ea4a 0a00 	orr.w	sl, sl, r0
 800ecac:	f01a 0f01 	tst.w	sl, #1
 800ecb0:	d10e      	bne.n	800ecd0 <__gethex+0x3a4>
 800ecb2:	f047 0710 	orr.w	r7, r7, #16
 800ecb6:	e033      	b.n	800ed20 <__gethex+0x3f4>
 800ecb8:	f04f 0a01 	mov.w	sl, #1
 800ecbc:	e7d0      	b.n	800ec60 <__gethex+0x334>
 800ecbe:	2701      	movs	r7, #1
 800ecc0:	e7e2      	b.n	800ec88 <__gethex+0x35c>
 800ecc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ecc4:	f1c3 0301 	rsb	r3, r3, #1
 800ecc8:	9315      	str	r3, [sp, #84]	; 0x54
 800ecca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d0f0      	beq.n	800ecb2 <__gethex+0x386>
 800ecd0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ecd4:	f104 0314 	add.w	r3, r4, #20
 800ecd8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ecdc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ece0:	f04f 0c00 	mov.w	ip, #0
 800ece4:	4618      	mov	r0, r3
 800ece6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecea:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ecee:	d01c      	beq.n	800ed2a <__gethex+0x3fe>
 800ecf0:	3201      	adds	r2, #1
 800ecf2:	6002      	str	r2, [r0, #0]
 800ecf4:	2f02      	cmp	r7, #2
 800ecf6:	f104 0314 	add.w	r3, r4, #20
 800ecfa:	d13f      	bne.n	800ed7c <__gethex+0x450>
 800ecfc:	f8d8 2000 	ldr.w	r2, [r8]
 800ed00:	3a01      	subs	r2, #1
 800ed02:	42b2      	cmp	r2, r6
 800ed04:	d10a      	bne.n	800ed1c <__gethex+0x3f0>
 800ed06:	1171      	asrs	r1, r6, #5
 800ed08:	2201      	movs	r2, #1
 800ed0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed0e:	f006 061f 	and.w	r6, r6, #31
 800ed12:	fa02 f606 	lsl.w	r6, r2, r6
 800ed16:	421e      	tst	r6, r3
 800ed18:	bf18      	it	ne
 800ed1a:	4617      	movne	r7, r2
 800ed1c:	f047 0720 	orr.w	r7, r7, #32
 800ed20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ed22:	601c      	str	r4, [r3, #0]
 800ed24:	9b04      	ldr	r3, [sp, #16]
 800ed26:	601d      	str	r5, [r3, #0]
 800ed28:	e695      	b.n	800ea56 <__gethex+0x12a>
 800ed2a:	4299      	cmp	r1, r3
 800ed2c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ed30:	d8d8      	bhi.n	800ece4 <__gethex+0x3b8>
 800ed32:	68a3      	ldr	r3, [r4, #8]
 800ed34:	459b      	cmp	fp, r3
 800ed36:	db19      	blt.n	800ed6c <__gethex+0x440>
 800ed38:	6861      	ldr	r1, [r4, #4]
 800ed3a:	ee18 0a10 	vmov	r0, s16
 800ed3e:	3101      	adds	r1, #1
 800ed40:	f000 f91a 	bl	800ef78 <_Balloc>
 800ed44:	4681      	mov	r9, r0
 800ed46:	b918      	cbnz	r0, 800ed50 <__gethex+0x424>
 800ed48:	4b1a      	ldr	r3, [pc, #104]	; (800edb4 <__gethex+0x488>)
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	2184      	movs	r1, #132	; 0x84
 800ed4e:	e6a8      	b.n	800eaa2 <__gethex+0x176>
 800ed50:	6922      	ldr	r2, [r4, #16]
 800ed52:	3202      	adds	r2, #2
 800ed54:	f104 010c 	add.w	r1, r4, #12
 800ed58:	0092      	lsls	r2, r2, #2
 800ed5a:	300c      	adds	r0, #12
 800ed5c:	f7fd f9a2 	bl	800c0a4 <memcpy>
 800ed60:	4621      	mov	r1, r4
 800ed62:	ee18 0a10 	vmov	r0, s16
 800ed66:	f000 f947 	bl	800eff8 <_Bfree>
 800ed6a:	464c      	mov	r4, r9
 800ed6c:	6923      	ldr	r3, [r4, #16]
 800ed6e:	1c5a      	adds	r2, r3, #1
 800ed70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed74:	6122      	str	r2, [r4, #16]
 800ed76:	2201      	movs	r2, #1
 800ed78:	615a      	str	r2, [r3, #20]
 800ed7a:	e7bb      	b.n	800ecf4 <__gethex+0x3c8>
 800ed7c:	6922      	ldr	r2, [r4, #16]
 800ed7e:	455a      	cmp	r2, fp
 800ed80:	dd0b      	ble.n	800ed9a <__gethex+0x46e>
 800ed82:	2101      	movs	r1, #1
 800ed84:	4620      	mov	r0, r4
 800ed86:	f7ff fd69 	bl	800e85c <rshift>
 800ed8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed8e:	3501      	adds	r5, #1
 800ed90:	42ab      	cmp	r3, r5
 800ed92:	f6ff aed0 	blt.w	800eb36 <__gethex+0x20a>
 800ed96:	2701      	movs	r7, #1
 800ed98:	e7c0      	b.n	800ed1c <__gethex+0x3f0>
 800ed9a:	f016 061f 	ands.w	r6, r6, #31
 800ed9e:	d0fa      	beq.n	800ed96 <__gethex+0x46a>
 800eda0:	4453      	add	r3, sl
 800eda2:	f1c6 0620 	rsb	r6, r6, #32
 800eda6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800edaa:	f000 f9d7 	bl	800f15c <__hi0bits>
 800edae:	42b0      	cmp	r0, r6
 800edb0:	dbe7      	blt.n	800ed82 <__gethex+0x456>
 800edb2:	e7f0      	b.n	800ed96 <__gethex+0x46a>
 800edb4:	08010e80 	.word	0x08010e80

0800edb8 <L_shift>:
 800edb8:	f1c2 0208 	rsb	r2, r2, #8
 800edbc:	0092      	lsls	r2, r2, #2
 800edbe:	b570      	push	{r4, r5, r6, lr}
 800edc0:	f1c2 0620 	rsb	r6, r2, #32
 800edc4:	6843      	ldr	r3, [r0, #4]
 800edc6:	6804      	ldr	r4, [r0, #0]
 800edc8:	fa03 f506 	lsl.w	r5, r3, r6
 800edcc:	432c      	orrs	r4, r5
 800edce:	40d3      	lsrs	r3, r2
 800edd0:	6004      	str	r4, [r0, #0]
 800edd2:	f840 3f04 	str.w	r3, [r0, #4]!
 800edd6:	4288      	cmp	r0, r1
 800edd8:	d3f4      	bcc.n	800edc4 <L_shift+0xc>
 800edda:	bd70      	pop	{r4, r5, r6, pc}

0800eddc <__match>:
 800eddc:	b530      	push	{r4, r5, lr}
 800edde:	6803      	ldr	r3, [r0, #0]
 800ede0:	3301      	adds	r3, #1
 800ede2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ede6:	b914      	cbnz	r4, 800edee <__match+0x12>
 800ede8:	6003      	str	r3, [r0, #0]
 800edea:	2001      	movs	r0, #1
 800edec:	bd30      	pop	{r4, r5, pc}
 800edee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edf2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800edf6:	2d19      	cmp	r5, #25
 800edf8:	bf98      	it	ls
 800edfa:	3220      	addls	r2, #32
 800edfc:	42a2      	cmp	r2, r4
 800edfe:	d0f0      	beq.n	800ede2 <__match+0x6>
 800ee00:	2000      	movs	r0, #0
 800ee02:	e7f3      	b.n	800edec <__match+0x10>

0800ee04 <__hexnan>:
 800ee04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee08:	680b      	ldr	r3, [r1, #0]
 800ee0a:	115e      	asrs	r6, r3, #5
 800ee0c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ee10:	f013 031f 	ands.w	r3, r3, #31
 800ee14:	b087      	sub	sp, #28
 800ee16:	bf18      	it	ne
 800ee18:	3604      	addne	r6, #4
 800ee1a:	2500      	movs	r5, #0
 800ee1c:	1f37      	subs	r7, r6, #4
 800ee1e:	4690      	mov	r8, r2
 800ee20:	6802      	ldr	r2, [r0, #0]
 800ee22:	9301      	str	r3, [sp, #4]
 800ee24:	4682      	mov	sl, r0
 800ee26:	f846 5c04 	str.w	r5, [r6, #-4]
 800ee2a:	46b9      	mov	r9, r7
 800ee2c:	463c      	mov	r4, r7
 800ee2e:	9502      	str	r5, [sp, #8]
 800ee30:	46ab      	mov	fp, r5
 800ee32:	7851      	ldrb	r1, [r2, #1]
 800ee34:	1c53      	adds	r3, r2, #1
 800ee36:	9303      	str	r3, [sp, #12]
 800ee38:	b341      	cbz	r1, 800ee8c <__hexnan+0x88>
 800ee3a:	4608      	mov	r0, r1
 800ee3c:	9205      	str	r2, [sp, #20]
 800ee3e:	9104      	str	r1, [sp, #16]
 800ee40:	f7ff fd5e 	bl	800e900 <__hexdig_fun>
 800ee44:	2800      	cmp	r0, #0
 800ee46:	d14f      	bne.n	800eee8 <__hexnan+0xe4>
 800ee48:	9904      	ldr	r1, [sp, #16]
 800ee4a:	9a05      	ldr	r2, [sp, #20]
 800ee4c:	2920      	cmp	r1, #32
 800ee4e:	d818      	bhi.n	800ee82 <__hexnan+0x7e>
 800ee50:	9b02      	ldr	r3, [sp, #8]
 800ee52:	459b      	cmp	fp, r3
 800ee54:	dd13      	ble.n	800ee7e <__hexnan+0x7a>
 800ee56:	454c      	cmp	r4, r9
 800ee58:	d206      	bcs.n	800ee68 <__hexnan+0x64>
 800ee5a:	2d07      	cmp	r5, #7
 800ee5c:	dc04      	bgt.n	800ee68 <__hexnan+0x64>
 800ee5e:	462a      	mov	r2, r5
 800ee60:	4649      	mov	r1, r9
 800ee62:	4620      	mov	r0, r4
 800ee64:	f7ff ffa8 	bl	800edb8 <L_shift>
 800ee68:	4544      	cmp	r4, r8
 800ee6a:	d950      	bls.n	800ef0e <__hexnan+0x10a>
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	f1a4 0904 	sub.w	r9, r4, #4
 800ee72:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee76:	f8cd b008 	str.w	fp, [sp, #8]
 800ee7a:	464c      	mov	r4, r9
 800ee7c:	461d      	mov	r5, r3
 800ee7e:	9a03      	ldr	r2, [sp, #12]
 800ee80:	e7d7      	b.n	800ee32 <__hexnan+0x2e>
 800ee82:	2929      	cmp	r1, #41	; 0x29
 800ee84:	d156      	bne.n	800ef34 <__hexnan+0x130>
 800ee86:	3202      	adds	r2, #2
 800ee88:	f8ca 2000 	str.w	r2, [sl]
 800ee8c:	f1bb 0f00 	cmp.w	fp, #0
 800ee90:	d050      	beq.n	800ef34 <__hexnan+0x130>
 800ee92:	454c      	cmp	r4, r9
 800ee94:	d206      	bcs.n	800eea4 <__hexnan+0xa0>
 800ee96:	2d07      	cmp	r5, #7
 800ee98:	dc04      	bgt.n	800eea4 <__hexnan+0xa0>
 800ee9a:	462a      	mov	r2, r5
 800ee9c:	4649      	mov	r1, r9
 800ee9e:	4620      	mov	r0, r4
 800eea0:	f7ff ff8a 	bl	800edb8 <L_shift>
 800eea4:	4544      	cmp	r4, r8
 800eea6:	d934      	bls.n	800ef12 <__hexnan+0x10e>
 800eea8:	f1a8 0204 	sub.w	r2, r8, #4
 800eeac:	4623      	mov	r3, r4
 800eeae:	f853 1b04 	ldr.w	r1, [r3], #4
 800eeb2:	f842 1f04 	str.w	r1, [r2, #4]!
 800eeb6:	429f      	cmp	r7, r3
 800eeb8:	d2f9      	bcs.n	800eeae <__hexnan+0xaa>
 800eeba:	1b3b      	subs	r3, r7, r4
 800eebc:	f023 0303 	bic.w	r3, r3, #3
 800eec0:	3304      	adds	r3, #4
 800eec2:	3401      	adds	r4, #1
 800eec4:	3e03      	subs	r6, #3
 800eec6:	42b4      	cmp	r4, r6
 800eec8:	bf88      	it	hi
 800eeca:	2304      	movhi	r3, #4
 800eecc:	4443      	add	r3, r8
 800eece:	2200      	movs	r2, #0
 800eed0:	f843 2b04 	str.w	r2, [r3], #4
 800eed4:	429f      	cmp	r7, r3
 800eed6:	d2fb      	bcs.n	800eed0 <__hexnan+0xcc>
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	b91b      	cbnz	r3, 800eee4 <__hexnan+0xe0>
 800eedc:	4547      	cmp	r7, r8
 800eede:	d127      	bne.n	800ef30 <__hexnan+0x12c>
 800eee0:	2301      	movs	r3, #1
 800eee2:	603b      	str	r3, [r7, #0]
 800eee4:	2005      	movs	r0, #5
 800eee6:	e026      	b.n	800ef36 <__hexnan+0x132>
 800eee8:	3501      	adds	r5, #1
 800eeea:	2d08      	cmp	r5, #8
 800eeec:	f10b 0b01 	add.w	fp, fp, #1
 800eef0:	dd06      	ble.n	800ef00 <__hexnan+0xfc>
 800eef2:	4544      	cmp	r4, r8
 800eef4:	d9c3      	bls.n	800ee7e <__hexnan+0x7a>
 800eef6:	2300      	movs	r3, #0
 800eef8:	f844 3c04 	str.w	r3, [r4, #-4]
 800eefc:	2501      	movs	r5, #1
 800eefe:	3c04      	subs	r4, #4
 800ef00:	6822      	ldr	r2, [r4, #0]
 800ef02:	f000 000f 	and.w	r0, r0, #15
 800ef06:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ef0a:	6022      	str	r2, [r4, #0]
 800ef0c:	e7b7      	b.n	800ee7e <__hexnan+0x7a>
 800ef0e:	2508      	movs	r5, #8
 800ef10:	e7b5      	b.n	800ee7e <__hexnan+0x7a>
 800ef12:	9b01      	ldr	r3, [sp, #4]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d0df      	beq.n	800eed8 <__hexnan+0xd4>
 800ef18:	f04f 32ff 	mov.w	r2, #4294967295
 800ef1c:	f1c3 0320 	rsb	r3, r3, #32
 800ef20:	fa22 f303 	lsr.w	r3, r2, r3
 800ef24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ef28:	401a      	ands	r2, r3
 800ef2a:	f846 2c04 	str.w	r2, [r6, #-4]
 800ef2e:	e7d3      	b.n	800eed8 <__hexnan+0xd4>
 800ef30:	3f04      	subs	r7, #4
 800ef32:	e7d1      	b.n	800eed8 <__hexnan+0xd4>
 800ef34:	2004      	movs	r0, #4
 800ef36:	b007      	add	sp, #28
 800ef38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ef3c <_localeconv_r>:
 800ef3c:	4800      	ldr	r0, [pc, #0]	; (800ef40 <_localeconv_r+0x4>)
 800ef3e:	4770      	bx	lr
 800ef40:	200003ac 	.word	0x200003ac

0800ef44 <malloc>:
 800ef44:	4b02      	ldr	r3, [pc, #8]	; (800ef50 <malloc+0xc>)
 800ef46:	4601      	mov	r1, r0
 800ef48:	6818      	ldr	r0, [r3, #0]
 800ef4a:	f000 bd59 	b.w	800fa00 <_malloc_r>
 800ef4e:	bf00      	nop
 800ef50:	20000254 	.word	0x20000254

0800ef54 <__ascii_mbtowc>:
 800ef54:	b082      	sub	sp, #8
 800ef56:	b901      	cbnz	r1, 800ef5a <__ascii_mbtowc+0x6>
 800ef58:	a901      	add	r1, sp, #4
 800ef5a:	b142      	cbz	r2, 800ef6e <__ascii_mbtowc+0x1a>
 800ef5c:	b14b      	cbz	r3, 800ef72 <__ascii_mbtowc+0x1e>
 800ef5e:	7813      	ldrb	r3, [r2, #0]
 800ef60:	600b      	str	r3, [r1, #0]
 800ef62:	7812      	ldrb	r2, [r2, #0]
 800ef64:	1e10      	subs	r0, r2, #0
 800ef66:	bf18      	it	ne
 800ef68:	2001      	movne	r0, #1
 800ef6a:	b002      	add	sp, #8
 800ef6c:	4770      	bx	lr
 800ef6e:	4610      	mov	r0, r2
 800ef70:	e7fb      	b.n	800ef6a <__ascii_mbtowc+0x16>
 800ef72:	f06f 0001 	mvn.w	r0, #1
 800ef76:	e7f8      	b.n	800ef6a <__ascii_mbtowc+0x16>

0800ef78 <_Balloc>:
 800ef78:	b570      	push	{r4, r5, r6, lr}
 800ef7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ef7c:	4604      	mov	r4, r0
 800ef7e:	460d      	mov	r5, r1
 800ef80:	b976      	cbnz	r6, 800efa0 <_Balloc+0x28>
 800ef82:	2010      	movs	r0, #16
 800ef84:	f7ff ffde 	bl	800ef44 <malloc>
 800ef88:	4602      	mov	r2, r0
 800ef8a:	6260      	str	r0, [r4, #36]	; 0x24
 800ef8c:	b920      	cbnz	r0, 800ef98 <_Balloc+0x20>
 800ef8e:	4b18      	ldr	r3, [pc, #96]	; (800eff0 <_Balloc+0x78>)
 800ef90:	4818      	ldr	r0, [pc, #96]	; (800eff4 <_Balloc+0x7c>)
 800ef92:	2166      	movs	r1, #102	; 0x66
 800ef94:	f000 ff3e 	bl	800fe14 <__assert_func>
 800ef98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef9c:	6006      	str	r6, [r0, #0]
 800ef9e:	60c6      	str	r6, [r0, #12]
 800efa0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800efa2:	68f3      	ldr	r3, [r6, #12]
 800efa4:	b183      	cbz	r3, 800efc8 <_Balloc+0x50>
 800efa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800efa8:	68db      	ldr	r3, [r3, #12]
 800efaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800efae:	b9b8      	cbnz	r0, 800efe0 <_Balloc+0x68>
 800efb0:	2101      	movs	r1, #1
 800efb2:	fa01 f605 	lsl.w	r6, r1, r5
 800efb6:	1d72      	adds	r2, r6, #5
 800efb8:	0092      	lsls	r2, r2, #2
 800efba:	4620      	mov	r0, r4
 800efbc:	f000 fc9d 	bl	800f8fa <_calloc_r>
 800efc0:	b160      	cbz	r0, 800efdc <_Balloc+0x64>
 800efc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800efc6:	e00e      	b.n	800efe6 <_Balloc+0x6e>
 800efc8:	2221      	movs	r2, #33	; 0x21
 800efca:	2104      	movs	r1, #4
 800efcc:	4620      	mov	r0, r4
 800efce:	f000 fc94 	bl	800f8fa <_calloc_r>
 800efd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800efd4:	60f0      	str	r0, [r6, #12]
 800efd6:	68db      	ldr	r3, [r3, #12]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d1e4      	bne.n	800efa6 <_Balloc+0x2e>
 800efdc:	2000      	movs	r0, #0
 800efde:	bd70      	pop	{r4, r5, r6, pc}
 800efe0:	6802      	ldr	r2, [r0, #0]
 800efe2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800efe6:	2300      	movs	r3, #0
 800efe8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800efec:	e7f7      	b.n	800efde <_Balloc+0x66>
 800efee:	bf00      	nop
 800eff0:	08010e0e 	.word	0x08010e0e
 800eff4:	08010f0c 	.word	0x08010f0c

0800eff8 <_Bfree>:
 800eff8:	b570      	push	{r4, r5, r6, lr}
 800effa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800effc:	4605      	mov	r5, r0
 800effe:	460c      	mov	r4, r1
 800f000:	b976      	cbnz	r6, 800f020 <_Bfree+0x28>
 800f002:	2010      	movs	r0, #16
 800f004:	f7ff ff9e 	bl	800ef44 <malloc>
 800f008:	4602      	mov	r2, r0
 800f00a:	6268      	str	r0, [r5, #36]	; 0x24
 800f00c:	b920      	cbnz	r0, 800f018 <_Bfree+0x20>
 800f00e:	4b09      	ldr	r3, [pc, #36]	; (800f034 <_Bfree+0x3c>)
 800f010:	4809      	ldr	r0, [pc, #36]	; (800f038 <_Bfree+0x40>)
 800f012:	218a      	movs	r1, #138	; 0x8a
 800f014:	f000 fefe 	bl	800fe14 <__assert_func>
 800f018:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f01c:	6006      	str	r6, [r0, #0]
 800f01e:	60c6      	str	r6, [r0, #12]
 800f020:	b13c      	cbz	r4, 800f032 <_Bfree+0x3a>
 800f022:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f024:	6862      	ldr	r2, [r4, #4]
 800f026:	68db      	ldr	r3, [r3, #12]
 800f028:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f02c:	6021      	str	r1, [r4, #0]
 800f02e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f032:	bd70      	pop	{r4, r5, r6, pc}
 800f034:	08010e0e 	.word	0x08010e0e
 800f038:	08010f0c 	.word	0x08010f0c

0800f03c <__multadd>:
 800f03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f040:	690d      	ldr	r5, [r1, #16]
 800f042:	4607      	mov	r7, r0
 800f044:	460c      	mov	r4, r1
 800f046:	461e      	mov	r6, r3
 800f048:	f101 0c14 	add.w	ip, r1, #20
 800f04c:	2000      	movs	r0, #0
 800f04e:	f8dc 3000 	ldr.w	r3, [ip]
 800f052:	b299      	uxth	r1, r3
 800f054:	fb02 6101 	mla	r1, r2, r1, r6
 800f058:	0c1e      	lsrs	r6, r3, #16
 800f05a:	0c0b      	lsrs	r3, r1, #16
 800f05c:	fb02 3306 	mla	r3, r2, r6, r3
 800f060:	b289      	uxth	r1, r1
 800f062:	3001      	adds	r0, #1
 800f064:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f068:	4285      	cmp	r5, r0
 800f06a:	f84c 1b04 	str.w	r1, [ip], #4
 800f06e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f072:	dcec      	bgt.n	800f04e <__multadd+0x12>
 800f074:	b30e      	cbz	r6, 800f0ba <__multadd+0x7e>
 800f076:	68a3      	ldr	r3, [r4, #8]
 800f078:	42ab      	cmp	r3, r5
 800f07a:	dc19      	bgt.n	800f0b0 <__multadd+0x74>
 800f07c:	6861      	ldr	r1, [r4, #4]
 800f07e:	4638      	mov	r0, r7
 800f080:	3101      	adds	r1, #1
 800f082:	f7ff ff79 	bl	800ef78 <_Balloc>
 800f086:	4680      	mov	r8, r0
 800f088:	b928      	cbnz	r0, 800f096 <__multadd+0x5a>
 800f08a:	4602      	mov	r2, r0
 800f08c:	4b0c      	ldr	r3, [pc, #48]	; (800f0c0 <__multadd+0x84>)
 800f08e:	480d      	ldr	r0, [pc, #52]	; (800f0c4 <__multadd+0x88>)
 800f090:	21b5      	movs	r1, #181	; 0xb5
 800f092:	f000 febf 	bl	800fe14 <__assert_func>
 800f096:	6922      	ldr	r2, [r4, #16]
 800f098:	3202      	adds	r2, #2
 800f09a:	f104 010c 	add.w	r1, r4, #12
 800f09e:	0092      	lsls	r2, r2, #2
 800f0a0:	300c      	adds	r0, #12
 800f0a2:	f7fc ffff 	bl	800c0a4 <memcpy>
 800f0a6:	4621      	mov	r1, r4
 800f0a8:	4638      	mov	r0, r7
 800f0aa:	f7ff ffa5 	bl	800eff8 <_Bfree>
 800f0ae:	4644      	mov	r4, r8
 800f0b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f0b4:	3501      	adds	r5, #1
 800f0b6:	615e      	str	r6, [r3, #20]
 800f0b8:	6125      	str	r5, [r4, #16]
 800f0ba:	4620      	mov	r0, r4
 800f0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0c0:	08010e80 	.word	0x08010e80
 800f0c4:	08010f0c 	.word	0x08010f0c

0800f0c8 <__s2b>:
 800f0c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0cc:	460c      	mov	r4, r1
 800f0ce:	4615      	mov	r5, r2
 800f0d0:	461f      	mov	r7, r3
 800f0d2:	2209      	movs	r2, #9
 800f0d4:	3308      	adds	r3, #8
 800f0d6:	4606      	mov	r6, r0
 800f0d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f0dc:	2100      	movs	r1, #0
 800f0de:	2201      	movs	r2, #1
 800f0e0:	429a      	cmp	r2, r3
 800f0e2:	db09      	blt.n	800f0f8 <__s2b+0x30>
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	f7ff ff47 	bl	800ef78 <_Balloc>
 800f0ea:	b940      	cbnz	r0, 800f0fe <__s2b+0x36>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	4b19      	ldr	r3, [pc, #100]	; (800f154 <__s2b+0x8c>)
 800f0f0:	4819      	ldr	r0, [pc, #100]	; (800f158 <__s2b+0x90>)
 800f0f2:	21ce      	movs	r1, #206	; 0xce
 800f0f4:	f000 fe8e 	bl	800fe14 <__assert_func>
 800f0f8:	0052      	lsls	r2, r2, #1
 800f0fa:	3101      	adds	r1, #1
 800f0fc:	e7f0      	b.n	800f0e0 <__s2b+0x18>
 800f0fe:	9b08      	ldr	r3, [sp, #32]
 800f100:	6143      	str	r3, [r0, #20]
 800f102:	2d09      	cmp	r5, #9
 800f104:	f04f 0301 	mov.w	r3, #1
 800f108:	6103      	str	r3, [r0, #16]
 800f10a:	dd16      	ble.n	800f13a <__s2b+0x72>
 800f10c:	f104 0909 	add.w	r9, r4, #9
 800f110:	46c8      	mov	r8, r9
 800f112:	442c      	add	r4, r5
 800f114:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f118:	4601      	mov	r1, r0
 800f11a:	3b30      	subs	r3, #48	; 0x30
 800f11c:	220a      	movs	r2, #10
 800f11e:	4630      	mov	r0, r6
 800f120:	f7ff ff8c 	bl	800f03c <__multadd>
 800f124:	45a0      	cmp	r8, r4
 800f126:	d1f5      	bne.n	800f114 <__s2b+0x4c>
 800f128:	f1a5 0408 	sub.w	r4, r5, #8
 800f12c:	444c      	add	r4, r9
 800f12e:	1b2d      	subs	r5, r5, r4
 800f130:	1963      	adds	r3, r4, r5
 800f132:	42bb      	cmp	r3, r7
 800f134:	db04      	blt.n	800f140 <__s2b+0x78>
 800f136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f13a:	340a      	adds	r4, #10
 800f13c:	2509      	movs	r5, #9
 800f13e:	e7f6      	b.n	800f12e <__s2b+0x66>
 800f140:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f144:	4601      	mov	r1, r0
 800f146:	3b30      	subs	r3, #48	; 0x30
 800f148:	220a      	movs	r2, #10
 800f14a:	4630      	mov	r0, r6
 800f14c:	f7ff ff76 	bl	800f03c <__multadd>
 800f150:	e7ee      	b.n	800f130 <__s2b+0x68>
 800f152:	bf00      	nop
 800f154:	08010e80 	.word	0x08010e80
 800f158:	08010f0c 	.word	0x08010f0c

0800f15c <__hi0bits>:
 800f15c:	0c03      	lsrs	r3, r0, #16
 800f15e:	041b      	lsls	r3, r3, #16
 800f160:	b9d3      	cbnz	r3, 800f198 <__hi0bits+0x3c>
 800f162:	0400      	lsls	r0, r0, #16
 800f164:	2310      	movs	r3, #16
 800f166:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f16a:	bf04      	itt	eq
 800f16c:	0200      	lsleq	r0, r0, #8
 800f16e:	3308      	addeq	r3, #8
 800f170:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f174:	bf04      	itt	eq
 800f176:	0100      	lsleq	r0, r0, #4
 800f178:	3304      	addeq	r3, #4
 800f17a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f17e:	bf04      	itt	eq
 800f180:	0080      	lsleq	r0, r0, #2
 800f182:	3302      	addeq	r3, #2
 800f184:	2800      	cmp	r0, #0
 800f186:	db05      	blt.n	800f194 <__hi0bits+0x38>
 800f188:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f18c:	f103 0301 	add.w	r3, r3, #1
 800f190:	bf08      	it	eq
 800f192:	2320      	moveq	r3, #32
 800f194:	4618      	mov	r0, r3
 800f196:	4770      	bx	lr
 800f198:	2300      	movs	r3, #0
 800f19a:	e7e4      	b.n	800f166 <__hi0bits+0xa>

0800f19c <__lo0bits>:
 800f19c:	6803      	ldr	r3, [r0, #0]
 800f19e:	f013 0207 	ands.w	r2, r3, #7
 800f1a2:	4601      	mov	r1, r0
 800f1a4:	d00b      	beq.n	800f1be <__lo0bits+0x22>
 800f1a6:	07da      	lsls	r2, r3, #31
 800f1a8:	d423      	bmi.n	800f1f2 <__lo0bits+0x56>
 800f1aa:	0798      	lsls	r0, r3, #30
 800f1ac:	bf49      	itett	mi
 800f1ae:	085b      	lsrmi	r3, r3, #1
 800f1b0:	089b      	lsrpl	r3, r3, #2
 800f1b2:	2001      	movmi	r0, #1
 800f1b4:	600b      	strmi	r3, [r1, #0]
 800f1b6:	bf5c      	itt	pl
 800f1b8:	600b      	strpl	r3, [r1, #0]
 800f1ba:	2002      	movpl	r0, #2
 800f1bc:	4770      	bx	lr
 800f1be:	b298      	uxth	r0, r3
 800f1c0:	b9a8      	cbnz	r0, 800f1ee <__lo0bits+0x52>
 800f1c2:	0c1b      	lsrs	r3, r3, #16
 800f1c4:	2010      	movs	r0, #16
 800f1c6:	b2da      	uxtb	r2, r3
 800f1c8:	b90a      	cbnz	r2, 800f1ce <__lo0bits+0x32>
 800f1ca:	3008      	adds	r0, #8
 800f1cc:	0a1b      	lsrs	r3, r3, #8
 800f1ce:	071a      	lsls	r2, r3, #28
 800f1d0:	bf04      	itt	eq
 800f1d2:	091b      	lsreq	r3, r3, #4
 800f1d4:	3004      	addeq	r0, #4
 800f1d6:	079a      	lsls	r2, r3, #30
 800f1d8:	bf04      	itt	eq
 800f1da:	089b      	lsreq	r3, r3, #2
 800f1dc:	3002      	addeq	r0, #2
 800f1de:	07da      	lsls	r2, r3, #31
 800f1e0:	d403      	bmi.n	800f1ea <__lo0bits+0x4e>
 800f1e2:	085b      	lsrs	r3, r3, #1
 800f1e4:	f100 0001 	add.w	r0, r0, #1
 800f1e8:	d005      	beq.n	800f1f6 <__lo0bits+0x5a>
 800f1ea:	600b      	str	r3, [r1, #0]
 800f1ec:	4770      	bx	lr
 800f1ee:	4610      	mov	r0, r2
 800f1f0:	e7e9      	b.n	800f1c6 <__lo0bits+0x2a>
 800f1f2:	2000      	movs	r0, #0
 800f1f4:	4770      	bx	lr
 800f1f6:	2020      	movs	r0, #32
 800f1f8:	4770      	bx	lr
	...

0800f1fc <__i2b>:
 800f1fc:	b510      	push	{r4, lr}
 800f1fe:	460c      	mov	r4, r1
 800f200:	2101      	movs	r1, #1
 800f202:	f7ff feb9 	bl	800ef78 <_Balloc>
 800f206:	4602      	mov	r2, r0
 800f208:	b928      	cbnz	r0, 800f216 <__i2b+0x1a>
 800f20a:	4b05      	ldr	r3, [pc, #20]	; (800f220 <__i2b+0x24>)
 800f20c:	4805      	ldr	r0, [pc, #20]	; (800f224 <__i2b+0x28>)
 800f20e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f212:	f000 fdff 	bl	800fe14 <__assert_func>
 800f216:	2301      	movs	r3, #1
 800f218:	6144      	str	r4, [r0, #20]
 800f21a:	6103      	str	r3, [r0, #16]
 800f21c:	bd10      	pop	{r4, pc}
 800f21e:	bf00      	nop
 800f220:	08010e80 	.word	0x08010e80
 800f224:	08010f0c 	.word	0x08010f0c

0800f228 <__multiply>:
 800f228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f22c:	4691      	mov	r9, r2
 800f22e:	690a      	ldr	r2, [r1, #16]
 800f230:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f234:	429a      	cmp	r2, r3
 800f236:	bfb8      	it	lt
 800f238:	460b      	movlt	r3, r1
 800f23a:	460c      	mov	r4, r1
 800f23c:	bfbc      	itt	lt
 800f23e:	464c      	movlt	r4, r9
 800f240:	4699      	movlt	r9, r3
 800f242:	6927      	ldr	r7, [r4, #16]
 800f244:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f248:	68a3      	ldr	r3, [r4, #8]
 800f24a:	6861      	ldr	r1, [r4, #4]
 800f24c:	eb07 060a 	add.w	r6, r7, sl
 800f250:	42b3      	cmp	r3, r6
 800f252:	b085      	sub	sp, #20
 800f254:	bfb8      	it	lt
 800f256:	3101      	addlt	r1, #1
 800f258:	f7ff fe8e 	bl	800ef78 <_Balloc>
 800f25c:	b930      	cbnz	r0, 800f26c <__multiply+0x44>
 800f25e:	4602      	mov	r2, r0
 800f260:	4b44      	ldr	r3, [pc, #272]	; (800f374 <__multiply+0x14c>)
 800f262:	4845      	ldr	r0, [pc, #276]	; (800f378 <__multiply+0x150>)
 800f264:	f240 115d 	movw	r1, #349	; 0x15d
 800f268:	f000 fdd4 	bl	800fe14 <__assert_func>
 800f26c:	f100 0514 	add.w	r5, r0, #20
 800f270:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f274:	462b      	mov	r3, r5
 800f276:	2200      	movs	r2, #0
 800f278:	4543      	cmp	r3, r8
 800f27a:	d321      	bcc.n	800f2c0 <__multiply+0x98>
 800f27c:	f104 0314 	add.w	r3, r4, #20
 800f280:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f284:	f109 0314 	add.w	r3, r9, #20
 800f288:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f28c:	9202      	str	r2, [sp, #8]
 800f28e:	1b3a      	subs	r2, r7, r4
 800f290:	3a15      	subs	r2, #21
 800f292:	f022 0203 	bic.w	r2, r2, #3
 800f296:	3204      	adds	r2, #4
 800f298:	f104 0115 	add.w	r1, r4, #21
 800f29c:	428f      	cmp	r7, r1
 800f29e:	bf38      	it	cc
 800f2a0:	2204      	movcc	r2, #4
 800f2a2:	9201      	str	r2, [sp, #4]
 800f2a4:	9a02      	ldr	r2, [sp, #8]
 800f2a6:	9303      	str	r3, [sp, #12]
 800f2a8:	429a      	cmp	r2, r3
 800f2aa:	d80c      	bhi.n	800f2c6 <__multiply+0x9e>
 800f2ac:	2e00      	cmp	r6, #0
 800f2ae:	dd03      	ble.n	800f2b8 <__multiply+0x90>
 800f2b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d05a      	beq.n	800f36e <__multiply+0x146>
 800f2b8:	6106      	str	r6, [r0, #16]
 800f2ba:	b005      	add	sp, #20
 800f2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2c0:	f843 2b04 	str.w	r2, [r3], #4
 800f2c4:	e7d8      	b.n	800f278 <__multiply+0x50>
 800f2c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800f2ca:	f1ba 0f00 	cmp.w	sl, #0
 800f2ce:	d024      	beq.n	800f31a <__multiply+0xf2>
 800f2d0:	f104 0e14 	add.w	lr, r4, #20
 800f2d4:	46a9      	mov	r9, r5
 800f2d6:	f04f 0c00 	mov.w	ip, #0
 800f2da:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f2de:	f8d9 1000 	ldr.w	r1, [r9]
 800f2e2:	fa1f fb82 	uxth.w	fp, r2
 800f2e6:	b289      	uxth	r1, r1
 800f2e8:	fb0a 110b 	mla	r1, sl, fp, r1
 800f2ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f2f0:	f8d9 2000 	ldr.w	r2, [r9]
 800f2f4:	4461      	add	r1, ip
 800f2f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f2fa:	fb0a c20b 	mla	r2, sl, fp, ip
 800f2fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f302:	b289      	uxth	r1, r1
 800f304:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f308:	4577      	cmp	r7, lr
 800f30a:	f849 1b04 	str.w	r1, [r9], #4
 800f30e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f312:	d8e2      	bhi.n	800f2da <__multiply+0xb2>
 800f314:	9a01      	ldr	r2, [sp, #4]
 800f316:	f845 c002 	str.w	ip, [r5, r2]
 800f31a:	9a03      	ldr	r2, [sp, #12]
 800f31c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f320:	3304      	adds	r3, #4
 800f322:	f1b9 0f00 	cmp.w	r9, #0
 800f326:	d020      	beq.n	800f36a <__multiply+0x142>
 800f328:	6829      	ldr	r1, [r5, #0]
 800f32a:	f104 0c14 	add.w	ip, r4, #20
 800f32e:	46ae      	mov	lr, r5
 800f330:	f04f 0a00 	mov.w	sl, #0
 800f334:	f8bc b000 	ldrh.w	fp, [ip]
 800f338:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f33c:	fb09 220b 	mla	r2, r9, fp, r2
 800f340:	4492      	add	sl, r2
 800f342:	b289      	uxth	r1, r1
 800f344:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f348:	f84e 1b04 	str.w	r1, [lr], #4
 800f34c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f350:	f8be 1000 	ldrh.w	r1, [lr]
 800f354:	0c12      	lsrs	r2, r2, #16
 800f356:	fb09 1102 	mla	r1, r9, r2, r1
 800f35a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f35e:	4567      	cmp	r7, ip
 800f360:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f364:	d8e6      	bhi.n	800f334 <__multiply+0x10c>
 800f366:	9a01      	ldr	r2, [sp, #4]
 800f368:	50a9      	str	r1, [r5, r2]
 800f36a:	3504      	adds	r5, #4
 800f36c:	e79a      	b.n	800f2a4 <__multiply+0x7c>
 800f36e:	3e01      	subs	r6, #1
 800f370:	e79c      	b.n	800f2ac <__multiply+0x84>
 800f372:	bf00      	nop
 800f374:	08010e80 	.word	0x08010e80
 800f378:	08010f0c 	.word	0x08010f0c

0800f37c <__pow5mult>:
 800f37c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f380:	4615      	mov	r5, r2
 800f382:	f012 0203 	ands.w	r2, r2, #3
 800f386:	4606      	mov	r6, r0
 800f388:	460f      	mov	r7, r1
 800f38a:	d007      	beq.n	800f39c <__pow5mult+0x20>
 800f38c:	4c25      	ldr	r4, [pc, #148]	; (800f424 <__pow5mult+0xa8>)
 800f38e:	3a01      	subs	r2, #1
 800f390:	2300      	movs	r3, #0
 800f392:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f396:	f7ff fe51 	bl	800f03c <__multadd>
 800f39a:	4607      	mov	r7, r0
 800f39c:	10ad      	asrs	r5, r5, #2
 800f39e:	d03d      	beq.n	800f41c <__pow5mult+0xa0>
 800f3a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f3a2:	b97c      	cbnz	r4, 800f3c4 <__pow5mult+0x48>
 800f3a4:	2010      	movs	r0, #16
 800f3a6:	f7ff fdcd 	bl	800ef44 <malloc>
 800f3aa:	4602      	mov	r2, r0
 800f3ac:	6270      	str	r0, [r6, #36]	; 0x24
 800f3ae:	b928      	cbnz	r0, 800f3bc <__pow5mult+0x40>
 800f3b0:	4b1d      	ldr	r3, [pc, #116]	; (800f428 <__pow5mult+0xac>)
 800f3b2:	481e      	ldr	r0, [pc, #120]	; (800f42c <__pow5mult+0xb0>)
 800f3b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f3b8:	f000 fd2c 	bl	800fe14 <__assert_func>
 800f3bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f3c0:	6004      	str	r4, [r0, #0]
 800f3c2:	60c4      	str	r4, [r0, #12]
 800f3c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f3c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f3cc:	b94c      	cbnz	r4, 800f3e2 <__pow5mult+0x66>
 800f3ce:	f240 2171 	movw	r1, #625	; 0x271
 800f3d2:	4630      	mov	r0, r6
 800f3d4:	f7ff ff12 	bl	800f1fc <__i2b>
 800f3d8:	2300      	movs	r3, #0
 800f3da:	f8c8 0008 	str.w	r0, [r8, #8]
 800f3de:	4604      	mov	r4, r0
 800f3e0:	6003      	str	r3, [r0, #0]
 800f3e2:	f04f 0900 	mov.w	r9, #0
 800f3e6:	07eb      	lsls	r3, r5, #31
 800f3e8:	d50a      	bpl.n	800f400 <__pow5mult+0x84>
 800f3ea:	4639      	mov	r1, r7
 800f3ec:	4622      	mov	r2, r4
 800f3ee:	4630      	mov	r0, r6
 800f3f0:	f7ff ff1a 	bl	800f228 <__multiply>
 800f3f4:	4639      	mov	r1, r7
 800f3f6:	4680      	mov	r8, r0
 800f3f8:	4630      	mov	r0, r6
 800f3fa:	f7ff fdfd 	bl	800eff8 <_Bfree>
 800f3fe:	4647      	mov	r7, r8
 800f400:	106d      	asrs	r5, r5, #1
 800f402:	d00b      	beq.n	800f41c <__pow5mult+0xa0>
 800f404:	6820      	ldr	r0, [r4, #0]
 800f406:	b938      	cbnz	r0, 800f418 <__pow5mult+0x9c>
 800f408:	4622      	mov	r2, r4
 800f40a:	4621      	mov	r1, r4
 800f40c:	4630      	mov	r0, r6
 800f40e:	f7ff ff0b 	bl	800f228 <__multiply>
 800f412:	6020      	str	r0, [r4, #0]
 800f414:	f8c0 9000 	str.w	r9, [r0]
 800f418:	4604      	mov	r4, r0
 800f41a:	e7e4      	b.n	800f3e6 <__pow5mult+0x6a>
 800f41c:	4638      	mov	r0, r7
 800f41e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f422:	bf00      	nop
 800f424:	08011058 	.word	0x08011058
 800f428:	08010e0e 	.word	0x08010e0e
 800f42c:	08010f0c 	.word	0x08010f0c

0800f430 <__lshift>:
 800f430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f434:	460c      	mov	r4, r1
 800f436:	6849      	ldr	r1, [r1, #4]
 800f438:	6923      	ldr	r3, [r4, #16]
 800f43a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f43e:	68a3      	ldr	r3, [r4, #8]
 800f440:	4607      	mov	r7, r0
 800f442:	4691      	mov	r9, r2
 800f444:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f448:	f108 0601 	add.w	r6, r8, #1
 800f44c:	42b3      	cmp	r3, r6
 800f44e:	db0b      	blt.n	800f468 <__lshift+0x38>
 800f450:	4638      	mov	r0, r7
 800f452:	f7ff fd91 	bl	800ef78 <_Balloc>
 800f456:	4605      	mov	r5, r0
 800f458:	b948      	cbnz	r0, 800f46e <__lshift+0x3e>
 800f45a:	4602      	mov	r2, r0
 800f45c:	4b2a      	ldr	r3, [pc, #168]	; (800f508 <__lshift+0xd8>)
 800f45e:	482b      	ldr	r0, [pc, #172]	; (800f50c <__lshift+0xdc>)
 800f460:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f464:	f000 fcd6 	bl	800fe14 <__assert_func>
 800f468:	3101      	adds	r1, #1
 800f46a:	005b      	lsls	r3, r3, #1
 800f46c:	e7ee      	b.n	800f44c <__lshift+0x1c>
 800f46e:	2300      	movs	r3, #0
 800f470:	f100 0114 	add.w	r1, r0, #20
 800f474:	f100 0210 	add.w	r2, r0, #16
 800f478:	4618      	mov	r0, r3
 800f47a:	4553      	cmp	r3, sl
 800f47c:	db37      	blt.n	800f4ee <__lshift+0xbe>
 800f47e:	6920      	ldr	r0, [r4, #16]
 800f480:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f484:	f104 0314 	add.w	r3, r4, #20
 800f488:	f019 091f 	ands.w	r9, r9, #31
 800f48c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f490:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f494:	d02f      	beq.n	800f4f6 <__lshift+0xc6>
 800f496:	f1c9 0e20 	rsb	lr, r9, #32
 800f49a:	468a      	mov	sl, r1
 800f49c:	f04f 0c00 	mov.w	ip, #0
 800f4a0:	681a      	ldr	r2, [r3, #0]
 800f4a2:	fa02 f209 	lsl.w	r2, r2, r9
 800f4a6:	ea42 020c 	orr.w	r2, r2, ip
 800f4aa:	f84a 2b04 	str.w	r2, [sl], #4
 800f4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4b2:	4298      	cmp	r0, r3
 800f4b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f4b8:	d8f2      	bhi.n	800f4a0 <__lshift+0x70>
 800f4ba:	1b03      	subs	r3, r0, r4
 800f4bc:	3b15      	subs	r3, #21
 800f4be:	f023 0303 	bic.w	r3, r3, #3
 800f4c2:	3304      	adds	r3, #4
 800f4c4:	f104 0215 	add.w	r2, r4, #21
 800f4c8:	4290      	cmp	r0, r2
 800f4ca:	bf38      	it	cc
 800f4cc:	2304      	movcc	r3, #4
 800f4ce:	f841 c003 	str.w	ip, [r1, r3]
 800f4d2:	f1bc 0f00 	cmp.w	ip, #0
 800f4d6:	d001      	beq.n	800f4dc <__lshift+0xac>
 800f4d8:	f108 0602 	add.w	r6, r8, #2
 800f4dc:	3e01      	subs	r6, #1
 800f4de:	4638      	mov	r0, r7
 800f4e0:	612e      	str	r6, [r5, #16]
 800f4e2:	4621      	mov	r1, r4
 800f4e4:	f7ff fd88 	bl	800eff8 <_Bfree>
 800f4e8:	4628      	mov	r0, r5
 800f4ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	e7c1      	b.n	800f47a <__lshift+0x4a>
 800f4f6:	3904      	subs	r1, #4
 800f4f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f500:	4298      	cmp	r0, r3
 800f502:	d8f9      	bhi.n	800f4f8 <__lshift+0xc8>
 800f504:	e7ea      	b.n	800f4dc <__lshift+0xac>
 800f506:	bf00      	nop
 800f508:	08010e80 	.word	0x08010e80
 800f50c:	08010f0c 	.word	0x08010f0c

0800f510 <__mcmp>:
 800f510:	b530      	push	{r4, r5, lr}
 800f512:	6902      	ldr	r2, [r0, #16]
 800f514:	690c      	ldr	r4, [r1, #16]
 800f516:	1b12      	subs	r2, r2, r4
 800f518:	d10e      	bne.n	800f538 <__mcmp+0x28>
 800f51a:	f100 0314 	add.w	r3, r0, #20
 800f51e:	3114      	adds	r1, #20
 800f520:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f524:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f528:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f52c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f530:	42a5      	cmp	r5, r4
 800f532:	d003      	beq.n	800f53c <__mcmp+0x2c>
 800f534:	d305      	bcc.n	800f542 <__mcmp+0x32>
 800f536:	2201      	movs	r2, #1
 800f538:	4610      	mov	r0, r2
 800f53a:	bd30      	pop	{r4, r5, pc}
 800f53c:	4283      	cmp	r3, r0
 800f53e:	d3f3      	bcc.n	800f528 <__mcmp+0x18>
 800f540:	e7fa      	b.n	800f538 <__mcmp+0x28>
 800f542:	f04f 32ff 	mov.w	r2, #4294967295
 800f546:	e7f7      	b.n	800f538 <__mcmp+0x28>

0800f548 <__mdiff>:
 800f548:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f54c:	460c      	mov	r4, r1
 800f54e:	4606      	mov	r6, r0
 800f550:	4611      	mov	r1, r2
 800f552:	4620      	mov	r0, r4
 800f554:	4690      	mov	r8, r2
 800f556:	f7ff ffdb 	bl	800f510 <__mcmp>
 800f55a:	1e05      	subs	r5, r0, #0
 800f55c:	d110      	bne.n	800f580 <__mdiff+0x38>
 800f55e:	4629      	mov	r1, r5
 800f560:	4630      	mov	r0, r6
 800f562:	f7ff fd09 	bl	800ef78 <_Balloc>
 800f566:	b930      	cbnz	r0, 800f576 <__mdiff+0x2e>
 800f568:	4b3a      	ldr	r3, [pc, #232]	; (800f654 <__mdiff+0x10c>)
 800f56a:	4602      	mov	r2, r0
 800f56c:	f240 2132 	movw	r1, #562	; 0x232
 800f570:	4839      	ldr	r0, [pc, #228]	; (800f658 <__mdiff+0x110>)
 800f572:	f000 fc4f 	bl	800fe14 <__assert_func>
 800f576:	2301      	movs	r3, #1
 800f578:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f57c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f580:	bfa4      	itt	ge
 800f582:	4643      	movge	r3, r8
 800f584:	46a0      	movge	r8, r4
 800f586:	4630      	mov	r0, r6
 800f588:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f58c:	bfa6      	itte	ge
 800f58e:	461c      	movge	r4, r3
 800f590:	2500      	movge	r5, #0
 800f592:	2501      	movlt	r5, #1
 800f594:	f7ff fcf0 	bl	800ef78 <_Balloc>
 800f598:	b920      	cbnz	r0, 800f5a4 <__mdiff+0x5c>
 800f59a:	4b2e      	ldr	r3, [pc, #184]	; (800f654 <__mdiff+0x10c>)
 800f59c:	4602      	mov	r2, r0
 800f59e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f5a2:	e7e5      	b.n	800f570 <__mdiff+0x28>
 800f5a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f5a8:	6926      	ldr	r6, [r4, #16]
 800f5aa:	60c5      	str	r5, [r0, #12]
 800f5ac:	f104 0914 	add.w	r9, r4, #20
 800f5b0:	f108 0514 	add.w	r5, r8, #20
 800f5b4:	f100 0e14 	add.w	lr, r0, #20
 800f5b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f5bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f5c0:	f108 0210 	add.w	r2, r8, #16
 800f5c4:	46f2      	mov	sl, lr
 800f5c6:	2100      	movs	r1, #0
 800f5c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800f5cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f5d0:	fa1f f883 	uxth.w	r8, r3
 800f5d4:	fa11 f18b 	uxtah	r1, r1, fp
 800f5d8:	0c1b      	lsrs	r3, r3, #16
 800f5da:	eba1 0808 	sub.w	r8, r1, r8
 800f5de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f5e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f5e6:	fa1f f888 	uxth.w	r8, r8
 800f5ea:	1419      	asrs	r1, r3, #16
 800f5ec:	454e      	cmp	r6, r9
 800f5ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f5f2:	f84a 3b04 	str.w	r3, [sl], #4
 800f5f6:	d8e7      	bhi.n	800f5c8 <__mdiff+0x80>
 800f5f8:	1b33      	subs	r3, r6, r4
 800f5fa:	3b15      	subs	r3, #21
 800f5fc:	f023 0303 	bic.w	r3, r3, #3
 800f600:	3304      	adds	r3, #4
 800f602:	3415      	adds	r4, #21
 800f604:	42a6      	cmp	r6, r4
 800f606:	bf38      	it	cc
 800f608:	2304      	movcc	r3, #4
 800f60a:	441d      	add	r5, r3
 800f60c:	4473      	add	r3, lr
 800f60e:	469e      	mov	lr, r3
 800f610:	462e      	mov	r6, r5
 800f612:	4566      	cmp	r6, ip
 800f614:	d30e      	bcc.n	800f634 <__mdiff+0xec>
 800f616:	f10c 0203 	add.w	r2, ip, #3
 800f61a:	1b52      	subs	r2, r2, r5
 800f61c:	f022 0203 	bic.w	r2, r2, #3
 800f620:	3d03      	subs	r5, #3
 800f622:	45ac      	cmp	ip, r5
 800f624:	bf38      	it	cc
 800f626:	2200      	movcc	r2, #0
 800f628:	441a      	add	r2, r3
 800f62a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f62e:	b17b      	cbz	r3, 800f650 <__mdiff+0x108>
 800f630:	6107      	str	r7, [r0, #16]
 800f632:	e7a3      	b.n	800f57c <__mdiff+0x34>
 800f634:	f856 8b04 	ldr.w	r8, [r6], #4
 800f638:	fa11 f288 	uxtah	r2, r1, r8
 800f63c:	1414      	asrs	r4, r2, #16
 800f63e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f642:	b292      	uxth	r2, r2
 800f644:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f648:	f84e 2b04 	str.w	r2, [lr], #4
 800f64c:	1421      	asrs	r1, r4, #16
 800f64e:	e7e0      	b.n	800f612 <__mdiff+0xca>
 800f650:	3f01      	subs	r7, #1
 800f652:	e7ea      	b.n	800f62a <__mdiff+0xe2>
 800f654:	08010e80 	.word	0x08010e80
 800f658:	08010f0c 	.word	0x08010f0c

0800f65c <__ulp>:
 800f65c:	b082      	sub	sp, #8
 800f65e:	ed8d 0b00 	vstr	d0, [sp]
 800f662:	9b01      	ldr	r3, [sp, #4]
 800f664:	4912      	ldr	r1, [pc, #72]	; (800f6b0 <__ulp+0x54>)
 800f666:	4019      	ands	r1, r3
 800f668:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f66c:	2900      	cmp	r1, #0
 800f66e:	dd05      	ble.n	800f67c <__ulp+0x20>
 800f670:	2200      	movs	r2, #0
 800f672:	460b      	mov	r3, r1
 800f674:	ec43 2b10 	vmov	d0, r2, r3
 800f678:	b002      	add	sp, #8
 800f67a:	4770      	bx	lr
 800f67c:	4249      	negs	r1, r1
 800f67e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f682:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f686:	f04f 0200 	mov.w	r2, #0
 800f68a:	f04f 0300 	mov.w	r3, #0
 800f68e:	da04      	bge.n	800f69a <__ulp+0x3e>
 800f690:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f694:	fa41 f300 	asr.w	r3, r1, r0
 800f698:	e7ec      	b.n	800f674 <__ulp+0x18>
 800f69a:	f1a0 0114 	sub.w	r1, r0, #20
 800f69e:	291e      	cmp	r1, #30
 800f6a0:	bfda      	itte	le
 800f6a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f6a6:	fa20 f101 	lsrle.w	r1, r0, r1
 800f6aa:	2101      	movgt	r1, #1
 800f6ac:	460a      	mov	r2, r1
 800f6ae:	e7e1      	b.n	800f674 <__ulp+0x18>
 800f6b0:	7ff00000 	.word	0x7ff00000

0800f6b4 <__b2d>:
 800f6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6b6:	6905      	ldr	r5, [r0, #16]
 800f6b8:	f100 0714 	add.w	r7, r0, #20
 800f6bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f6c0:	1f2e      	subs	r6, r5, #4
 800f6c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f6c6:	4620      	mov	r0, r4
 800f6c8:	f7ff fd48 	bl	800f15c <__hi0bits>
 800f6cc:	f1c0 0320 	rsb	r3, r0, #32
 800f6d0:	280a      	cmp	r0, #10
 800f6d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f750 <__b2d+0x9c>
 800f6d6:	600b      	str	r3, [r1, #0]
 800f6d8:	dc14      	bgt.n	800f704 <__b2d+0x50>
 800f6da:	f1c0 0e0b 	rsb	lr, r0, #11
 800f6de:	fa24 f10e 	lsr.w	r1, r4, lr
 800f6e2:	42b7      	cmp	r7, r6
 800f6e4:	ea41 030c 	orr.w	r3, r1, ip
 800f6e8:	bf34      	ite	cc
 800f6ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f6ee:	2100      	movcs	r1, #0
 800f6f0:	3015      	adds	r0, #21
 800f6f2:	fa04 f000 	lsl.w	r0, r4, r0
 800f6f6:	fa21 f10e 	lsr.w	r1, r1, lr
 800f6fa:	ea40 0201 	orr.w	r2, r0, r1
 800f6fe:	ec43 2b10 	vmov	d0, r2, r3
 800f702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f704:	42b7      	cmp	r7, r6
 800f706:	bf3a      	itte	cc
 800f708:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f70c:	f1a5 0608 	subcc.w	r6, r5, #8
 800f710:	2100      	movcs	r1, #0
 800f712:	380b      	subs	r0, #11
 800f714:	d017      	beq.n	800f746 <__b2d+0x92>
 800f716:	f1c0 0c20 	rsb	ip, r0, #32
 800f71a:	fa04 f500 	lsl.w	r5, r4, r0
 800f71e:	42be      	cmp	r6, r7
 800f720:	fa21 f40c 	lsr.w	r4, r1, ip
 800f724:	ea45 0504 	orr.w	r5, r5, r4
 800f728:	bf8c      	ite	hi
 800f72a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f72e:	2400      	movls	r4, #0
 800f730:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f734:	fa01 f000 	lsl.w	r0, r1, r0
 800f738:	fa24 f40c 	lsr.w	r4, r4, ip
 800f73c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f740:	ea40 0204 	orr.w	r2, r0, r4
 800f744:	e7db      	b.n	800f6fe <__b2d+0x4a>
 800f746:	ea44 030c 	orr.w	r3, r4, ip
 800f74a:	460a      	mov	r2, r1
 800f74c:	e7d7      	b.n	800f6fe <__b2d+0x4a>
 800f74e:	bf00      	nop
 800f750:	3ff00000 	.word	0x3ff00000

0800f754 <__d2b>:
 800f754:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f758:	4689      	mov	r9, r1
 800f75a:	2101      	movs	r1, #1
 800f75c:	ec57 6b10 	vmov	r6, r7, d0
 800f760:	4690      	mov	r8, r2
 800f762:	f7ff fc09 	bl	800ef78 <_Balloc>
 800f766:	4604      	mov	r4, r0
 800f768:	b930      	cbnz	r0, 800f778 <__d2b+0x24>
 800f76a:	4602      	mov	r2, r0
 800f76c:	4b25      	ldr	r3, [pc, #148]	; (800f804 <__d2b+0xb0>)
 800f76e:	4826      	ldr	r0, [pc, #152]	; (800f808 <__d2b+0xb4>)
 800f770:	f240 310a 	movw	r1, #778	; 0x30a
 800f774:	f000 fb4e 	bl	800fe14 <__assert_func>
 800f778:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f77c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f780:	bb35      	cbnz	r5, 800f7d0 <__d2b+0x7c>
 800f782:	2e00      	cmp	r6, #0
 800f784:	9301      	str	r3, [sp, #4]
 800f786:	d028      	beq.n	800f7da <__d2b+0x86>
 800f788:	4668      	mov	r0, sp
 800f78a:	9600      	str	r6, [sp, #0]
 800f78c:	f7ff fd06 	bl	800f19c <__lo0bits>
 800f790:	9900      	ldr	r1, [sp, #0]
 800f792:	b300      	cbz	r0, 800f7d6 <__d2b+0x82>
 800f794:	9a01      	ldr	r2, [sp, #4]
 800f796:	f1c0 0320 	rsb	r3, r0, #32
 800f79a:	fa02 f303 	lsl.w	r3, r2, r3
 800f79e:	430b      	orrs	r3, r1
 800f7a0:	40c2      	lsrs	r2, r0
 800f7a2:	6163      	str	r3, [r4, #20]
 800f7a4:	9201      	str	r2, [sp, #4]
 800f7a6:	9b01      	ldr	r3, [sp, #4]
 800f7a8:	61a3      	str	r3, [r4, #24]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	bf14      	ite	ne
 800f7ae:	2202      	movne	r2, #2
 800f7b0:	2201      	moveq	r2, #1
 800f7b2:	6122      	str	r2, [r4, #16]
 800f7b4:	b1d5      	cbz	r5, 800f7ec <__d2b+0x98>
 800f7b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f7ba:	4405      	add	r5, r0
 800f7bc:	f8c9 5000 	str.w	r5, [r9]
 800f7c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f7c4:	f8c8 0000 	str.w	r0, [r8]
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	b003      	add	sp, #12
 800f7cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f7d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f7d4:	e7d5      	b.n	800f782 <__d2b+0x2e>
 800f7d6:	6161      	str	r1, [r4, #20]
 800f7d8:	e7e5      	b.n	800f7a6 <__d2b+0x52>
 800f7da:	a801      	add	r0, sp, #4
 800f7dc:	f7ff fcde 	bl	800f19c <__lo0bits>
 800f7e0:	9b01      	ldr	r3, [sp, #4]
 800f7e2:	6163      	str	r3, [r4, #20]
 800f7e4:	2201      	movs	r2, #1
 800f7e6:	6122      	str	r2, [r4, #16]
 800f7e8:	3020      	adds	r0, #32
 800f7ea:	e7e3      	b.n	800f7b4 <__d2b+0x60>
 800f7ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f7f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f7f4:	f8c9 0000 	str.w	r0, [r9]
 800f7f8:	6918      	ldr	r0, [r3, #16]
 800f7fa:	f7ff fcaf 	bl	800f15c <__hi0bits>
 800f7fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f802:	e7df      	b.n	800f7c4 <__d2b+0x70>
 800f804:	08010e80 	.word	0x08010e80
 800f808:	08010f0c 	.word	0x08010f0c

0800f80c <__ratio>:
 800f80c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f810:	4688      	mov	r8, r1
 800f812:	4669      	mov	r1, sp
 800f814:	4681      	mov	r9, r0
 800f816:	f7ff ff4d 	bl	800f6b4 <__b2d>
 800f81a:	a901      	add	r1, sp, #4
 800f81c:	4640      	mov	r0, r8
 800f81e:	ec55 4b10 	vmov	r4, r5, d0
 800f822:	f7ff ff47 	bl	800f6b4 <__b2d>
 800f826:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f82a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f82e:	eba3 0c02 	sub.w	ip, r3, r2
 800f832:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f836:	1a9b      	subs	r3, r3, r2
 800f838:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f83c:	ec51 0b10 	vmov	r0, r1, d0
 800f840:	2b00      	cmp	r3, #0
 800f842:	bfd6      	itet	le
 800f844:	460a      	movle	r2, r1
 800f846:	462a      	movgt	r2, r5
 800f848:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f84c:	468b      	mov	fp, r1
 800f84e:	462f      	mov	r7, r5
 800f850:	bfd4      	ite	le
 800f852:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f856:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f85a:	4620      	mov	r0, r4
 800f85c:	ee10 2a10 	vmov	r2, s0
 800f860:	465b      	mov	r3, fp
 800f862:	4639      	mov	r1, r7
 800f864:	f7f0 fffa 	bl	800085c <__aeabi_ddiv>
 800f868:	ec41 0b10 	vmov	d0, r0, r1
 800f86c:	b003      	add	sp, #12
 800f86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f872 <__copybits>:
 800f872:	3901      	subs	r1, #1
 800f874:	b570      	push	{r4, r5, r6, lr}
 800f876:	1149      	asrs	r1, r1, #5
 800f878:	6914      	ldr	r4, [r2, #16]
 800f87a:	3101      	adds	r1, #1
 800f87c:	f102 0314 	add.w	r3, r2, #20
 800f880:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f884:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f888:	1f05      	subs	r5, r0, #4
 800f88a:	42a3      	cmp	r3, r4
 800f88c:	d30c      	bcc.n	800f8a8 <__copybits+0x36>
 800f88e:	1aa3      	subs	r3, r4, r2
 800f890:	3b11      	subs	r3, #17
 800f892:	f023 0303 	bic.w	r3, r3, #3
 800f896:	3211      	adds	r2, #17
 800f898:	42a2      	cmp	r2, r4
 800f89a:	bf88      	it	hi
 800f89c:	2300      	movhi	r3, #0
 800f89e:	4418      	add	r0, r3
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	4288      	cmp	r0, r1
 800f8a4:	d305      	bcc.n	800f8b2 <__copybits+0x40>
 800f8a6:	bd70      	pop	{r4, r5, r6, pc}
 800f8a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800f8ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800f8b0:	e7eb      	b.n	800f88a <__copybits+0x18>
 800f8b2:	f840 3b04 	str.w	r3, [r0], #4
 800f8b6:	e7f4      	b.n	800f8a2 <__copybits+0x30>

0800f8b8 <__any_on>:
 800f8b8:	f100 0214 	add.w	r2, r0, #20
 800f8bc:	6900      	ldr	r0, [r0, #16]
 800f8be:	114b      	asrs	r3, r1, #5
 800f8c0:	4298      	cmp	r0, r3
 800f8c2:	b510      	push	{r4, lr}
 800f8c4:	db11      	blt.n	800f8ea <__any_on+0x32>
 800f8c6:	dd0a      	ble.n	800f8de <__any_on+0x26>
 800f8c8:	f011 011f 	ands.w	r1, r1, #31
 800f8cc:	d007      	beq.n	800f8de <__any_on+0x26>
 800f8ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f8d2:	fa24 f001 	lsr.w	r0, r4, r1
 800f8d6:	fa00 f101 	lsl.w	r1, r0, r1
 800f8da:	428c      	cmp	r4, r1
 800f8dc:	d10b      	bne.n	800f8f6 <__any_on+0x3e>
 800f8de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f8e2:	4293      	cmp	r3, r2
 800f8e4:	d803      	bhi.n	800f8ee <__any_on+0x36>
 800f8e6:	2000      	movs	r0, #0
 800f8e8:	bd10      	pop	{r4, pc}
 800f8ea:	4603      	mov	r3, r0
 800f8ec:	e7f7      	b.n	800f8de <__any_on+0x26>
 800f8ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8f2:	2900      	cmp	r1, #0
 800f8f4:	d0f5      	beq.n	800f8e2 <__any_on+0x2a>
 800f8f6:	2001      	movs	r0, #1
 800f8f8:	e7f6      	b.n	800f8e8 <__any_on+0x30>

0800f8fa <_calloc_r>:
 800f8fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f8fc:	fba1 2402 	umull	r2, r4, r1, r2
 800f900:	b94c      	cbnz	r4, 800f916 <_calloc_r+0x1c>
 800f902:	4611      	mov	r1, r2
 800f904:	9201      	str	r2, [sp, #4]
 800f906:	f000 f87b 	bl	800fa00 <_malloc_r>
 800f90a:	9a01      	ldr	r2, [sp, #4]
 800f90c:	4605      	mov	r5, r0
 800f90e:	b930      	cbnz	r0, 800f91e <_calloc_r+0x24>
 800f910:	4628      	mov	r0, r5
 800f912:	b003      	add	sp, #12
 800f914:	bd30      	pop	{r4, r5, pc}
 800f916:	220c      	movs	r2, #12
 800f918:	6002      	str	r2, [r0, #0]
 800f91a:	2500      	movs	r5, #0
 800f91c:	e7f8      	b.n	800f910 <_calloc_r+0x16>
 800f91e:	4621      	mov	r1, r4
 800f920:	f7fc fbce 	bl	800c0c0 <memset>
 800f924:	e7f4      	b.n	800f910 <_calloc_r+0x16>
	...

0800f928 <_free_r>:
 800f928:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f92a:	2900      	cmp	r1, #0
 800f92c:	d044      	beq.n	800f9b8 <_free_r+0x90>
 800f92e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f932:	9001      	str	r0, [sp, #4]
 800f934:	2b00      	cmp	r3, #0
 800f936:	f1a1 0404 	sub.w	r4, r1, #4
 800f93a:	bfb8      	it	lt
 800f93c:	18e4      	addlt	r4, r4, r3
 800f93e:	f000 fab3 	bl	800fea8 <__malloc_lock>
 800f942:	4a1e      	ldr	r2, [pc, #120]	; (800f9bc <_free_r+0x94>)
 800f944:	9801      	ldr	r0, [sp, #4]
 800f946:	6813      	ldr	r3, [r2, #0]
 800f948:	b933      	cbnz	r3, 800f958 <_free_r+0x30>
 800f94a:	6063      	str	r3, [r4, #4]
 800f94c:	6014      	str	r4, [r2, #0]
 800f94e:	b003      	add	sp, #12
 800f950:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f954:	f000 baae 	b.w	800feb4 <__malloc_unlock>
 800f958:	42a3      	cmp	r3, r4
 800f95a:	d908      	bls.n	800f96e <_free_r+0x46>
 800f95c:	6825      	ldr	r5, [r4, #0]
 800f95e:	1961      	adds	r1, r4, r5
 800f960:	428b      	cmp	r3, r1
 800f962:	bf01      	itttt	eq
 800f964:	6819      	ldreq	r1, [r3, #0]
 800f966:	685b      	ldreq	r3, [r3, #4]
 800f968:	1949      	addeq	r1, r1, r5
 800f96a:	6021      	streq	r1, [r4, #0]
 800f96c:	e7ed      	b.n	800f94a <_free_r+0x22>
 800f96e:	461a      	mov	r2, r3
 800f970:	685b      	ldr	r3, [r3, #4]
 800f972:	b10b      	cbz	r3, 800f978 <_free_r+0x50>
 800f974:	42a3      	cmp	r3, r4
 800f976:	d9fa      	bls.n	800f96e <_free_r+0x46>
 800f978:	6811      	ldr	r1, [r2, #0]
 800f97a:	1855      	adds	r5, r2, r1
 800f97c:	42a5      	cmp	r5, r4
 800f97e:	d10b      	bne.n	800f998 <_free_r+0x70>
 800f980:	6824      	ldr	r4, [r4, #0]
 800f982:	4421      	add	r1, r4
 800f984:	1854      	adds	r4, r2, r1
 800f986:	42a3      	cmp	r3, r4
 800f988:	6011      	str	r1, [r2, #0]
 800f98a:	d1e0      	bne.n	800f94e <_free_r+0x26>
 800f98c:	681c      	ldr	r4, [r3, #0]
 800f98e:	685b      	ldr	r3, [r3, #4]
 800f990:	6053      	str	r3, [r2, #4]
 800f992:	4421      	add	r1, r4
 800f994:	6011      	str	r1, [r2, #0]
 800f996:	e7da      	b.n	800f94e <_free_r+0x26>
 800f998:	d902      	bls.n	800f9a0 <_free_r+0x78>
 800f99a:	230c      	movs	r3, #12
 800f99c:	6003      	str	r3, [r0, #0]
 800f99e:	e7d6      	b.n	800f94e <_free_r+0x26>
 800f9a0:	6825      	ldr	r5, [r4, #0]
 800f9a2:	1961      	adds	r1, r4, r5
 800f9a4:	428b      	cmp	r3, r1
 800f9a6:	bf04      	itt	eq
 800f9a8:	6819      	ldreq	r1, [r3, #0]
 800f9aa:	685b      	ldreq	r3, [r3, #4]
 800f9ac:	6063      	str	r3, [r4, #4]
 800f9ae:	bf04      	itt	eq
 800f9b0:	1949      	addeq	r1, r1, r5
 800f9b2:	6021      	streq	r1, [r4, #0]
 800f9b4:	6054      	str	r4, [r2, #4]
 800f9b6:	e7ca      	b.n	800f94e <_free_r+0x26>
 800f9b8:	b003      	add	sp, #12
 800f9ba:	bd30      	pop	{r4, r5, pc}
 800f9bc:	200010e4 	.word	0x200010e4

0800f9c0 <sbrk_aligned>:
 800f9c0:	b570      	push	{r4, r5, r6, lr}
 800f9c2:	4e0e      	ldr	r6, [pc, #56]	; (800f9fc <sbrk_aligned+0x3c>)
 800f9c4:	460c      	mov	r4, r1
 800f9c6:	6831      	ldr	r1, [r6, #0]
 800f9c8:	4605      	mov	r5, r0
 800f9ca:	b911      	cbnz	r1, 800f9d2 <sbrk_aligned+0x12>
 800f9cc:	f000 f9f0 	bl	800fdb0 <_sbrk_r>
 800f9d0:	6030      	str	r0, [r6, #0]
 800f9d2:	4621      	mov	r1, r4
 800f9d4:	4628      	mov	r0, r5
 800f9d6:	f000 f9eb 	bl	800fdb0 <_sbrk_r>
 800f9da:	1c43      	adds	r3, r0, #1
 800f9dc:	d00a      	beq.n	800f9f4 <sbrk_aligned+0x34>
 800f9de:	1cc4      	adds	r4, r0, #3
 800f9e0:	f024 0403 	bic.w	r4, r4, #3
 800f9e4:	42a0      	cmp	r0, r4
 800f9e6:	d007      	beq.n	800f9f8 <sbrk_aligned+0x38>
 800f9e8:	1a21      	subs	r1, r4, r0
 800f9ea:	4628      	mov	r0, r5
 800f9ec:	f000 f9e0 	bl	800fdb0 <_sbrk_r>
 800f9f0:	3001      	adds	r0, #1
 800f9f2:	d101      	bne.n	800f9f8 <sbrk_aligned+0x38>
 800f9f4:	f04f 34ff 	mov.w	r4, #4294967295
 800f9f8:	4620      	mov	r0, r4
 800f9fa:	bd70      	pop	{r4, r5, r6, pc}
 800f9fc:	200010e8 	.word	0x200010e8

0800fa00 <_malloc_r>:
 800fa00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa04:	1ccd      	adds	r5, r1, #3
 800fa06:	f025 0503 	bic.w	r5, r5, #3
 800fa0a:	3508      	adds	r5, #8
 800fa0c:	2d0c      	cmp	r5, #12
 800fa0e:	bf38      	it	cc
 800fa10:	250c      	movcc	r5, #12
 800fa12:	2d00      	cmp	r5, #0
 800fa14:	4607      	mov	r7, r0
 800fa16:	db01      	blt.n	800fa1c <_malloc_r+0x1c>
 800fa18:	42a9      	cmp	r1, r5
 800fa1a:	d905      	bls.n	800fa28 <_malloc_r+0x28>
 800fa1c:	230c      	movs	r3, #12
 800fa1e:	603b      	str	r3, [r7, #0]
 800fa20:	2600      	movs	r6, #0
 800fa22:	4630      	mov	r0, r6
 800fa24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa28:	4e2e      	ldr	r6, [pc, #184]	; (800fae4 <_malloc_r+0xe4>)
 800fa2a:	f000 fa3d 	bl	800fea8 <__malloc_lock>
 800fa2e:	6833      	ldr	r3, [r6, #0]
 800fa30:	461c      	mov	r4, r3
 800fa32:	bb34      	cbnz	r4, 800fa82 <_malloc_r+0x82>
 800fa34:	4629      	mov	r1, r5
 800fa36:	4638      	mov	r0, r7
 800fa38:	f7ff ffc2 	bl	800f9c0 <sbrk_aligned>
 800fa3c:	1c43      	adds	r3, r0, #1
 800fa3e:	4604      	mov	r4, r0
 800fa40:	d14d      	bne.n	800fade <_malloc_r+0xde>
 800fa42:	6834      	ldr	r4, [r6, #0]
 800fa44:	4626      	mov	r6, r4
 800fa46:	2e00      	cmp	r6, #0
 800fa48:	d140      	bne.n	800facc <_malloc_r+0xcc>
 800fa4a:	6823      	ldr	r3, [r4, #0]
 800fa4c:	4631      	mov	r1, r6
 800fa4e:	4638      	mov	r0, r7
 800fa50:	eb04 0803 	add.w	r8, r4, r3
 800fa54:	f000 f9ac 	bl	800fdb0 <_sbrk_r>
 800fa58:	4580      	cmp	r8, r0
 800fa5a:	d13a      	bne.n	800fad2 <_malloc_r+0xd2>
 800fa5c:	6821      	ldr	r1, [r4, #0]
 800fa5e:	3503      	adds	r5, #3
 800fa60:	1a6d      	subs	r5, r5, r1
 800fa62:	f025 0503 	bic.w	r5, r5, #3
 800fa66:	3508      	adds	r5, #8
 800fa68:	2d0c      	cmp	r5, #12
 800fa6a:	bf38      	it	cc
 800fa6c:	250c      	movcc	r5, #12
 800fa6e:	4629      	mov	r1, r5
 800fa70:	4638      	mov	r0, r7
 800fa72:	f7ff ffa5 	bl	800f9c0 <sbrk_aligned>
 800fa76:	3001      	adds	r0, #1
 800fa78:	d02b      	beq.n	800fad2 <_malloc_r+0xd2>
 800fa7a:	6823      	ldr	r3, [r4, #0]
 800fa7c:	442b      	add	r3, r5
 800fa7e:	6023      	str	r3, [r4, #0]
 800fa80:	e00e      	b.n	800faa0 <_malloc_r+0xa0>
 800fa82:	6822      	ldr	r2, [r4, #0]
 800fa84:	1b52      	subs	r2, r2, r5
 800fa86:	d41e      	bmi.n	800fac6 <_malloc_r+0xc6>
 800fa88:	2a0b      	cmp	r2, #11
 800fa8a:	d916      	bls.n	800faba <_malloc_r+0xba>
 800fa8c:	1961      	adds	r1, r4, r5
 800fa8e:	42a3      	cmp	r3, r4
 800fa90:	6025      	str	r5, [r4, #0]
 800fa92:	bf18      	it	ne
 800fa94:	6059      	strne	r1, [r3, #4]
 800fa96:	6863      	ldr	r3, [r4, #4]
 800fa98:	bf08      	it	eq
 800fa9a:	6031      	streq	r1, [r6, #0]
 800fa9c:	5162      	str	r2, [r4, r5]
 800fa9e:	604b      	str	r3, [r1, #4]
 800faa0:	4638      	mov	r0, r7
 800faa2:	f104 060b 	add.w	r6, r4, #11
 800faa6:	f000 fa05 	bl	800feb4 <__malloc_unlock>
 800faaa:	f026 0607 	bic.w	r6, r6, #7
 800faae:	1d23      	adds	r3, r4, #4
 800fab0:	1af2      	subs	r2, r6, r3
 800fab2:	d0b6      	beq.n	800fa22 <_malloc_r+0x22>
 800fab4:	1b9b      	subs	r3, r3, r6
 800fab6:	50a3      	str	r3, [r4, r2]
 800fab8:	e7b3      	b.n	800fa22 <_malloc_r+0x22>
 800faba:	6862      	ldr	r2, [r4, #4]
 800fabc:	42a3      	cmp	r3, r4
 800fabe:	bf0c      	ite	eq
 800fac0:	6032      	streq	r2, [r6, #0]
 800fac2:	605a      	strne	r2, [r3, #4]
 800fac4:	e7ec      	b.n	800faa0 <_malloc_r+0xa0>
 800fac6:	4623      	mov	r3, r4
 800fac8:	6864      	ldr	r4, [r4, #4]
 800faca:	e7b2      	b.n	800fa32 <_malloc_r+0x32>
 800facc:	4634      	mov	r4, r6
 800face:	6876      	ldr	r6, [r6, #4]
 800fad0:	e7b9      	b.n	800fa46 <_malloc_r+0x46>
 800fad2:	230c      	movs	r3, #12
 800fad4:	603b      	str	r3, [r7, #0]
 800fad6:	4638      	mov	r0, r7
 800fad8:	f000 f9ec 	bl	800feb4 <__malloc_unlock>
 800fadc:	e7a1      	b.n	800fa22 <_malloc_r+0x22>
 800fade:	6025      	str	r5, [r4, #0]
 800fae0:	e7de      	b.n	800faa0 <_malloc_r+0xa0>
 800fae2:	bf00      	nop
 800fae4:	200010e4 	.word	0x200010e4

0800fae8 <__ssputs_r>:
 800fae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800faec:	688e      	ldr	r6, [r1, #8]
 800faee:	429e      	cmp	r6, r3
 800faf0:	4682      	mov	sl, r0
 800faf2:	460c      	mov	r4, r1
 800faf4:	4690      	mov	r8, r2
 800faf6:	461f      	mov	r7, r3
 800faf8:	d838      	bhi.n	800fb6c <__ssputs_r+0x84>
 800fafa:	898a      	ldrh	r2, [r1, #12]
 800fafc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fb00:	d032      	beq.n	800fb68 <__ssputs_r+0x80>
 800fb02:	6825      	ldr	r5, [r4, #0]
 800fb04:	6909      	ldr	r1, [r1, #16]
 800fb06:	eba5 0901 	sub.w	r9, r5, r1
 800fb0a:	6965      	ldr	r5, [r4, #20]
 800fb0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb14:	3301      	adds	r3, #1
 800fb16:	444b      	add	r3, r9
 800fb18:	106d      	asrs	r5, r5, #1
 800fb1a:	429d      	cmp	r5, r3
 800fb1c:	bf38      	it	cc
 800fb1e:	461d      	movcc	r5, r3
 800fb20:	0553      	lsls	r3, r2, #21
 800fb22:	d531      	bpl.n	800fb88 <__ssputs_r+0xa0>
 800fb24:	4629      	mov	r1, r5
 800fb26:	f7ff ff6b 	bl	800fa00 <_malloc_r>
 800fb2a:	4606      	mov	r6, r0
 800fb2c:	b950      	cbnz	r0, 800fb44 <__ssputs_r+0x5c>
 800fb2e:	230c      	movs	r3, #12
 800fb30:	f8ca 3000 	str.w	r3, [sl]
 800fb34:	89a3      	ldrh	r3, [r4, #12]
 800fb36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb3a:	81a3      	strh	r3, [r4, #12]
 800fb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb44:	6921      	ldr	r1, [r4, #16]
 800fb46:	464a      	mov	r2, r9
 800fb48:	f7fc faac 	bl	800c0a4 <memcpy>
 800fb4c:	89a3      	ldrh	r3, [r4, #12]
 800fb4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fb52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb56:	81a3      	strh	r3, [r4, #12]
 800fb58:	6126      	str	r6, [r4, #16]
 800fb5a:	6165      	str	r5, [r4, #20]
 800fb5c:	444e      	add	r6, r9
 800fb5e:	eba5 0509 	sub.w	r5, r5, r9
 800fb62:	6026      	str	r6, [r4, #0]
 800fb64:	60a5      	str	r5, [r4, #8]
 800fb66:	463e      	mov	r6, r7
 800fb68:	42be      	cmp	r6, r7
 800fb6a:	d900      	bls.n	800fb6e <__ssputs_r+0x86>
 800fb6c:	463e      	mov	r6, r7
 800fb6e:	6820      	ldr	r0, [r4, #0]
 800fb70:	4632      	mov	r2, r6
 800fb72:	4641      	mov	r1, r8
 800fb74:	f000 f97e 	bl	800fe74 <memmove>
 800fb78:	68a3      	ldr	r3, [r4, #8]
 800fb7a:	1b9b      	subs	r3, r3, r6
 800fb7c:	60a3      	str	r3, [r4, #8]
 800fb7e:	6823      	ldr	r3, [r4, #0]
 800fb80:	4433      	add	r3, r6
 800fb82:	6023      	str	r3, [r4, #0]
 800fb84:	2000      	movs	r0, #0
 800fb86:	e7db      	b.n	800fb40 <__ssputs_r+0x58>
 800fb88:	462a      	mov	r2, r5
 800fb8a:	f000 f999 	bl	800fec0 <_realloc_r>
 800fb8e:	4606      	mov	r6, r0
 800fb90:	2800      	cmp	r0, #0
 800fb92:	d1e1      	bne.n	800fb58 <__ssputs_r+0x70>
 800fb94:	6921      	ldr	r1, [r4, #16]
 800fb96:	4650      	mov	r0, sl
 800fb98:	f7ff fec6 	bl	800f928 <_free_r>
 800fb9c:	e7c7      	b.n	800fb2e <__ssputs_r+0x46>
	...

0800fba0 <_svfiprintf_r>:
 800fba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fba4:	4698      	mov	r8, r3
 800fba6:	898b      	ldrh	r3, [r1, #12]
 800fba8:	061b      	lsls	r3, r3, #24
 800fbaa:	b09d      	sub	sp, #116	; 0x74
 800fbac:	4607      	mov	r7, r0
 800fbae:	460d      	mov	r5, r1
 800fbb0:	4614      	mov	r4, r2
 800fbb2:	d50e      	bpl.n	800fbd2 <_svfiprintf_r+0x32>
 800fbb4:	690b      	ldr	r3, [r1, #16]
 800fbb6:	b963      	cbnz	r3, 800fbd2 <_svfiprintf_r+0x32>
 800fbb8:	2140      	movs	r1, #64	; 0x40
 800fbba:	f7ff ff21 	bl	800fa00 <_malloc_r>
 800fbbe:	6028      	str	r0, [r5, #0]
 800fbc0:	6128      	str	r0, [r5, #16]
 800fbc2:	b920      	cbnz	r0, 800fbce <_svfiprintf_r+0x2e>
 800fbc4:	230c      	movs	r3, #12
 800fbc6:	603b      	str	r3, [r7, #0]
 800fbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800fbcc:	e0d1      	b.n	800fd72 <_svfiprintf_r+0x1d2>
 800fbce:	2340      	movs	r3, #64	; 0x40
 800fbd0:	616b      	str	r3, [r5, #20]
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	9309      	str	r3, [sp, #36]	; 0x24
 800fbd6:	2320      	movs	r3, #32
 800fbd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fbdc:	f8cd 800c 	str.w	r8, [sp, #12]
 800fbe0:	2330      	movs	r3, #48	; 0x30
 800fbe2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fd8c <_svfiprintf_r+0x1ec>
 800fbe6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fbea:	f04f 0901 	mov.w	r9, #1
 800fbee:	4623      	mov	r3, r4
 800fbf0:	469a      	mov	sl, r3
 800fbf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbf6:	b10a      	cbz	r2, 800fbfc <_svfiprintf_r+0x5c>
 800fbf8:	2a25      	cmp	r2, #37	; 0x25
 800fbfa:	d1f9      	bne.n	800fbf0 <_svfiprintf_r+0x50>
 800fbfc:	ebba 0b04 	subs.w	fp, sl, r4
 800fc00:	d00b      	beq.n	800fc1a <_svfiprintf_r+0x7a>
 800fc02:	465b      	mov	r3, fp
 800fc04:	4622      	mov	r2, r4
 800fc06:	4629      	mov	r1, r5
 800fc08:	4638      	mov	r0, r7
 800fc0a:	f7ff ff6d 	bl	800fae8 <__ssputs_r>
 800fc0e:	3001      	adds	r0, #1
 800fc10:	f000 80aa 	beq.w	800fd68 <_svfiprintf_r+0x1c8>
 800fc14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc16:	445a      	add	r2, fp
 800fc18:	9209      	str	r2, [sp, #36]	; 0x24
 800fc1a:	f89a 3000 	ldrb.w	r3, [sl]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	f000 80a2 	beq.w	800fd68 <_svfiprintf_r+0x1c8>
 800fc24:	2300      	movs	r3, #0
 800fc26:	f04f 32ff 	mov.w	r2, #4294967295
 800fc2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc2e:	f10a 0a01 	add.w	sl, sl, #1
 800fc32:	9304      	str	r3, [sp, #16]
 800fc34:	9307      	str	r3, [sp, #28]
 800fc36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fc3a:	931a      	str	r3, [sp, #104]	; 0x68
 800fc3c:	4654      	mov	r4, sl
 800fc3e:	2205      	movs	r2, #5
 800fc40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc44:	4851      	ldr	r0, [pc, #324]	; (800fd8c <_svfiprintf_r+0x1ec>)
 800fc46:	f7f0 fad3 	bl	80001f0 <memchr>
 800fc4a:	9a04      	ldr	r2, [sp, #16]
 800fc4c:	b9d8      	cbnz	r0, 800fc86 <_svfiprintf_r+0xe6>
 800fc4e:	06d0      	lsls	r0, r2, #27
 800fc50:	bf44      	itt	mi
 800fc52:	2320      	movmi	r3, #32
 800fc54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc58:	0711      	lsls	r1, r2, #28
 800fc5a:	bf44      	itt	mi
 800fc5c:	232b      	movmi	r3, #43	; 0x2b
 800fc5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc62:	f89a 3000 	ldrb.w	r3, [sl]
 800fc66:	2b2a      	cmp	r3, #42	; 0x2a
 800fc68:	d015      	beq.n	800fc96 <_svfiprintf_r+0xf6>
 800fc6a:	9a07      	ldr	r2, [sp, #28]
 800fc6c:	4654      	mov	r4, sl
 800fc6e:	2000      	movs	r0, #0
 800fc70:	f04f 0c0a 	mov.w	ip, #10
 800fc74:	4621      	mov	r1, r4
 800fc76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc7a:	3b30      	subs	r3, #48	; 0x30
 800fc7c:	2b09      	cmp	r3, #9
 800fc7e:	d94e      	bls.n	800fd1e <_svfiprintf_r+0x17e>
 800fc80:	b1b0      	cbz	r0, 800fcb0 <_svfiprintf_r+0x110>
 800fc82:	9207      	str	r2, [sp, #28]
 800fc84:	e014      	b.n	800fcb0 <_svfiprintf_r+0x110>
 800fc86:	eba0 0308 	sub.w	r3, r0, r8
 800fc8a:	fa09 f303 	lsl.w	r3, r9, r3
 800fc8e:	4313      	orrs	r3, r2
 800fc90:	9304      	str	r3, [sp, #16]
 800fc92:	46a2      	mov	sl, r4
 800fc94:	e7d2      	b.n	800fc3c <_svfiprintf_r+0x9c>
 800fc96:	9b03      	ldr	r3, [sp, #12]
 800fc98:	1d19      	adds	r1, r3, #4
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	9103      	str	r1, [sp, #12]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	bfbb      	ittet	lt
 800fca2:	425b      	neglt	r3, r3
 800fca4:	f042 0202 	orrlt.w	r2, r2, #2
 800fca8:	9307      	strge	r3, [sp, #28]
 800fcaa:	9307      	strlt	r3, [sp, #28]
 800fcac:	bfb8      	it	lt
 800fcae:	9204      	strlt	r2, [sp, #16]
 800fcb0:	7823      	ldrb	r3, [r4, #0]
 800fcb2:	2b2e      	cmp	r3, #46	; 0x2e
 800fcb4:	d10c      	bne.n	800fcd0 <_svfiprintf_r+0x130>
 800fcb6:	7863      	ldrb	r3, [r4, #1]
 800fcb8:	2b2a      	cmp	r3, #42	; 0x2a
 800fcba:	d135      	bne.n	800fd28 <_svfiprintf_r+0x188>
 800fcbc:	9b03      	ldr	r3, [sp, #12]
 800fcbe:	1d1a      	adds	r2, r3, #4
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	9203      	str	r2, [sp, #12]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	bfb8      	it	lt
 800fcc8:	f04f 33ff 	movlt.w	r3, #4294967295
 800fccc:	3402      	adds	r4, #2
 800fcce:	9305      	str	r3, [sp, #20]
 800fcd0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fd9c <_svfiprintf_r+0x1fc>
 800fcd4:	7821      	ldrb	r1, [r4, #0]
 800fcd6:	2203      	movs	r2, #3
 800fcd8:	4650      	mov	r0, sl
 800fcda:	f7f0 fa89 	bl	80001f0 <memchr>
 800fcde:	b140      	cbz	r0, 800fcf2 <_svfiprintf_r+0x152>
 800fce0:	2340      	movs	r3, #64	; 0x40
 800fce2:	eba0 000a 	sub.w	r0, r0, sl
 800fce6:	fa03 f000 	lsl.w	r0, r3, r0
 800fcea:	9b04      	ldr	r3, [sp, #16]
 800fcec:	4303      	orrs	r3, r0
 800fcee:	3401      	adds	r4, #1
 800fcf0:	9304      	str	r3, [sp, #16]
 800fcf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcf6:	4826      	ldr	r0, [pc, #152]	; (800fd90 <_svfiprintf_r+0x1f0>)
 800fcf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fcfc:	2206      	movs	r2, #6
 800fcfe:	f7f0 fa77 	bl	80001f0 <memchr>
 800fd02:	2800      	cmp	r0, #0
 800fd04:	d038      	beq.n	800fd78 <_svfiprintf_r+0x1d8>
 800fd06:	4b23      	ldr	r3, [pc, #140]	; (800fd94 <_svfiprintf_r+0x1f4>)
 800fd08:	bb1b      	cbnz	r3, 800fd52 <_svfiprintf_r+0x1b2>
 800fd0a:	9b03      	ldr	r3, [sp, #12]
 800fd0c:	3307      	adds	r3, #7
 800fd0e:	f023 0307 	bic.w	r3, r3, #7
 800fd12:	3308      	adds	r3, #8
 800fd14:	9303      	str	r3, [sp, #12]
 800fd16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd18:	4433      	add	r3, r6
 800fd1a:	9309      	str	r3, [sp, #36]	; 0x24
 800fd1c:	e767      	b.n	800fbee <_svfiprintf_r+0x4e>
 800fd1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd22:	460c      	mov	r4, r1
 800fd24:	2001      	movs	r0, #1
 800fd26:	e7a5      	b.n	800fc74 <_svfiprintf_r+0xd4>
 800fd28:	2300      	movs	r3, #0
 800fd2a:	3401      	adds	r4, #1
 800fd2c:	9305      	str	r3, [sp, #20]
 800fd2e:	4619      	mov	r1, r3
 800fd30:	f04f 0c0a 	mov.w	ip, #10
 800fd34:	4620      	mov	r0, r4
 800fd36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd3a:	3a30      	subs	r2, #48	; 0x30
 800fd3c:	2a09      	cmp	r2, #9
 800fd3e:	d903      	bls.n	800fd48 <_svfiprintf_r+0x1a8>
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d0c5      	beq.n	800fcd0 <_svfiprintf_r+0x130>
 800fd44:	9105      	str	r1, [sp, #20]
 800fd46:	e7c3      	b.n	800fcd0 <_svfiprintf_r+0x130>
 800fd48:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd4c:	4604      	mov	r4, r0
 800fd4e:	2301      	movs	r3, #1
 800fd50:	e7f0      	b.n	800fd34 <_svfiprintf_r+0x194>
 800fd52:	ab03      	add	r3, sp, #12
 800fd54:	9300      	str	r3, [sp, #0]
 800fd56:	462a      	mov	r2, r5
 800fd58:	4b0f      	ldr	r3, [pc, #60]	; (800fd98 <_svfiprintf_r+0x1f8>)
 800fd5a:	a904      	add	r1, sp, #16
 800fd5c:	4638      	mov	r0, r7
 800fd5e:	f7fc fa57 	bl	800c210 <_printf_float>
 800fd62:	1c42      	adds	r2, r0, #1
 800fd64:	4606      	mov	r6, r0
 800fd66:	d1d6      	bne.n	800fd16 <_svfiprintf_r+0x176>
 800fd68:	89ab      	ldrh	r3, [r5, #12]
 800fd6a:	065b      	lsls	r3, r3, #25
 800fd6c:	f53f af2c 	bmi.w	800fbc8 <_svfiprintf_r+0x28>
 800fd70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd72:	b01d      	add	sp, #116	; 0x74
 800fd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd78:	ab03      	add	r3, sp, #12
 800fd7a:	9300      	str	r3, [sp, #0]
 800fd7c:	462a      	mov	r2, r5
 800fd7e:	4b06      	ldr	r3, [pc, #24]	; (800fd98 <_svfiprintf_r+0x1f8>)
 800fd80:	a904      	add	r1, sp, #16
 800fd82:	4638      	mov	r0, r7
 800fd84:	f7fc fce8 	bl	800c758 <_printf_i>
 800fd88:	e7eb      	b.n	800fd62 <_svfiprintf_r+0x1c2>
 800fd8a:	bf00      	nop
 800fd8c:	08011064 	.word	0x08011064
 800fd90:	0801106e 	.word	0x0801106e
 800fd94:	0800c211 	.word	0x0800c211
 800fd98:	0800fae9 	.word	0x0800fae9
 800fd9c:	0801106a 	.word	0x0801106a

0800fda0 <nan>:
 800fda0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fda8 <nan+0x8>
 800fda4:	4770      	bx	lr
 800fda6:	bf00      	nop
 800fda8:	00000000 	.word	0x00000000
 800fdac:	7ff80000 	.word	0x7ff80000

0800fdb0 <_sbrk_r>:
 800fdb0:	b538      	push	{r3, r4, r5, lr}
 800fdb2:	4d06      	ldr	r5, [pc, #24]	; (800fdcc <_sbrk_r+0x1c>)
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	4604      	mov	r4, r0
 800fdb8:	4608      	mov	r0, r1
 800fdba:	602b      	str	r3, [r5, #0]
 800fdbc:	f7f4 fea8 	bl	8004b10 <_sbrk>
 800fdc0:	1c43      	adds	r3, r0, #1
 800fdc2:	d102      	bne.n	800fdca <_sbrk_r+0x1a>
 800fdc4:	682b      	ldr	r3, [r5, #0]
 800fdc6:	b103      	cbz	r3, 800fdca <_sbrk_r+0x1a>
 800fdc8:	6023      	str	r3, [r4, #0]
 800fdca:	bd38      	pop	{r3, r4, r5, pc}
 800fdcc:	200010ec 	.word	0x200010ec

0800fdd0 <strncmp>:
 800fdd0:	b510      	push	{r4, lr}
 800fdd2:	b17a      	cbz	r2, 800fdf4 <strncmp+0x24>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	3901      	subs	r1, #1
 800fdd8:	1884      	adds	r4, r0, r2
 800fdda:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fdde:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fde2:	4290      	cmp	r0, r2
 800fde4:	d101      	bne.n	800fdea <strncmp+0x1a>
 800fde6:	42a3      	cmp	r3, r4
 800fde8:	d101      	bne.n	800fdee <strncmp+0x1e>
 800fdea:	1a80      	subs	r0, r0, r2
 800fdec:	bd10      	pop	{r4, pc}
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	d1f3      	bne.n	800fdda <strncmp+0xa>
 800fdf2:	e7fa      	b.n	800fdea <strncmp+0x1a>
 800fdf4:	4610      	mov	r0, r2
 800fdf6:	e7f9      	b.n	800fdec <strncmp+0x1c>

0800fdf8 <__ascii_wctomb>:
 800fdf8:	b149      	cbz	r1, 800fe0e <__ascii_wctomb+0x16>
 800fdfa:	2aff      	cmp	r2, #255	; 0xff
 800fdfc:	bf85      	ittet	hi
 800fdfe:	238a      	movhi	r3, #138	; 0x8a
 800fe00:	6003      	strhi	r3, [r0, #0]
 800fe02:	700a      	strbls	r2, [r1, #0]
 800fe04:	f04f 30ff 	movhi.w	r0, #4294967295
 800fe08:	bf98      	it	ls
 800fe0a:	2001      	movls	r0, #1
 800fe0c:	4770      	bx	lr
 800fe0e:	4608      	mov	r0, r1
 800fe10:	4770      	bx	lr
	...

0800fe14 <__assert_func>:
 800fe14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe16:	4614      	mov	r4, r2
 800fe18:	461a      	mov	r2, r3
 800fe1a:	4b09      	ldr	r3, [pc, #36]	; (800fe40 <__assert_func+0x2c>)
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	4605      	mov	r5, r0
 800fe20:	68d8      	ldr	r0, [r3, #12]
 800fe22:	b14c      	cbz	r4, 800fe38 <__assert_func+0x24>
 800fe24:	4b07      	ldr	r3, [pc, #28]	; (800fe44 <__assert_func+0x30>)
 800fe26:	9100      	str	r1, [sp, #0]
 800fe28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe2c:	4906      	ldr	r1, [pc, #24]	; (800fe48 <__assert_func+0x34>)
 800fe2e:	462b      	mov	r3, r5
 800fe30:	f000 f80e 	bl	800fe50 <fiprintf>
 800fe34:	f000 fa8c 	bl	8010350 <abort>
 800fe38:	4b04      	ldr	r3, [pc, #16]	; (800fe4c <__assert_func+0x38>)
 800fe3a:	461c      	mov	r4, r3
 800fe3c:	e7f3      	b.n	800fe26 <__assert_func+0x12>
 800fe3e:	bf00      	nop
 800fe40:	20000254 	.word	0x20000254
 800fe44:	08011075 	.word	0x08011075
 800fe48:	08011082 	.word	0x08011082
 800fe4c:	080110b0 	.word	0x080110b0

0800fe50 <fiprintf>:
 800fe50:	b40e      	push	{r1, r2, r3}
 800fe52:	b503      	push	{r0, r1, lr}
 800fe54:	4601      	mov	r1, r0
 800fe56:	ab03      	add	r3, sp, #12
 800fe58:	4805      	ldr	r0, [pc, #20]	; (800fe70 <fiprintf+0x20>)
 800fe5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe5e:	6800      	ldr	r0, [r0, #0]
 800fe60:	9301      	str	r3, [sp, #4]
 800fe62:	f000 f885 	bl	800ff70 <_vfiprintf_r>
 800fe66:	b002      	add	sp, #8
 800fe68:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe6c:	b003      	add	sp, #12
 800fe6e:	4770      	bx	lr
 800fe70:	20000254 	.word	0x20000254

0800fe74 <memmove>:
 800fe74:	4288      	cmp	r0, r1
 800fe76:	b510      	push	{r4, lr}
 800fe78:	eb01 0402 	add.w	r4, r1, r2
 800fe7c:	d902      	bls.n	800fe84 <memmove+0x10>
 800fe7e:	4284      	cmp	r4, r0
 800fe80:	4623      	mov	r3, r4
 800fe82:	d807      	bhi.n	800fe94 <memmove+0x20>
 800fe84:	1e43      	subs	r3, r0, #1
 800fe86:	42a1      	cmp	r1, r4
 800fe88:	d008      	beq.n	800fe9c <memmove+0x28>
 800fe8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fe92:	e7f8      	b.n	800fe86 <memmove+0x12>
 800fe94:	4402      	add	r2, r0
 800fe96:	4601      	mov	r1, r0
 800fe98:	428a      	cmp	r2, r1
 800fe9a:	d100      	bne.n	800fe9e <memmove+0x2a>
 800fe9c:	bd10      	pop	{r4, pc}
 800fe9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fea2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fea6:	e7f7      	b.n	800fe98 <memmove+0x24>

0800fea8 <__malloc_lock>:
 800fea8:	4801      	ldr	r0, [pc, #4]	; (800feb0 <__malloc_lock+0x8>)
 800feaa:	f000 bc11 	b.w	80106d0 <__retarget_lock_acquire_recursive>
 800feae:	bf00      	nop
 800feb0:	200010f0 	.word	0x200010f0

0800feb4 <__malloc_unlock>:
 800feb4:	4801      	ldr	r0, [pc, #4]	; (800febc <__malloc_unlock+0x8>)
 800feb6:	f000 bc0c 	b.w	80106d2 <__retarget_lock_release_recursive>
 800feba:	bf00      	nop
 800febc:	200010f0 	.word	0x200010f0

0800fec0 <_realloc_r>:
 800fec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fec4:	4680      	mov	r8, r0
 800fec6:	4614      	mov	r4, r2
 800fec8:	460e      	mov	r6, r1
 800feca:	b921      	cbnz	r1, 800fed6 <_realloc_r+0x16>
 800fecc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fed0:	4611      	mov	r1, r2
 800fed2:	f7ff bd95 	b.w	800fa00 <_malloc_r>
 800fed6:	b92a      	cbnz	r2, 800fee4 <_realloc_r+0x24>
 800fed8:	f7ff fd26 	bl	800f928 <_free_r>
 800fedc:	4625      	mov	r5, r4
 800fede:	4628      	mov	r0, r5
 800fee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fee4:	f000 fc5c 	bl	80107a0 <_malloc_usable_size_r>
 800fee8:	4284      	cmp	r4, r0
 800feea:	4607      	mov	r7, r0
 800feec:	d802      	bhi.n	800fef4 <_realloc_r+0x34>
 800feee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fef2:	d812      	bhi.n	800ff1a <_realloc_r+0x5a>
 800fef4:	4621      	mov	r1, r4
 800fef6:	4640      	mov	r0, r8
 800fef8:	f7ff fd82 	bl	800fa00 <_malloc_r>
 800fefc:	4605      	mov	r5, r0
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d0ed      	beq.n	800fede <_realloc_r+0x1e>
 800ff02:	42bc      	cmp	r4, r7
 800ff04:	4622      	mov	r2, r4
 800ff06:	4631      	mov	r1, r6
 800ff08:	bf28      	it	cs
 800ff0a:	463a      	movcs	r2, r7
 800ff0c:	f7fc f8ca 	bl	800c0a4 <memcpy>
 800ff10:	4631      	mov	r1, r6
 800ff12:	4640      	mov	r0, r8
 800ff14:	f7ff fd08 	bl	800f928 <_free_r>
 800ff18:	e7e1      	b.n	800fede <_realloc_r+0x1e>
 800ff1a:	4635      	mov	r5, r6
 800ff1c:	e7df      	b.n	800fede <_realloc_r+0x1e>

0800ff1e <__sfputc_r>:
 800ff1e:	6893      	ldr	r3, [r2, #8]
 800ff20:	3b01      	subs	r3, #1
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	b410      	push	{r4}
 800ff26:	6093      	str	r3, [r2, #8]
 800ff28:	da08      	bge.n	800ff3c <__sfputc_r+0x1e>
 800ff2a:	6994      	ldr	r4, [r2, #24]
 800ff2c:	42a3      	cmp	r3, r4
 800ff2e:	db01      	blt.n	800ff34 <__sfputc_r+0x16>
 800ff30:	290a      	cmp	r1, #10
 800ff32:	d103      	bne.n	800ff3c <__sfputc_r+0x1e>
 800ff34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff38:	f000 b94a 	b.w	80101d0 <__swbuf_r>
 800ff3c:	6813      	ldr	r3, [r2, #0]
 800ff3e:	1c58      	adds	r0, r3, #1
 800ff40:	6010      	str	r0, [r2, #0]
 800ff42:	7019      	strb	r1, [r3, #0]
 800ff44:	4608      	mov	r0, r1
 800ff46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff4a:	4770      	bx	lr

0800ff4c <__sfputs_r>:
 800ff4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff4e:	4606      	mov	r6, r0
 800ff50:	460f      	mov	r7, r1
 800ff52:	4614      	mov	r4, r2
 800ff54:	18d5      	adds	r5, r2, r3
 800ff56:	42ac      	cmp	r4, r5
 800ff58:	d101      	bne.n	800ff5e <__sfputs_r+0x12>
 800ff5a:	2000      	movs	r0, #0
 800ff5c:	e007      	b.n	800ff6e <__sfputs_r+0x22>
 800ff5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff62:	463a      	mov	r2, r7
 800ff64:	4630      	mov	r0, r6
 800ff66:	f7ff ffda 	bl	800ff1e <__sfputc_r>
 800ff6a:	1c43      	adds	r3, r0, #1
 800ff6c:	d1f3      	bne.n	800ff56 <__sfputs_r+0xa>
 800ff6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ff70 <_vfiprintf_r>:
 800ff70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff74:	460d      	mov	r5, r1
 800ff76:	b09d      	sub	sp, #116	; 0x74
 800ff78:	4614      	mov	r4, r2
 800ff7a:	4698      	mov	r8, r3
 800ff7c:	4606      	mov	r6, r0
 800ff7e:	b118      	cbz	r0, 800ff88 <_vfiprintf_r+0x18>
 800ff80:	6983      	ldr	r3, [r0, #24]
 800ff82:	b90b      	cbnz	r3, 800ff88 <_vfiprintf_r+0x18>
 800ff84:	f000 fb06 	bl	8010594 <__sinit>
 800ff88:	4b89      	ldr	r3, [pc, #548]	; (80101b0 <_vfiprintf_r+0x240>)
 800ff8a:	429d      	cmp	r5, r3
 800ff8c:	d11b      	bne.n	800ffc6 <_vfiprintf_r+0x56>
 800ff8e:	6875      	ldr	r5, [r6, #4]
 800ff90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff92:	07d9      	lsls	r1, r3, #31
 800ff94:	d405      	bmi.n	800ffa2 <_vfiprintf_r+0x32>
 800ff96:	89ab      	ldrh	r3, [r5, #12]
 800ff98:	059a      	lsls	r2, r3, #22
 800ff9a:	d402      	bmi.n	800ffa2 <_vfiprintf_r+0x32>
 800ff9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff9e:	f000 fb97 	bl	80106d0 <__retarget_lock_acquire_recursive>
 800ffa2:	89ab      	ldrh	r3, [r5, #12]
 800ffa4:	071b      	lsls	r3, r3, #28
 800ffa6:	d501      	bpl.n	800ffac <_vfiprintf_r+0x3c>
 800ffa8:	692b      	ldr	r3, [r5, #16]
 800ffaa:	b9eb      	cbnz	r3, 800ffe8 <_vfiprintf_r+0x78>
 800ffac:	4629      	mov	r1, r5
 800ffae:	4630      	mov	r0, r6
 800ffb0:	f000 f960 	bl	8010274 <__swsetup_r>
 800ffb4:	b1c0      	cbz	r0, 800ffe8 <_vfiprintf_r+0x78>
 800ffb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ffb8:	07dc      	lsls	r4, r3, #31
 800ffba:	d50e      	bpl.n	800ffda <_vfiprintf_r+0x6a>
 800ffbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ffc0:	b01d      	add	sp, #116	; 0x74
 800ffc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffc6:	4b7b      	ldr	r3, [pc, #492]	; (80101b4 <_vfiprintf_r+0x244>)
 800ffc8:	429d      	cmp	r5, r3
 800ffca:	d101      	bne.n	800ffd0 <_vfiprintf_r+0x60>
 800ffcc:	68b5      	ldr	r5, [r6, #8]
 800ffce:	e7df      	b.n	800ff90 <_vfiprintf_r+0x20>
 800ffd0:	4b79      	ldr	r3, [pc, #484]	; (80101b8 <_vfiprintf_r+0x248>)
 800ffd2:	429d      	cmp	r5, r3
 800ffd4:	bf08      	it	eq
 800ffd6:	68f5      	ldreq	r5, [r6, #12]
 800ffd8:	e7da      	b.n	800ff90 <_vfiprintf_r+0x20>
 800ffda:	89ab      	ldrh	r3, [r5, #12]
 800ffdc:	0598      	lsls	r0, r3, #22
 800ffde:	d4ed      	bmi.n	800ffbc <_vfiprintf_r+0x4c>
 800ffe0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ffe2:	f000 fb76 	bl	80106d2 <__retarget_lock_release_recursive>
 800ffe6:	e7e9      	b.n	800ffbc <_vfiprintf_r+0x4c>
 800ffe8:	2300      	movs	r3, #0
 800ffea:	9309      	str	r3, [sp, #36]	; 0x24
 800ffec:	2320      	movs	r3, #32
 800ffee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fff2:	f8cd 800c 	str.w	r8, [sp, #12]
 800fff6:	2330      	movs	r3, #48	; 0x30
 800fff8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80101bc <_vfiprintf_r+0x24c>
 800fffc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010000:	f04f 0901 	mov.w	r9, #1
 8010004:	4623      	mov	r3, r4
 8010006:	469a      	mov	sl, r3
 8010008:	f813 2b01 	ldrb.w	r2, [r3], #1
 801000c:	b10a      	cbz	r2, 8010012 <_vfiprintf_r+0xa2>
 801000e:	2a25      	cmp	r2, #37	; 0x25
 8010010:	d1f9      	bne.n	8010006 <_vfiprintf_r+0x96>
 8010012:	ebba 0b04 	subs.w	fp, sl, r4
 8010016:	d00b      	beq.n	8010030 <_vfiprintf_r+0xc0>
 8010018:	465b      	mov	r3, fp
 801001a:	4622      	mov	r2, r4
 801001c:	4629      	mov	r1, r5
 801001e:	4630      	mov	r0, r6
 8010020:	f7ff ff94 	bl	800ff4c <__sfputs_r>
 8010024:	3001      	adds	r0, #1
 8010026:	f000 80aa 	beq.w	801017e <_vfiprintf_r+0x20e>
 801002a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801002c:	445a      	add	r2, fp
 801002e:	9209      	str	r2, [sp, #36]	; 0x24
 8010030:	f89a 3000 	ldrb.w	r3, [sl]
 8010034:	2b00      	cmp	r3, #0
 8010036:	f000 80a2 	beq.w	801017e <_vfiprintf_r+0x20e>
 801003a:	2300      	movs	r3, #0
 801003c:	f04f 32ff 	mov.w	r2, #4294967295
 8010040:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010044:	f10a 0a01 	add.w	sl, sl, #1
 8010048:	9304      	str	r3, [sp, #16]
 801004a:	9307      	str	r3, [sp, #28]
 801004c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010050:	931a      	str	r3, [sp, #104]	; 0x68
 8010052:	4654      	mov	r4, sl
 8010054:	2205      	movs	r2, #5
 8010056:	f814 1b01 	ldrb.w	r1, [r4], #1
 801005a:	4858      	ldr	r0, [pc, #352]	; (80101bc <_vfiprintf_r+0x24c>)
 801005c:	f7f0 f8c8 	bl	80001f0 <memchr>
 8010060:	9a04      	ldr	r2, [sp, #16]
 8010062:	b9d8      	cbnz	r0, 801009c <_vfiprintf_r+0x12c>
 8010064:	06d1      	lsls	r1, r2, #27
 8010066:	bf44      	itt	mi
 8010068:	2320      	movmi	r3, #32
 801006a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801006e:	0713      	lsls	r3, r2, #28
 8010070:	bf44      	itt	mi
 8010072:	232b      	movmi	r3, #43	; 0x2b
 8010074:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010078:	f89a 3000 	ldrb.w	r3, [sl]
 801007c:	2b2a      	cmp	r3, #42	; 0x2a
 801007e:	d015      	beq.n	80100ac <_vfiprintf_r+0x13c>
 8010080:	9a07      	ldr	r2, [sp, #28]
 8010082:	4654      	mov	r4, sl
 8010084:	2000      	movs	r0, #0
 8010086:	f04f 0c0a 	mov.w	ip, #10
 801008a:	4621      	mov	r1, r4
 801008c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010090:	3b30      	subs	r3, #48	; 0x30
 8010092:	2b09      	cmp	r3, #9
 8010094:	d94e      	bls.n	8010134 <_vfiprintf_r+0x1c4>
 8010096:	b1b0      	cbz	r0, 80100c6 <_vfiprintf_r+0x156>
 8010098:	9207      	str	r2, [sp, #28]
 801009a:	e014      	b.n	80100c6 <_vfiprintf_r+0x156>
 801009c:	eba0 0308 	sub.w	r3, r0, r8
 80100a0:	fa09 f303 	lsl.w	r3, r9, r3
 80100a4:	4313      	orrs	r3, r2
 80100a6:	9304      	str	r3, [sp, #16]
 80100a8:	46a2      	mov	sl, r4
 80100aa:	e7d2      	b.n	8010052 <_vfiprintf_r+0xe2>
 80100ac:	9b03      	ldr	r3, [sp, #12]
 80100ae:	1d19      	adds	r1, r3, #4
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	9103      	str	r1, [sp, #12]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	bfbb      	ittet	lt
 80100b8:	425b      	neglt	r3, r3
 80100ba:	f042 0202 	orrlt.w	r2, r2, #2
 80100be:	9307      	strge	r3, [sp, #28]
 80100c0:	9307      	strlt	r3, [sp, #28]
 80100c2:	bfb8      	it	lt
 80100c4:	9204      	strlt	r2, [sp, #16]
 80100c6:	7823      	ldrb	r3, [r4, #0]
 80100c8:	2b2e      	cmp	r3, #46	; 0x2e
 80100ca:	d10c      	bne.n	80100e6 <_vfiprintf_r+0x176>
 80100cc:	7863      	ldrb	r3, [r4, #1]
 80100ce:	2b2a      	cmp	r3, #42	; 0x2a
 80100d0:	d135      	bne.n	801013e <_vfiprintf_r+0x1ce>
 80100d2:	9b03      	ldr	r3, [sp, #12]
 80100d4:	1d1a      	adds	r2, r3, #4
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	9203      	str	r2, [sp, #12]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	bfb8      	it	lt
 80100de:	f04f 33ff 	movlt.w	r3, #4294967295
 80100e2:	3402      	adds	r4, #2
 80100e4:	9305      	str	r3, [sp, #20]
 80100e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80101cc <_vfiprintf_r+0x25c>
 80100ea:	7821      	ldrb	r1, [r4, #0]
 80100ec:	2203      	movs	r2, #3
 80100ee:	4650      	mov	r0, sl
 80100f0:	f7f0 f87e 	bl	80001f0 <memchr>
 80100f4:	b140      	cbz	r0, 8010108 <_vfiprintf_r+0x198>
 80100f6:	2340      	movs	r3, #64	; 0x40
 80100f8:	eba0 000a 	sub.w	r0, r0, sl
 80100fc:	fa03 f000 	lsl.w	r0, r3, r0
 8010100:	9b04      	ldr	r3, [sp, #16]
 8010102:	4303      	orrs	r3, r0
 8010104:	3401      	adds	r4, #1
 8010106:	9304      	str	r3, [sp, #16]
 8010108:	f814 1b01 	ldrb.w	r1, [r4], #1
 801010c:	482c      	ldr	r0, [pc, #176]	; (80101c0 <_vfiprintf_r+0x250>)
 801010e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010112:	2206      	movs	r2, #6
 8010114:	f7f0 f86c 	bl	80001f0 <memchr>
 8010118:	2800      	cmp	r0, #0
 801011a:	d03f      	beq.n	801019c <_vfiprintf_r+0x22c>
 801011c:	4b29      	ldr	r3, [pc, #164]	; (80101c4 <_vfiprintf_r+0x254>)
 801011e:	bb1b      	cbnz	r3, 8010168 <_vfiprintf_r+0x1f8>
 8010120:	9b03      	ldr	r3, [sp, #12]
 8010122:	3307      	adds	r3, #7
 8010124:	f023 0307 	bic.w	r3, r3, #7
 8010128:	3308      	adds	r3, #8
 801012a:	9303      	str	r3, [sp, #12]
 801012c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801012e:	443b      	add	r3, r7
 8010130:	9309      	str	r3, [sp, #36]	; 0x24
 8010132:	e767      	b.n	8010004 <_vfiprintf_r+0x94>
 8010134:	fb0c 3202 	mla	r2, ip, r2, r3
 8010138:	460c      	mov	r4, r1
 801013a:	2001      	movs	r0, #1
 801013c:	e7a5      	b.n	801008a <_vfiprintf_r+0x11a>
 801013e:	2300      	movs	r3, #0
 8010140:	3401      	adds	r4, #1
 8010142:	9305      	str	r3, [sp, #20]
 8010144:	4619      	mov	r1, r3
 8010146:	f04f 0c0a 	mov.w	ip, #10
 801014a:	4620      	mov	r0, r4
 801014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010150:	3a30      	subs	r2, #48	; 0x30
 8010152:	2a09      	cmp	r2, #9
 8010154:	d903      	bls.n	801015e <_vfiprintf_r+0x1ee>
 8010156:	2b00      	cmp	r3, #0
 8010158:	d0c5      	beq.n	80100e6 <_vfiprintf_r+0x176>
 801015a:	9105      	str	r1, [sp, #20]
 801015c:	e7c3      	b.n	80100e6 <_vfiprintf_r+0x176>
 801015e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010162:	4604      	mov	r4, r0
 8010164:	2301      	movs	r3, #1
 8010166:	e7f0      	b.n	801014a <_vfiprintf_r+0x1da>
 8010168:	ab03      	add	r3, sp, #12
 801016a:	9300      	str	r3, [sp, #0]
 801016c:	462a      	mov	r2, r5
 801016e:	4b16      	ldr	r3, [pc, #88]	; (80101c8 <_vfiprintf_r+0x258>)
 8010170:	a904      	add	r1, sp, #16
 8010172:	4630      	mov	r0, r6
 8010174:	f7fc f84c 	bl	800c210 <_printf_float>
 8010178:	4607      	mov	r7, r0
 801017a:	1c78      	adds	r0, r7, #1
 801017c:	d1d6      	bne.n	801012c <_vfiprintf_r+0x1bc>
 801017e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010180:	07d9      	lsls	r1, r3, #31
 8010182:	d405      	bmi.n	8010190 <_vfiprintf_r+0x220>
 8010184:	89ab      	ldrh	r3, [r5, #12]
 8010186:	059a      	lsls	r2, r3, #22
 8010188:	d402      	bmi.n	8010190 <_vfiprintf_r+0x220>
 801018a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801018c:	f000 faa1 	bl	80106d2 <__retarget_lock_release_recursive>
 8010190:	89ab      	ldrh	r3, [r5, #12]
 8010192:	065b      	lsls	r3, r3, #25
 8010194:	f53f af12 	bmi.w	800ffbc <_vfiprintf_r+0x4c>
 8010198:	9809      	ldr	r0, [sp, #36]	; 0x24
 801019a:	e711      	b.n	800ffc0 <_vfiprintf_r+0x50>
 801019c:	ab03      	add	r3, sp, #12
 801019e:	9300      	str	r3, [sp, #0]
 80101a0:	462a      	mov	r2, r5
 80101a2:	4b09      	ldr	r3, [pc, #36]	; (80101c8 <_vfiprintf_r+0x258>)
 80101a4:	a904      	add	r1, sp, #16
 80101a6:	4630      	mov	r0, r6
 80101a8:	f7fc fad6 	bl	800c758 <_printf_i>
 80101ac:	e7e4      	b.n	8010178 <_vfiprintf_r+0x208>
 80101ae:	bf00      	nop
 80101b0:	080110d4 	.word	0x080110d4
 80101b4:	080110f4 	.word	0x080110f4
 80101b8:	080110b4 	.word	0x080110b4
 80101bc:	08011064 	.word	0x08011064
 80101c0:	0801106e 	.word	0x0801106e
 80101c4:	0800c211 	.word	0x0800c211
 80101c8:	0800ff4d 	.word	0x0800ff4d
 80101cc:	0801106a 	.word	0x0801106a

080101d0 <__swbuf_r>:
 80101d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101d2:	460e      	mov	r6, r1
 80101d4:	4614      	mov	r4, r2
 80101d6:	4605      	mov	r5, r0
 80101d8:	b118      	cbz	r0, 80101e2 <__swbuf_r+0x12>
 80101da:	6983      	ldr	r3, [r0, #24]
 80101dc:	b90b      	cbnz	r3, 80101e2 <__swbuf_r+0x12>
 80101de:	f000 f9d9 	bl	8010594 <__sinit>
 80101e2:	4b21      	ldr	r3, [pc, #132]	; (8010268 <__swbuf_r+0x98>)
 80101e4:	429c      	cmp	r4, r3
 80101e6:	d12b      	bne.n	8010240 <__swbuf_r+0x70>
 80101e8:	686c      	ldr	r4, [r5, #4]
 80101ea:	69a3      	ldr	r3, [r4, #24]
 80101ec:	60a3      	str	r3, [r4, #8]
 80101ee:	89a3      	ldrh	r3, [r4, #12]
 80101f0:	071a      	lsls	r2, r3, #28
 80101f2:	d52f      	bpl.n	8010254 <__swbuf_r+0x84>
 80101f4:	6923      	ldr	r3, [r4, #16]
 80101f6:	b36b      	cbz	r3, 8010254 <__swbuf_r+0x84>
 80101f8:	6923      	ldr	r3, [r4, #16]
 80101fa:	6820      	ldr	r0, [r4, #0]
 80101fc:	1ac0      	subs	r0, r0, r3
 80101fe:	6963      	ldr	r3, [r4, #20]
 8010200:	b2f6      	uxtb	r6, r6
 8010202:	4283      	cmp	r3, r0
 8010204:	4637      	mov	r7, r6
 8010206:	dc04      	bgt.n	8010212 <__swbuf_r+0x42>
 8010208:	4621      	mov	r1, r4
 801020a:	4628      	mov	r0, r5
 801020c:	f000 f92e 	bl	801046c <_fflush_r>
 8010210:	bb30      	cbnz	r0, 8010260 <__swbuf_r+0x90>
 8010212:	68a3      	ldr	r3, [r4, #8]
 8010214:	3b01      	subs	r3, #1
 8010216:	60a3      	str	r3, [r4, #8]
 8010218:	6823      	ldr	r3, [r4, #0]
 801021a:	1c5a      	adds	r2, r3, #1
 801021c:	6022      	str	r2, [r4, #0]
 801021e:	701e      	strb	r6, [r3, #0]
 8010220:	6963      	ldr	r3, [r4, #20]
 8010222:	3001      	adds	r0, #1
 8010224:	4283      	cmp	r3, r0
 8010226:	d004      	beq.n	8010232 <__swbuf_r+0x62>
 8010228:	89a3      	ldrh	r3, [r4, #12]
 801022a:	07db      	lsls	r3, r3, #31
 801022c:	d506      	bpl.n	801023c <__swbuf_r+0x6c>
 801022e:	2e0a      	cmp	r6, #10
 8010230:	d104      	bne.n	801023c <__swbuf_r+0x6c>
 8010232:	4621      	mov	r1, r4
 8010234:	4628      	mov	r0, r5
 8010236:	f000 f919 	bl	801046c <_fflush_r>
 801023a:	b988      	cbnz	r0, 8010260 <__swbuf_r+0x90>
 801023c:	4638      	mov	r0, r7
 801023e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010240:	4b0a      	ldr	r3, [pc, #40]	; (801026c <__swbuf_r+0x9c>)
 8010242:	429c      	cmp	r4, r3
 8010244:	d101      	bne.n	801024a <__swbuf_r+0x7a>
 8010246:	68ac      	ldr	r4, [r5, #8]
 8010248:	e7cf      	b.n	80101ea <__swbuf_r+0x1a>
 801024a:	4b09      	ldr	r3, [pc, #36]	; (8010270 <__swbuf_r+0xa0>)
 801024c:	429c      	cmp	r4, r3
 801024e:	bf08      	it	eq
 8010250:	68ec      	ldreq	r4, [r5, #12]
 8010252:	e7ca      	b.n	80101ea <__swbuf_r+0x1a>
 8010254:	4621      	mov	r1, r4
 8010256:	4628      	mov	r0, r5
 8010258:	f000 f80c 	bl	8010274 <__swsetup_r>
 801025c:	2800      	cmp	r0, #0
 801025e:	d0cb      	beq.n	80101f8 <__swbuf_r+0x28>
 8010260:	f04f 37ff 	mov.w	r7, #4294967295
 8010264:	e7ea      	b.n	801023c <__swbuf_r+0x6c>
 8010266:	bf00      	nop
 8010268:	080110d4 	.word	0x080110d4
 801026c:	080110f4 	.word	0x080110f4
 8010270:	080110b4 	.word	0x080110b4

08010274 <__swsetup_r>:
 8010274:	4b32      	ldr	r3, [pc, #200]	; (8010340 <__swsetup_r+0xcc>)
 8010276:	b570      	push	{r4, r5, r6, lr}
 8010278:	681d      	ldr	r5, [r3, #0]
 801027a:	4606      	mov	r6, r0
 801027c:	460c      	mov	r4, r1
 801027e:	b125      	cbz	r5, 801028a <__swsetup_r+0x16>
 8010280:	69ab      	ldr	r3, [r5, #24]
 8010282:	b913      	cbnz	r3, 801028a <__swsetup_r+0x16>
 8010284:	4628      	mov	r0, r5
 8010286:	f000 f985 	bl	8010594 <__sinit>
 801028a:	4b2e      	ldr	r3, [pc, #184]	; (8010344 <__swsetup_r+0xd0>)
 801028c:	429c      	cmp	r4, r3
 801028e:	d10f      	bne.n	80102b0 <__swsetup_r+0x3c>
 8010290:	686c      	ldr	r4, [r5, #4]
 8010292:	89a3      	ldrh	r3, [r4, #12]
 8010294:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010298:	0719      	lsls	r1, r3, #28
 801029a:	d42c      	bmi.n	80102f6 <__swsetup_r+0x82>
 801029c:	06dd      	lsls	r5, r3, #27
 801029e:	d411      	bmi.n	80102c4 <__swsetup_r+0x50>
 80102a0:	2309      	movs	r3, #9
 80102a2:	6033      	str	r3, [r6, #0]
 80102a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80102a8:	81a3      	strh	r3, [r4, #12]
 80102aa:	f04f 30ff 	mov.w	r0, #4294967295
 80102ae:	e03e      	b.n	801032e <__swsetup_r+0xba>
 80102b0:	4b25      	ldr	r3, [pc, #148]	; (8010348 <__swsetup_r+0xd4>)
 80102b2:	429c      	cmp	r4, r3
 80102b4:	d101      	bne.n	80102ba <__swsetup_r+0x46>
 80102b6:	68ac      	ldr	r4, [r5, #8]
 80102b8:	e7eb      	b.n	8010292 <__swsetup_r+0x1e>
 80102ba:	4b24      	ldr	r3, [pc, #144]	; (801034c <__swsetup_r+0xd8>)
 80102bc:	429c      	cmp	r4, r3
 80102be:	bf08      	it	eq
 80102c0:	68ec      	ldreq	r4, [r5, #12]
 80102c2:	e7e6      	b.n	8010292 <__swsetup_r+0x1e>
 80102c4:	0758      	lsls	r0, r3, #29
 80102c6:	d512      	bpl.n	80102ee <__swsetup_r+0x7a>
 80102c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80102ca:	b141      	cbz	r1, 80102de <__swsetup_r+0x6a>
 80102cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80102d0:	4299      	cmp	r1, r3
 80102d2:	d002      	beq.n	80102da <__swsetup_r+0x66>
 80102d4:	4630      	mov	r0, r6
 80102d6:	f7ff fb27 	bl	800f928 <_free_r>
 80102da:	2300      	movs	r3, #0
 80102dc:	6363      	str	r3, [r4, #52]	; 0x34
 80102de:	89a3      	ldrh	r3, [r4, #12]
 80102e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80102e4:	81a3      	strh	r3, [r4, #12]
 80102e6:	2300      	movs	r3, #0
 80102e8:	6063      	str	r3, [r4, #4]
 80102ea:	6923      	ldr	r3, [r4, #16]
 80102ec:	6023      	str	r3, [r4, #0]
 80102ee:	89a3      	ldrh	r3, [r4, #12]
 80102f0:	f043 0308 	orr.w	r3, r3, #8
 80102f4:	81a3      	strh	r3, [r4, #12]
 80102f6:	6923      	ldr	r3, [r4, #16]
 80102f8:	b94b      	cbnz	r3, 801030e <__swsetup_r+0x9a>
 80102fa:	89a3      	ldrh	r3, [r4, #12]
 80102fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010304:	d003      	beq.n	801030e <__swsetup_r+0x9a>
 8010306:	4621      	mov	r1, r4
 8010308:	4630      	mov	r0, r6
 801030a:	f000 fa09 	bl	8010720 <__smakebuf_r>
 801030e:	89a0      	ldrh	r0, [r4, #12]
 8010310:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010314:	f010 0301 	ands.w	r3, r0, #1
 8010318:	d00a      	beq.n	8010330 <__swsetup_r+0xbc>
 801031a:	2300      	movs	r3, #0
 801031c:	60a3      	str	r3, [r4, #8]
 801031e:	6963      	ldr	r3, [r4, #20]
 8010320:	425b      	negs	r3, r3
 8010322:	61a3      	str	r3, [r4, #24]
 8010324:	6923      	ldr	r3, [r4, #16]
 8010326:	b943      	cbnz	r3, 801033a <__swsetup_r+0xc6>
 8010328:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801032c:	d1ba      	bne.n	80102a4 <__swsetup_r+0x30>
 801032e:	bd70      	pop	{r4, r5, r6, pc}
 8010330:	0781      	lsls	r1, r0, #30
 8010332:	bf58      	it	pl
 8010334:	6963      	ldrpl	r3, [r4, #20]
 8010336:	60a3      	str	r3, [r4, #8]
 8010338:	e7f4      	b.n	8010324 <__swsetup_r+0xb0>
 801033a:	2000      	movs	r0, #0
 801033c:	e7f7      	b.n	801032e <__swsetup_r+0xba>
 801033e:	bf00      	nop
 8010340:	20000254 	.word	0x20000254
 8010344:	080110d4 	.word	0x080110d4
 8010348:	080110f4 	.word	0x080110f4
 801034c:	080110b4 	.word	0x080110b4

08010350 <abort>:
 8010350:	b508      	push	{r3, lr}
 8010352:	2006      	movs	r0, #6
 8010354:	f000 fa54 	bl	8010800 <raise>
 8010358:	2001      	movs	r0, #1
 801035a:	f7f4 fb61 	bl	8004a20 <_exit>
	...

08010360 <__sflush_r>:
 8010360:	898a      	ldrh	r2, [r1, #12]
 8010362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010366:	4605      	mov	r5, r0
 8010368:	0710      	lsls	r0, r2, #28
 801036a:	460c      	mov	r4, r1
 801036c:	d458      	bmi.n	8010420 <__sflush_r+0xc0>
 801036e:	684b      	ldr	r3, [r1, #4]
 8010370:	2b00      	cmp	r3, #0
 8010372:	dc05      	bgt.n	8010380 <__sflush_r+0x20>
 8010374:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010376:	2b00      	cmp	r3, #0
 8010378:	dc02      	bgt.n	8010380 <__sflush_r+0x20>
 801037a:	2000      	movs	r0, #0
 801037c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010380:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010382:	2e00      	cmp	r6, #0
 8010384:	d0f9      	beq.n	801037a <__sflush_r+0x1a>
 8010386:	2300      	movs	r3, #0
 8010388:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801038c:	682f      	ldr	r7, [r5, #0]
 801038e:	602b      	str	r3, [r5, #0]
 8010390:	d032      	beq.n	80103f8 <__sflush_r+0x98>
 8010392:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010394:	89a3      	ldrh	r3, [r4, #12]
 8010396:	075a      	lsls	r2, r3, #29
 8010398:	d505      	bpl.n	80103a6 <__sflush_r+0x46>
 801039a:	6863      	ldr	r3, [r4, #4]
 801039c:	1ac0      	subs	r0, r0, r3
 801039e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80103a0:	b10b      	cbz	r3, 80103a6 <__sflush_r+0x46>
 80103a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80103a4:	1ac0      	subs	r0, r0, r3
 80103a6:	2300      	movs	r3, #0
 80103a8:	4602      	mov	r2, r0
 80103aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103ac:	6a21      	ldr	r1, [r4, #32]
 80103ae:	4628      	mov	r0, r5
 80103b0:	47b0      	blx	r6
 80103b2:	1c43      	adds	r3, r0, #1
 80103b4:	89a3      	ldrh	r3, [r4, #12]
 80103b6:	d106      	bne.n	80103c6 <__sflush_r+0x66>
 80103b8:	6829      	ldr	r1, [r5, #0]
 80103ba:	291d      	cmp	r1, #29
 80103bc:	d82c      	bhi.n	8010418 <__sflush_r+0xb8>
 80103be:	4a2a      	ldr	r2, [pc, #168]	; (8010468 <__sflush_r+0x108>)
 80103c0:	40ca      	lsrs	r2, r1
 80103c2:	07d6      	lsls	r6, r2, #31
 80103c4:	d528      	bpl.n	8010418 <__sflush_r+0xb8>
 80103c6:	2200      	movs	r2, #0
 80103c8:	6062      	str	r2, [r4, #4]
 80103ca:	04d9      	lsls	r1, r3, #19
 80103cc:	6922      	ldr	r2, [r4, #16]
 80103ce:	6022      	str	r2, [r4, #0]
 80103d0:	d504      	bpl.n	80103dc <__sflush_r+0x7c>
 80103d2:	1c42      	adds	r2, r0, #1
 80103d4:	d101      	bne.n	80103da <__sflush_r+0x7a>
 80103d6:	682b      	ldr	r3, [r5, #0]
 80103d8:	b903      	cbnz	r3, 80103dc <__sflush_r+0x7c>
 80103da:	6560      	str	r0, [r4, #84]	; 0x54
 80103dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80103de:	602f      	str	r7, [r5, #0]
 80103e0:	2900      	cmp	r1, #0
 80103e2:	d0ca      	beq.n	801037a <__sflush_r+0x1a>
 80103e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80103e8:	4299      	cmp	r1, r3
 80103ea:	d002      	beq.n	80103f2 <__sflush_r+0x92>
 80103ec:	4628      	mov	r0, r5
 80103ee:	f7ff fa9b 	bl	800f928 <_free_r>
 80103f2:	2000      	movs	r0, #0
 80103f4:	6360      	str	r0, [r4, #52]	; 0x34
 80103f6:	e7c1      	b.n	801037c <__sflush_r+0x1c>
 80103f8:	6a21      	ldr	r1, [r4, #32]
 80103fa:	2301      	movs	r3, #1
 80103fc:	4628      	mov	r0, r5
 80103fe:	47b0      	blx	r6
 8010400:	1c41      	adds	r1, r0, #1
 8010402:	d1c7      	bne.n	8010394 <__sflush_r+0x34>
 8010404:	682b      	ldr	r3, [r5, #0]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d0c4      	beq.n	8010394 <__sflush_r+0x34>
 801040a:	2b1d      	cmp	r3, #29
 801040c:	d001      	beq.n	8010412 <__sflush_r+0xb2>
 801040e:	2b16      	cmp	r3, #22
 8010410:	d101      	bne.n	8010416 <__sflush_r+0xb6>
 8010412:	602f      	str	r7, [r5, #0]
 8010414:	e7b1      	b.n	801037a <__sflush_r+0x1a>
 8010416:	89a3      	ldrh	r3, [r4, #12]
 8010418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801041c:	81a3      	strh	r3, [r4, #12]
 801041e:	e7ad      	b.n	801037c <__sflush_r+0x1c>
 8010420:	690f      	ldr	r7, [r1, #16]
 8010422:	2f00      	cmp	r7, #0
 8010424:	d0a9      	beq.n	801037a <__sflush_r+0x1a>
 8010426:	0793      	lsls	r3, r2, #30
 8010428:	680e      	ldr	r6, [r1, #0]
 801042a:	bf08      	it	eq
 801042c:	694b      	ldreq	r3, [r1, #20]
 801042e:	600f      	str	r7, [r1, #0]
 8010430:	bf18      	it	ne
 8010432:	2300      	movne	r3, #0
 8010434:	eba6 0807 	sub.w	r8, r6, r7
 8010438:	608b      	str	r3, [r1, #8]
 801043a:	f1b8 0f00 	cmp.w	r8, #0
 801043e:	dd9c      	ble.n	801037a <__sflush_r+0x1a>
 8010440:	6a21      	ldr	r1, [r4, #32]
 8010442:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010444:	4643      	mov	r3, r8
 8010446:	463a      	mov	r2, r7
 8010448:	4628      	mov	r0, r5
 801044a:	47b0      	blx	r6
 801044c:	2800      	cmp	r0, #0
 801044e:	dc06      	bgt.n	801045e <__sflush_r+0xfe>
 8010450:	89a3      	ldrh	r3, [r4, #12]
 8010452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010456:	81a3      	strh	r3, [r4, #12]
 8010458:	f04f 30ff 	mov.w	r0, #4294967295
 801045c:	e78e      	b.n	801037c <__sflush_r+0x1c>
 801045e:	4407      	add	r7, r0
 8010460:	eba8 0800 	sub.w	r8, r8, r0
 8010464:	e7e9      	b.n	801043a <__sflush_r+0xda>
 8010466:	bf00      	nop
 8010468:	20400001 	.word	0x20400001

0801046c <_fflush_r>:
 801046c:	b538      	push	{r3, r4, r5, lr}
 801046e:	690b      	ldr	r3, [r1, #16]
 8010470:	4605      	mov	r5, r0
 8010472:	460c      	mov	r4, r1
 8010474:	b913      	cbnz	r3, 801047c <_fflush_r+0x10>
 8010476:	2500      	movs	r5, #0
 8010478:	4628      	mov	r0, r5
 801047a:	bd38      	pop	{r3, r4, r5, pc}
 801047c:	b118      	cbz	r0, 8010486 <_fflush_r+0x1a>
 801047e:	6983      	ldr	r3, [r0, #24]
 8010480:	b90b      	cbnz	r3, 8010486 <_fflush_r+0x1a>
 8010482:	f000 f887 	bl	8010594 <__sinit>
 8010486:	4b14      	ldr	r3, [pc, #80]	; (80104d8 <_fflush_r+0x6c>)
 8010488:	429c      	cmp	r4, r3
 801048a:	d11b      	bne.n	80104c4 <_fflush_r+0x58>
 801048c:	686c      	ldr	r4, [r5, #4]
 801048e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d0ef      	beq.n	8010476 <_fflush_r+0xa>
 8010496:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010498:	07d0      	lsls	r0, r2, #31
 801049a:	d404      	bmi.n	80104a6 <_fflush_r+0x3a>
 801049c:	0599      	lsls	r1, r3, #22
 801049e:	d402      	bmi.n	80104a6 <_fflush_r+0x3a>
 80104a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80104a2:	f000 f915 	bl	80106d0 <__retarget_lock_acquire_recursive>
 80104a6:	4628      	mov	r0, r5
 80104a8:	4621      	mov	r1, r4
 80104aa:	f7ff ff59 	bl	8010360 <__sflush_r>
 80104ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80104b0:	07da      	lsls	r2, r3, #31
 80104b2:	4605      	mov	r5, r0
 80104b4:	d4e0      	bmi.n	8010478 <_fflush_r+0xc>
 80104b6:	89a3      	ldrh	r3, [r4, #12]
 80104b8:	059b      	lsls	r3, r3, #22
 80104ba:	d4dd      	bmi.n	8010478 <_fflush_r+0xc>
 80104bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80104be:	f000 f908 	bl	80106d2 <__retarget_lock_release_recursive>
 80104c2:	e7d9      	b.n	8010478 <_fflush_r+0xc>
 80104c4:	4b05      	ldr	r3, [pc, #20]	; (80104dc <_fflush_r+0x70>)
 80104c6:	429c      	cmp	r4, r3
 80104c8:	d101      	bne.n	80104ce <_fflush_r+0x62>
 80104ca:	68ac      	ldr	r4, [r5, #8]
 80104cc:	e7df      	b.n	801048e <_fflush_r+0x22>
 80104ce:	4b04      	ldr	r3, [pc, #16]	; (80104e0 <_fflush_r+0x74>)
 80104d0:	429c      	cmp	r4, r3
 80104d2:	bf08      	it	eq
 80104d4:	68ec      	ldreq	r4, [r5, #12]
 80104d6:	e7da      	b.n	801048e <_fflush_r+0x22>
 80104d8:	080110d4 	.word	0x080110d4
 80104dc:	080110f4 	.word	0x080110f4
 80104e0:	080110b4 	.word	0x080110b4

080104e4 <std>:
 80104e4:	2300      	movs	r3, #0
 80104e6:	b510      	push	{r4, lr}
 80104e8:	4604      	mov	r4, r0
 80104ea:	e9c0 3300 	strd	r3, r3, [r0]
 80104ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80104f2:	6083      	str	r3, [r0, #8]
 80104f4:	8181      	strh	r1, [r0, #12]
 80104f6:	6643      	str	r3, [r0, #100]	; 0x64
 80104f8:	81c2      	strh	r2, [r0, #14]
 80104fa:	6183      	str	r3, [r0, #24]
 80104fc:	4619      	mov	r1, r3
 80104fe:	2208      	movs	r2, #8
 8010500:	305c      	adds	r0, #92	; 0x5c
 8010502:	f7fb fddd 	bl	800c0c0 <memset>
 8010506:	4b05      	ldr	r3, [pc, #20]	; (801051c <std+0x38>)
 8010508:	6263      	str	r3, [r4, #36]	; 0x24
 801050a:	4b05      	ldr	r3, [pc, #20]	; (8010520 <std+0x3c>)
 801050c:	62a3      	str	r3, [r4, #40]	; 0x28
 801050e:	4b05      	ldr	r3, [pc, #20]	; (8010524 <std+0x40>)
 8010510:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010512:	4b05      	ldr	r3, [pc, #20]	; (8010528 <std+0x44>)
 8010514:	6224      	str	r4, [r4, #32]
 8010516:	6323      	str	r3, [r4, #48]	; 0x30
 8010518:	bd10      	pop	{r4, pc}
 801051a:	bf00      	nop
 801051c:	08010839 	.word	0x08010839
 8010520:	0801085b 	.word	0x0801085b
 8010524:	08010893 	.word	0x08010893
 8010528:	080108b7 	.word	0x080108b7

0801052c <_cleanup_r>:
 801052c:	4901      	ldr	r1, [pc, #4]	; (8010534 <_cleanup_r+0x8>)
 801052e:	f000 b8af 	b.w	8010690 <_fwalk_reent>
 8010532:	bf00      	nop
 8010534:	0801046d 	.word	0x0801046d

08010538 <__sfmoreglue>:
 8010538:	b570      	push	{r4, r5, r6, lr}
 801053a:	2268      	movs	r2, #104	; 0x68
 801053c:	1e4d      	subs	r5, r1, #1
 801053e:	4355      	muls	r5, r2
 8010540:	460e      	mov	r6, r1
 8010542:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010546:	f7ff fa5b 	bl	800fa00 <_malloc_r>
 801054a:	4604      	mov	r4, r0
 801054c:	b140      	cbz	r0, 8010560 <__sfmoreglue+0x28>
 801054e:	2100      	movs	r1, #0
 8010550:	e9c0 1600 	strd	r1, r6, [r0]
 8010554:	300c      	adds	r0, #12
 8010556:	60a0      	str	r0, [r4, #8]
 8010558:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801055c:	f7fb fdb0 	bl	800c0c0 <memset>
 8010560:	4620      	mov	r0, r4
 8010562:	bd70      	pop	{r4, r5, r6, pc}

08010564 <__sfp_lock_acquire>:
 8010564:	4801      	ldr	r0, [pc, #4]	; (801056c <__sfp_lock_acquire+0x8>)
 8010566:	f000 b8b3 	b.w	80106d0 <__retarget_lock_acquire_recursive>
 801056a:	bf00      	nop
 801056c:	200010f1 	.word	0x200010f1

08010570 <__sfp_lock_release>:
 8010570:	4801      	ldr	r0, [pc, #4]	; (8010578 <__sfp_lock_release+0x8>)
 8010572:	f000 b8ae 	b.w	80106d2 <__retarget_lock_release_recursive>
 8010576:	bf00      	nop
 8010578:	200010f1 	.word	0x200010f1

0801057c <__sinit_lock_acquire>:
 801057c:	4801      	ldr	r0, [pc, #4]	; (8010584 <__sinit_lock_acquire+0x8>)
 801057e:	f000 b8a7 	b.w	80106d0 <__retarget_lock_acquire_recursive>
 8010582:	bf00      	nop
 8010584:	200010f2 	.word	0x200010f2

08010588 <__sinit_lock_release>:
 8010588:	4801      	ldr	r0, [pc, #4]	; (8010590 <__sinit_lock_release+0x8>)
 801058a:	f000 b8a2 	b.w	80106d2 <__retarget_lock_release_recursive>
 801058e:	bf00      	nop
 8010590:	200010f2 	.word	0x200010f2

08010594 <__sinit>:
 8010594:	b510      	push	{r4, lr}
 8010596:	4604      	mov	r4, r0
 8010598:	f7ff fff0 	bl	801057c <__sinit_lock_acquire>
 801059c:	69a3      	ldr	r3, [r4, #24]
 801059e:	b11b      	cbz	r3, 80105a8 <__sinit+0x14>
 80105a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105a4:	f7ff bff0 	b.w	8010588 <__sinit_lock_release>
 80105a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80105ac:	6523      	str	r3, [r4, #80]	; 0x50
 80105ae:	4b13      	ldr	r3, [pc, #76]	; (80105fc <__sinit+0x68>)
 80105b0:	4a13      	ldr	r2, [pc, #76]	; (8010600 <__sinit+0x6c>)
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80105b6:	42a3      	cmp	r3, r4
 80105b8:	bf04      	itt	eq
 80105ba:	2301      	moveq	r3, #1
 80105bc:	61a3      	streq	r3, [r4, #24]
 80105be:	4620      	mov	r0, r4
 80105c0:	f000 f820 	bl	8010604 <__sfp>
 80105c4:	6060      	str	r0, [r4, #4]
 80105c6:	4620      	mov	r0, r4
 80105c8:	f000 f81c 	bl	8010604 <__sfp>
 80105cc:	60a0      	str	r0, [r4, #8]
 80105ce:	4620      	mov	r0, r4
 80105d0:	f000 f818 	bl	8010604 <__sfp>
 80105d4:	2200      	movs	r2, #0
 80105d6:	60e0      	str	r0, [r4, #12]
 80105d8:	2104      	movs	r1, #4
 80105da:	6860      	ldr	r0, [r4, #4]
 80105dc:	f7ff ff82 	bl	80104e4 <std>
 80105e0:	68a0      	ldr	r0, [r4, #8]
 80105e2:	2201      	movs	r2, #1
 80105e4:	2109      	movs	r1, #9
 80105e6:	f7ff ff7d 	bl	80104e4 <std>
 80105ea:	68e0      	ldr	r0, [r4, #12]
 80105ec:	2202      	movs	r2, #2
 80105ee:	2112      	movs	r1, #18
 80105f0:	f7ff ff78 	bl	80104e4 <std>
 80105f4:	2301      	movs	r3, #1
 80105f6:	61a3      	str	r3, [r4, #24]
 80105f8:	e7d2      	b.n	80105a0 <__sinit+0xc>
 80105fa:	bf00      	nop
 80105fc:	08010c70 	.word	0x08010c70
 8010600:	0801052d 	.word	0x0801052d

08010604 <__sfp>:
 8010604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010606:	4607      	mov	r7, r0
 8010608:	f7ff ffac 	bl	8010564 <__sfp_lock_acquire>
 801060c:	4b1e      	ldr	r3, [pc, #120]	; (8010688 <__sfp+0x84>)
 801060e:	681e      	ldr	r6, [r3, #0]
 8010610:	69b3      	ldr	r3, [r6, #24]
 8010612:	b913      	cbnz	r3, 801061a <__sfp+0x16>
 8010614:	4630      	mov	r0, r6
 8010616:	f7ff ffbd 	bl	8010594 <__sinit>
 801061a:	3648      	adds	r6, #72	; 0x48
 801061c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010620:	3b01      	subs	r3, #1
 8010622:	d503      	bpl.n	801062c <__sfp+0x28>
 8010624:	6833      	ldr	r3, [r6, #0]
 8010626:	b30b      	cbz	r3, 801066c <__sfp+0x68>
 8010628:	6836      	ldr	r6, [r6, #0]
 801062a:	e7f7      	b.n	801061c <__sfp+0x18>
 801062c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010630:	b9d5      	cbnz	r5, 8010668 <__sfp+0x64>
 8010632:	4b16      	ldr	r3, [pc, #88]	; (801068c <__sfp+0x88>)
 8010634:	60e3      	str	r3, [r4, #12]
 8010636:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801063a:	6665      	str	r5, [r4, #100]	; 0x64
 801063c:	f000 f847 	bl	80106ce <__retarget_lock_init_recursive>
 8010640:	f7ff ff96 	bl	8010570 <__sfp_lock_release>
 8010644:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010648:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801064c:	6025      	str	r5, [r4, #0]
 801064e:	61a5      	str	r5, [r4, #24]
 8010650:	2208      	movs	r2, #8
 8010652:	4629      	mov	r1, r5
 8010654:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010658:	f7fb fd32 	bl	800c0c0 <memset>
 801065c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010660:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010664:	4620      	mov	r0, r4
 8010666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010668:	3468      	adds	r4, #104	; 0x68
 801066a:	e7d9      	b.n	8010620 <__sfp+0x1c>
 801066c:	2104      	movs	r1, #4
 801066e:	4638      	mov	r0, r7
 8010670:	f7ff ff62 	bl	8010538 <__sfmoreglue>
 8010674:	4604      	mov	r4, r0
 8010676:	6030      	str	r0, [r6, #0]
 8010678:	2800      	cmp	r0, #0
 801067a:	d1d5      	bne.n	8010628 <__sfp+0x24>
 801067c:	f7ff ff78 	bl	8010570 <__sfp_lock_release>
 8010680:	230c      	movs	r3, #12
 8010682:	603b      	str	r3, [r7, #0]
 8010684:	e7ee      	b.n	8010664 <__sfp+0x60>
 8010686:	bf00      	nop
 8010688:	08010c70 	.word	0x08010c70
 801068c:	ffff0001 	.word	0xffff0001

08010690 <_fwalk_reent>:
 8010690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010694:	4606      	mov	r6, r0
 8010696:	4688      	mov	r8, r1
 8010698:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801069c:	2700      	movs	r7, #0
 801069e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106a2:	f1b9 0901 	subs.w	r9, r9, #1
 80106a6:	d505      	bpl.n	80106b4 <_fwalk_reent+0x24>
 80106a8:	6824      	ldr	r4, [r4, #0]
 80106aa:	2c00      	cmp	r4, #0
 80106ac:	d1f7      	bne.n	801069e <_fwalk_reent+0xe>
 80106ae:	4638      	mov	r0, r7
 80106b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106b4:	89ab      	ldrh	r3, [r5, #12]
 80106b6:	2b01      	cmp	r3, #1
 80106b8:	d907      	bls.n	80106ca <_fwalk_reent+0x3a>
 80106ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80106be:	3301      	adds	r3, #1
 80106c0:	d003      	beq.n	80106ca <_fwalk_reent+0x3a>
 80106c2:	4629      	mov	r1, r5
 80106c4:	4630      	mov	r0, r6
 80106c6:	47c0      	blx	r8
 80106c8:	4307      	orrs	r7, r0
 80106ca:	3568      	adds	r5, #104	; 0x68
 80106cc:	e7e9      	b.n	80106a2 <_fwalk_reent+0x12>

080106ce <__retarget_lock_init_recursive>:
 80106ce:	4770      	bx	lr

080106d0 <__retarget_lock_acquire_recursive>:
 80106d0:	4770      	bx	lr

080106d2 <__retarget_lock_release_recursive>:
 80106d2:	4770      	bx	lr

080106d4 <__swhatbuf_r>:
 80106d4:	b570      	push	{r4, r5, r6, lr}
 80106d6:	460e      	mov	r6, r1
 80106d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106dc:	2900      	cmp	r1, #0
 80106de:	b096      	sub	sp, #88	; 0x58
 80106e0:	4614      	mov	r4, r2
 80106e2:	461d      	mov	r5, r3
 80106e4:	da08      	bge.n	80106f8 <__swhatbuf_r+0x24>
 80106e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80106ea:	2200      	movs	r2, #0
 80106ec:	602a      	str	r2, [r5, #0]
 80106ee:	061a      	lsls	r2, r3, #24
 80106f0:	d410      	bmi.n	8010714 <__swhatbuf_r+0x40>
 80106f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106f6:	e00e      	b.n	8010716 <__swhatbuf_r+0x42>
 80106f8:	466a      	mov	r2, sp
 80106fa:	f000 f903 	bl	8010904 <_fstat_r>
 80106fe:	2800      	cmp	r0, #0
 8010700:	dbf1      	blt.n	80106e6 <__swhatbuf_r+0x12>
 8010702:	9a01      	ldr	r2, [sp, #4]
 8010704:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010708:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801070c:	425a      	negs	r2, r3
 801070e:	415a      	adcs	r2, r3
 8010710:	602a      	str	r2, [r5, #0]
 8010712:	e7ee      	b.n	80106f2 <__swhatbuf_r+0x1e>
 8010714:	2340      	movs	r3, #64	; 0x40
 8010716:	2000      	movs	r0, #0
 8010718:	6023      	str	r3, [r4, #0]
 801071a:	b016      	add	sp, #88	; 0x58
 801071c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010720 <__smakebuf_r>:
 8010720:	898b      	ldrh	r3, [r1, #12]
 8010722:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010724:	079d      	lsls	r5, r3, #30
 8010726:	4606      	mov	r6, r0
 8010728:	460c      	mov	r4, r1
 801072a:	d507      	bpl.n	801073c <__smakebuf_r+0x1c>
 801072c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	6123      	str	r3, [r4, #16]
 8010734:	2301      	movs	r3, #1
 8010736:	6163      	str	r3, [r4, #20]
 8010738:	b002      	add	sp, #8
 801073a:	bd70      	pop	{r4, r5, r6, pc}
 801073c:	ab01      	add	r3, sp, #4
 801073e:	466a      	mov	r2, sp
 8010740:	f7ff ffc8 	bl	80106d4 <__swhatbuf_r>
 8010744:	9900      	ldr	r1, [sp, #0]
 8010746:	4605      	mov	r5, r0
 8010748:	4630      	mov	r0, r6
 801074a:	f7ff f959 	bl	800fa00 <_malloc_r>
 801074e:	b948      	cbnz	r0, 8010764 <__smakebuf_r+0x44>
 8010750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010754:	059a      	lsls	r2, r3, #22
 8010756:	d4ef      	bmi.n	8010738 <__smakebuf_r+0x18>
 8010758:	f023 0303 	bic.w	r3, r3, #3
 801075c:	f043 0302 	orr.w	r3, r3, #2
 8010760:	81a3      	strh	r3, [r4, #12]
 8010762:	e7e3      	b.n	801072c <__smakebuf_r+0xc>
 8010764:	4b0d      	ldr	r3, [pc, #52]	; (801079c <__smakebuf_r+0x7c>)
 8010766:	62b3      	str	r3, [r6, #40]	; 0x28
 8010768:	89a3      	ldrh	r3, [r4, #12]
 801076a:	6020      	str	r0, [r4, #0]
 801076c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010770:	81a3      	strh	r3, [r4, #12]
 8010772:	9b00      	ldr	r3, [sp, #0]
 8010774:	6163      	str	r3, [r4, #20]
 8010776:	9b01      	ldr	r3, [sp, #4]
 8010778:	6120      	str	r0, [r4, #16]
 801077a:	b15b      	cbz	r3, 8010794 <__smakebuf_r+0x74>
 801077c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010780:	4630      	mov	r0, r6
 8010782:	f000 f8d1 	bl	8010928 <_isatty_r>
 8010786:	b128      	cbz	r0, 8010794 <__smakebuf_r+0x74>
 8010788:	89a3      	ldrh	r3, [r4, #12]
 801078a:	f023 0303 	bic.w	r3, r3, #3
 801078e:	f043 0301 	orr.w	r3, r3, #1
 8010792:	81a3      	strh	r3, [r4, #12]
 8010794:	89a0      	ldrh	r0, [r4, #12]
 8010796:	4305      	orrs	r5, r0
 8010798:	81a5      	strh	r5, [r4, #12]
 801079a:	e7cd      	b.n	8010738 <__smakebuf_r+0x18>
 801079c:	0801052d 	.word	0x0801052d

080107a0 <_malloc_usable_size_r>:
 80107a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107a4:	1f18      	subs	r0, r3, #4
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	bfbc      	itt	lt
 80107aa:	580b      	ldrlt	r3, [r1, r0]
 80107ac:	18c0      	addlt	r0, r0, r3
 80107ae:	4770      	bx	lr

080107b0 <_raise_r>:
 80107b0:	291f      	cmp	r1, #31
 80107b2:	b538      	push	{r3, r4, r5, lr}
 80107b4:	4604      	mov	r4, r0
 80107b6:	460d      	mov	r5, r1
 80107b8:	d904      	bls.n	80107c4 <_raise_r+0x14>
 80107ba:	2316      	movs	r3, #22
 80107bc:	6003      	str	r3, [r0, #0]
 80107be:	f04f 30ff 	mov.w	r0, #4294967295
 80107c2:	bd38      	pop	{r3, r4, r5, pc}
 80107c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80107c6:	b112      	cbz	r2, 80107ce <_raise_r+0x1e>
 80107c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80107cc:	b94b      	cbnz	r3, 80107e2 <_raise_r+0x32>
 80107ce:	4620      	mov	r0, r4
 80107d0:	f000 f830 	bl	8010834 <_getpid_r>
 80107d4:	462a      	mov	r2, r5
 80107d6:	4601      	mov	r1, r0
 80107d8:	4620      	mov	r0, r4
 80107da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107de:	f000 b817 	b.w	8010810 <_kill_r>
 80107e2:	2b01      	cmp	r3, #1
 80107e4:	d00a      	beq.n	80107fc <_raise_r+0x4c>
 80107e6:	1c59      	adds	r1, r3, #1
 80107e8:	d103      	bne.n	80107f2 <_raise_r+0x42>
 80107ea:	2316      	movs	r3, #22
 80107ec:	6003      	str	r3, [r0, #0]
 80107ee:	2001      	movs	r0, #1
 80107f0:	e7e7      	b.n	80107c2 <_raise_r+0x12>
 80107f2:	2400      	movs	r4, #0
 80107f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80107f8:	4628      	mov	r0, r5
 80107fa:	4798      	blx	r3
 80107fc:	2000      	movs	r0, #0
 80107fe:	e7e0      	b.n	80107c2 <_raise_r+0x12>

08010800 <raise>:
 8010800:	4b02      	ldr	r3, [pc, #8]	; (801080c <raise+0xc>)
 8010802:	4601      	mov	r1, r0
 8010804:	6818      	ldr	r0, [r3, #0]
 8010806:	f7ff bfd3 	b.w	80107b0 <_raise_r>
 801080a:	bf00      	nop
 801080c:	20000254 	.word	0x20000254

08010810 <_kill_r>:
 8010810:	b538      	push	{r3, r4, r5, lr}
 8010812:	4d07      	ldr	r5, [pc, #28]	; (8010830 <_kill_r+0x20>)
 8010814:	2300      	movs	r3, #0
 8010816:	4604      	mov	r4, r0
 8010818:	4608      	mov	r0, r1
 801081a:	4611      	mov	r1, r2
 801081c:	602b      	str	r3, [r5, #0]
 801081e:	f7f4 f8ef 	bl	8004a00 <_kill>
 8010822:	1c43      	adds	r3, r0, #1
 8010824:	d102      	bne.n	801082c <_kill_r+0x1c>
 8010826:	682b      	ldr	r3, [r5, #0]
 8010828:	b103      	cbz	r3, 801082c <_kill_r+0x1c>
 801082a:	6023      	str	r3, [r4, #0]
 801082c:	bd38      	pop	{r3, r4, r5, pc}
 801082e:	bf00      	nop
 8010830:	200010ec 	.word	0x200010ec

08010834 <_getpid_r>:
 8010834:	f7f4 b8dc 	b.w	80049f0 <_getpid>

08010838 <__sread>:
 8010838:	b510      	push	{r4, lr}
 801083a:	460c      	mov	r4, r1
 801083c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010840:	f000 f894 	bl	801096c <_read_r>
 8010844:	2800      	cmp	r0, #0
 8010846:	bfab      	itete	ge
 8010848:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801084a:	89a3      	ldrhlt	r3, [r4, #12]
 801084c:	181b      	addge	r3, r3, r0
 801084e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010852:	bfac      	ite	ge
 8010854:	6563      	strge	r3, [r4, #84]	; 0x54
 8010856:	81a3      	strhlt	r3, [r4, #12]
 8010858:	bd10      	pop	{r4, pc}

0801085a <__swrite>:
 801085a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801085e:	461f      	mov	r7, r3
 8010860:	898b      	ldrh	r3, [r1, #12]
 8010862:	05db      	lsls	r3, r3, #23
 8010864:	4605      	mov	r5, r0
 8010866:	460c      	mov	r4, r1
 8010868:	4616      	mov	r6, r2
 801086a:	d505      	bpl.n	8010878 <__swrite+0x1e>
 801086c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010870:	2302      	movs	r3, #2
 8010872:	2200      	movs	r2, #0
 8010874:	f000 f868 	bl	8010948 <_lseek_r>
 8010878:	89a3      	ldrh	r3, [r4, #12]
 801087a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801087e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010882:	81a3      	strh	r3, [r4, #12]
 8010884:	4632      	mov	r2, r6
 8010886:	463b      	mov	r3, r7
 8010888:	4628      	mov	r0, r5
 801088a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801088e:	f000 b817 	b.w	80108c0 <_write_r>

08010892 <__sseek>:
 8010892:	b510      	push	{r4, lr}
 8010894:	460c      	mov	r4, r1
 8010896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801089a:	f000 f855 	bl	8010948 <_lseek_r>
 801089e:	1c43      	adds	r3, r0, #1
 80108a0:	89a3      	ldrh	r3, [r4, #12]
 80108a2:	bf15      	itete	ne
 80108a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80108a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80108aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80108ae:	81a3      	strheq	r3, [r4, #12]
 80108b0:	bf18      	it	ne
 80108b2:	81a3      	strhne	r3, [r4, #12]
 80108b4:	bd10      	pop	{r4, pc}

080108b6 <__sclose>:
 80108b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108ba:	f000 b813 	b.w	80108e4 <_close_r>
	...

080108c0 <_write_r>:
 80108c0:	b538      	push	{r3, r4, r5, lr}
 80108c2:	4d07      	ldr	r5, [pc, #28]	; (80108e0 <_write_r+0x20>)
 80108c4:	4604      	mov	r4, r0
 80108c6:	4608      	mov	r0, r1
 80108c8:	4611      	mov	r1, r2
 80108ca:	2200      	movs	r2, #0
 80108cc:	602a      	str	r2, [r5, #0]
 80108ce:	461a      	mov	r2, r3
 80108d0:	f7f4 f8cd 	bl	8004a6e <_write>
 80108d4:	1c43      	adds	r3, r0, #1
 80108d6:	d102      	bne.n	80108de <_write_r+0x1e>
 80108d8:	682b      	ldr	r3, [r5, #0]
 80108da:	b103      	cbz	r3, 80108de <_write_r+0x1e>
 80108dc:	6023      	str	r3, [r4, #0]
 80108de:	bd38      	pop	{r3, r4, r5, pc}
 80108e0:	200010ec 	.word	0x200010ec

080108e4 <_close_r>:
 80108e4:	b538      	push	{r3, r4, r5, lr}
 80108e6:	4d06      	ldr	r5, [pc, #24]	; (8010900 <_close_r+0x1c>)
 80108e8:	2300      	movs	r3, #0
 80108ea:	4604      	mov	r4, r0
 80108ec:	4608      	mov	r0, r1
 80108ee:	602b      	str	r3, [r5, #0]
 80108f0:	f7f4 f8d9 	bl	8004aa6 <_close>
 80108f4:	1c43      	adds	r3, r0, #1
 80108f6:	d102      	bne.n	80108fe <_close_r+0x1a>
 80108f8:	682b      	ldr	r3, [r5, #0]
 80108fa:	b103      	cbz	r3, 80108fe <_close_r+0x1a>
 80108fc:	6023      	str	r3, [r4, #0]
 80108fe:	bd38      	pop	{r3, r4, r5, pc}
 8010900:	200010ec 	.word	0x200010ec

08010904 <_fstat_r>:
 8010904:	b538      	push	{r3, r4, r5, lr}
 8010906:	4d07      	ldr	r5, [pc, #28]	; (8010924 <_fstat_r+0x20>)
 8010908:	2300      	movs	r3, #0
 801090a:	4604      	mov	r4, r0
 801090c:	4608      	mov	r0, r1
 801090e:	4611      	mov	r1, r2
 8010910:	602b      	str	r3, [r5, #0]
 8010912:	f7f4 f8d4 	bl	8004abe <_fstat>
 8010916:	1c43      	adds	r3, r0, #1
 8010918:	d102      	bne.n	8010920 <_fstat_r+0x1c>
 801091a:	682b      	ldr	r3, [r5, #0]
 801091c:	b103      	cbz	r3, 8010920 <_fstat_r+0x1c>
 801091e:	6023      	str	r3, [r4, #0]
 8010920:	bd38      	pop	{r3, r4, r5, pc}
 8010922:	bf00      	nop
 8010924:	200010ec 	.word	0x200010ec

08010928 <_isatty_r>:
 8010928:	b538      	push	{r3, r4, r5, lr}
 801092a:	4d06      	ldr	r5, [pc, #24]	; (8010944 <_isatty_r+0x1c>)
 801092c:	2300      	movs	r3, #0
 801092e:	4604      	mov	r4, r0
 8010930:	4608      	mov	r0, r1
 8010932:	602b      	str	r3, [r5, #0]
 8010934:	f7f4 f8d3 	bl	8004ade <_isatty>
 8010938:	1c43      	adds	r3, r0, #1
 801093a:	d102      	bne.n	8010942 <_isatty_r+0x1a>
 801093c:	682b      	ldr	r3, [r5, #0]
 801093e:	b103      	cbz	r3, 8010942 <_isatty_r+0x1a>
 8010940:	6023      	str	r3, [r4, #0]
 8010942:	bd38      	pop	{r3, r4, r5, pc}
 8010944:	200010ec 	.word	0x200010ec

08010948 <_lseek_r>:
 8010948:	b538      	push	{r3, r4, r5, lr}
 801094a:	4d07      	ldr	r5, [pc, #28]	; (8010968 <_lseek_r+0x20>)
 801094c:	4604      	mov	r4, r0
 801094e:	4608      	mov	r0, r1
 8010950:	4611      	mov	r1, r2
 8010952:	2200      	movs	r2, #0
 8010954:	602a      	str	r2, [r5, #0]
 8010956:	461a      	mov	r2, r3
 8010958:	f7f4 f8cc 	bl	8004af4 <_lseek>
 801095c:	1c43      	adds	r3, r0, #1
 801095e:	d102      	bne.n	8010966 <_lseek_r+0x1e>
 8010960:	682b      	ldr	r3, [r5, #0]
 8010962:	b103      	cbz	r3, 8010966 <_lseek_r+0x1e>
 8010964:	6023      	str	r3, [r4, #0]
 8010966:	bd38      	pop	{r3, r4, r5, pc}
 8010968:	200010ec 	.word	0x200010ec

0801096c <_read_r>:
 801096c:	b538      	push	{r3, r4, r5, lr}
 801096e:	4d07      	ldr	r5, [pc, #28]	; (801098c <_read_r+0x20>)
 8010970:	4604      	mov	r4, r0
 8010972:	4608      	mov	r0, r1
 8010974:	4611      	mov	r1, r2
 8010976:	2200      	movs	r2, #0
 8010978:	602a      	str	r2, [r5, #0]
 801097a:	461a      	mov	r2, r3
 801097c:	f7f4 f85a 	bl	8004a34 <_read>
 8010980:	1c43      	adds	r3, r0, #1
 8010982:	d102      	bne.n	801098a <_read_r+0x1e>
 8010984:	682b      	ldr	r3, [r5, #0]
 8010986:	b103      	cbz	r3, 801098a <_read_r+0x1e>
 8010988:	6023      	str	r3, [r4, #0]
 801098a:	bd38      	pop	{r3, r4, r5, pc}
 801098c:	200010ec 	.word	0x200010ec

08010990 <acosf>:
 8010990:	b508      	push	{r3, lr}
 8010992:	ed2d 8b02 	vpush	{d8}
 8010996:	eeb0 8a40 	vmov.f32	s16, s0
 801099a:	f000 f843 	bl	8010a24 <__ieee754_acosf>
 801099e:	eeb4 8a48 	vcmp.f32	s16, s16
 80109a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a6:	eef0 8a40 	vmov.f32	s17, s0
 80109aa:	d615      	bvs.n	80109d8 <acosf+0x48>
 80109ac:	eeb0 0a48 	vmov.f32	s0, s16
 80109b0:	f000 f933 	bl	8010c1a <fabsf>
 80109b4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80109b8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80109bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109c0:	dd0a      	ble.n	80109d8 <acosf+0x48>
 80109c2:	f7fb fb45 	bl	800c050 <__errno>
 80109c6:	ecbd 8b02 	vpop	{d8}
 80109ca:	2321      	movs	r3, #33	; 0x21
 80109cc:	6003      	str	r3, [r0, #0]
 80109ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80109d2:	4804      	ldr	r0, [pc, #16]	; (80109e4 <acosf+0x54>)
 80109d4:	f7fc b9f6 	b.w	800cdc4 <nanf>
 80109d8:	eeb0 0a68 	vmov.f32	s0, s17
 80109dc:	ecbd 8b02 	vpop	{d8}
 80109e0:	bd08      	pop	{r3, pc}
 80109e2:	bf00      	nop
 80109e4:	080110b0 	.word	0x080110b0

080109e8 <sqrtf>:
 80109e8:	b508      	push	{r3, lr}
 80109ea:	ed2d 8b02 	vpush	{d8}
 80109ee:	eeb0 8a40 	vmov.f32	s16, s0
 80109f2:	f000 f90f 	bl	8010c14 <__ieee754_sqrtf>
 80109f6:	eeb4 8a48 	vcmp.f32	s16, s16
 80109fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109fe:	d60c      	bvs.n	8010a1a <sqrtf+0x32>
 8010a00:	eddf 8a07 	vldr	s17, [pc, #28]	; 8010a20 <sqrtf+0x38>
 8010a04:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a0c:	d505      	bpl.n	8010a1a <sqrtf+0x32>
 8010a0e:	f7fb fb1f 	bl	800c050 <__errno>
 8010a12:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8010a16:	2321      	movs	r3, #33	; 0x21
 8010a18:	6003      	str	r3, [r0, #0]
 8010a1a:	ecbd 8b02 	vpop	{d8}
 8010a1e:	bd08      	pop	{r3, pc}
 8010a20:	00000000 	.word	0x00000000

08010a24 <__ieee754_acosf>:
 8010a24:	b508      	push	{r3, lr}
 8010a26:	ee10 3a10 	vmov	r3, s0
 8010a2a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010a2e:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8010a32:	ed2d 8b0c 	vpush	{d8-d13}
 8010a36:	d10a      	bne.n	8010a4e <__ieee754_acosf+0x2a>
 8010a38:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8010bd0 <__ieee754_acosf+0x1ac>
 8010a3c:	ed9f 8a65 	vldr	s16, [pc, #404]	; 8010bd4 <__ieee754_acosf+0x1b0>
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	bfd8      	it	le
 8010a44:	eeb0 0a48 	vmovle.f32	s0, s16
 8010a48:	ecbd 8b0c 	vpop	{d8-d13}
 8010a4c:	bd08      	pop	{r3, pc}
 8010a4e:	dd04      	ble.n	8010a5a <__ieee754_acosf+0x36>
 8010a50:	ee30 8a40 	vsub.f32	s16, s0, s0
 8010a54:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010a58:	e7f6      	b.n	8010a48 <__ieee754_acosf+0x24>
 8010a5a:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8010a5e:	da3c      	bge.n	8010ada <__ieee754_acosf+0xb6>
 8010a60:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 8010a64:	f340 80b1 	ble.w	8010bca <__ieee754_acosf+0x1a6>
 8010a68:	ee60 7a00 	vmul.f32	s15, s0, s0
 8010a6c:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8010bd8 <__ieee754_acosf+0x1b4>
 8010a70:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8010bdc <__ieee754_acosf+0x1b8>
 8010a74:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8010be0 <__ieee754_acosf+0x1bc>
 8010a78:	ed9f 8a5a 	vldr	s16, [pc, #360]	; 8010be4 <__ieee754_acosf+0x1c0>
 8010a7c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8010a80:	eddf 6a59 	vldr	s13, [pc, #356]	; 8010be8 <__ieee754_acosf+0x1c4>
 8010a84:	eee7 6a27 	vfma.f32	s13, s14, s15
 8010a88:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8010bec <__ieee754_acosf+0x1c8>
 8010a8c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010a90:	eddf 6a57 	vldr	s13, [pc, #348]	; 8010bf0 <__ieee754_acosf+0x1cc>
 8010a94:	eee7 6a27 	vfma.f32	s13, s14, s15
 8010a98:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8010bf4 <__ieee754_acosf+0x1d0>
 8010a9c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010aa0:	eddf 6a55 	vldr	s13, [pc, #340]	; 8010bf8 <__ieee754_acosf+0x1d4>
 8010aa4:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8010aa8:	eddf 6a54 	vldr	s13, [pc, #336]	; 8010bfc <__ieee754_acosf+0x1d8>
 8010aac:	eee6 6a27 	vfma.f32	s13, s12, s15
 8010ab0:	ed9f 6a53 	vldr	s12, [pc, #332]	; 8010c00 <__ieee754_acosf+0x1dc>
 8010ab4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8010ab8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010abc:	eee6 6a27 	vfma.f32	s13, s12, s15
 8010ac0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010ac8:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010acc:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8010c04 <__ieee754_acosf+0x1e0>
 8010ad0:	ee30 0a48 	vsub.f32	s0, s0, s16
 8010ad4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010ad8:	e7b6      	b.n	8010a48 <__ieee754_acosf+0x24>
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	eddf da3e 	vldr	s27, [pc, #248]	; 8010bd8 <__ieee754_acosf+0x1b4>
 8010ae0:	eddf ca3e 	vldr	s25, [pc, #248]	; 8010bdc <__ieee754_acosf+0x1b8>
 8010ae4:	ed9f ca40 	vldr	s24, [pc, #256]	; 8010be8 <__ieee754_acosf+0x1c4>
 8010ae8:	eddf ba40 	vldr	s23, [pc, #256]	; 8010bec <__ieee754_acosf+0x1c8>
 8010aec:	ed9f ba40 	vldr	s22, [pc, #256]	; 8010bf0 <__ieee754_acosf+0x1cc>
 8010af0:	eddf 8a40 	vldr	s17, [pc, #256]	; 8010bf4 <__ieee754_acosf+0x1d0>
 8010af4:	ed9f da40 	vldr	s26, [pc, #256]	; 8010bf8 <__ieee754_acosf+0x1d4>
 8010af8:	eddf aa39 	vldr	s21, [pc, #228]	; 8010be0 <__ieee754_acosf+0x1bc>
 8010afc:	ed9f aa3f 	vldr	s20, [pc, #252]	; 8010bfc <__ieee754_acosf+0x1d8>
 8010b00:	eddf 9a3f 	vldr	s19, [pc, #252]	; 8010c00 <__ieee754_acosf+0x1dc>
 8010b04:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8010b08:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8010b0c:	da28      	bge.n	8010b60 <__ieee754_acosf+0x13c>
 8010b0e:	ee30 0a09 	vadd.f32	s0, s0, s18
 8010b12:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010b16:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8010b1a:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8010b1e:	eeac ca80 	vfma.f32	s24, s25, s0
 8010b22:	eeaa aa80 	vfma.f32	s20, s21, s0
 8010b26:	eeec ba00 	vfma.f32	s23, s24, s0
 8010b2a:	eeea 9a00 	vfma.f32	s19, s20, s0
 8010b2e:	eeab ba80 	vfma.f32	s22, s23, s0
 8010b32:	eea9 9a80 	vfma.f32	s18, s19, s0
 8010b36:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8010b3a:	ee68 8a80 	vmul.f32	s17, s17, s0
 8010b3e:	f000 f869 	bl	8010c14 <__ieee754_sqrtf>
 8010b42:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8010b46:	eddf 7a30 	vldr	s15, [pc, #192]	; 8010c08 <__ieee754_acosf+0x1e4>
 8010b4a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010b4e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8010b52:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010b56:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8010c0c <__ieee754_acosf+0x1e8>
 8010b5a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010b5e:	e773      	b.n	8010a48 <__ieee754_acosf+0x24>
 8010b60:	ee39 8a40 	vsub.f32	s16, s18, s0
 8010b64:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010b68:	eeb0 0a48 	vmov.f32	s0, s16
 8010b6c:	f000 f852 	bl	8010c14 <__ieee754_sqrtf>
 8010b70:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8010b74:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8010b78:	eeac ca88 	vfma.f32	s24, s25, s16
 8010b7c:	eeaa aa88 	vfma.f32	s20, s21, s16
 8010b80:	eeec ba08 	vfma.f32	s23, s24, s16
 8010b84:	ee10 3a10 	vmov	r3, s0
 8010b88:	eeab ba88 	vfma.f32	s22, s23, s16
 8010b8c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8010b90:	f023 030f 	bic.w	r3, r3, #15
 8010b94:	eeea 9a08 	vfma.f32	s19, s20, s16
 8010b98:	ee07 3a90 	vmov	s15, r3
 8010b9c:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8010ba0:	eeb0 6a48 	vmov.f32	s12, s16
 8010ba4:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8010ba8:	eea9 9a88 	vfma.f32	s18, s19, s16
 8010bac:	ee70 6a27 	vadd.f32	s13, s0, s15
 8010bb0:	ee68 8a88 	vmul.f32	s17, s17, s16
 8010bb4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8010bb8:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8010bbc:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010bc0:	ee37 0a87 	vadd.f32	s0, s15, s14
 8010bc4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010bc8:	e73e      	b.n	8010a48 <__ieee754_acosf+0x24>
 8010bca:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8010c10 <__ieee754_acosf+0x1ec>
 8010bce:	e73b      	b.n	8010a48 <__ieee754_acosf+0x24>
 8010bd0:	00000000 	.word	0x00000000
 8010bd4:	40490fdb 	.word	0x40490fdb
 8010bd8:	3811ef08 	.word	0x3811ef08
 8010bdc:	3a4f7f04 	.word	0x3a4f7f04
 8010be0:	bf303361 	.word	0xbf303361
 8010be4:	33a22168 	.word	0x33a22168
 8010be8:	bd241146 	.word	0xbd241146
 8010bec:	3e4e0aa8 	.word	0x3e4e0aa8
 8010bf0:	bea6b090 	.word	0xbea6b090
 8010bf4:	3e2aaaab 	.word	0x3e2aaaab
 8010bf8:	3d9dc62e 	.word	0x3d9dc62e
 8010bfc:	4001572d 	.word	0x4001572d
 8010c00:	c019d139 	.word	0xc019d139
 8010c04:	3fc90fda 	.word	0x3fc90fda
 8010c08:	b3a22168 	.word	0xb3a22168
 8010c0c:	40490fda 	.word	0x40490fda
 8010c10:	3fc90fdb 	.word	0x3fc90fdb

08010c14 <__ieee754_sqrtf>:
 8010c14:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010c18:	4770      	bx	lr

08010c1a <fabsf>:
 8010c1a:	ee10 3a10 	vmov	r3, s0
 8010c1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010c22:	ee00 3a10 	vmov	s0, r3
 8010c26:	4770      	bx	lr

08010c28 <_init>:
 8010c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c2a:	bf00      	nop
 8010c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c2e:	bc08      	pop	{r3}
 8010c30:	469e      	mov	lr, r3
 8010c32:	4770      	bx	lr

08010c34 <_fini>:
 8010c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c36:	bf00      	nop
 8010c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c3a:	bc08      	pop	{r3}
 8010c3c:	469e      	mov	lr, r3
 8010c3e:	4770      	bx	lr
