git clone --depth 1 --no-tags https://github.com/harry878710/Image_Processing-Display_Controller_CVSDproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421945157
git clone --depth 1 --no-tags https://github.com/TangentSplash/DSDL3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421925281
git clone --depth 1 --no-tags https://github.com/ZolileMdingi/Prac_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423501389
git clone --depth 1 --no-tags https://github.com/RezaQavi-Git/CA-LAB1400.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423084779
git clone --depth 1 --no-tags https://github.com/timewh/i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422842365
git clone --depth 1 --no-tags https://github.com/cata-upt/faculty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422213831
git clone --depth 1 --no-tags https://github.com/HugoAhoy/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426131678
git clone --depth 1 --no-tags https://github.com/khanghuypy2000/floatingpoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424089617
git clone --depth 1 --no-tags https://github.com/rejunity/zero-to-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424703935
git clone --depth 1 --no-tags https://github.com/Jams1001/Proyecto_II_Digitales_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423499883
git clone --depth 1 --no-tags https://github.com/symmetryyyyy/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422935715
git clone --depth 1 --no-tags https://github.com/TorchTheo/Digital-Circuits-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423062559
git clone --depth 1 --no-tags https://github.com/NasihNazeem/Digital-Multimeter-Distance-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422786144
git clone --depth 1 --no-tags https://github.com/Eriosies/Tangnano-ASCII2Morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424181172
git clone --depth 1 --no-tags https://github.com/miyo/bram_init_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425184613
git clone --depth 1 --no-tags https://github.com/David-Kaufman/Verilog-Simple-MultiCycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425209353
git clone --depth 1 --no-tags https://github.com/ara1075/Fruit-80-Cipher-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420752482
git clone --depth 1 --no-tags https://github.com/Adireign/Image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420702654
git clone --depth 1 --no-tags https://github.com/usk83/4bits_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420833770
git clone --depth 1 --no-tags https://github.com/jacobkearin/verilog_automated_TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421955749
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE_550_full_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422312427
git clone --depth 1 --no-tags https://github.com/fhideous/axi_buf_reg_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422354471
git clone --depth 1 --no-tags https://github.com/220usamaahmed/LittleComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422005379
git clone --depth 1 --no-tags https://github.com/AhmedSaidYuksek/islemci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422837673
git clone --depth 1 --no-tags https://github.com/mrapi00/Simon_Game_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423346431
git clone --depth 1 --no-tags https://github.com/arul2810/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425522617
git clone --depth 1 --no-tags https://github.com/buddeiw/ece287fa21_finalproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425573648
git clone --depth 1 --no-tags https://github.com/krissch97/IC-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425307109
git clone --depth 1 --no-tags https://github.com/ayushiP27/CS203_Lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421506767
git clone --depth 1 --no-tags https://github.com/ahmednofal/caravel_jacaranda-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425928416
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421022627
git clone --depth 1 --no-tags https://github.com/dariosol/L0Tribe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422264744
git clone --depth 1 --no-tags https://github.com/Kon-Leventos/OpenRoadTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422206613
git clone --depth 1 --no-tags https://github.com/alerntrk/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421799694
git clone --depth 1 --no-tags https://github.com/teodorapomenea/ram68x8_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421812253
git clone --depth 1 --no-tags https://github.com/tharunj30/booths-mulriplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422306818
git clone --depth 1 --no-tags https://github.com/nuthanre/Multiplexer2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422653843
git clone --depth 1 --no-tags https://github.com/syedmuzammil037/BE_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422788321
git clone --depth 1 --no-tags https://github.com/Mokoghost/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421450529
git clone --depth 1 --no-tags https://github.com/mittal-prashant/Door-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420606729
git clone --depth 1 --no-tags https://github.com/rohan2094/CS-203-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420601126
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/DLX-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420639474
git clone --depth 1 --no-tags https://github.com/Nireekshadrai/4-bit-register-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423766282
git clone --depth 1 --no-tags https://github.com/SouravPall/CSE-458-Lab-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422839517
git clone --depth 1 --no-tags https://github.com/mpbtruong/CME495.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424336297
git clone --depth 1 --no-tags https://github.com/Alterfoxy/DE0Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425166201
git clone --depth 1 --no-tags https://github.com/josdik/verilog_umult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424074364
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Ridecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424834207
git clone --depth 1 --no-tags https://github.com/khyamling/Multi_core_vexriscv_on_DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424311827
git clone --depth 1 --no-tags https://github.com/hamzahassan-dot/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424495526
git clone --depth 1 --no-tags https://github.com/khyamling/Source_code_vexriscv_with_custom_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424247982
git clone --depth 1 --no-tags https://github.com/MarziehLenjani/PatriciaRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424455742
git clone --depth 1 --no-tags https://github.com/PE-611/1-_Frame_reg_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423471500
git clone --depth 1 --no-tags https://github.com/livesteps/VERILOG_MODELS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423510918
git clone --depth 1 --no-tags https://github.com/erickjmz/proyect_2_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425399367
git clone --depth 1 --no-tags https://github.com/kiefer-daniel/MIPS-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425392552
git clone --depth 1 --no-tags https://github.com/AshishAlok/CS203-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425593470
git clone --depth 1 --no-tags https://github.com/iDPro-github/openMpwGpioCtrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421380819
git clone --depth 1 --no-tags https://github.com/prathamkundan/CS203_Project_2020CSB1106_2020CSB1114.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420594369
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/UART-Communication-Protocol-using-Spartan-6-Xilinx-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424396039
git clone --depth 1 --no-tags https://github.com/yanxu97/structural_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424460391
git clone --depth 1 --no-tags https://github.com/mc1017/Lab_Team10_Assessment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425866181
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/Binary_Multiplier_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425225597
git clone --depth 1 --no-tags https://github.com/arpadav/ece564_proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425641464
git clone --depth 1 --no-tags https://github.com/Sanjanareddy4/CS203_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420685435
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420879626
git clone --depth 1 --no-tags https://github.com/KHermanUBB/SonarOnChip-OR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421937991
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-FM-Audio-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420614208
git clone --depth 1 --no-tags https://github.com/luophoe/chisel-test-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421299126
git clone --depth 1 --no-tags https://github.com/hi-power/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421265244
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Flute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421027342
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Piccolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421014897
git clone --depth 1 --no-tags https://github.com/Electronics-Creed/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423361395
git clone --depth 1 --no-tags https://github.com/PengJoy1106/Anlogic_FPGA-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423461207
git clone --depth 1 --no-tags https://github.com/khumodiatla/Prac6_MTLKHU004_MKNSIB003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423517749
git clone --depth 1 --no-tags https://github.com/AndraDediu98/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423569386
git clone --depth 1 --no-tags https://github.com/zbigos/FPGA-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422648212
git clone --depth 1 --no-tags https://github.com/sachigarg17/Aakash_Sachi_Vaishnav_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422608816
git clone --depth 1 --no-tags https://github.com/een212020/Display_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422316430
git clone --depth 1 --no-tags https://github.com/dannychen099/Neural_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425082522
git clone --depth 1 --no-tags https://github.com/pepper99/HW-SYN-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423958267
git clone --depth 1 --no-tags https://github.com/ssysm/cmpen270_design_project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424079549
git clone --depth 1 --no-tags https://github.com/JHSegura/3300_Traffic_Light_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422763126
git clone --depth 1 --no-tags https://github.com/jvjacq/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422858192
git clone --depth 1 --no-tags https://github.com/utotsubasa/lec-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424210109
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424135161
git clone --depth 1 --no-tags https://github.com/KHermanUBB/CaravelRV-projectII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423006272
git clone --depth 1 --no-tags https://github.com/Runbang/VerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423707970
git clone --depth 1 --no-tags https://github.com/nnguyen219/9-Bit-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423750676
git clone --depth 1 --no-tags https://github.com/RafaelAmauri/Arquitetura-de-Computadores-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424292861
git clone --depth 1 --no-tags https://github.com/zmaqutu/simple-verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423621883
git clone --depth 1 --no-tags https://github.com/YellowFlash26/Prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423598954
git clone --depth 1 --no-tags https://github.com/joshuanieh/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425432765
git clone --depth 1 --no-tags https://github.com/Memmedud/TFE4152-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424533743
git clone --depth 1 --no-tags https://github.com/MarciMilligan/de10-lite-sequential-taillights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424783948
git clone --depth 1 --no-tags https://github.com/anishmk1/Unpipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421281661
git clone --depth 1 --no-tags https://github.com/MaybelleCastro/Proyecto1_Digitales_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420570594
git clone --depth 1 --no-tags https://github.com/RuchikaSharma-8/CS203-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420579426
