#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2819020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x285af80 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2817350 .functor NOT 1, L_0x288e950, C4<0>, C4<0>, C4<0>;
L_0x288e660 .functor XOR 8, L_0x288e400, L_0x288e5c0, C4<00000000>, C4<00000000>;
L_0x288e840 .functor XOR 8, L_0x288e660, L_0x288e770, C4<00000000>, C4<00000000>;
v0x288c010_0 .net *"_ivl_10", 7 0, L_0x288e770;  1 drivers
v0x288c110_0 .net *"_ivl_12", 7 0, L_0x288e840;  1 drivers
v0x288c1f0_0 .net *"_ivl_2", 7 0, L_0x288e360;  1 drivers
v0x288c2b0_0 .net *"_ivl_4", 7 0, L_0x288e400;  1 drivers
v0x288c390_0 .net *"_ivl_6", 7 0, L_0x288e5c0;  1 drivers
v0x288c4c0_0 .net *"_ivl_8", 7 0, L_0x288e660;  1 drivers
v0x288c5a0_0 .net "areset", 0 0, L_0x2817760;  1 drivers
v0x288c640_0 .var "clk", 0 0;
v0x288c6e0_0 .net "predict_history_dut", 6 0, v0x288b230_0;  1 drivers
v0x288c830_0 .net "predict_history_ref", 6 0, L_0x288e1d0;  1 drivers
v0x288c8d0_0 .net "predict_pc", 6 0, L_0x288d460;  1 drivers
v0x288c970_0 .net "predict_taken_dut", 0 0, v0x288b500_0;  1 drivers
v0x288ca10_0 .net "predict_taken_ref", 0 0, L_0x288e010;  1 drivers
v0x288cab0_0 .net "predict_valid", 0 0, v0x28887b0_0;  1 drivers
v0x288cb50_0 .var/2u "stats1", 223 0;
v0x288cbf0_0 .var/2u "strobe", 0 0;
v0x288ccb0_0 .net "tb_match", 0 0, L_0x288e950;  1 drivers
v0x288ce60_0 .net "tb_mismatch", 0 0, L_0x2817350;  1 drivers
v0x288cf00_0 .net "train_history", 6 0, L_0x288da10;  1 drivers
v0x288cfc0_0 .net "train_mispredicted", 0 0, L_0x288d8b0;  1 drivers
v0x288d060_0 .net "train_pc", 6 0, L_0x288dba0;  1 drivers
v0x288d120_0 .net "train_taken", 0 0, L_0x288d690;  1 drivers
v0x288d1c0_0 .net "train_valid", 0 0, v0x2889130_0;  1 drivers
v0x288d260_0 .net "wavedrom_enable", 0 0, v0x2889200_0;  1 drivers
v0x288d300_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x28892a0_0;  1 drivers
v0x288d3a0_0 .net "wavedrom_title", 511 0, v0x2889380_0;  1 drivers
L_0x288e360 .concat [ 7 1 0 0], L_0x288e1d0, L_0x288e010;
L_0x288e400 .concat [ 7 1 0 0], L_0x288e1d0, L_0x288e010;
L_0x288e5c0 .concat [ 7 1 0 0], v0x288b230_0, v0x288b500_0;
L_0x288e770 .concat [ 7 1 0 0], L_0x288e1d0, L_0x288e010;
L_0x288e950 .cmp/eeq 8, L_0x288e360, L_0x288e840;
S_0x28166d0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x285af80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2865e90 .param/l "LNT" 0 3 22, C4<01>;
P_0x2865ed0 .param/l "LT" 0 3 22, C4<10>;
P_0x2865f10 .param/l "SNT" 0 3 22, C4<00>;
P_0x2865f50 .param/l "ST" 0 3 22, C4<11>;
P_0x2865f90 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2817c40 .functor XOR 7, v0x2886950_0, L_0x288d460, C4<0000000>, C4<0000000>;
L_0x28417b0 .functor XOR 7, L_0x288da10, L_0x288dba0, C4<0000000>, C4<0000000>;
v0x28541c0_0 .net *"_ivl_11", 0 0, L_0x288df20;  1 drivers
L_0x7fe8e37781c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2854490_0 .net *"_ivl_12", 0 0, L_0x7fe8e37781c8;  1 drivers
L_0x7fe8e3778210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28173c0_0 .net *"_ivl_16", 6 0, L_0x7fe8e3778210;  1 drivers
v0x2817600_0 .net *"_ivl_4", 1 0, L_0x288dd30;  1 drivers
v0x28177d0_0 .net *"_ivl_6", 8 0, L_0x288de30;  1 drivers
L_0x7fe8e3778180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2817d30_0 .net *"_ivl_9", 1 0, L_0x7fe8e3778180;  1 drivers
v0x2886630_0 .net "areset", 0 0, L_0x2817760;  alias, 1 drivers
v0x28866f0_0 .net "clk", 0 0, v0x288c640_0;  1 drivers
v0x28867b0 .array "pht", 0 127, 1 0;
v0x2886870_0 .net "predict_history", 6 0, L_0x288e1d0;  alias, 1 drivers
v0x2886950_0 .var "predict_history_r", 6 0;
v0x2886a30_0 .net "predict_index", 6 0, L_0x2817c40;  1 drivers
v0x2886b10_0 .net "predict_pc", 6 0, L_0x288d460;  alias, 1 drivers
v0x2886bf0_0 .net "predict_taken", 0 0, L_0x288e010;  alias, 1 drivers
v0x2886cb0_0 .net "predict_valid", 0 0, v0x28887b0_0;  alias, 1 drivers
v0x2886d70_0 .net "train_history", 6 0, L_0x288da10;  alias, 1 drivers
v0x2886e50_0 .net "train_index", 6 0, L_0x28417b0;  1 drivers
v0x2886f30_0 .net "train_mispredicted", 0 0, L_0x288d8b0;  alias, 1 drivers
v0x2886ff0_0 .net "train_pc", 6 0, L_0x288dba0;  alias, 1 drivers
v0x28870d0_0 .net "train_taken", 0 0, L_0x288d690;  alias, 1 drivers
v0x2887190_0 .net "train_valid", 0 0, v0x2889130_0;  alias, 1 drivers
E_0x2827040 .event posedge, v0x2886630_0, v0x28866f0_0;
L_0x288dd30 .array/port v0x28867b0, L_0x288de30;
L_0x288de30 .concat [ 7 2 0 0], L_0x2817c40, L_0x7fe8e3778180;
L_0x288df20 .part L_0x288dd30, 1, 1;
L_0x288e010 .functor MUXZ 1, L_0x7fe8e37781c8, L_0x288df20, v0x28887b0_0, C4<>;
L_0x288e1d0 .functor MUXZ 7, L_0x7fe8e3778210, v0x2886950_0, v0x28887b0_0, C4<>;
S_0x281b090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x28166d0;
 .timescale -12 -12;
v0x2853da0_0 .var/i "i", 31 0;
S_0x28873b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x285af80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2887560 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2817760 .functor BUFZ 1, v0x2888880_0, C4<0>, C4<0>, C4<0>;
L_0x7fe8e37780a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2888040_0 .net *"_ivl_10", 0 0, L_0x7fe8e37780a8;  1 drivers
L_0x7fe8e37780f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2888120_0 .net *"_ivl_14", 6 0, L_0x7fe8e37780f0;  1 drivers
L_0x7fe8e3778138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2888200_0 .net *"_ivl_18", 6 0, L_0x7fe8e3778138;  1 drivers
L_0x7fe8e3778018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28882c0_0 .net *"_ivl_2", 6 0, L_0x7fe8e3778018;  1 drivers
L_0x7fe8e3778060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28883a0_0 .net *"_ivl_6", 0 0, L_0x7fe8e3778060;  1 drivers
v0x28884d0_0 .net "areset", 0 0, L_0x2817760;  alias, 1 drivers
v0x2888570_0 .net "clk", 0 0, v0x288c640_0;  alias, 1 drivers
v0x2888640_0 .net "predict_pc", 6 0, L_0x288d460;  alias, 1 drivers
v0x2888710_0 .var "predict_pc_r", 6 0;
v0x28887b0_0 .var "predict_valid", 0 0;
v0x2888880_0 .var "reset", 0 0;
v0x2888920_0 .net "tb_match", 0 0, L_0x288e950;  alias, 1 drivers
v0x28889e0_0 .net "train_history", 6 0, L_0x288da10;  alias, 1 drivers
v0x2888ad0_0 .var "train_history_r", 6 0;
v0x2888b90_0 .net "train_mispredicted", 0 0, L_0x288d8b0;  alias, 1 drivers
v0x2888c60_0 .var "train_mispredicted_r", 0 0;
v0x2888d00_0 .net "train_pc", 6 0, L_0x288dba0;  alias, 1 drivers
v0x2888f00_0 .var "train_pc_r", 6 0;
v0x2888fc0_0 .net "train_taken", 0 0, L_0x288d690;  alias, 1 drivers
v0x2889090_0 .var "train_taken_r", 0 0;
v0x2889130_0 .var "train_valid", 0 0;
v0x2889200_0 .var "wavedrom_enable", 0 0;
v0x28892a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2889380_0 .var "wavedrom_title", 511 0;
E_0x28264e0/0 .event negedge, v0x28866f0_0;
E_0x28264e0/1 .event posedge, v0x28866f0_0;
E_0x28264e0 .event/or E_0x28264e0/0, E_0x28264e0/1;
L_0x288d460 .functor MUXZ 7, L_0x7fe8e3778018, v0x2888710_0, v0x28887b0_0, C4<>;
L_0x288d690 .functor MUXZ 1, L_0x7fe8e3778060, v0x2889090_0, v0x2889130_0, C4<>;
L_0x288d8b0 .functor MUXZ 1, L_0x7fe8e37780a8, v0x2888c60_0, v0x2889130_0, C4<>;
L_0x288da10 .functor MUXZ 7, L_0x7fe8e37780f0, v0x2888ad0_0, v0x2889130_0, C4<>;
L_0x288dba0 .functor MUXZ 7, L_0x7fe8e3778138, v0x2888f00_0, v0x2889130_0, C4<>;
S_0x2887620 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x28873b0;
 .timescale -12 -12;
v0x2887880_0 .var/2u "arfail", 0 0;
v0x2887960_0 .var "async", 0 0;
v0x2887a20_0 .var/2u "datafail", 0 0;
v0x2887ac0_0 .var/2u "srfail", 0 0;
E_0x2826290 .event posedge, v0x28866f0_0;
E_0x28099f0 .event negedge, v0x28866f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2826290;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2826290;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x28099f0;
    %load/vec4 v0x2888920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2887a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %wait E_0x2826290;
    %load/vec4 v0x2888920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2887880_0, 0, 1;
    %wait E_0x2826290;
    %load/vec4 v0x2888920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2887ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %load/vec4 v0x2887ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2887880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2887960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2887a20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2887960_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2887b80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x28873b0;
 .timescale -12 -12;
v0x2887d80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2887e60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x28873b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2889600 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x285af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x28303c0 .functor XOR 7, L_0x288d460, v0x2889d50_0, C4<0000000>, C4<0000000>;
L_0x28671f0 .functor XOR 7, L_0x288dba0, L_0x288da10, C4<0000000>, C4<0000000>;
v0x2889d50_0 .var "GHR", 6 0;
v0x2889e50 .array "PHT", 127 0, 1 0;
v0x288af10_0 .net "areset", 0 0, L_0x2817760;  alias, 1 drivers
v0x288b030_0 .net "clk", 0 0, v0x288c640_0;  alias, 1 drivers
v0x288b120_0 .var/i "i", 31 0;
v0x288b230_0 .var "predict_history", 6 0;
v0x288b310_0 .net "predict_index", 6 0, L_0x28303c0;  1 drivers
v0x288b3f0_0 .net "predict_pc", 6 0, L_0x288d460;  alias, 1 drivers
v0x288b500_0 .var "predict_taken", 0 0;
v0x288b5c0_0 .net "predict_valid", 0 0, v0x28887b0_0;  alias, 1 drivers
v0x288b660_0 .net "train_history", 6 0, L_0x288da10;  alias, 1 drivers
v0x288b770_0 .net "train_index", 6 0, L_0x28671f0;  1 drivers
v0x288b850_0 .net "train_mispredicted", 0 0, L_0x288d8b0;  alias, 1 drivers
v0x288b940_0 .net "train_pc", 6 0, L_0x288dba0;  alias, 1 drivers
v0x288ba50_0 .net "train_taken", 0 0, L_0x288d690;  alias, 1 drivers
v0x288bb40_0 .net "train_valid", 0 0, v0x2889130_0;  alias, 1 drivers
v0x2889e50_0 .array/port v0x2889e50, 0;
v0x2889e50_1 .array/port v0x2889e50, 1;
E_0x286c770/0 .event anyedge, v0x2889d50_0, v0x288b310_0, v0x2889e50_0, v0x2889e50_1;
v0x2889e50_2 .array/port v0x2889e50, 2;
v0x2889e50_3 .array/port v0x2889e50, 3;
v0x2889e50_4 .array/port v0x2889e50, 4;
v0x2889e50_5 .array/port v0x2889e50, 5;
E_0x286c770/1 .event anyedge, v0x2889e50_2, v0x2889e50_3, v0x2889e50_4, v0x2889e50_5;
v0x2889e50_6 .array/port v0x2889e50, 6;
v0x2889e50_7 .array/port v0x2889e50, 7;
v0x2889e50_8 .array/port v0x2889e50, 8;
v0x2889e50_9 .array/port v0x2889e50, 9;
E_0x286c770/2 .event anyedge, v0x2889e50_6, v0x2889e50_7, v0x2889e50_8, v0x2889e50_9;
v0x2889e50_10 .array/port v0x2889e50, 10;
v0x2889e50_11 .array/port v0x2889e50, 11;
v0x2889e50_12 .array/port v0x2889e50, 12;
v0x2889e50_13 .array/port v0x2889e50, 13;
E_0x286c770/3 .event anyedge, v0x2889e50_10, v0x2889e50_11, v0x2889e50_12, v0x2889e50_13;
v0x2889e50_14 .array/port v0x2889e50, 14;
v0x2889e50_15 .array/port v0x2889e50, 15;
v0x2889e50_16 .array/port v0x2889e50, 16;
v0x2889e50_17 .array/port v0x2889e50, 17;
E_0x286c770/4 .event anyedge, v0x2889e50_14, v0x2889e50_15, v0x2889e50_16, v0x2889e50_17;
v0x2889e50_18 .array/port v0x2889e50, 18;
v0x2889e50_19 .array/port v0x2889e50, 19;
v0x2889e50_20 .array/port v0x2889e50, 20;
v0x2889e50_21 .array/port v0x2889e50, 21;
E_0x286c770/5 .event anyedge, v0x2889e50_18, v0x2889e50_19, v0x2889e50_20, v0x2889e50_21;
v0x2889e50_22 .array/port v0x2889e50, 22;
v0x2889e50_23 .array/port v0x2889e50, 23;
v0x2889e50_24 .array/port v0x2889e50, 24;
v0x2889e50_25 .array/port v0x2889e50, 25;
E_0x286c770/6 .event anyedge, v0x2889e50_22, v0x2889e50_23, v0x2889e50_24, v0x2889e50_25;
v0x2889e50_26 .array/port v0x2889e50, 26;
v0x2889e50_27 .array/port v0x2889e50, 27;
v0x2889e50_28 .array/port v0x2889e50, 28;
v0x2889e50_29 .array/port v0x2889e50, 29;
E_0x286c770/7 .event anyedge, v0x2889e50_26, v0x2889e50_27, v0x2889e50_28, v0x2889e50_29;
v0x2889e50_30 .array/port v0x2889e50, 30;
v0x2889e50_31 .array/port v0x2889e50, 31;
v0x2889e50_32 .array/port v0x2889e50, 32;
v0x2889e50_33 .array/port v0x2889e50, 33;
E_0x286c770/8 .event anyedge, v0x2889e50_30, v0x2889e50_31, v0x2889e50_32, v0x2889e50_33;
v0x2889e50_34 .array/port v0x2889e50, 34;
v0x2889e50_35 .array/port v0x2889e50, 35;
v0x2889e50_36 .array/port v0x2889e50, 36;
v0x2889e50_37 .array/port v0x2889e50, 37;
E_0x286c770/9 .event anyedge, v0x2889e50_34, v0x2889e50_35, v0x2889e50_36, v0x2889e50_37;
v0x2889e50_38 .array/port v0x2889e50, 38;
v0x2889e50_39 .array/port v0x2889e50, 39;
v0x2889e50_40 .array/port v0x2889e50, 40;
v0x2889e50_41 .array/port v0x2889e50, 41;
E_0x286c770/10 .event anyedge, v0x2889e50_38, v0x2889e50_39, v0x2889e50_40, v0x2889e50_41;
v0x2889e50_42 .array/port v0x2889e50, 42;
v0x2889e50_43 .array/port v0x2889e50, 43;
v0x2889e50_44 .array/port v0x2889e50, 44;
v0x2889e50_45 .array/port v0x2889e50, 45;
E_0x286c770/11 .event anyedge, v0x2889e50_42, v0x2889e50_43, v0x2889e50_44, v0x2889e50_45;
v0x2889e50_46 .array/port v0x2889e50, 46;
v0x2889e50_47 .array/port v0x2889e50, 47;
v0x2889e50_48 .array/port v0x2889e50, 48;
v0x2889e50_49 .array/port v0x2889e50, 49;
E_0x286c770/12 .event anyedge, v0x2889e50_46, v0x2889e50_47, v0x2889e50_48, v0x2889e50_49;
v0x2889e50_50 .array/port v0x2889e50, 50;
v0x2889e50_51 .array/port v0x2889e50, 51;
v0x2889e50_52 .array/port v0x2889e50, 52;
v0x2889e50_53 .array/port v0x2889e50, 53;
E_0x286c770/13 .event anyedge, v0x2889e50_50, v0x2889e50_51, v0x2889e50_52, v0x2889e50_53;
v0x2889e50_54 .array/port v0x2889e50, 54;
v0x2889e50_55 .array/port v0x2889e50, 55;
v0x2889e50_56 .array/port v0x2889e50, 56;
v0x2889e50_57 .array/port v0x2889e50, 57;
E_0x286c770/14 .event anyedge, v0x2889e50_54, v0x2889e50_55, v0x2889e50_56, v0x2889e50_57;
v0x2889e50_58 .array/port v0x2889e50, 58;
v0x2889e50_59 .array/port v0x2889e50, 59;
v0x2889e50_60 .array/port v0x2889e50, 60;
v0x2889e50_61 .array/port v0x2889e50, 61;
E_0x286c770/15 .event anyedge, v0x2889e50_58, v0x2889e50_59, v0x2889e50_60, v0x2889e50_61;
v0x2889e50_62 .array/port v0x2889e50, 62;
v0x2889e50_63 .array/port v0x2889e50, 63;
v0x2889e50_64 .array/port v0x2889e50, 64;
v0x2889e50_65 .array/port v0x2889e50, 65;
E_0x286c770/16 .event anyedge, v0x2889e50_62, v0x2889e50_63, v0x2889e50_64, v0x2889e50_65;
v0x2889e50_66 .array/port v0x2889e50, 66;
v0x2889e50_67 .array/port v0x2889e50, 67;
v0x2889e50_68 .array/port v0x2889e50, 68;
v0x2889e50_69 .array/port v0x2889e50, 69;
E_0x286c770/17 .event anyedge, v0x2889e50_66, v0x2889e50_67, v0x2889e50_68, v0x2889e50_69;
v0x2889e50_70 .array/port v0x2889e50, 70;
v0x2889e50_71 .array/port v0x2889e50, 71;
v0x2889e50_72 .array/port v0x2889e50, 72;
v0x2889e50_73 .array/port v0x2889e50, 73;
E_0x286c770/18 .event anyedge, v0x2889e50_70, v0x2889e50_71, v0x2889e50_72, v0x2889e50_73;
v0x2889e50_74 .array/port v0x2889e50, 74;
v0x2889e50_75 .array/port v0x2889e50, 75;
v0x2889e50_76 .array/port v0x2889e50, 76;
v0x2889e50_77 .array/port v0x2889e50, 77;
E_0x286c770/19 .event anyedge, v0x2889e50_74, v0x2889e50_75, v0x2889e50_76, v0x2889e50_77;
v0x2889e50_78 .array/port v0x2889e50, 78;
v0x2889e50_79 .array/port v0x2889e50, 79;
v0x2889e50_80 .array/port v0x2889e50, 80;
v0x2889e50_81 .array/port v0x2889e50, 81;
E_0x286c770/20 .event anyedge, v0x2889e50_78, v0x2889e50_79, v0x2889e50_80, v0x2889e50_81;
v0x2889e50_82 .array/port v0x2889e50, 82;
v0x2889e50_83 .array/port v0x2889e50, 83;
v0x2889e50_84 .array/port v0x2889e50, 84;
v0x2889e50_85 .array/port v0x2889e50, 85;
E_0x286c770/21 .event anyedge, v0x2889e50_82, v0x2889e50_83, v0x2889e50_84, v0x2889e50_85;
v0x2889e50_86 .array/port v0x2889e50, 86;
v0x2889e50_87 .array/port v0x2889e50, 87;
v0x2889e50_88 .array/port v0x2889e50, 88;
v0x2889e50_89 .array/port v0x2889e50, 89;
E_0x286c770/22 .event anyedge, v0x2889e50_86, v0x2889e50_87, v0x2889e50_88, v0x2889e50_89;
v0x2889e50_90 .array/port v0x2889e50, 90;
v0x2889e50_91 .array/port v0x2889e50, 91;
v0x2889e50_92 .array/port v0x2889e50, 92;
v0x2889e50_93 .array/port v0x2889e50, 93;
E_0x286c770/23 .event anyedge, v0x2889e50_90, v0x2889e50_91, v0x2889e50_92, v0x2889e50_93;
v0x2889e50_94 .array/port v0x2889e50, 94;
v0x2889e50_95 .array/port v0x2889e50, 95;
v0x2889e50_96 .array/port v0x2889e50, 96;
v0x2889e50_97 .array/port v0x2889e50, 97;
E_0x286c770/24 .event anyedge, v0x2889e50_94, v0x2889e50_95, v0x2889e50_96, v0x2889e50_97;
v0x2889e50_98 .array/port v0x2889e50, 98;
v0x2889e50_99 .array/port v0x2889e50, 99;
v0x2889e50_100 .array/port v0x2889e50, 100;
v0x2889e50_101 .array/port v0x2889e50, 101;
E_0x286c770/25 .event anyedge, v0x2889e50_98, v0x2889e50_99, v0x2889e50_100, v0x2889e50_101;
v0x2889e50_102 .array/port v0x2889e50, 102;
v0x2889e50_103 .array/port v0x2889e50, 103;
v0x2889e50_104 .array/port v0x2889e50, 104;
v0x2889e50_105 .array/port v0x2889e50, 105;
E_0x286c770/26 .event anyedge, v0x2889e50_102, v0x2889e50_103, v0x2889e50_104, v0x2889e50_105;
v0x2889e50_106 .array/port v0x2889e50, 106;
v0x2889e50_107 .array/port v0x2889e50, 107;
v0x2889e50_108 .array/port v0x2889e50, 108;
v0x2889e50_109 .array/port v0x2889e50, 109;
E_0x286c770/27 .event anyedge, v0x2889e50_106, v0x2889e50_107, v0x2889e50_108, v0x2889e50_109;
v0x2889e50_110 .array/port v0x2889e50, 110;
v0x2889e50_111 .array/port v0x2889e50, 111;
v0x2889e50_112 .array/port v0x2889e50, 112;
v0x2889e50_113 .array/port v0x2889e50, 113;
E_0x286c770/28 .event anyedge, v0x2889e50_110, v0x2889e50_111, v0x2889e50_112, v0x2889e50_113;
v0x2889e50_114 .array/port v0x2889e50, 114;
v0x2889e50_115 .array/port v0x2889e50, 115;
v0x2889e50_116 .array/port v0x2889e50, 116;
v0x2889e50_117 .array/port v0x2889e50, 117;
E_0x286c770/29 .event anyedge, v0x2889e50_114, v0x2889e50_115, v0x2889e50_116, v0x2889e50_117;
v0x2889e50_118 .array/port v0x2889e50, 118;
v0x2889e50_119 .array/port v0x2889e50, 119;
v0x2889e50_120 .array/port v0x2889e50, 120;
v0x2889e50_121 .array/port v0x2889e50, 121;
E_0x286c770/30 .event anyedge, v0x2889e50_118, v0x2889e50_119, v0x2889e50_120, v0x2889e50_121;
v0x2889e50_122 .array/port v0x2889e50, 122;
v0x2889e50_123 .array/port v0x2889e50, 123;
v0x2889e50_124 .array/port v0x2889e50, 124;
v0x2889e50_125 .array/port v0x2889e50, 125;
E_0x286c770/31 .event anyedge, v0x2889e50_122, v0x2889e50_123, v0x2889e50_124, v0x2889e50_125;
v0x2889e50_126 .array/port v0x2889e50, 126;
v0x2889e50_127 .array/port v0x2889e50, 127;
E_0x286c770/32 .event anyedge, v0x2889e50_126, v0x2889e50_127;
E_0x286c770 .event/or E_0x286c770/0, E_0x286c770/1, E_0x286c770/2, E_0x286c770/3, E_0x286c770/4, E_0x286c770/5, E_0x286c770/6, E_0x286c770/7, E_0x286c770/8, E_0x286c770/9, E_0x286c770/10, E_0x286c770/11, E_0x286c770/12, E_0x286c770/13, E_0x286c770/14, E_0x286c770/15, E_0x286c770/16, E_0x286c770/17, E_0x286c770/18, E_0x286c770/19, E_0x286c770/20, E_0x286c770/21, E_0x286c770/22, E_0x286c770/23, E_0x286c770/24, E_0x286c770/25, E_0x286c770/26, E_0x286c770/27, E_0x286c770/28, E_0x286c770/29, E_0x286c770/30, E_0x286c770/31, E_0x286c770/32;
S_0x288bdf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x285af80;
 .timescale -12 -12;
E_0x286ca60 .event anyedge, v0x288cbf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x288cbf0_0;
    %nor/r;
    %assign/vec4 v0x288cbf0_0, 0;
    %wait E_0x286ca60;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28873b0;
T_4 ;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28887b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888c60_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2888f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28887b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2888710_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2887960_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2887620;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2887e60;
    %join;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28887b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2888710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28887b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2888f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888c60_0, 0;
    %wait E_0x28099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2826290;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2826290;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2887e60;
    %join;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2888710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28887b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2888f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2888c60_0, 0;
    %wait E_0x28099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2888880_0, 0;
    %wait E_0x2826290;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2826290;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %wait E_0x2826290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2889130_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2826290;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2887e60;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28264e0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2889130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2889090_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2888f00_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2888710_0, 0;
    %assign/vec4 v0x28887b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2888ad0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2888c60_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x28166d0;
T_5 ;
    %wait E_0x2827040;
    %load/vec4 v0x2886630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x281b090;
    %jmp t_0;
    .scope S_0x281b090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2853da0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2853da0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2853da0_0;
    %store/vec4a v0x28867b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2853da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2853da0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x28166d0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2886950_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2886cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2886950_0;
    %load/vec4 v0x2886bf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2886950_0, 0;
T_5.5 ;
    %load/vec4 v0x2887190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28867b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x28870d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28867b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28867b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28867b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x28870d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28867b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2886e50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28867b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2886f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2886d70_0;
    %load/vec4 v0x28870d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2886950_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2889600;
T_6 ;
    %wait E_0x2827040;
    %load/vec4 v0x288af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2889d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x288b120_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x288b120_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x288b120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2889e50, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x288b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x288b120_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x288bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x288ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2889e50, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2889e50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2889e50, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2889e50, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2889e50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x288b770_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2889e50, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x288b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x288b660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x288ba50_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x2889d50_0, 0;
T_6.13 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x288b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2889d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x288b500_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x2889d50_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2889600;
T_7 ;
    %wait E_0x286c770;
    %load/vec4 v0x2889d50_0;
    %store/vec4 v0x288b230_0, 0, 7;
    %load/vec4 v0x288b310_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2889e50, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288b500_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288b500_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x285af80;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288c640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288cbf0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x285af80;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x288c640_0;
    %inv;
    %store/vec4 v0x288c640_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x285af80;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2888570_0, v0x288ce60_0, v0x288c640_0, v0x288c5a0_0, v0x288cab0_0, v0x288c8d0_0, v0x288d1c0_0, v0x288d120_0, v0x288cfc0_0, v0x288cf00_0, v0x288d060_0, v0x288ca10_0, v0x288c970_0, v0x288c830_0, v0x288c6e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x285af80;
T_11 ;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x285af80;
T_12 ;
    %wait E_0x28264e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288cb50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
    %load/vec4 v0x288ccb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288cb50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x288ca10_0;
    %load/vec4 v0x288ca10_0;
    %load/vec4 v0x288c970_0;
    %xor;
    %load/vec4 v0x288ca10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x288c830_0;
    %load/vec4 v0x288c830_0;
    %load/vec4 v0x288c6e0_0;
    %xor;
    %load/vec4 v0x288c830_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x288cb50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288cb50_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/gshare/iter0/response7/top_module.sv";
