


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity RISCV32i is

	Port (	i_CLK  	: in  std_logic;
    		i_RSTn	: in  std_logic;
            
            -- sinais de para depuraÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
            o_INST		: out std_logic_vector(31 downto 0);
            o_OPCODE	: out std_logic_vector(6 downto 0); -- nÃÂÃÂÃÂÃÂ£o encontro onde estÃÂÃÂÃÂÃÂ¡ saporra
            o_RD_ADDR	: out std_logic_vector(4 downto 0);
            o_RS1_ADDR 	: out std_logic_vector(4 downto 0);-- endereÃÂÃÂÃÂÃÂ§o do registrador
            o_RS2_ADDR 	: out std_logic_vector(4 downto 0);
            o_RS1_DATA 	: out std_logic_vector(31 downto 0); -- conteudo do registrador
            o_RS2_DATA 	: out std_logic_vector(31 downto 0);
            o_IMM   	: out std_logic_vector(31 downto 0); -- imediato
            o_ULA   	: out std_logic_vector(31 downto 0); -- saida da ULA
            o_MEM   	: out std_logic_vector(31 downto 0) -- saida memoria
         );

end RISCV32i;

architecture arch_1 of RISCV32i is
	signal w_RS1, w_RS2 : std_logic_vector(31 downto 0); -- liga a saÃÂÃÂÃÂÃÂ­da do banco
    signal w_ULA : std_logic_vector(31 downto 0); -- liga a saÃÂÃÂÃÂÃÂ­da da ULA
    signal w_ULAb: std_logic_vector(31 downto 0); -- liga entrada b da ula
    signal w_ZERO: std_logic; -- register 0
    
    --sinais da memÃÂÃÂÃÂÃÂ³ria de dados
    signal w_MEM: std_logic_vector(31 downto 0); -- saÃÂÃÂÃÂÃÂ­da da memÃÂÃÂÃÂÃÂ³ria de dados
    
    -- sinais do gerador de imediato
    signal w_IMM : std_logic_vector(31 downto 0);
    -- sinais do pc e memÃÂÃÂÃÂÃÂ³ria de instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
    signal w_PC, w_PC4 : std_logic_vector(31 downto 0); -- endereÃÂÃÂÃÂÃÂ§o da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o/ prÃÂÃÂÃÂÃÂ³xima instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
    signal w_INST : std_logic_vector(31 downto 0); -- instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o lida



    
    -- sinais de controle
    signal w_ALU_SRC	: std_logic;
    signal w_MEM2REG	: std_logic;
    signal w_REG_WRITE	: std_logic;
    signal w_MEM_READ	: std_logic;
    signal w_MEM_WRITE	: std_logic;
    signal w_ALUOP    	: std_logic_vector(1 downto 0);
    
begin

    
    

	u_CONTROLE: entity work.controle
	port map (	
    	i_OPCODE 	=> w_INST(6 downto 0),
    	o_ALU_SRC	=> w_ALU_SRC, -- escolhe entre w_RS2 e w_IMED
        o_MEM2REG	=> w_MEM2REG, -- escolhe entre w_ALU e w_MEM
        o_REG_WRITE	=> w_REG_WRITE, -- permite escrever no BANCO DE REGISTRADORES
        o_MEM_READ	=> w_MEM_READ, -- habilita memÃÂÃÂÃÂÃÂ³ria para leitura
        o_MEM_WRITE	=> w_MEM_WRITE, -- habilita memÃÂÃÂÃÂÃÂ³ria para escrita
        o_ALUOP    	=> w_ALUOP	-- gera sinais para ajudar a escolher a operaÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o da ULA
    );

	u_PC: entity work.ffd -- registra o PC (prÃÂÃÂÃÂÃÂ³xima instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o a ser executada) 
    port map (
        i_DATA    => w_PC4, 
        i_CLK     => i_CLK,
        i_RSTn    => i_RSTn,
        o_DATA    => w_PC
    );
    
    u_SOMA4 : entity work.somador -- calcula o endereÃÂÃÂÃÂÃÂ§o da prÃÂÃÂÃÂÃÂ³xima instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
	port map (	
    	i_A		=> w_PC, 
    	i_B  	=> "00000000000000000000000000000100",  
        o_DATA  => w_PC4
    );
    
	u_MEM_INST: entity work.memoria_instrucoes
    port map(
        i_ADDR		=> w_PC,
        o_INST 		=> w_INST
    );
    
    u_GERADOR_IMM : entity work.gerador_imediato -- gera o imediato concatenando os bits corretos (ext de sinal)
    port map(
        i_INST	=> w_INST,
        o_IMM   => w_IMM
    );

	u_BANCO_REGISTRADORES: entity work.banco_registradores
    port map (	
          i_CLK  	=> i_CLK, 
          i_RSTn	=> i_RSTn, 
          i_WRena	=> , -- coloque os campos corretos do controle
          i_WRaddr  => , -- coloque os campos corretos da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
          i_RS1 	=> w_INST(19 downto 15), -- separaÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o do campo rs1 da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
          i_RS2 	=> w_INST(24 downto 20), -- separaÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o do campo rs2 da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
          i_DATA 	=> w_ULA, 
          o_RS1 	=> w_RS1,	
          o_RS2 	=> w_RS2	
	);

	u_ULA : entity work.ULA 
    port map(
        i_A   	=> w_RS1,
        i_B   	=> w_ULAb,
        i_F3  	=> w_INST(14 downto 12), -- coloque os campos corretos da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
        i_INST30=> w_INST(30), -- coloque os campos corretos da instruÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o
        o_ZERO   => w_ZERO, 
        o_ULA => w_ULA
    );
    
    u_MUX_ULA: entity work.mux21
    port map (
    	i_A		=> w_RS2, 
        i_B		=> w_INST, -- coloque os campos corretos da extensÃÂ£o de sinal
        i_SEL	=> w_ALU_SRC, -- coloque os campos corretos do controle
        o_MUX   => w_ULAb 
    );
    
    --Sinais para depuraÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o com o testbench
    o_INST 		<= w_INST; -- depuraÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o do resultado da ula
    o_OPCODE	<= w_INST(6 downto 0);
    o_RD_ADDR	<= w_INST(11 downto 7);
    o_RS1_ADDR 	<= w_INST(19 downto 15);
    o_RS2_ADDR 	<= w_INST(24 downto 20);
    o_RS1_DATA 	<= w_RS1;
    o_RS2_DATA 	<= w_RS2;
    o_IMM   	<= w_IMM;
    o_ULA 		<= w_ULA; -- depuraÃÂÃÂÃÂÃÂ§ÃÂÃÂÃÂÃÂ£o do resultado da ula
    o_MEM		<= w_MEM;
    



end arch_1;
