Timing Analyzer report for or1420SingleCore
Fri May 10 13:36:23 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk2'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk1'
 26. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'clk2'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'clk1'
 31. Slow 1200mV 85C Model Removal: 'clk2'
 32. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk2'
 41. Slow 1200mV 0C Model Setup: 'clk1'
 42. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk1'
 53. Slow 1200mV 0C Model Recovery: 'clk2'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'clk1'
 58. Slow 1200mV 0C Model Removal: 'clk2'
 59. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'clk2'
 67. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk1'
 79. Fast 1200mV 0C Model Recovery: 'clk2'
 80. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'clk1'
 84. Fast 1200mV 0C Model Removal: 'clk2'
 85. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
;     Processor 3            ;  16.9%      ;
;     Processor 4            ;  12.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Fri May 10 13:36:15 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 62.95 MHz  ; 62.95 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 76.39 MHz  ; 76.39 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 149.99 MHz ; 149.99 MHz      ; clk2                                        ;                                                ;
; 210.75 MHz ; 210.75 MHz      ; clk1                                        ;                                                ;
; 215.8 MHz  ; 215.8 MHz       ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 405.02 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.285 ; -68.560       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.988 ; -171.144      ;
; clk1                                        ; -3.668 ; -17.987       ;
; altpll_component|auto_generated|pll1|clk[3] ; -0.092 ; -0.183        ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.113  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.568  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.406 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 0.417 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.452 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
; clk2                                        ; 0.761 ; 0.000         ;
; clk1                                        ; 1.518 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -5.777 ; -12.782       ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.173 ; -4.173        ;
; clk2                                        ; -4.151 ; -4.151        ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.042  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.292 ; 0.000         ;
; clk1                                        ; 2.267 ; 0.000         ;
; clk2                                        ; 2.323 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.699 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.055  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.059  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.296  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.417  ; 0.000         ;
; clk2                                        ; 9.766  ; 0.000         ;
; clk1                                        ; 41.426 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -4.285 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.628      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; -3.799 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.421      ; 6.142      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.586      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.576      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.550      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.451 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.468      ;
; 13.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.400      ;
; 13.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.400      ;
; 13.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.400      ;
; 13.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.400      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.988 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]     ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                    ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.032     ; 0.908      ;
; -2.895 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]     ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                    ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.549     ; 1.119      ;
; -2.418 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 15.803     ;
; -1.961 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 15.830     ;
; -1.875 ; or1420Top:cpu1|decodeStage:decode|exePortBData[2]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.402      ; 15.745     ;
; -1.855 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 15.236     ;
; -1.826 ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 15.695     ;
; -1.798 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.147     ;
; -1.797 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.146     ;
; -1.797 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.146     ;
; -1.794 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.143     ;
; -1.794 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.157     ;
; -1.793 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.156     ;
; -1.793 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.156     ;
; -1.792 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.141     ;
; -1.791 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 15.140     ;
; -1.790 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 14.690     ;
; -1.790 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.153     ;
; -1.788 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.151     ;
; -1.787 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 15.150     ;
; -1.780 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 15.165     ;
; -1.779 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 15.165     ;
; -1.766 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.114     ;
; -1.765 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.113     ;
; -1.764 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.112     ;
; -1.762 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 15.128     ;
; -1.762 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.110     ;
; -1.762 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.124     ;
; -1.761 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.123     ;
; -1.760 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.122     ;
; -1.759 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.107     ;
; -1.759 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 15.107     ;
; -1.758 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 15.138     ;
; -1.758 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.120     ;
; -1.755 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.117     ;
; -1.755 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 15.117     ;
; -1.749 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 15.130     ;
; -1.736 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 15.122     ;
; -1.727 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 15.080     ;
; -1.725 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 15.078     ;
; -1.723 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 15.090     ;
; -1.722 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 15.075     ;
; -1.721 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 15.088     ;
; -1.720 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 15.073     ;
; -1.718 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 15.085     ;
; -1.716 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 15.585     ;
; -1.716 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 15.083     ;
; -1.678 ; or1420Top:cpu1|decodeStage:decode|exePortAData[26]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 15.057     ;
; -1.673 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.403      ; 15.544     ;
; -1.672 ; or1420Top:cpu1|executeStage:exe|wbWriteData[4]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.390      ; 15.530     ;
; -1.672 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 15.545     ;
; -1.622 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 15.008     ;
; -1.607 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.956     ;
; -1.606 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.955     ;
; -1.606 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.955     ;
; -1.603 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.952     ;
; -1.601 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.950     ;
; -1.600 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 14.949     ;
; -1.597 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.963     ;
; -1.595 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.961     ;
; -1.594 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.960     ;
; -1.593 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 14.973     ;
; -1.592 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.958     ;
; -1.591 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 14.971     ;
; -1.590 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 14.970     ;
; -1.588 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 14.968     ;
; -1.575 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.923     ;
; -1.574 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.922     ;
; -1.573 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.921     ;
; -1.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.937     ;
; -1.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.919     ;
; -1.569 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.925     ;
; -1.568 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.916     ;
; -1.568 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 14.916     ;
; -1.567 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.923     ;
; -1.567 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.923     ;
; -1.566 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.922     ;
; -1.565 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.935     ;
; -1.563 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.919     ;
; -1.563 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.933     ;
; -1.563 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.933     ;
; -1.562 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 14.920     ;
; -1.562 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 14.920     ;
; -1.562 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.932     ;
; -1.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 14.919     ;
; -1.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 14.919     ;
; -1.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 14.917     ;
; -1.560 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 14.918     ;
; -1.559 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.929     ;
; -1.558 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.096     ; 14.930     ;
; -1.558 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.096     ; 14.930     ;
; -1.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.096     ; 14.929     ;
; -1.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.096     ; 14.929     ;
; -1.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 14.927     ;
; -1.556 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.096     ; 14.928     ;
; -1.549 ; or1420Top:cpu1|executeStage:exe|wbWriteData[20]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.576     ; 14.441     ;
; -1.536 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 14.889     ;
; -1.535 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.914     ;
; -1.534 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 14.887     ;
; -1.531 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 14.884     ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.668 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.414      ; 6.920      ;
; -3.633 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.894      ;
; -3.625 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.886      ;
; -3.558 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.819      ;
; -3.503 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.764      ;
; -3.258 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.519      ;
; -3.253 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.514      ;
; -3.111 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.372      ;
; -3.014 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.423      ; 6.275      ;
; 78.588 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.103     ; 4.643      ;
; 78.674 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.103     ; 4.557      ;
; 78.967 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.285      ;
; 78.987 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.265      ;
; 79.017 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.235      ;
; 79.130 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.103     ; 4.101      ;
; 79.181 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.071      ;
; 79.206 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.046      ;
; 79.216 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.036      ;
; 79.243 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.103     ; 3.988      ;
; 79.326 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.926      ;
; 79.397 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.855      ;
; 79.436 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.101     ; 3.797      ;
; 79.436 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.816      ;
; 79.450 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.101     ; 3.783      ;
; 79.546 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.706      ;
; 79.586 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.666      ;
; 79.666 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.101     ; 3.567      ;
; 79.712 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.540      ;
; 79.815 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.101     ; 3.418      ;
; 79.979 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.273      ;
; 81.166 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.117     ; 2.051      ;
; 81.191 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 2.060      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+--------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.092 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.607      ;
; -0.091 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.606      ;
; 0.087  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.428      ;
; 0.088  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.427      ;
; 0.105  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.410      ;
; 0.106  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.409      ;
; 0.254  ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.261      ;
; 0.255  ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.260      ;
; 0.273  ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.271      ;
; 0.274  ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.270      ;
; 0.334  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.210      ;
; 0.335  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.209      ;
; 0.350  ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.165      ;
; 0.351  ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.164      ;
; 0.398  ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.117      ;
; 0.399  ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.116      ;
; 0.424  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.091      ;
; 0.425  ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.119      ;
; 0.426  ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.118      ;
; 0.466  ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.078      ;
; 0.467  ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 6.077      ;
; 0.488  ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.027      ;
; 0.489  ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 6.026      ;
; 0.565  ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.979      ;
; 0.566  ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.978      ;
; 0.596  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.919      ;
; 0.597  ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.947      ;
; 0.598  ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.946      ;
; 0.600  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.914      ;
; 0.631  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.884      ;
; 0.719  ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.825      ;
; 0.720  ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.824      ;
; 0.755  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.766      ;
; 0.757  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.764      ;
; 0.779  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.735      ;
; 0.797  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.717      ;
; 0.798  ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.717      ;
; 0.799  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.715      ;
; 0.807  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.737      ;
; 0.838  ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.706      ;
; 0.865  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.650      ;
; 0.868  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.647      ;
; 0.884  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.637      ;
; 0.887  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.634      ;
; 0.888  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.626      ;
; 0.889  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.625      ;
; 0.894  ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.621      ;
; 0.936  ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.608      ;
; 0.946  ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.568      ;
; 0.952  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.569      ;
; 0.958  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.585      ;
; 0.963  ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.552      ;
; 0.965  ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.578      ;
; 0.968  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.213     ; 5.553      ;
; 0.990  ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.554      ;
; 1.030  ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.484      ;
; 1.042  ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.472      ;
; 1.042  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.473      ;
; 1.043  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.472      ;
; 1.053  ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.462      ;
; 1.060  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.184     ; 5.490      ;
; 1.062  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.453      ;
; 1.063  ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.184     ; 5.487      ;
; 1.065  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.709     ; 4.960      ;
; 1.065  ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.219     ; 5.450      ;
; 1.067  ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.477      ;
; 1.067  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.447      ;
; 1.068  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.446      ;
; 1.069  ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.220     ; 5.445      ;
; 1.073  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.709     ; 4.952      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.076  ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.948      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
; 1.084  ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.710     ; 4.940      ;
+--------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.113 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 13.508     ;
; 0.129 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.495     ;
; 0.130 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.092      ; 13.477     ;
; 0.143 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.110      ; 13.482     ;
; 0.143 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.099      ; 13.471     ;
; 0.150 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 13.471     ;
; 0.155 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.112      ; 13.472     ;
; 0.166 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.458     ;
; 0.167 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 13.449     ;
; 0.167 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.092      ; 13.440     ;
; 0.180 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.110      ; 13.445     ;
; 0.180 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.099      ; 13.434     ;
; 0.192 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.112      ; 13.435     ;
; 0.204 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 13.412     ;
; 0.377 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.374     ;
; 0.391 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.360     ;
; 0.393 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.361     ;
; 0.394 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 13.343     ;
; 0.407 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.348     ;
; 0.407 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.337     ;
; 0.407 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.347     ;
; 0.408 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 13.329     ;
; 0.419 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.338     ;
; 0.421 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.334     ;
; 0.421 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.323     ;
; 0.431 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.315     ;
; 0.433 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.324     ;
; 0.445 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.301     ;
; 0.472 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.279     ;
; 0.488 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.266     ;
; 0.489 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 13.248     ;
; 0.502 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.253     ;
; 0.502 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.242     ;
; 0.514 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.243     ;
; 0.526 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.220     ;
; 0.527 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.224     ;
; 0.538 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.213     ;
; 0.543 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.211     ;
; 0.544 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 13.193     ;
; 0.554 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.200     ;
; 0.555 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 13.182     ;
; 0.557 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.198     ;
; 0.557 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.187     ;
; 0.568 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.187     ;
; 0.568 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.176     ;
; 0.569 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.188     ;
; 0.577 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.104      ; 13.042     ;
; 0.580 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.177     ;
; 0.581 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.165     ;
; 0.592 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.154     ;
; 0.614 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.104      ; 13.005     ;
; 0.795 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 12.956     ;
; 0.811 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 12.943     ;
; 0.812 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 12.925     ;
; 0.825 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.930     ;
; 0.825 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 12.919     ;
; 0.837 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 12.920     ;
; 0.841 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.908     ;
; 0.849 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 12.897     ;
; 0.855 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.894     ;
; 0.936 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.813     ;
; 0.991 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.758     ;
; 1.002 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.747     ;
; 1.130 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.108      ; 12.493     ;
; 1.147 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.094      ; 12.462     ;
; 1.160 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.112      ; 12.467     ;
; 1.160 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.456     ;
; 1.165 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.461     ;
; 1.176 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.260      ; 12.552     ;
; 1.184 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.103      ; 12.434     ;
; 1.201 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 12.428     ;
; 1.213 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.260      ; 12.515     ;
; 1.259 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.490     ;
; 1.440 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.418     ;
; 1.454 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.404     ;
; 1.535 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.323     ;
; 1.590 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.268     ;
; 1.594 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.027     ;
; 1.601 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.257     ;
; 1.768 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.925      ;
; 1.769 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.924      ;
; 1.778 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 11.973     ;
; 1.794 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 11.960     ;
; 1.795 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.222      ; 11.942     ;
; 1.808 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 11.947     ;
; 1.808 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 11.936     ;
; 1.820 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 11.937     ;
; 1.832 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 11.914     ;
; 1.858 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.390      ; 12.000     ;
; 1.886 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.046     ; 4.803      ;
; 1.886 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.046     ; 4.803      ;
; 1.886 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.046     ; 4.803      ;
; 1.886 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.046     ; 4.803      ;
; 1.923 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.770      ;
; 1.924 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.769      ;
; 1.951 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.742      ;
; 1.952 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.741      ;
; 1.954 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.739      ;
; 1.955 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.738      ;
; 2.031 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 4.662      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.568 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.195     ; 2.971      ;
; 3.912 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 2.646      ;
; 4.070 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.480      ;
; 4.072 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.478      ;
; 4.095 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.492      ;
; 4.096 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.454      ;
; 4.097 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.453      ;
; 4.098 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.452      ;
; 4.098 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.452      ;
; 4.100 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.450      ;
; 4.101 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.449      ;
; 4.101 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.449      ;
; 4.102 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.448      ;
; 4.103 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.447      ;
; 4.103 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.184     ; 2.447      ;
; 4.264 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.068     ; 2.402      ;
; 4.273 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.314      ;
; 4.274 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.313      ;
; 4.274 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.313      ;
; 4.274 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.313      ;
; 4.275 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.312      ;
; 4.275 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.312      ;
; 4.276 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.311      ;
; 4.278 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.309      ;
; 4.278 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.309      ;
; 4.278 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.309      ;
; 4.279 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.147     ; 2.308      ;
; 4.304 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.232      ;
; 4.337 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.199      ;
; 4.354 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.182      ;
; 4.377 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.159      ;
; 4.378 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.158      ;
; 4.392 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.144      ;
; 4.594 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.192     ; 1.948      ;
; 4.719 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.192     ; 1.823      ;
; 4.726 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.192     ; 1.816      ;
; 4.769 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.187     ; 1.778      ;
; 4.937 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 1.608      ;
; 4.965 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 1.580      ;
; 5.071 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.187     ; 1.476      ;
; 5.080 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.187     ; 1.467      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.795 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.406 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.138      ;
; 0.426 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.158      ;
; 0.439 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.171      ;
; 0.452 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.484 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.498 ; screens:hdmi|s_drawCursorReg[0]                                ; screens:hdmi|s_drawCursorReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.510 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.517 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.526 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.650 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.667 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.674 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.701 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.995      ;
; 0.702 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.996      ;
; 0.712 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.005      ;
; 0.712 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.007      ;
; 0.722 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.016      ;
; 0.733 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.028      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.757 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.052      ;
; 0.759 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.770 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.773 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.776 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.779 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.782 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.076      ;
; 0.947 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.242      ;
; 0.948 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.242      ;
; 0.949 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.238      ;
; 0.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.244      ;
; 0.951 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.240      ;
; 0.955 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.249      ;
; 0.962 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.254      ;
; 0.963 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.966 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.261      ;
; 0.982 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.278      ;
; 0.986 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.285      ;
; 1.030 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.325      ;
; 1.041 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.327      ;
; 1.041 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.333      ;
; 1.051 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.708      ;
; 1.054 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.353      ;
; 1.061 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.358      ;
; 1.094 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.388      ;
; 1.095 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.752      ;
; 1.096 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.390      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.417 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[0]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.154      ;
; 0.419 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[7]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.156      ;
; 0.422 ; sdramController:sdram|s_wordHiReg[6]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.158      ;
; 0.423 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.150      ;
; 0.424 ; sdramController:sdram|s_wordHiReg[7]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.160      ;
; 0.424 ; sdramController:sdram|s_wordHiReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.160      ;
; 0.424 ; sdramController:sdram|s_wordHiReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.160      ;
; 0.430 ; sdramController:sdram|s_wordHiReg[8]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.166      ;
; 0.431 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.158      ;
; 0.432 ; sdramController:sdram|s_wordHiReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.168      ;
; 0.433 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; busArbiter:arbiter|s_queueRemovePointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.167      ;
; 0.434 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.175      ;
; 0.434 ; sdramController:sdram|s_wordHiReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.170      ;
; 0.435 ; busArbiter:arbiter|s_queueRemovePointerReg[4]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.168      ;
; 0.435 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[1]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.172      ;
; 0.439 ; busArbiter:arbiter|s_queueInsertPointerReg[1]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.171      ;
; 0.443 ; ramDmaCi:DMA|counter[0]                                             ; ramDmaCi:DMA|counter[0]                                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.758      ;
; 0.444 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.176      ;
; 0.444 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[3]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.181      ;
; 0.445 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.758      ;
; 0.446 ; sdramController:sdram|s_wordHiReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.182      ;
; 0.446 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[6]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.173      ;
; 0.447 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[2]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.184      ;
; 0.448 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[6]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.185      ;
; 0.449 ; sdramController:sdram|s_wordLoReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.183      ;
; 0.450 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_hzCountReg[8]                                        ; camera:camIf|s_hzCountReg[8]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITCONTREAD          ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITCONTREAD                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITSECTORERASE       ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITSECTORERASE                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWRITECMD          ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWRITECMD                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                   ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.DO_WRITE              ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.DO_WRITE                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[7]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.177      ;
; 0.450 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE            ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_lineCountReg             ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.BUS_ERROR                             ; busArbiter:arbiter|s_stateReg.BUS_ERROR                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.452 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.499 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.793      ;
; 0.550 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.844      ;
; 0.640 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.935      ;
; 0.640 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.935      ;
; 0.640 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.936      ;
; 0.641 ; sdramController:sdram|s_dataToRamReg[14]                        ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.936      ;
; 0.641 ; sdramController:sdram|s_dataToRamReg[1]                         ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.936      ;
; 0.641 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.937      ;
; 0.642 ; sdramController:sdram|s_dataToRamReg[2]                         ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.937      ;
; 0.645 ; sdramController:sdram|s_dataToRamReg[5]                         ; sdramController:sdram|s_sdramDataOutReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.940      ;
; 0.657 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.951      ;
; 0.659 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.953      ;
; 0.668 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.962      ;
; 0.669 ; sdramController:sdram|s_columnAddressReg[3]                     ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.963      ;
; 0.669 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.963      ;
; 0.670 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.964      ;
; 0.674 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.968      ;
; 0.674 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.968      ;
; 0.683 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.977      ;
; 0.687 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.982      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.994      ;
; 0.730 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.024      ;
; 0.738 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.033      ;
; 0.739 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.034      ;
; 0.740 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.035      ;
; 0.743 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.202      ; 1.176      ;
; 0.745 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|sdramBa[0]                                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.749 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.043      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.775 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.076      ;
; 0.780 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.074      ;
; 0.784 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[10]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.085      ;
; 0.784 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.078      ;
; 0.786 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.081      ;
; 0.786 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; sdramController:sdram|s_dataToRamReg[11]                        ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.083      ;
; 0.791 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.086      ;
; 0.806 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.100      ;
; 0.810 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.104      ;
; 0.832 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.126      ;
; 0.858 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.152      ;
; 0.877 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.170      ;
; 0.931 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.222      ;
; 0.938 ; sdramController:sdram|s_shortCountReg[0]                        ; sdramController:sdram|s_shortCountReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.232      ;
; 0.949 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.243      ;
; 0.955 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.249      ;
; 0.967 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|sdramAddr[10]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.261      ;
; 0.970 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.264      ;
; 0.970 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.264      ;
; 0.970 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.264      ;
; 0.985 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.282      ;
; 1.004 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.295      ;
; 1.004 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.298      ;
; 1.019 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.310      ;
; 1.029 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.322      ;
; 1.041 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.332      ;
; 1.050 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.341      ;
; 1.062 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.353      ;
; 1.081 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.375      ;
; 1.086 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|sdramAddr[12]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.386      ;
; 1.087 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.381      ;
; 1.097 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.115 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; sdramController:sdram|s_columnAddressReg[7]                     ; sdramController:sdram|sdramAddr[7]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.419      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.465 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.928 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.207      ; 1.366      ;
; 0.929 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.207      ; 1.367      ;
; 0.979 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.205      ; 1.415      ;
; 1.008 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.205      ; 1.444      ;
; 1.198 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.207      ; 1.636      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.233 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.202      ; 1.666      ;
; 1.244 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.202      ; 1.677      ;
; 1.393 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.202      ; 1.826      ;
; 1.531 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 1.959      ;
; 1.555 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 1.983      ;
; 1.559 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 1.987      ;
; 1.571 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 1.999      ;
; 1.574 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 2.002      ;
; 1.609 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.197      ; 2.037      ;
; 1.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.194      ;
; 1.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.196      ;
; 1.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.196      ;
; 1.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.196      ;
; 1.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.196      ;
; 1.721 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.198      ;
; 1.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.199      ;
; 1.723 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.200      ;
; 1.723 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.200      ;
; 1.724 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.201      ;
; 1.724 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.201      ;
; 1.809 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.250      ;
; 1.810 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.251      ;
; 1.810 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.251      ;
; 1.812 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.253      ;
; 1.812 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.253      ;
; 1.813 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.254      ;
; 1.816 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.257      ;
; 1.816 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.257      ;
; 1.817 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.258      ;
; 1.818 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.259      ;
; 1.836 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.246      ; 2.313      ;
; 1.838 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.279      ;
; 1.841 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 2.282      ;
; 1.884 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 2.334      ;
; 2.098 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.405      ;
; 2.339 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.200      ; 2.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.079      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.568      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.699      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.706      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.708      ;
; 1.415 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.709      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.821      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.830      ;
; 1.537 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.831      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.837      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.545 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.839      ;
; 1.546 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.840      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.518 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.089      ; 1.819      ;
; 1.618 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 1.913      ;
; 2.394 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 5.805      ;
; 2.486 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 2.780      ;
; 2.536 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 5.947      ;
; 2.608 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.019      ;
; 2.622 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.033      ;
; 2.712 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.104      ; 3.028      ;
; 2.723 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.134      ;
; 2.794 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.205      ;
; 2.805 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.038      ; 6.210      ;
; 2.853 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.264      ;
; 2.859 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.104      ; 3.175      ;
; 2.869 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.163      ;
; 2.870 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 6.281      ;
; 2.907 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.201      ;
; 2.918 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.212      ;
; 3.016 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.310      ;
; 3.049 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.343      ;
; 3.065 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.359      ;
; 3.077 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.371      ;
; 3.082 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.104      ; 3.398      ;
; 3.093 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.104      ; 3.409      ;
; 3.145 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.439      ;
; 3.225 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.519      ;
; 3.234 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.528      ;
; 3.256 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.101      ; 3.569      ;
; 3.270 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.564      ;
; 3.299 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.593      ;
; 3.320 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.101      ; 3.633      ;
; 3.825 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.101      ; 4.138      ;
; 3.876 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.101      ; 4.189      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -5.777 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 9.035      ;
; -5.755 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 9.000      ;
; -5.658 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 8.903      ;
; -5.620 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 8.865      ;
; -5.616 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.421      ; 8.875      ;
; -5.554 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.424      ; 8.816      ;
; -5.551 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.424      ; 8.813      ;
; -5.439 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 8.697      ;
; -5.429 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 8.674      ;
; -5.380 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 8.638      ;
; -5.208 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.405      ; 8.451      ;
; -3.718 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.907      ; 6.463      ;
; -3.553 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.437      ; 6.828      ;
; -3.452 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.424      ; 6.714      ;
; -2.917 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.437      ; 6.192      ;
; -2.812 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.424      ; 6.074      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.173 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.038     ; 1.908      ;
; 4.980  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 8.409      ;
; 5.034  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 8.345      ;
; 5.346  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 8.040      ;
; 5.620  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 7.769      ;
; 5.674  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 7.705      ;
; 5.838  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.557      ;
; 5.838  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.557      ;
; 5.986  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 7.400      ;
; 6.278  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 7.584      ;
; 6.441  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.942      ;
; 6.441  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.942      ;
; 6.478  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.917      ;
; 6.478  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.917      ;
; 6.538  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 6.824      ;
; 6.542  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 6.834      ;
; 6.729  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 6.633      ;
; 6.918  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 6.944      ;
; 6.950  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 6.410      ;
; 7.081  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.302      ;
; 7.081  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.302      ;
; 7.802  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.397      ; 6.063      ;
; 7.806  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.411      ; 6.073      ;
; 7.993  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.397      ; 5.872      ;
; 8.098  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 5.272      ;
; 8.214  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 5.649      ;
; 8.300  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 5.070      ;
; 8.483  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 4.892      ;
; 8.489  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 4.886      ;
; 8.525  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 4.862      ;
; 8.539  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 4.831      ;
; 8.556  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 4.831      ;
; 8.619  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 4.743      ;
; 8.676  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 4.686      ;
; 8.697  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 4.678      ;
; 8.756  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 4.614      ;
; 9.345  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.040      ;
; 9.345  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.040      ;
; 9.418  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 3.946      ;
; 9.616  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 3.740      ;
; 9.747  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 4.131      ;
; 9.753  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 4.125      ;
; 9.864  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.397      ; 4.001      ;
; 9.883  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.397      ; 3.982      ;
; 9.961  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 3.917      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.151 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.412      ; 6.485      ;
; -3.997 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.411      ; 6.330      ;
; -3.663 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.412      ; 5.997      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.042  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.199     ; 4.227      ;
; 9.238  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.207     ; 4.023      ;
; 11.441 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.197     ; 1.830      ;
; 11.453 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.197     ; 1.818      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.292 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.721      ;
; 1.300 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.729      ;
; 3.393 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 3.813      ;
; 3.600 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 4.028      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.267 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.045      ; 5.679      ;
; 2.512 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.060      ; 5.939      ;
; 2.741 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.045      ; 6.153      ;
; 2.986 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.060      ; 6.413      ;
; 3.087 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.549      ; 6.003      ;
; 4.411 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.028      ; 7.806      ;
; 4.531 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 7.940      ;
; 4.697 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 8.093      ;
; 4.749 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 8.158      ;
; 4.811 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 8.207      ;
; 4.835 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 8.231      ;
; 4.868 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.046      ; 8.281      ;
; 4.904 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 8.300      ;
; 4.909 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.043      ; 8.319      ;
; 4.942 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.046      ; 8.355      ;
; 4.964 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 8.373      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.323 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.033      ; 5.638      ;
; 2.568 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.032      ; 5.882      ;
; 2.630 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.033      ; 5.945      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.699 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 3.507      ;
; 2.866 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 3.661      ;
; 2.975 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 3.770      ;
; 3.068 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 3.876      ;
; 3.102 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 3.910      ;
; 3.190 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.495      ;
; 3.414 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.727      ;
; 3.432 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 3.767      ;
; 3.432 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 3.767      ;
; 3.836 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 4.160      ;
; 3.985 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.414     ; 1.778      ;
; 4.003 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.314      ;
; 4.014 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.333      ;
; 4.181 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.492      ;
; 4.205 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 4.529      ;
; 4.239 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 4.563      ;
; 4.246 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.565      ;
; 4.267 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.605      ;
; 4.287 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.625      ;
; 4.333 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.582      ; 5.127      ;
; 4.397 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.717      ;
; 4.619 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 5.414      ;
; 4.631 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.951      ;
; 4.826 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 5.621      ;
; 4.831 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.597      ; 5.640      ;
; 5.470 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 5.780      ;
; 5.572 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.620      ; 6.404      ;
; 5.703 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 6.036      ;
; 5.703 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 6.036      ;
; 5.756 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 6.067      ;
; 5.963 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 6.274      ;
; 5.968 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 6.293      ;
; 6.046 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.620      ; 6.878      ;
; 6.177 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 6.510      ;
; 6.177 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 6.510      ;
; 6.190 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 6.536      ;
; 6.190 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 6.536      ;
; 6.642 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 6.938      ;
; 6.664 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 7.010      ;
; 6.664 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 7.010      ;
; 6.729 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 7.057      ;
; 6.955 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 7.253      ;
; 7.116 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 7.412      ;
; 7.203 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 7.531      ;
; 7.429 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 7.727      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 66.51 MHz  ; 66.51 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 81.69 MHz  ; 81.69 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 160.9 MHz  ; 160.9 MHz       ; clk2                                        ;                                                ;
; 225.23 MHz ; 225.23 MHz      ; clk1                                        ;                                                ;
; 231.64 MHz ; 231.64 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 430.66 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.288 ; -68.608       ;
; clk1                                        ; -3.689 ; -18.219       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.485 ; -58.068       ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.437  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.974  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.797  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.383 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
; clk2                                        ; 0.704 ; 0.000         ;
; clk1                                        ; 1.351 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -5.676 ; -12.714       ;
; clk2                                        ; -4.153 ; -4.153        ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.579 ; -3.579        ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.331  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.169 ; 0.000         ;
; clk1                                        ; 2.242 ; 0.000         ;
; clk2                                        ; 2.325 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.391 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.063  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.304  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.380  ; 0.000         ;
; clk2                                        ; 9.752  ; 0.000         ;
; clk1                                        ; 41.415 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -4.288 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 6.300      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; -3.691 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.089      ; 5.703      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.143      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.796 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.132      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.819 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.109      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.889 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.039      ;
; 13.955 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.973      ;
; 13.955 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.973      ;
; 13.955 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.973      ;
; 13.955 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.973      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.689 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 6.621      ;
; -3.683 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.082      ; 6.604      ;
; -3.679 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 6.611      ;
; -3.630 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 6.562      ;
; -3.538 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 6.470      ;
; -3.074 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 6.006      ;
; -3.066 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 5.998      ;
; -2.991 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 5.923      ;
; -2.865 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 5.797      ;
; 78.893 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 4.350      ;
; 78.922 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 4.321      ;
; 79.261 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.000      ;
; 79.278 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.983      ;
; 79.286 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.975      ;
; 79.318 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 3.925      ;
; 79.430 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 3.813      ;
; 79.436 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.825      ;
; 79.459 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.802      ;
; 79.466 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.795      ;
; 79.548 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.713      ;
; 79.616 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.645      ;
; 79.650 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.611      ;
; 79.680 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.089     ; 3.566      ;
; 79.690 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.089     ; 3.556      ;
; 79.755 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.506      ;
; 79.790 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.471      ;
; 79.870 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.089     ; 3.376      ;
; 79.912 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.349      ;
; 80.009 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.089     ; 3.237      ;
; 80.164 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.097      ;
; 81.242 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.105     ; 1.988      ;
; 81.375 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 1.886      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.485 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]     ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                    ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.620     ; 0.818      ;
; -2.415 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]     ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                    ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.162     ; 1.027      ;
; -1.569 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 14.963     ;
; -1.073 ; or1420Top:cpu1|decodeStage:decode|exePortBData[2]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.384      ; 14.926     ;
; -1.063 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.441     ;
; -1.062 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.440     ;
; -1.062 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.440     ;
; -1.059 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.437     ;
; -1.058 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.423     ;
; -1.057 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.435     ;
; -1.057 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.422     ;
; -1.057 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.422     ;
; -1.056 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 14.434     ;
; -1.054 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.419     ;
; -1.052 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.417     ;
; -1.051 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.416     ;
; -1.044 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.382      ; 14.895     ;
; -1.035 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.427     ;
; -1.034 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.411     ;
; -1.034 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.411     ;
; -1.032 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.409     ;
; -1.031 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.423     ;
; -1.031 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.408     ;
; -1.029 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.393     ;
; -1.029 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.393     ;
; -1.028 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.405     ;
; -1.027 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 14.404     ;
; -1.027 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.391     ;
; -1.026 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.405     ;
; -1.026 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.390     ;
; -1.023 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.387     ;
; -1.022 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.386     ;
; -0.985 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.365     ;
; -0.983 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.363     ;
; -0.981 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.361     ;
; -0.980 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.347     ;
; -0.978 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.358     ;
; -0.978 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.345     ;
; -0.976 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.343     ;
; -0.973 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.340     ;
; -0.951 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.537     ; 13.883     ;
; -0.948 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.340     ;
; -0.936 ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.382      ; 14.787     ;
; -0.935 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 14.329     ;
; -0.931 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 14.327     ;
; -0.902 ; or1420Top:cpu1|executeStage:exe|wbWriteData[4]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.369      ; 14.740     ;
; -0.896 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.261     ;
; -0.895 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.260     ;
; -0.895 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.260     ;
; -0.892 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.257     ;
; -0.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.255     ;
; -0.889 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 14.254     ;
; -0.884 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.276     ;
; -0.881 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.273     ;
; -0.880 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.272     ;
; -0.879 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.258     ;
; -0.878 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 14.270     ;
; -0.876 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.255     ;
; -0.875 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.254     ;
; -0.873 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.252     ;
; -0.872 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.382      ; 14.723     ;
; -0.867 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.231     ;
; -0.867 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.231     ;
; -0.865 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.229     ;
; -0.864 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 14.243     ;
; -0.864 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.228     ;
; -0.861 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.225     ;
; -0.860 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 14.224     ;
; -0.859 ; or1420Top:cpu1|decodeStage:decode|exePortAData[26]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 14.249     ;
; -0.853 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.235     ;
; -0.851 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.233     ;
; -0.851 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.233     ;
; -0.850 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.232     ;
; -0.848 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.217     ;
; -0.847 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.229     ;
; -0.846 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.215     ;
; -0.846 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.215     ;
; -0.845 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 14.227     ;
; -0.845 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.214     ;
; -0.842 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.211     ;
; -0.840 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 14.209     ;
; -0.833 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 14.216     ;
; -0.832 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 14.215     ;
; -0.831 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 14.214     ;
; -0.831 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 14.214     ;
; -0.830 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 14.213     ;
; -0.828 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~29 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 14.198     ;
; -0.827 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 14.197     ;
; -0.826 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 14.196     ;
; -0.826 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 14.196     ;
; -0.825 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~17 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 14.195     ;
; -0.818 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.185     ;
; -0.816 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.183     ;
; -0.814 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.181     ;
; -0.813 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.384      ; 14.666     ;
; -0.811 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5]     ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 14.178     ;
; -0.772 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 14.627     ;
; -0.735 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 14.131     ;
; -0.731 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 14.111     ;
; -0.720 ; or1420Top:cpu1|fetchStage:fetch|instruction[28]       ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.382      ; 14.571     ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.437 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 6.105      ;
; 0.438 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 6.104      ;
; 0.577 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.965      ;
; 0.578 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.964      ;
; 0.606 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.936      ;
; 0.607 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.935      ;
; 0.736 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.806      ;
; 0.737 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.805      ;
; 0.824 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.718      ;
; 0.825 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.717      ;
; 0.837 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.729      ;
; 0.839 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.727      ;
; 0.839 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.727      ;
; 0.840 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.726      ;
; 0.859 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.683      ;
; 0.860 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.682      ;
; 0.903 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.639      ;
; 0.942 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.600      ;
; 0.943 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.599      ;
; 0.950 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.616      ;
; 0.952 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.614      ;
; 0.970 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.596      ;
; 0.971 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.595      ;
; 1.053 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.489      ;
; 1.063 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.503      ;
; 1.065 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.501      ;
; 1.087 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.479      ;
; 1.088 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.478      ;
; 1.135 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.407      ;
; 1.151 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.390      ;
; 1.224 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.342      ;
; 1.225 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.341      ;
; 1.234 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.308      ;
; 1.236 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.305      ;
; 1.250 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.316      ;
; 1.291 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.254      ;
; 1.291 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.250      ;
; 1.301 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.244      ;
; 1.320 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.221      ;
; 1.322 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.220      ;
; 1.326 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.240      ;
; 1.363 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.203      ;
; 1.378 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.167      ;
; 1.388 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.157      ;
; 1.399 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_columnAddressReg[3]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.678      ;
; 1.403 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_columnAddressReg[3]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.674      ;
; 1.410 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.132      ;
; 1.411 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.154      ;
; 1.413 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.129      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.415 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.662      ;
; 1.418 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.657     ; 4.660      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.419 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.658      ;
; 1.422 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.657     ; 4.656      ;
; 1.432 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.109      ;
; 1.434 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.107      ;
; 1.444 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.122      ;
; 1.450 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.091      ;
; 1.466 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.193     ; 5.076      ;
; 1.476 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.090      ;
; 1.477 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.092      ;
; 1.481 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.064      ;
; 1.487 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.082      ;
; 1.487 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.078      ;
; 1.501 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_columnAddressReg[3]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.576      ;
; 1.503 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.042      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
; 1.517 ; bios:start|s_addressReg[31]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.658     ; 4.560      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.974 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.096      ; 12.628     ;
; 1.020 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.081      ; 12.567     ;
; 1.029 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.085      ; 12.562     ;
; 1.034 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.100      ; 12.572     ;
; 1.035 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.098      ; 12.569     ;
; 1.049 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.096      ; 12.553     ;
; 1.057 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.089      ; 12.538     ;
; 1.062 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.546     ;
; 1.095 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.081      ; 12.492     ;
; 1.104 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.085      ; 12.487     ;
; 1.109 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.100      ; 12.497     ;
; 1.110 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.098      ; 12.494     ;
; 1.132 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.089      ; 12.463     ;
; 1.137 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.471     ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.488     ;
; 1.272 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.427     ;
; 1.279 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.435     ;
; 1.281 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.422     ;
; 1.286 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.432     ;
; 1.287 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.429     ;
; 1.309 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.398     ;
; 1.314 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.406     ;
; 1.325 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.374     ;
; 1.334 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.369     ;
; 1.339 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.379     ;
; 1.340 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.376     ;
; 1.362 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.345     ;
; 1.367 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.353     ;
; 1.389 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.325     ;
; 1.403 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.311     ;
; 1.414 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.300     ;
; 1.435 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.264     ;
; 1.444 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.259     ;
; 1.449 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.269     ;
; 1.449 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.250     ;
; 1.450 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.266     ;
; 1.452 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.147     ;
; 1.458 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.245     ;
; 1.460 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.239     ;
; 1.463 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.255     ;
; 1.464 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.252     ;
; 1.469 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.234     ;
; 1.472 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.235     ;
; 1.474 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.244     ;
; 1.475 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.241     ;
; 1.477 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.243     ;
; 1.486 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.221     ;
; 1.491 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.229     ;
; 1.497 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.210     ;
; 1.502 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.218     ;
; 1.527 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.072     ;
; 1.639 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.208      ; 12.075     ;
; 1.685 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.014     ;
; 1.694 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.009     ;
; 1.699 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.019     ;
; 1.700 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.016     ;
; 1.704 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.007     ;
; 1.722 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 11.985     ;
; 1.727 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 11.993     ;
; 1.757 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 11.954     ;
; 1.867 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 11.844     ;
; 1.881 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 11.830     ;
; 1.892 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 11.819     ;
; 1.918 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 11.685     ;
; 1.972 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.082      ; 11.616     ;
; 1.981 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.086      ; 11.611     ;
; 1.986 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 11.621     ;
; 1.987 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.099      ; 11.618     ;
; 2.009 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.090      ; 11.587     ;
; 2.014 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.103      ; 11.595     ;
; 2.074 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.639      ;
; 2.075 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.638      ;
; 2.078 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.265      ; 11.656     ;
; 2.117 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 11.594     ;
; 2.153 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.265      ; 11.581     ;
; 2.204 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.504      ;
; 2.204 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.504      ;
; 2.204 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.504      ;
; 2.204 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.504      ;
; 2.235 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.478      ;
; 2.236 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.477      ;
; 2.258 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.455      ;
; 2.259 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.454      ;
; 2.260 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.453      ;
; 2.261 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.452      ;
; 2.295 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.418      ;
; 2.296 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.417      ;
; 2.330 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.377      ; 11.516     ;
; 2.348 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.365      ;
; 2.349 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.364      ;
; 2.350 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.363      ;
; 2.365 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.343      ;
; 2.365 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.343      ;
; 2.365 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.343      ;
; 2.365 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.343      ;
; 2.383 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.377      ; 11.463     ;
; 2.384 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.329      ;
; 2.388 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.320      ;
; 2.388 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.320      ;
; 2.388 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.028     ; 4.320      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.797 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.175     ; 2.763      ;
; 4.052 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.154     ; 2.529      ;
; 4.209 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.361      ;
; 4.212 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.358      ;
; 4.228 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.342      ;
; 4.230 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.340      ;
; 4.230 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.340      ;
; 4.231 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.339      ;
; 4.233 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.337      ;
; 4.234 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.336      ;
; 4.234 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.336      ;
; 4.235 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.335      ;
; 4.236 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.334      ;
; 4.236 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 2.334      ;
; 4.278 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.340      ;
; 4.411 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.142      ;
; 4.411 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.056     ; 2.268      ;
; 4.413 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.205      ;
; 4.413 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.205      ;
; 4.413 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.205      ;
; 4.414 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.204      ;
; 4.415 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.203      ;
; 4.415 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.203      ;
; 4.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.202      ;
; 4.418 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.200      ;
; 4.418 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.200      ;
; 4.419 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.199      ;
; 4.420 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 2.198      ;
; 4.452 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.101      ;
; 4.459 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.094      ;
; 4.484 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.069      ;
; 4.493 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.060      ;
; 4.500 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.182     ; 2.053      ;
; 4.696 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 1.863      ;
; 4.810 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 1.749      ;
; 4.821 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 1.738      ;
; 4.895 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.668      ;
; 5.034 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.169     ; 1.532      ;
; 5.057 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.169     ; 1.509      ;
; 5.155 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.408      ;
; 5.167 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.396      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.310 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 1.352      ;
; 5.892 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.383 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3]  ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]  ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2]  ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.395 ; ramDmaCi:DMA|counter[0]                                              ; ramDmaCi:DMA|counter[0]                                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.684      ;
; 0.397 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]       ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.045      ;
; 0.398 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0]  ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.684      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg             ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_readStateReg.WAIT                                    ; uartBus:uart1|s_readStateReg.WAIT                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutReg[22]                                       ; uartBus:uart1|s_dataOutReg[22]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                             ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_transactionActiveReg                         ; sdramController:sdram|s_transactionActiveReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|s_transactionActiveReg                                  ; spiBus:flash|s_transactionActiveReg                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_transactionActiveReg                                    ; bios:start|s_transactionActiveReg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg      ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ             ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST          ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE             ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK      ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_lineCountReg              ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR            ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST             ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_endTransactionPendingReg                     ; sdramController:sdram|s_endTransactionPendingReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_stateMachineReg.BUSERROR                                ; bios:start|s_stateMachineReg.BUSERROR                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_grabberActiveReg                                      ; camera:camIf|s_grabberActiveReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.BUS_ERROR                              ; busArbiter:arbiter|s_stateReg.BUS_ERROR                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_delayedWriteDoneReg[0]                       ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg              ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualLineReg               ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg              ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                        ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]       ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_smallCharsReg                   ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]       ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.047      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                          ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                          ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                          ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                  ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                    ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~19                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~19                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~27                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~4                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~6                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~2  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~2                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~21                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~5                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~21                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~25 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~25                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~25 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~25                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~17 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~17                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~17 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~17                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~29 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~29                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~29 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~29                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[19]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[19]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[17]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[17]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[27]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[27]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.391 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.044      ;
; 0.400 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.406 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.419 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.072      ;
; 0.448 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.717      ;
; 0.468 ; screens:hdmi|s_drawCursorReg[0]                                ; screens:hdmi|s_drawCursorReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.479 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.744      ;
; 0.489 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.754      ;
; 0.599 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.620 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.890      ;
; 0.624 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.889      ;
; 0.629 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.630 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.895      ;
; 0.632 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.635 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.647 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.916      ;
; 0.649 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.918      ;
; 0.666 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.670 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.691 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.698 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.967      ;
; 0.703 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.712 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.981      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.730 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.841 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.843 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.110      ;
; 0.846 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.110      ;
; 0.848 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.110      ;
; 0.860 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.861 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.869 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.138      ;
; 0.873 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.144      ;
; 0.875 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.144      ;
; 0.876 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.145      ;
; 0.879 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.151      ;
; 0.912 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.181      ;
; 0.926 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.192      ;
; 0.927 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.188      ;
; 0.937 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.212      ;
; 0.953 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.227      ;
; 0.956 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.541      ;
; 0.994 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.579      ;
; 1.001 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.265      ;
; 1.003 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.272      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.468 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.737      ;
; 0.515 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.784      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; sdramController:sdram|s_dataToRamReg[1]                         ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sdramController:sdram|s_dataToRamReg[14]                        ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; sdramController:sdram|s_dataToRamReg[2]                         ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.868      ;
; 0.601 ; sdramController:sdram|s_dataToRamReg[5]                         ; sdramController:sdram|s_sdramDataOutReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.870      ;
; 0.610 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.879      ;
; 0.611 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.880      ;
; 0.613 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.882      ;
; 0.620 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; sdramController:sdram|s_columnAddressReg[3]                     ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.890      ;
; 0.622 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.890      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.629 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.897      ;
; 0.644 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.913      ;
; 0.646 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.915      ;
; 0.653 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.922      ;
; 0.663 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|sdramBa[0]                                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.932      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.935      ;
; 0.686 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.955      ;
; 0.687 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.957      ;
; 0.693 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.181      ; 1.088      ;
; 0.701 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[10]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.974      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.983      ;
; 0.711 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.980      ;
; 0.727 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.999      ;
; 0.731 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.000      ;
; 0.732 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.734 ; sdramController:sdram|s_dataToRamReg[11]                        ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.003      ;
; 0.737 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.006      ;
; 0.754 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.022      ;
; 0.755 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.024      ;
; 0.778 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.046      ;
; 0.798 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.065      ;
; 0.799 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.067      ;
; 0.831 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.095      ;
; 0.857 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.125      ;
; 0.864 ; sdramController:sdram|s_shortCountReg[0]                        ; sdramController:sdram|s_shortCountReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.133      ;
; 0.875 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.143      ;
; 0.883 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.151      ;
; 0.893 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.162      ;
; 0.896 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.162      ;
; 0.899 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.168      ;
; 0.907 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|sdramAddr[3]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.176      ;
; 0.907 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|sdramAddr[10]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.176      ;
; 0.909 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.175      ;
; 0.916 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.183      ;
; 0.916 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.188      ;
; 0.930 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.196      ;
; 0.936 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.202      ;
; 0.945 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.211      ;
; 0.963 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|sdramAddr[12]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.240      ;
; 0.978 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.246      ;
; 0.978 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.246      ;
; 0.993 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.261      ;
; 1.001 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.269      ;
; 1.007 ; sdramController:sdram|s_columnAddressReg[7]                     ; sdramController:sdram|sdramAddr[7]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.275      ;
; 1.016 ; sdramController:sdram|s_columnAddressReg[8]                     ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.284      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.298      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.416 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.834 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.176      ; 1.224      ;
; 0.834 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.176      ; 1.224      ;
; 0.874 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.267      ;
; 0.902 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.295      ;
; 1.077 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.176      ; 1.467      ;
; 1.107 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.172      ; 1.493      ;
; 1.118 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.172      ; 1.504      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.262 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.172      ; 1.648      ;
; 1.380 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.760      ;
; 1.401 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.781      ;
; 1.408 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.788      ;
; 1.417 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.797      ;
; 1.418 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.798      ;
; 1.446 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 1.826      ;
; 1.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.965      ;
; 1.525 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.966      ;
; 1.525 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.966      ;
; 1.525 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.966      ;
; 1.526 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.967      ;
; 1.528 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.969      ;
; 1.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.970      ;
; 1.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.970      ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.971      ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.971      ;
; 1.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 1.972      ;
; 1.611 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.008      ;
; 1.611 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.008      ;
; 1.612 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.009      ;
; 1.613 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.010      ;
; 1.613 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.010      ;
; 1.615 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.012      ;
; 1.617 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.014      ;
; 1.618 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.015      ;
; 1.618 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.015      ;
; 1.620 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.017      ;
; 1.629 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.227      ; 2.070      ;
; 1.637 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.034      ;
; 1.640 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.037      ;
; 1.684 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 2.092      ;
; 1.906 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.191      ;
; 2.183 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.570      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.732 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.001      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.040 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.045 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.314      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.396      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.162 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.433      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.167 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.436      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.510      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.515      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.518      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.538      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.541      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.284 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.553      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.555      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.556      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.557      ;
; 1.289 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.558      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.633      ;
; 1.368 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.637      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.639      ;
; 1.371 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.640      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.660      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.666      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.351 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.078      ; 1.624      ;
; 1.487 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 1.756      ;
; 2.227 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.496      ;
; 2.453 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.438      ;
; 2.461 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.093      ; 2.749      ;
; 2.485 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.470      ;
; 2.559 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.544      ;
; 2.577 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.846      ;
; 2.600 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.093      ; 2.888      ;
; 2.607 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.592      ;
; 2.611 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.880      ;
; 2.614 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.599      ;
; 2.618 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.887      ;
; 2.627 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.612      ;
; 2.637 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.613      ;
; 2.659 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.644      ;
; 2.668 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.653      ;
; 2.717 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.986      ;
; 2.745 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.014      ;
; 2.757 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.026      ;
; 2.768 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.037      ;
; 2.810 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.093      ; 3.098      ;
; 2.823 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.093      ; 3.111      ;
; 2.862 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.131      ;
; 2.881 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.150      ;
; 2.886 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.155      ;
; 2.910 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 3.195      ;
; 2.927 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.196      ;
; 2.952 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 3.237      ;
; 2.980 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.249      ;
; 3.422 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 3.707      ;
; 3.573 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 3.858      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -5.676 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 8.608      ;
; -5.605 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 8.525      ;
; -5.550 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 8.470      ;
; -5.479 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.095      ; 8.413      ;
; -5.454 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.094      ; 8.387      ;
; -5.449 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 8.369      ;
; -5.359 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 8.291      ;
; -5.300 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.095      ; 8.234      ;
; -5.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 8.207      ;
; -5.284 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.093      ; 8.216      ;
; -5.087 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.079      ; 8.005      ;
; -3.689 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.600      ; 6.128      ;
; -3.555 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.107      ; 6.501      ;
; -3.483 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.094      ; 6.416      ;
; -2.770 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.107      ; 5.716      ;
; -2.693 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.094      ; 5.626      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.153 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.080      ; 6.156      ;
; -4.009 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.079      ; 6.011      ;
; -3.523 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.080      ; 5.526      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.579 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.626     ; 1.727      ;
; 5.369  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 8.028      ;
; 5.431  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 7.963      ;
; 5.720  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.676      ;
; 6.159  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 7.238      ;
; 6.188  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 7.215      ;
; 6.188  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 7.215      ;
; 6.221  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 7.173      ;
; 6.510  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.886      ;
; 6.610  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.384      ; 7.243      ;
; 6.776  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 6.621      ;
; 6.776  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 6.621      ;
; 6.957  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 6.436      ;
; 6.962  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 6.418      ;
; 6.978  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 6.425      ;
; 6.978  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 6.425      ;
; 7.124  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 6.256      ;
; 7.324  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.054      ;
; 7.400  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.384      ; 6.453      ;
; 7.566  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 5.831      ;
; 7.566  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 5.831      ;
; 8.153  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.400      ; 5.716      ;
; 8.158  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.387      ; 5.698      ;
; 8.320  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.387      ; 5.536      ;
; 8.444  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 4.937      ;
; 8.520  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.385      ; 5.334      ;
; 8.683  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 4.698      ;
; 8.762  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 4.630      ;
; 8.768  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 4.624      ;
; 8.823  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.067     ; 4.579      ;
; 8.870  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.067     ; 4.532      ;
; 8.886  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.494      ;
; 8.894  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.486      ;
; 8.979  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 4.413      ;
; 9.045  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.335      ;
; 9.098  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.282      ;
; 9.630  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 3.766      ;
; 9.630  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 3.766      ;
; 9.649  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 3.728      ;
; 9.828  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.100     ; 3.541      ;
; 9.958  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.399      ; 3.910      ;
; 9.964  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.399      ; 3.904      ;
; 10.090 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.387      ; 3.766      ;
; 10.133 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.387      ; 3.723      ;
; 10.175 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.399      ; 3.693      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.331  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.175     ; 3.963      ;
; 9.495  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.183     ; 3.791      ;
; 11.642 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.173     ; 1.654      ;
; 11.648 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.173     ; 1.648      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.169 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.557      ;
; 1.179 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.567      ;
; 3.069 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 3.448      ;
; 3.282 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.669      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.242 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.636      ; 5.228      ;
; 2.481 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.650      ; 5.481      ;
; 2.511 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.636      ; 5.497      ;
; 2.754 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.650      ; 5.754      ;
; 2.878 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.162      ; 5.390      ;
; 4.066 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.622      ; 7.038      ;
; 4.165 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 7.150      ;
; 4.351 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 7.336      ;
; 4.355 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 7.328      ;
; 4.415 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 7.388      ;
; 4.418 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 7.391      ;
; 4.510 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.637      ; 7.497      ;
; 4.531 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 7.516      ;
; 4.559 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.636      ; 7.545      ;
; 4.560 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 7.533      ;
; 4.614 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.637      ; 7.601      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.325 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.211      ;
; 2.395 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.620      ; 5.280      ;
; 2.452 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.338      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.391 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 3.153      ;
; 2.528 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.555      ; 3.278      ;
; 2.701 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.555      ; 3.451      ;
; 2.711 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 3.473      ;
; 2.742 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 3.504      ;
; 2.872 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.148      ;
; 3.089 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 3.373      ;
; 3.138 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.443      ;
; 3.138 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.443      ;
; 3.441 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 3.741      ;
; 3.525 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.082     ; 1.633      ;
; 3.578 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.866      ;
; 3.669 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.957      ;
; 3.761 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.061      ;
; 3.792 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.092      ;
; 3.853 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.141      ;
; 3.857 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 4.168      ;
; 3.874 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.554      ; 4.623      ;
; 3.885 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 4.196      ;
; 3.905 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.193      ;
; 4.018 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 4.307      ;
; 4.163 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.555      ; 4.913      ;
; 4.235 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 4.524      ;
; 4.367 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.568      ; 5.130      ;
; 4.368 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.555      ; 5.118      ;
; 4.924 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 5.211      ;
; 5.094 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 5.875      ;
; 5.213 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 5.501      ;
; 5.255 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 5.561      ;
; 5.255 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 5.561      ;
; 5.363 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 6.144      ;
; 5.417 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.718      ;
; 5.418 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 5.706      ;
; 5.524 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 5.830      ;
; 5.524 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 5.830      ;
; 5.696 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 6.008      ;
; 5.696 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 6.008      ;
; 5.965 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 6.277      ;
; 5.965 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 6.277      ;
; 6.118 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.388      ;
; 6.161 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 6.463      ;
; 6.387 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.657      ;
; 6.395 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 6.667      ;
; 6.430 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 6.732      ;
; 6.664 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 6.936      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -2.011 ; -32.176       ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.969 ; -2.992        ;
; clk1                                        ; -1.340 ; -6.103        ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.712  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.584  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 5.164  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.140 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 0.142 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.186 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.194 ; 0.000         ;
; clk2                                        ; 0.304 ; 0.000         ;
; clk1                                        ; 0.624 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -2.287 ; -4.634        ;
; clk2                                        ; -1.895 ; -1.895        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.601 ; -1.601        ;
; altpll_component|auto_generated|pll1|clk[0] ; 11.318 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.534 ; 0.000         ;
; clk1                                        ; 0.760 ; 0.000         ;
; clk2                                        ; 0.850 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.205 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.151  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.483  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.486  ; 0.000         ;
; clk2                                        ; 9.443  ; 0.000         ;
; clk1                                        ; 41.112 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -2.011 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 3.151      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; -1.672 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.232      ; 2.812      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.988      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.968 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.982      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 16.993 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.957      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.028 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.922      ;
; 17.056 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.894      ;
; 17.056 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.894      ;
; 17.056 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.894      ;
; 17.056 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.894      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.969 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]                                                                         ; processorId:cpuFreq|synchroFlop:msync|s_states[1]            ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.523     ; 0.384      ;
; -1.023 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]                                                                         ; delayIse:delayMicro|synchroFlop:usync|s_states[1]            ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.330     ; 0.452      ;
; 3.708  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[8]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.797      ;
; 3.808  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[5]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.225     ; 2.688      ;
; 3.809  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[9]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.696      ;
; 3.812  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.902      ;
; 3.863  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.842      ;
; 3.868  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[7]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.637      ;
; 3.881  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[11]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.035     ; 2.805      ;
; 3.909  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[24] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.041     ; 2.771      ;
; 3.931  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[6]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.574      ;
; 3.968  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[30]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.222     ; 2.531      ;
; 3.979  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.032     ; 2.710      ;
; 3.980  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[4]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.525      ;
; 3.984  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[28]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.020     ; 2.717      ;
; 3.998  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[3]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.225     ; 2.498      ;
; 4.001  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[24]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.031     ; 2.689      ;
; 4.009  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.687      ;
; 4.011  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[0]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.207     ; 2.503      ;
; 4.012  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.702      ;
; 4.018  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[17]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.022     ; 2.681      ;
; 4.020  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[13]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.031     ; 2.670      ;
; 4.021  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[20]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.010     ; 2.690      ;
; 4.024  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.032     ; 2.665      ;
; 4.033  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[16]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.672      ;
; 4.038  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.033     ; 2.650      ;
; 4.060  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[28]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.010     ; 2.651      ;
; 4.067  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_busAddressReg[1]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.647      ;
; 4.075  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.017     ; 2.629      ;
; 4.079  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.626      ;
; 4.080  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.033     ; 2.608      ;
; 4.080  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[8]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.212     ; 2.429      ;
; 4.083  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[17] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.024     ; 2.614      ;
; 4.084  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[27]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.217     ; 2.420      ;
; 4.084  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[4]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.212     ; 2.425      ;
; 4.091  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[27]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.217     ; 2.413      ;
; 4.099  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[5]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.406      ;
; 4.103  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[10]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.207     ; 2.411      ;
; 4.106  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; uartBus:uart1|s_dataInReg[22]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.221     ; 2.394      ;
; 4.106  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.608      ;
; 4.114  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[27]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.029     ; 2.578      ;
; 4.116  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.041     ; 2.564      ;
; 4.132  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.207     ; 2.382      ;
; 4.136  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[12]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.207     ; 2.378      ;
; 4.136  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[2]                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.369      ;
; 4.142  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[9]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.204     ; 2.375      ;
; 4.148  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.548      ;
; 4.155  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[1]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.204     ; 2.362      ;
; 4.160  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[29] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.536      ;
; 4.161  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[26]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.225     ; 2.335      ;
; 4.161  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[8]                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.014     ; 2.546      ;
; 4.163  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[22]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.031     ; 2.527      ;
; 4.165  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[13]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.020     ; 2.536      ;
; 4.165  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[7]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.212     ; 2.344      ;
; 4.166  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[1]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.029     ; 2.526      ;
; 4.168  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[12]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.212     ; 2.341      ;
; 4.171  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.030     ; 2.520      ;
; 4.173  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.032     ; 2.516      ;
; 4.174  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[25]                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.014     ; 2.533      ;
; 4.175  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.034     ; 2.512      ;
; 4.176  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.032     ; 2.513      ;
; 4.183  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.028     ; 2.510      ;
; 4.184  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[26]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.029     ; 2.508      ;
; 4.186  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.528      ;
; 4.187  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.518      ;
; 4.188  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.508      ;
; 4.191  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.505      ;
; 4.200  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[25]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.029     ; 2.492      ;
; 4.202  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[16]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.036     ; 2.483      ;
; 4.204  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[25] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.033     ; 2.484      ;
; 4.210  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.495      ;
; 4.224  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; uartBus:uart1|s_dataInReg[26]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.019     ; 2.478      ;
; 4.224  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[1]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.021     ; 2.476      ;
; 4.226  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.028     ; 2.467      ;
; 4.232  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; uartBus:uart1|s_dataInReg[5]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.040     ; 2.449      ;
; 4.234  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; bios:start|s_addressReg[30]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.029     ; 2.458      ;
; 4.235  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.046     ; 2.440      ;
; 4.235  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.208     ; 2.278      ;
; 4.235  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[19]                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.208     ; 2.278      ;
; 4.235  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[24]                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.470      ;
; 4.236  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[15]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.031     ; 2.454      ;
; 4.237  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[15]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.031     ; 2.453      ;
; 4.239  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[6]                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.204     ; 2.278      ;
; 4.244  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; uartBus:uart1|s_dataInReg[24]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.213     ; 2.264      ;
; 4.244  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busAddressReg[20] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.024     ; 2.453      ;
; 4.249  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; bios:start|s_addressReg[14]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.016     ; 2.456      ;
; 4.256  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_busAddressReg[0]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.007     ; 2.458      ;
; 4.259  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; or1420Top:cpu1|dCache:loadStore|s_fetchedDataReg[4]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.212     ; 2.250      ;
; 4.263  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[10]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.021     ; 2.437      ;
; 4.264  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.DO_WRITE                                                                    ; ramDmaCi:DMA|busy_in_r                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.019     ; 2.437      ;
; 4.270  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; uartBus:uart1|s_dataInReg[27]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.218     ; 2.233      ;
; 4.270  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[17]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.010     ; 2.441      ;
; 4.271  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; uartBus:uart1|s_dataInReg[11]                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.209     ; 2.241      ;
; 4.272  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.024     ; 2.425      ;
; 4.272  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[18]                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.233      ;
; 4.274  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.043     ; 2.404      ;
; 4.276  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[3]                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.025     ; 2.420      ;
; 4.285  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.024     ; 2.412      ;
; 4.288  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a0~portb_we_reg ; screens:hdmi|graphicsController:graphics|s_busDataInReg[5]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.049     ; 2.384      ;
; 4.288  ; ramDmaCi:DMA|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_l6v1:auto_generated|ram_block1a4~portb_we_reg ; ramDmaCi:DMA|address_data_in_r[17]                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.207     ; 2.226      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.340 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 3.393      ;
; -1.261 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.329      ;
; -1.201 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.269      ;
; -1.188 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.256      ;
; -1.113 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.181      ;
; -0.938 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.006      ;
; -0.936 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 3.004      ;
; -0.854 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 2.922      ;
; -0.798 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.244      ; 2.866      ;
; 81.201 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.050     ; 2.069      ;
; 81.298 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.050     ; 1.972      ;
; 81.411 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.871      ;
; 81.424 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.858      ;
; 81.437 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.845      ;
; 81.438 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.050     ; 1.832      ;
; 81.455 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.050     ; 1.815      ;
; 81.536 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.746      ;
; 81.538 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.744      ;
; 81.540 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.742      ;
; 81.551 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.731      ;
; 81.596 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.686      ;
; 81.624 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.658      ;
; 81.676 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.606      ;
; 81.687 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.595      ;
; 81.697 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.047     ; 1.576      ;
; 81.705 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.047     ; 1.568      ;
; 81.713 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.569      ;
; 81.793 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.047     ; 1.480      ;
; 81.856 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.047     ; 1.417      ;
; 81.898 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.384      ;
; 82.367 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.057     ; 0.896      ;
; 82.407 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 0.875      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.712 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.900      ;
; 3.712 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.900      ;
; 3.807 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.805      ;
; 3.807 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.805      ;
; 3.916 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.696      ;
; 3.916 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.696      ;
; 3.938 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.695      ;
; 3.940 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.693      ;
; 3.944 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.689      ;
; 3.946 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.687      ;
; 3.956 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.656      ;
; 3.986 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.626      ;
; 3.986 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.626      ;
; 3.999 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.613      ;
; 3.999 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.613      ;
; 4.007 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.605      ;
; 4.007 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.626      ;
; 4.009 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.624      ;
; 4.014 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.619      ;
; 4.016 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.617      ;
; 4.051 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.561      ;
; 4.061 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.555      ;
; 4.065 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.568      ;
; 4.067 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.566      ;
; 4.068 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.544      ;
; 4.068 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.544      ;
; 4.075 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.541      ;
; 4.075 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.537      ;
; 4.077 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.535      ;
; 4.084 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.549      ;
; 4.086 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.547      ;
; 4.092 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.520      ;
; 4.102 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.510      ;
; 4.118 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.515      ;
; 4.124 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.509      ;
; 4.125 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.487      ;
; 4.125 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.487      ;
; 4.133 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.479      ;
; 4.135 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.477      ;
; 4.136 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.476      ;
; 4.156 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.477      ;
; 4.156 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.460      ;
; 4.158 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.475      ;
; 4.170 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.446      ;
; 4.175 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.437      ;
; 4.187 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.425      ;
; 4.187 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.446      ;
; 4.193 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.419      ;
; 4.194 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.439      ;
; 4.197 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.415      ;
; 4.198 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.435      ;
; 4.204 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.429      ;
; 4.215 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.309     ; 2.196      ;
; 4.217 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_columnAddressReg[4]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.309     ; 2.194      ;
; 4.220 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.392      ;
; 4.220 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.392      ;
; 4.226 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.390      ;
; 4.227 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.410      ;
; 4.227 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.104     ; 2.389      ;
; 4.228 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.384      ;
; 4.228 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.409      ;
; 4.230 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.382      ;
; 4.231 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.381      ;
; 4.233 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.404      ;
; 4.234 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.403      ;
; 4.245 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.388      ;
; 4.255 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.357      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.387      ;
; 4.264 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.369      ;
; 4.267 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.345      ;
; 4.267 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.366      ;
; 4.271 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.066     ; 2.383      ;
; 4.271 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.066     ; 2.383      ;
; 4.271 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.066     ; 2.383      ;
; 4.271 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.066     ; 2.383      ;
; 4.274 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.359      ;
; 4.286 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.326      ;
; 4.287 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.346      ;
; 4.287 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.325      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.072     ; 2.360      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.072     ; 2.360      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.072     ; 2.360      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.072     ; 2.360      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.072     ; 2.360      ;
; 4.288 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.108     ; 2.324      ;
; 4.288 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.345      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.067     ; 2.364      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.584 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 2.076      ;
; 4.585 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 2.075      ;
; 4.628 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 2.033      ;
; 4.629 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 2.032      ;
; 4.638 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 2.023      ;
; 4.639 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 2.022      ;
; 4.657 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 2.003      ;
; 4.658 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 2.002      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.993      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.993      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.993      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.993      ;
; 4.693 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.967      ;
; 4.694 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.966      ;
; 4.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.950      ;
; 4.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.950      ;
; 4.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.950      ;
; 4.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.950      ;
; 4.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.940      ;
; 4.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.940      ;
; 4.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.940      ;
; 4.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.940      ;
; 4.723 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.937      ;
; 4.724 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.936      ;
; 4.725 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.935      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.933      ;
; 4.735 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.920      ;
; 4.735 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.920      ;
; 4.735 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.920      ;
; 4.735 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.920      ;
; 4.759 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.902      ;
; 4.760 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.901      ;
; 4.767 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.894      ;
; 4.768 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.893      ;
; 4.769 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.892      ;
; 4.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.884      ;
; 4.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.884      ;
; 4.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.884      ;
; 4.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.884      ;
; 4.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.890      ;
; 4.777 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.884      ;
; 4.778 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.883      ;
; 4.779 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.882      ;
; 4.781 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.880      ;
; 4.783 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.878      ;
; 4.784 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.877      ;
; 4.784 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.877      ;
; 4.796 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.864      ;
; 4.797 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.863      ;
; 4.798 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.862      ;
; 4.800 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.861      ;
; 4.800 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.860      ;
; 4.801 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.860      ;
; 4.804 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.857      ;
; 4.826 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.834      ;
; 4.826 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.834      ;
; 4.828 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.059     ; 1.834      ;
; 4.832 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.828      ;
; 4.833 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.827      ;
; 4.834 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.826      ;
; 4.836 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.824      ;
; 4.837 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.819      ;
; 4.837 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.819      ;
; 4.837 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.819      ;
; 4.837 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.819      ;
; 4.838 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.059     ; 1.824      ;
; 4.843 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.818      ;
; 4.844 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.817      ;
; 4.848 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.059     ; 1.814      ;
; 4.857 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.804      ;
; 4.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.059     ; 1.804      ;
; 4.861 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.795      ;
; 4.861 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.795      ;
; 4.861 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.795      ;
; 4.861 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.795      ;
; 4.871 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.790      ;
; 4.871 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.790      ;
; 4.877 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.784      ;
; 4.878 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.778      ;
; 4.878 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.778      ;
; 4.878 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.778      ;
; 4.878 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.778      ;
; 4.881 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.780      ;
; 4.881 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.780      ;
; 4.885 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.755      ;
; 4.885 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.755      ;
; 4.885 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.755      ;
; 4.885 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.755      ;
; 4.893 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.768      ;
; 4.898 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.763      ;
; 4.899 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.762      ;
; 4.900 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.761      ;
; 4.902 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.759      ;
; 4.908 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.752      ;
; 4.908 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.061     ; 1.752      ;
; 4.913 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.060     ; 1.748      ;
; 4.920 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.078     ; 1.722      ;
; 4.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.735      ;
; 4.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.735      ;
; 4.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.735      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.164 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.092     ; 1.464      ;
; 5.464 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.148      ;
; 5.472 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.071     ; 1.177      ;
; 5.491 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.148      ;
; 5.494 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.145      ;
; 5.509 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.130      ;
; 5.511 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.128      ;
; 5.511 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.128      ;
; 5.512 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.127      ;
; 5.514 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.125      ;
; 5.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.123      ;
; 5.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.123      ;
; 5.517 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.122      ;
; 5.518 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.121      ;
; 5.519 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.120      ;
; 5.545 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.067      ;
; 5.546 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.066      ;
; 5.546 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.066      ;
; 5.547 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.065      ;
; 5.548 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.064      ;
; 5.549 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.063      ;
; 5.550 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.062      ;
; 5.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.061      ;
; 5.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.061      ;
; 5.552 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.060      ;
; 5.553 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.059      ;
; 5.585 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 1.030      ;
; 5.600 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 1.015      ;
; 5.601 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 1.014      ;
; 5.609 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 1.006      ;
; 5.613 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 1.002      ;
; 5.622 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 0.993      ;
; 5.622 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.020     ; 1.078      ;
; 5.728 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 0.894      ;
; 5.788 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 0.834      ;
; 5.795 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 0.827      ;
; 5.823 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 0.804      ;
; 5.937 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.085     ; 0.698      ;
; 5.955 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.085     ; 0.680      ;
; 5.965 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 0.662      ;
; 5.967 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 0.660      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.325 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.140 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.467      ;
; 0.149 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.152 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.185 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; screens:hdmi|s_drawCursorReg[0]                                ; screens:hdmi|s_drawCursorReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.210 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.333      ;
; 0.216 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.339      ;
; 0.263 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.389      ;
; 0.269 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.277 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.286 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.408      ;
; 0.290 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.416      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.346 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.468      ;
; 0.372 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.496      ;
; 0.373 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.374 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.499      ;
; 0.376 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.498      ;
; 0.376 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.501      ;
; 0.382 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.498      ;
; 0.384 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.507      ;
; 0.386 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.502      ;
; 0.391 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.516      ;
; 0.397 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.519      ;
; 0.398 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.519      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.523      ;
; 0.407 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.534      ;
; 0.414 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.703      ;
; 0.416 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.542      ;
; 0.421 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.535      ;
; 0.434 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.723      ;
; 0.439 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.556      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.142 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.463      ;
; 0.145 ; sdramController:sdram|s_wordHiReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; sdramController:sdram|s_wordHiReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.467      ;
; 0.147 ; sdramController:sdram|s_wordHiReg[8]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sdramController:sdram|s_wordLoReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; busArbiter:arbiter|s_queueRemovePointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; busArbiter:arbiter|s_queueRemovePointerReg[4]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; sdramController:sdram|s_wordHiReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[0]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; sdramController:sdram|s_wordHiReg[7]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[7]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; sdramController:sdram|s_wordHiReg[6]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; busArbiter:arbiter|s_queueInsertPointerReg[1]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.485      ;
; 0.155 ; busArbiter:arbiter|s_queueRemovePointerReg[1]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[1]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[6]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[2]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; sdramController:sdram|s_wordHiReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[6]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.478      ;
; 0.158 ; sdramController:sdram|s_wordHiReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; sdramController:sdram|s_wordLoReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[7]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.480      ;
; 0.161 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[2]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; busArbiter:arbiter|s_queueRemovePointerReg[0]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[3]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; sdramController:sdram|s_wordLoReg[8]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.163 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[6]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; busArbiter:arbiter|s_queueRemovePointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; sdramController:sdram|s_wordLoReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; sdramController:sdram|s_wordHiReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; sdramController:sdram|s_wordHiReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.490      ;
; 0.169 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[1]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; busArbiter:arbiter|s_queueInsertPointerReg[4]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[4]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[5]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.500      ;
; 0.172 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[5]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.501      ;
; 0.174 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.500      ;
; 0.176 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sdramController:sdram|s_wordHiReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.498      ;
; 0.180 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[3]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.509      ;
; 0.180 ; busArbiter:arbiter|s_queueInsertPointerReg[0]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.508      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[3]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[0]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ramDmaCi:DMA|counter[0]                                             ; ramDmaCi:DMA|counter[0]                                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE            ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_lineCountReg             ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.BUS_ERROR                             ; busArbiter:arbiter|s_stateReg.BUS_ERROR                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.217 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.338      ;
; 0.251 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sdramController:sdram|s_dataToRamReg[2]                         ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; sdramController:sdram|s_dataToRamReg[14]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; sdramController:sdram|s_dataToRamReg[5]                         ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; sdramController:sdram|s_dataToRamReg[1]                         ; sdramController:sdram|s_sdramDataOutReg[1]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.258 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.101      ; 0.462      ;
; 0.259 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.381      ;
; 0.263 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; sdramController:sdram|s_columnAddressReg[3]                     ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.394      ;
; 0.279 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.400      ;
; 0.282 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|sdramBa[0]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.402      ;
; 0.286 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.407      ;
; 0.293 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.416      ;
; 0.300 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[10]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.424      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.432      ;
; 0.311 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; sdramController:sdram|s_dataToRamReg[11]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.436      ;
; 0.316 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.440      ;
; 0.323 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.446      ;
; 0.331 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.451      ;
; 0.343 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.464      ;
; 0.346 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.466      ;
; 0.365 ; sdramController:sdram|s_shortCountReg[0]                        ; sdramController:sdram|s_shortCountReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.486      ;
; 0.370 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.495      ;
; 0.374 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.492      ;
; 0.374 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|sdramAddr[10]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|sdramAddr[8]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.497      ;
; 0.382 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.502      ;
; 0.405 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.526      ;
; 0.407 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.525      ;
; 0.411 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.531      ;
; 0.413 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.531      ;
; 0.419 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.538      ;
; 0.425 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.101      ; 0.629      ;
; 0.425 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.546      ;
; 0.426 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.544      ;
; 0.427 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.545      ;
; 0.435 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.556      ;
; 0.438 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.566      ;
; 0.438 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.559      ;
; 0.442 ; sdramController:sdram|s_columnAddressReg[7]                     ; sdramController:sdram|sdramAddr[7]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.562      ;
; 0.446 ; sdramController:sdram|s_columnAddressReg[8]                     ; sdramController:sdram|sdramAddr[8]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.566      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.460 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.194 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.354 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 0.552      ;
; 0.358 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 0.556      ;
; 0.380 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.103      ; 0.586      ;
; 0.393 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.103      ; 0.599      ;
; 0.453 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 0.651      ;
; 0.504 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.697      ;
; 0.504 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.697      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.564 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.757      ;
; 0.653 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.840      ;
; 0.663 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.850      ;
; 0.665 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.852      ;
; 0.667 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.854      ;
; 0.669 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.856      ;
; 0.674 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.861      ;
; 0.705 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.890      ;
; 0.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.891      ;
; 0.707 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.892      ;
; 0.707 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.892      ;
; 0.708 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.893      ;
; 0.709 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.894      ;
; 0.710 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.895      ;
; 0.710 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.895      ;
; 0.711 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.896      ;
; 0.711 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.896      ;
; 0.712 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.897      ;
; 0.725 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.935      ;
; 0.726 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.936      ;
; 0.726 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.936      ;
; 0.727 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.937      ;
; 0.728 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.938      ;
; 0.729 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.939      ;
; 0.730 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.940      ;
; 0.731 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.941      ;
; 0.731 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.941      ;
; 0.732 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.942      ;
; 0.732 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.942      ;
; 0.733 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.943      ;
; 0.752 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.937      ;
; 0.792 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.118      ; 1.013      ;
; 0.882 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.019      ;
; 1.002 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 1.201      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.437      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.655      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.773      ;
; 0.660 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.780      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.624 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 0.746      ;
; 0.633 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.041      ; 0.758      ;
; 0.780 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.561      ;
; 0.816 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.597      ;
; 0.850 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.631      ;
; 0.891 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.672      ;
; 0.898 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.679      ;
; 0.902 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.683      ;
; 0.906 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.687      ;
; 0.934 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.542      ; 2.715      ;
; 1.074 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.528      ; 2.841      ;
; 1.102 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.224      ;
; 1.176 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.051      ; 1.311      ;
; 1.216 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.338      ;
; 1.217 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.339      ;
; 1.233 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.051      ; 1.368      ;
; 1.276 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.398      ;
; 1.276 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.398      ;
; 1.281 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.403      ;
; 1.291 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.413      ;
; 1.333 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.051      ; 1.468      ;
; 1.333 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.455      ;
; 1.333 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.455      ;
; 1.337 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.051      ; 1.472      ;
; 1.338 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.460      ;
; 1.346 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.468      ;
; 1.367 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.048      ; 1.499      ;
; 1.369 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.491      ;
; 1.395 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.517      ;
; 1.400 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.048      ; 1.532      ;
; 1.582 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.048      ; 1.714      ;
; 1.698 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.048      ; 1.830      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.287 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.246      ; 4.357      ;
; -2.256 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.242      ; 4.322      ;
; -2.177 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 4.231      ;
; -2.141 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 4.195      ;
; -2.097 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.242      ; 4.163      ;
; -2.094 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.243      ; 4.161      ;
; -2.083 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 4.137      ;
; -2.040 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.246      ; 4.110      ;
; -2.000 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 4.054      ;
; -1.993 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.242      ; 4.059      ;
; -1.898 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 3.951      ;
; -1.278 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.023      ; 3.125      ;
; -1.249 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.253      ; 3.326      ;
; -1.098 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.245      ; 3.167      ;
; -0.747 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.253      ; 2.824      ;
; -0.640 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.245      ; 2.709      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.895 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.031      ;
; -1.872 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.227      ; 3.007      ;
; -1.544 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.680      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.601 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.528     ; 0.832      ;
; 9.386  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 4.033      ;
; 9.539  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.036     ; 3.879      ;
; 9.543  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.034     ; 3.877      ;
; 9.808  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 3.621      ;
; 9.808  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 3.621      ;
; 9.899  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 3.520      ;
; 10.052 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.036     ; 3.366      ;
; 10.056 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.034     ; 3.364      ;
; 10.059 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.030     ; 3.365      ;
; 10.059 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.030     ; 3.365      ;
; 10.086 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.166      ; 3.534      ;
; 10.321 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 3.108      ;
; 10.321 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 3.108      ;
; 10.420 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.997      ;
; 10.431 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.050     ; 2.973      ;
; 10.514 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.050     ; 2.890      ;
; 10.564 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.030     ; 2.860      ;
; 10.564 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.030     ; 2.860      ;
; 10.578 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.166      ; 3.042      ;
; 10.616 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 2.787      ;
; 10.900 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 2.513      ;
; 10.944 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 2.469      ;
; 10.974 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.174      ; 2.654      ;
; 10.985 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.161      ; 2.630      ;
; 11.050 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.362      ;
; 11.068 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.161      ; 2.547      ;
; 11.074 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 2.355      ;
; 11.074 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.025     ; 2.355      ;
; 11.170 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.160      ; 2.444      ;
; 11.194 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.222      ;
; 11.199 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.213      ;
; 11.204 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.212      ;
; 11.286 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.050     ; 2.118      ;
; 11.357 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.050     ; 2.047      ;
; 11.389 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.027      ;
; 11.459 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 1.958      ;
; 11.459 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 1.958      ;
; 11.463 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 1.940      ;
; 11.584 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 1.813      ;
; 11.748 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.173      ; 1.879      ;
; 11.758 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.173      ; 1.869      ;
; 11.840 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.161      ; 1.775      ;
; 11.879 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.161      ; 1.736      ;
; 11.943 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.173      ; 1.684      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 11.318 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.097     ; 2.039      ;
; 11.436 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.103     ; 1.915      ;
; 12.558 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 0.803      ;
; 12.561 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.095     ; 0.798      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.534 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.733      ;
; 0.538 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.735      ;
; 1.465 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.653      ;
; 1.543 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.739      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.760 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.543      ; 2.542      ;
; 0.869 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.543      ; 2.651      ;
; 0.904 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.551      ; 2.694      ;
; 0.971 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.551      ; 2.761      ;
; 1.094 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.330      ; 2.663      ;
; 1.687 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.528      ; 3.454      ;
; 1.740 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.540      ; 3.519      ;
; 1.749 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.540      ; 3.528      ;
; 1.797 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 3.565      ;
; 1.803 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 3.571      ;
; 1.850 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.544      ; 3.633      ;
; 1.874 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 3.642      ;
; 1.877 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.540      ; 3.656      ;
; 1.887 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 3.655      ;
; 1.903 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.541      ; 3.683      ;
; 2.051 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.544      ; 3.834      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.850 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.524      ; 2.528      ;
; 0.883 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.523      ; 2.560      ;
; 0.892 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.524      ; 2.570      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.205 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.545      ;
; 1.223 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.552      ;
; 1.276 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.616      ;
; 1.281 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.621      ;
; 1.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.616      ;
; 1.385 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.507      ;
; 1.463 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.607      ;
; 1.463 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.607      ;
; 1.469 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.599      ;
; 1.702 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 1.844      ;
; 1.720 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.851      ;
; 1.726 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.864      ;
; 1.773 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 1.915      ;
; 1.778 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 1.920      ;
; 1.814 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.945      ;
; 1.827 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.983      ;
; 1.859 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.015      ;
; 1.867 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.005      ;
; 1.887 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 2.215      ;
; 1.901 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.229     ; 0.751      ;
; 1.909 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.049      ;
; 1.997 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 2.326      ;
; 2.007 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.147      ;
; 2.087 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 2.416      ;
; 2.103 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.257      ; 2.444      ;
; 2.384 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.514      ;
; 2.494 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.625      ;
; 2.495 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.271      ; 2.850      ;
; 2.581 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.732      ;
; 2.581 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.732      ;
; 2.581 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.271      ; 2.936      ;
; 2.584 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.715      ;
; 2.600 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.743      ;
; 2.645 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.796      ;
; 2.645 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.796      ;
; 2.821 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.977      ;
; 2.821 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.977      ;
; 2.873 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.029      ;
; 2.873 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.029      ;
; 3.033 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 3.179      ;
; 3.076 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 3.198      ;
; 3.089 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 3.235      ;
; 3.128 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 3.250      ;
; 3.209 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.332      ;
; 3.261 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.384      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.288   ; 0.140 ; -5.777   ; 0.534   ; 3.055               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.113    ; 0.140 ; 9.042    ; 0.534   ; 6.380               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 3.568    ; 0.194 ; N/A      ; N/A     ; 3.059               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -3.988   ; 0.142 ; -4.173   ; 1.205   ; 6.296               ;
;  altpll_component|auto_generated|pll1|clk[3] ; -0.092   ; 0.186 ; N/A      ; N/A     ; 3.055               ;
;  clk1                                        ; -3.689   ; 0.624 ; -5.777   ; 0.760   ; 41.112              ;
;  clk2                                        ; -4.288   ; 0.304 ; -4.153   ; 0.850   ; 9.443               ;
; Design-wide TNS                              ; -257.874 ; 0.0   ; -21.106  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -171.144 ; 0.000 ; -4.173   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; -0.183   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -18.219  ; 0.000 ; -12.782  ; 0.000   ; 0.000               ;
;  clk2                                        ; -68.608  ; 0.000 ; -4.153   ; 0.000   ; 0.000               ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301976   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268529   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 5555500  ; 412      ; 842      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1116     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301976   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268529   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 5555500  ; 412      ; 842      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1116     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri May 10 13:36:12 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:sns|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.285             -68.560 clk2 
    Info (332119):    -3.988            -171.144 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.668             -17.987 clk1 
    Info (332119):    -0.092              -0.183 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.113               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.568               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.465               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.761               0.000 clk2 
    Info (332119):     1.518               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.777             -12.782 clk1 
    Info (332119):    -4.173              -4.173 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.151              -4.151 clk2 
    Info (332119):     9.042               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.292               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.267               0.000 clk1 
    Info (332119):     2.323               0.000 clk2 
    Info (332119):     2.699               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.055               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.059               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.296               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.417               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.766               0.000 clk2 
    Info (332119):    41.426               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:sns|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.288             -68.608 clk2 
    Info (332119):    -3.689             -18.219 clk1 
    Info (332119):    -3.485             -58.068 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.437               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.974               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.797               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.391               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.416               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     1.351               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.676             -12.714 clk1 
    Info (332119):    -4.153              -4.153 clk2 
    Info (332119):    -3.579              -3.579 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.331               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.169               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.242               0.000 clk1 
    Info (332119):     2.325               0.000 clk2 
    Info (332119):     2.391               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.063               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.304               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.380               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.752               0.000 clk2 
    Info (332119):    41.415               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:sns|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.011             -32.176 clk2 
    Info (332119):    -1.969              -2.992 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.340              -6.103 clk1 
    Info (332119):     3.712               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.584               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.164               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.142               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.194               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.304               0.000 clk2 
    Info (332119):     0.624               0.000 clk1 
Info (332146): Worst-case recovery slack is -2.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.287              -4.634 clk1 
    Info (332119):    -1.895              -1.895 clk2 
    Info (332119):    -1.601              -1.601 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    11.318               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.534               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.760               0.000 clk1 
    Info (332119):     0.850               0.000 clk2 
    Info (332119):     1.205               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.151               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.486               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.443               0.000 clk2 
    Info (332119):    41.112               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1031 megabytes
    Info: Processing ended: Fri May 10 13:36:23 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


