; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [104 x i8] c"/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz/clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py\00"
@assertMessage_1 = internal constant [67 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp31, [XBLOCK]) < 32768\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [104 x i8] c"/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz/clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py\00"
@assertMessage_0 = internal constant [67 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp11, [XBLOCK]) < 32768\00"

; Function Attrs: noreturn
declare !dbg !7 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define void @triton_poi_fused__to_copy_cat_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !11 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !12
  %7 = shl i32 %6, 8, !dbg !13
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %9 = shl i32 %8, 1, !dbg !14
  %10 = and i32 %9, 254, !dbg !14
  %11 = or disjoint i32 %7, %10, !dbg !15
  %.frozen = freeze i32 %11, !dbg !16
  %12 = sdiv i32 %.frozen, 128, !dbg !16
  %13 = mul i32 %12, 128, !dbg !17
  %.decomposed = sub i32 %.frozen, %13, !dbg !17
  %14 = sdiv i32 %11, 512, !dbg !18
  %15 = icmp slt i32 %.decomposed, 64, !dbg !19
  %16 = shl nsw i32 %12, 7, !dbg !20
  %17 = add i32 %16, %.decomposed, !dbg !21
  %18 = sext i32 %17 to i64, !dbg !22
  %19 = getelementptr bfloat, ptr addrspace(1) %0, i64 %18, !dbg !22
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %19, i1 %15, i32 0, i1 %15) #3, !dbg !23
  %21 = bitcast i32 %20 to <2 x bfloat>, !dbg !23
  %22 = extractelement <2 x bfloat> %21, i64 0, !dbg !23
  %23 = extractelement <2 x bfloat> %21, i64 1, !dbg !23
  %24 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %22) #3, !dbg !24
  %25 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %23) #3, !dbg !24
  %26 = sext i32 %14 to i64, !dbg !25
  %27 = getelementptr i64, ptr addrspace(1) %1, i64 %26, !dbg !25
  %28 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %27, i1 %15, i1 %15) #3, !dbg !26
  %29 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %27, i1 %15, i1 %15) #3, !dbg !26
  %30 = lshr i64 %28, 48, !dbg !27
  %31 = and i64 %30, 32768, !dbg !27
  %32 = add i64 %31, %28, !dbg !27
  %33 = icmp ugt i64 %32, 32767, !dbg !28
  %.not1 = and i1 %15, %33, !dbg !29
  br i1 %.not1, label %34, label %35, !dbg !29

34:                                               ; preds = %5
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 40, ptr nonnull @assertFunc_0, i64 1), !dbg !29
  unreachable, !dbg !29

35:                                               ; preds = %5
  %36 = sext i32 %.decomposed to i64, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %37 = shl i64 %32, 7, !dbg !30
  %38 = getelementptr float, ptr addrspace(1) %2, i64 %37, !dbg !31
  %39 = getelementptr float, ptr addrspace(1) %38, i64 %36, !dbg !31
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %39, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !32
  %41 = or disjoint i32 %16, 64, !dbg !33
  %42 = add i32 %41, %.decomposed, !dbg !34
  %43 = sext i32 %42 to i64, !dbg !35
  %44 = getelementptr bfloat, ptr addrspace(1) %0, i64 %43, !dbg !35
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %44, i1 %15, i32 0, i1 %15) #3, !dbg !36
  %46 = bitcast i32 %45 to <2 x bfloat>, !dbg !36
  %47 = extractelement <2 x bfloat> %46, i64 0, !dbg !36
  %48 = extractelement <2 x bfloat> %46, i64 1, !dbg !36
  %49 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %47) #3, !dbg !37
  %50 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %48) #3, !dbg !37
  %51 = or disjoint i64 %37, 64, !dbg !38
  %52 = getelementptr float, ptr addrspace(1) %2, i64 %51, !dbg !39
  %53 = getelementptr float, ptr addrspace(1) %52, i64 %36, !dbg !39
  %54 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %53, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !40
  %55 = icmp sgt i32 %.decomposed, 63, !dbg !41
  %56 = add nsw i32 %.decomposed, -64, !dbg !42
  %57 = add i32 %41, %56, !dbg !43
  %58 = sext i32 %57 to i64, !dbg !44
  %59 = getelementptr bfloat, ptr addrspace(1) %0, i64 %58, !dbg !44
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %59, i1 %55, i32 0, i1 %55) #3, !dbg !45
  %61 = bitcast i32 %60 to <2 x bfloat>, !dbg !45
  %62 = extractelement <2 x bfloat> %61, i64 0, !dbg !45
  %63 = extractelement <2 x bfloat> %61, i64 1, !dbg !45
  %64 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %62) #3, !dbg !46
  %65 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %63) #3, !dbg !46
  %66 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %27, i1 %55, i1 %55) #3, !dbg !47
  %67 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %27, i1 %55, i1 %55) #3, !dbg !47
  %68 = lshr i64 %66, 48, !dbg !48
  %69 = and i64 %68, 32768, !dbg !48
  %70 = add i64 %69, %66, !dbg !48
  %71 = icmp ugt i64 %70, 32767, !dbg !49
  %.not2 = and i1 %55, %71, !dbg !50
  br i1 %.not2, label %72, label %73, !dbg !50

72:                                               ; preds = %35
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 60, ptr nonnull @assertFunc_1, i64 1), !dbg !50
  unreachable, !dbg !50

73:                                               ; preds = %35
  %74 = extractvalue { i32, i32 } %40, 1, !dbg !32
  %75 = bitcast i32 %74 to float, !dbg !32
  %76 = fmul float %25, %75, !dbg !51
  %77 = extractvalue { i32, i32 } %54, 1, !dbg !40
  %78 = bitcast i32 %77 to float, !dbg !40
  %79 = fmul float %50, %78, !dbg !52
  %80 = fsub float %76, %79, !dbg !53
  %81 = extractvalue { i32, i32 } %40, 0, !dbg !32
  %82 = bitcast i32 %81 to float, !dbg !32
  %83 = fmul float %24, %82, !dbg !51
  %84 = extractvalue { i32, i32 } %54, 0, !dbg !40
  %85 = bitcast i32 %84 to float, !dbg !40
  %86 = fmul float %49, %85, !dbg !52
  %87 = fsub float %83, %86, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %88 = shl i64 %70, 7, !dbg !54
  %89 = sext i32 %56 to i64, !dbg !55
  %90 = getelementptr float, ptr addrspace(1) %2, i64 %88, !dbg !56
  %91 = getelementptr float, ptr addrspace(1) %90, i64 %89, !dbg !56
  %92 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %91, i1 %55, i32 0, i1 %55, i32 0, i1 %55) #3, !dbg !57
  %93 = extractvalue { i32, i32 } %92, 0, !dbg !57
  %94 = extractvalue { i32, i32 } %92, 1, !dbg !57
  %95 = bitcast i32 %93 to float, !dbg !57
  %96 = bitcast i32 %94 to float, !dbg !57
  %97 = fmul float %64, %95, !dbg !58
  %98 = fmul float %65, %96, !dbg !58
  %99 = add i32 %16, %56, !dbg !59
  %100 = sext i32 %99 to i64, !dbg !60
  %101 = getelementptr bfloat, ptr addrspace(1) %0, i64 %100, !dbg !60
  %102 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %101, i1 %55, i32 0, i1 %55) #3, !dbg !61
  %103 = bitcast i32 %102 to <2 x bfloat>, !dbg !61
  %104 = extractelement <2 x bfloat> %103, i64 0, !dbg !61
  %105 = extractelement <2 x bfloat> %103, i64 1, !dbg !61
  %106 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %104) #3, !dbg !62
  %107 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %105) #3, !dbg !62
  %108 = or disjoint i64 %88, 64, !dbg !63
  %109 = getelementptr float, ptr addrspace(1) %2, i64 %108, !dbg !64
  %110 = getelementptr float, ptr addrspace(1) %109, i64 %89, !dbg !64
  %111 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %110, i1 %55, i32 0, i1 %55, i32 0, i1 %55) #3, !dbg !65
  %112 = extractvalue { i32, i32 } %111, 0, !dbg !65
  %113 = extractvalue { i32, i32 } %111, 1, !dbg !65
  %114 = bitcast i32 %112 to float, !dbg !65
  %115 = bitcast i32 %113 to float, !dbg !65
  %116 = fmul float %106, %114, !dbg !66
  %117 = fmul float %107, %115, !dbg !66
  %118 = fadd float %97, %116, !dbg !67
  %119 = fadd float %98, %117, !dbg !67
  %120 = select i1 %15, float %87, float %118, !dbg !68
  %121 = select i1 %15, float %80, float %119, !dbg !68
  %122 = sext i32 %11 to i64, !dbg !69
  %123 = getelementptr bfloat, ptr addrspace(1) %3, i64 %122, !dbg !69
  %124 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %120) #3, !dbg !70
  %125 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %121) #3, !dbg !70
  %126 = insertelement <2 x bfloat> poison, bfloat %124, i64 0, !dbg !70
  %127 = insertelement <2 x bfloat> %126, bfloat %125, i64 1, !dbg !70
  %128 = bitcast <2 x bfloat> %127 to i32, !dbg !70
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %128, ptr addrspace(1) %123, i1 true) #3, !dbg !70
  ret void, !dbg !71
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clzptcyhundzqpgatwu5o26p52pvsrrnbkeuxelxilyppndu6kix.py", directory: "/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/lz")
!4 = !{ptr @triton_poi_fused__to_copy_cat_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy_cat_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !8, file: !8, type: !9, spFlags: DISPFlagOptimized)
!8 = !DIFile(filename: "<unknown>", directory: "")
!9 = !DISubroutineType(cc: DW_CC_normal, types: !10)
!10 = !{}
!11 = distinct !DISubprogram(name: "triton_poi_fused__to_copy_cat_1", linkageName: "triton_poi_fused__to_copy_cat_1", scope: !3, file: !3, line: 19, type: !9, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!12 = !DILocation(line: 21, column: 28, scope: !11)
!13 = !DILocation(line: 21, column: 33, scope: !11)
!14 = !DILocation(line: 22, column: 36, scope: !11)
!15 = !DILocation(line: 22, column: 23, scope: !11)
!16 = !DILocation(line: 25, column: 19, scope: !11)
!17 = !DILocation(line: 24, column: 19, scope: !11)
!18 = !DILocation(line: 26, column: 19, scope: !11)
!19 = !DILocation(line: 32, column: 18, scope: !11)
!20 = !DILocation(line: 33, column: 34, scope: !11)
!21 = !DILocation(line: 33, column: 40, scope: !11)
!22 = !DILocation(line: 33, column: 30, scope: !11)
!23 = !DILocation(line: 33, column: 46, scope: !11)
!24 = !DILocation(line: 33, column: 96, scope: !11)
!25 = !DILocation(line: 35, column: 30, scope: !11)
!26 = !DILocation(line: 35, column: 35, scope: !11)
!27 = !DILocation(line: 39, column: 34, scope: !11)
!28 = !DILocation(line: 40, column: 65, scope: !11)
!29 = !DILocation(line: 40, column: 119, scope: !11)
!30 = !DILocation(line: 41, column: 35, scope: !11)
!31 = !DILocation(line: 41, column: 31, scope: !11)
!32 = !DILocation(line: 41, column: 50, scope: !11)
!33 = !DILocation(line: 43, column: 36, scope: !11)
!34 = !DILocation(line: 43, column: 46, scope: !11)
!35 = !DILocation(line: 43, column: 31, scope: !11)
!36 = !DILocation(line: 43, column: 52, scope: !11)
!37 = !DILocation(line: 43, column: 102, scope: !11)
!38 = !DILocation(line: 45, column: 36, scope: !11)
!39 = !DILocation(line: 45, column: 31, scope: !11)
!40 = !DILocation(line: 45, column: 55, scope: !11)
!41 = !DILocation(line: 50, column: 20, scope: !11)
!42 = !DILocation(line: 53, column: 54, scope: !11)
!43 = !DILocation(line: 53, column: 46, scope: !11)
!44 = !DILocation(line: 53, column: 31, scope: !11)
!45 = !DILocation(line: 53, column: 60, scope: !11)
!46 = !DILocation(line: 53, column: 111, scope: !11)
!47 = !DILocation(line: 55, column: 36, scope: !11)
!48 = !DILocation(line: 59, column: 35, scope: !11)
!49 = !DILocation(line: 60, column: 65, scope: !11)
!50 = !DILocation(line: 60, column: 120, scope: !11)
!51 = !DILocation(line: 42, column: 19, scope: !11)
!52 = !DILocation(line: 46, column: 20, scope: !11)
!53 = !DILocation(line: 47, column: 20, scope: !11)
!54 = !DILocation(line: 61, column: 35, scope: !11)
!55 = !DILocation(line: 61, column: 44, scope: !11)
!56 = !DILocation(line: 61, column: 31, scope: !11)
!57 = !DILocation(line: 61, column: 58, scope: !11)
!58 = !DILocation(line: 62, column: 20, scope: !11)
!59 = !DILocation(line: 63, column: 41, scope: !11)
!60 = !DILocation(line: 63, column: 31, scope: !11)
!61 = !DILocation(line: 63, column: 55, scope: !11)
!62 = !DILocation(line: 63, column: 106, scope: !11)
!63 = !DILocation(line: 65, column: 36, scope: !11)
!64 = !DILocation(line: 65, column: 31, scope: !11)
!65 = !DILocation(line: 65, column: 63, scope: !11)
!66 = !DILocation(line: 66, column: 20, scope: !11)
!67 = !DILocation(line: 67, column: 20, scope: !11)
!68 = !DILocation(line: 0, scope: !11)
!69 = !DILocation(line: 72, column: 25, scope: !11)
!70 = !DILocation(line: 72, column: 37, scope: !11)
!71 = !DILocation(line: 72, column: 4, scope: !11)
