digraph "c55x/test/cfg.dis" {
  size="7.44,10.87";
  margin=0.41;
  node [shape=record];
  center=1;
  program_entry[label="{program_entry S:0 0|program_entry:	|fffffffffffffff8: program_entry (branches  to n0)(0)(program_entry)\l0: ADD [*AR3+, T1, T1](0)(_main)\l}",color="#000080",style=bold];
  n1[label="{n1 S:0 0|3: SUB [dual(*AR3), AC1, AC0](0)(_main)\l6: BCC [#0x000015, AC0 != #0] (branches  to n8)(0)(_main)\l}"];
  n3[label="{n3 S:0 0|8: POP [AC0, AC1](0)(_main)\la: CALL [#0x00001a] (branches  to n10)(0)(_main)\l1a: AND [#65535, AC1, AC0](0)(null 26)\l1e: CALCC [#0x000033, TC2] (branches  to n19)(0)(null 26)\l}",color="#000080",style=bold];
  n12[label="{n12 S:0 0|22: NOP [](0)(null 26)\l23: NOP [](0)(null 26)\l24: NOP [](0)(null 26)\l25: MAS [uns(*AR4), uns(*CDP), AC1] && MAS [uns(*AR3), uns(*CDP), AC0] && MOV [#1, AC2](0)(null 26)\l2b: RETCC [TC1](0)(null 26)\l}",color="#008000",style=bold];
  n17[label="{n17 S:0 0|2e: BTST [AC0, *AR0, TC1](0)(null 26)\l31: RET [](0)(null 26)\l}",color="#008000",style=bold];
  n5[label="{n5 S:0 0|d: CALL [#0x000063] (branches  to n36)(0)(_main)\l63: SUB [#1, T0](0)(null 99)\l65: MOV [T0, BRC0](0)(null 99)\l67: SUB [#3, T1, T0](0)(null 99)\l6b: MOV [T0, CSR] && RPTBLOCAL [#0x000080](0)(null 99)\l}",color="#000080",style=bold];
  n40[label="{n40 S:0 0|6f: MOV [*AR0+, *AR4](0)(null 99)\l72: MPYM [*AR1+, *AR4+, AC0] && RPT [CSR](0)(null 99)\l}"];
  n42[label="{n42 S:0 0|78: MACM [*AR1+, *AR4+, AC0, AC0] (branches  to n42)(0)(null 99)\l}"];
  n43[label="{n43 S:0 0|7c: MACMR [*AR1+, *(AR4-T1), AC0, AC0](0)(null 99)\l80: MOV [HI(AC0), *AR2+] (branches  to n40)(0)(null 99)\l}"];
  n45[label="{n45 S:0 0|loop1:	|82: MOV [AR4, *-AR3] && MOV [#0, T0](0)(null 99)\l86: XCCPART [overflow(AC0)] && MOV [#1, T0](0)(null 99)\l8a: RET [](0)(null 99)\l10: CALL [#0x00008c] (branches  to n48)(0)(_main)\l8c: BCLR [ST1_SXMD](0)(null 140)\l8e: MOV [T0, AC0] && RPT [#15](0)(null 140)\l}",color="#008080",style=bold];
  n50[label="{n50 S:0 0|92: SUBC [mmap(@T1), AC0, AC0] (branches  to n50)(0)(null 140)\l}"];
  n51[label="{n51 S:0 0|96: MOV [HI(AC0), mmap(@T0)](0)(null 140)\l99: MOV [AC0, mmap(@BK47)](0)(null 140)\l9c: SUB [#3, AC0](0)(null 140)\l9e: MOV [AC0, mmap(@CSR)](0)(null 140)\la1: ADD [mmap(@T1), T0, T0](0)(null 140)\la5: ADD [#1, T0](0)(null 140)\la7: BSET [ST1_SXMD](0)(null 140)\la9: SUB [#1, T1, T2](0)(null 140)\lad: MOV [T2, BRC1](0)(null 140)\laf: RPTBLOCAL [L2](0)(null 140)\l}"];
  n61[label="{n61 S:0 0|b1: MOV [*AR0+, *AR4] && RPTBLOCAL [#0x0000c4](0)(null 140)\l}"];
  n62[label="{n62 S:0 0|b6: MPYM [*AR4+, *(AR1+T1), AC0] && RPT [CSR](0)(null 140)\l}"];
  n63[label="{n63 S:0 0|bc: MACM [*AR4+, *(AR1+T1), AC0, AC0] (branches  to n63)(0)(null 140)\l}"];
  n64[label="{n64 S:0 0|c0: MACMR [*AR4+, *(AR1+T0), AC0, AC0](0)(null 140)\lc4: MOV [HI(AC0), *AR2+] (branches  to n62)(0)(null 140)\l}"];
  n66[label="{n66 S:0 0|L2:	|c6: AMAR [*(AR1-T1)] && AMAR [*AR4-] (branches  to n61)(0)(null 140)\l}"];
  n67[label="{n67 S:0 0|L1:	|ca: RPTB [L3-3](0)(null 140)\l}"];
  n68[label="{n68 S:0 0|cd: SUB [#1, T1, T2](0)(null 140)\ld1: MOV [HI(AC0), mmap(@T0)] (branches  to n68)(0)(null 140)\l}"];
  n70[label="{n70 S:0 0|L3:	|d4: RET [](0)(null 140)\l13: B [#0x000003] (branches  to n1)(0)(_main)\l}",color="#008000",style=bold];
  n19[label="{n19 S:0 0|33: BTSTCLR [#12, *AR3, TC1](0)(null 51)\l36: XCC [AR0 != #0] (branches  to n22)(0)(null 51)\l}",color="#000080",style=bold];
  n21[label="{n21 S:0 0|38: ADD [*AR2+, AC0, AC0](0)(null 51)\l}"];
  n22[label="{n22 S:0 0|3b: SWAP [T0, T2](0)(null 51)\l3d: XCC [AR0 != #0] (branches  to n25)(0)(null 51)\l}"];
  n24[label="{n24 S:0 0|3f: POP [AC0, AC2] && SUB [#1, AC1](0)(null 51)\l}"];
  n25[label="{n25 S:0 0|43: SWAP [T0, T2](0)(null 51)\l45: XCC [AR0 != #0] && SUB [#1, AC0](0)(null 51)\l49: ADD [*AR2+, AC0, AC0](0)(null 51)\l4c: SWAP [T0, T2](0)(null 51)\l4e: SUB [#1, AC0] && XCC [AR0 != #0] (branches  to n31)(0)(null 51)\l}"];
  n30[label="{n30 S:0 0|52: ADD [*AR2+, AC0, AC0](0)(null 51)\l}"];
  n31[label="{n31 S:0 0|55: SWAP [T0, T2](0)(null 51)\l57: SUB [#1, AC0] && XCC [AR0 != #0] (branches  to n34)(0)(null 51)\l}"];
  n33[label="{n33 S:0 0|5b: POP [AC0, AC2] && SUB [#1, AC1](0)(null 51)\l}"];
  n34[label="{n34 S:0 0|5f: SWAP [T0, T2](0)(null 51)\l61: RET [](0)(null 51)\l}",color="#008000",style=bold];
  n8[label="{n8 S:0 0|15: AND [AC1 \<\< #30, AC0](0)(_main)\l18: RET [](0)(_main)\lfffffffffffffffc: program_exit(0)(program_entry)\l}",color="#008000",style=bold];
  program_entry -> n1;
  n1 -> n3;
  n3 -> n12;
  n12 -> n17;
  n19 -> n21;
  n21 -> n22;
  n22 -> n24;
  n24 -> n25;
  n25 -> n30;
  n30 -> n31;
  n31 -> n33;
  n33 -> n34;
  n5 -> n40;
  n40 -> n42;
  n42 -> n43;
  n43 -> n45;
  n45 -> n50;
  n50 -> n51;
  n51 -> n61;
  n61 -> n62;
  n62 -> n63;
  n63 -> n64;
  n64 -> n66;
  n66 -> n67;
  n67 -> n68;
  n68 -> n70;
  n1 -> n8;
  n70 -> n1;
  n3 -> n19;
  n19 -> n22;
  n22 -> n25;
  n25 -> n31;
  n31 -> n34;
  n42 -> n42;
  n43 -> n40;
  n50 -> n50;
  n63 -> n63;
  n64 -> n62;
  n66 -> n61;
  n68 -> n68;
  n12 -> n5;
  n17 -> n5;
  n34 -> n12;
}
