VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/clk_reset.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/ctrl.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/ddr2_top.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/idelay_ctrl.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/mem_if_top.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_calib.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_ctl_io.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_dm_iob.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_dq_iob.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_dqs_iob.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_init.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_io.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_top.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/phy_write.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/usr_ram_d.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/usr_rd.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/usr_wr.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/usr_top.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/usr_wr_fifo.v
VERILOG ppc440mc_ddr2_v3_00_c C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_c/hdl/verilog/ppc440mc_ddr2.v
verilog work ../hdl/ddr2_sdram_wrapper.v
