
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a8 <.init>:
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	mov	x29, sp
  4028b0:	bl	403150 <__fxstatat@plt+0x60>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 425000 <__fxstatat@plt+0x21f10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <acl_set_fd@plt>:
  402930:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <exit@plt>:
  402940:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <error@plt>:
  402950:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <fchdir@plt>:
  402960:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <rpmatch@plt>:
  402970:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <acl_entries@plt>:
  402980:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <geteuid@plt>:
  402990:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <__xmknod@plt>:
  4029a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <linkat@plt>:
  4029b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <readlink@plt>:
  4029c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <getuid@plt>:
  4029d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <opendir@plt>:
  4029e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <__cxa_atexit@plt>:
  4029f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <unlinkat@plt>:
  402a00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <clock_gettime@plt>:
  402a10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <qsort@plt>:
  402a20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <setvbuf@plt>:
  402a30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <pathconf@plt>:
  402a40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <euidaccess@plt>:
  402a50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <lseek@plt>:
  402a60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <mkfifo@plt>:
  402a70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <__fpending@plt>:
  402a80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <stpcpy@plt>:
  402a90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <fileno@plt>:
  402aa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <acl_delete_def_file@plt>:
  402ab0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fclose@plt>:
  402ac0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <getpid@plt>:
  402ad0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <nl_langinfo@plt>:
  402ae0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fopen@plt>:
  402af0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <malloc@plt>:
  402b00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <futimesat@plt>:
  402b10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <chmod@plt>:
  402b20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <open@plt>:
  402b30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <__vasprintf_chk@plt>:
  402b40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <getppid@plt>:
  402b50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <futimens@plt>:
  402b60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <strncmp@plt>:
  402b70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <bindtextdomain@plt>:
  402b80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <__libc_start_main@plt>:
  402b90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <__printf_chk@plt>:
  402ba0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <acl_get_tag_type@plt>:
  402bb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <fstatfs@plt>:
  402bc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <memset@plt>:
  402bd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <fdopen@plt>:
  402be0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <gettimeofday@plt>:
  402bf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <fchmod@plt>:
  402c00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <calloc@plt>:
  402c10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <bcmp@plt>:
  402c20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <readdir@plt>:
  402c30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <realloc@plt>:
  402c40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <acl_set_file@plt>:
  402c50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <getpagesize@plt>:
  402c60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <acl_from_mode@plt>:
  402c70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <acl_get_fd@plt>:
  402c80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <closedir@plt>:
  402c90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <close@plt>:
  402ca0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <strrchr@plt>:
  402cb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <__gmon_start__@plt>:
  402cc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <fdopendir@plt>:
  402cd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <write@plt>:
  402ce0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <abort@plt>:
  402cf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <posix_fadvise@plt>:
  402d00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <mbsinit@plt>:
  402d10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <__overflow@plt>:
  402d20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fpathconf@plt>:
  402d30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <fread_unlocked@plt>:
  402d40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <canonicalize_file_name@plt>:
  402d50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <memcmp@plt>:
  402d60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <textdomain@plt>:
  402d70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <getopt_long@plt>:
  402d80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <__fprintf_chk@plt>:
  402d90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <strcmp@plt>:
  402da0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <__ctype_b_loc@plt>:
  402db0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rewinddir@plt>:
  402dc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <rmdir@plt>:
  402dd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <lchown@plt>:
  402de0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <acl_get_file@plt>:
  402df0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <fseeko@plt>:
  402e00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <free@plt>:
  402e10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <renameat2@plt>:
  402e20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <__ctype_get_mb_cur_max@plt>:
  402e30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <getgid@plt>:
  402e40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <attr_copy_fd@plt>:
  402e50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <renameat@plt>:
  402e60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <strspn@plt>:
  402e80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <utimensat@plt>:
  402e90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <rename@plt>:
  402ea0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <fwrite@plt>:
  402eb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <fcntl@plt>:
  402ec0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <attr_copy_file@plt>:
  402ed0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <fflush@plt>:
  402ee0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <attr_copy_check_permissions@plt>:
  402ef0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <strcpy@plt>:
  402f00:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <dirfd@plt>:
  402f10:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <__explicit_bzero_chk@plt>:
  402f20:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <__lxstat@plt>:
  402f30:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <read@plt>:
  402f40:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <isatty@plt>:
  402f50:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <__mempcpy_chk@plt>:
  402f60:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <utimes@plt>:
  402f70:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <__fxstat@plt>:
  402f80:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <dcgettext@plt>:
  402f90:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <fputs_unlocked@plt>:
  402fa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <__freading@plt>:
  402fb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <ftruncate@plt>:
  402fc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <symlinkat@plt>:
  402fd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <fallocate@plt>:
  402fe0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <iswprint@plt>:
  402ff0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <umask@plt>:
  403000:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <faccessat@plt>:
  403010:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <openat@plt>:
  403020:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__assert_fail@plt>:
  403030:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <__errno_location@plt>:
  403040:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <getenv@plt>:
  403050:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <__xstat@plt>:
  403060:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <__getdelim@plt>:
  403070:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <unlink@plt>:
  403080:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <fchown@plt>:
  403090:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <mkdir@plt>:
  4030a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <error_at_line@plt>:
  4030b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	mov	x29, #0x0                   	// #0
  403104:	mov	x30, #0x0                   	// #0
  403108:	mov	x5, x0
  40310c:	ldr	x1, [sp]
  403110:	add	x2, sp, #0x8
  403114:	mov	x6, sp
  403118:	movz	x0, #0x0, lsl #48
  40311c:	movk	x0, #0x0, lsl #32
  403120:	movk	x0, #0x40, lsl #16
  403124:	movk	x0, #0x34d4
  403128:	movz	x3, #0x0, lsl #48
  40312c:	movk	x3, #0x0, lsl #32
  403130:	movk	x3, #0x41, lsl #16
  403134:	movk	x3, #0x3658
  403138:	movz	x4, #0x0, lsl #48
  40313c:	movk	x4, #0x0, lsl #32
  403140:	movk	x4, #0x41, lsl #16
  403144:	movk	x4, #0x36d8
  403148:	bl	402b90 <__libc_start_main@plt>
  40314c:	bl	402cf0 <abort@plt>
  403150:	adrp	x0, 425000 <__fxstatat@plt+0x21f10>
  403154:	ldr	x0, [x0, #4064]
  403158:	cbz	x0, 403160 <__fxstatat@plt+0x70>
  40315c:	b	402cc0 <__gmon_start__@plt>
  403160:	ret
  403164:	nop
  403168:	adrp	x0, 426000 <__fxstatat@plt+0x22f10>
  40316c:	add	x0, x0, #0x498
  403170:	adrp	x1, 426000 <__fxstatat@plt+0x22f10>
  403174:	add	x1, x1, #0x498
  403178:	cmp	x1, x0
  40317c:	b.eq	403194 <__fxstatat@plt+0xa4>  // b.none
  403180:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  403184:	ldr	x1, [x1, #1800]
  403188:	cbz	x1, 403194 <__fxstatat@plt+0xa4>
  40318c:	mov	x16, x1
  403190:	br	x16
  403194:	ret
  403198:	adrp	x0, 426000 <__fxstatat@plt+0x22f10>
  40319c:	add	x0, x0, #0x498
  4031a0:	adrp	x1, 426000 <__fxstatat@plt+0x22f10>
  4031a4:	add	x1, x1, #0x498
  4031a8:	sub	x1, x1, x0
  4031ac:	lsr	x2, x1, #63
  4031b0:	add	x1, x2, x1, asr #3
  4031b4:	cmp	xzr, x1, asr #1
  4031b8:	asr	x1, x1, #1
  4031bc:	b.eq	4031d4 <__fxstatat@plt+0xe4>  // b.none
  4031c0:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  4031c4:	ldr	x2, [x2, #1808]
  4031c8:	cbz	x2, 4031d4 <__fxstatat@plt+0xe4>
  4031cc:	mov	x16, x2
  4031d0:	br	x16
  4031d4:	ret
  4031d8:	stp	x29, x30, [sp, #-32]!
  4031dc:	mov	x29, sp
  4031e0:	str	x19, [sp, #16]
  4031e4:	adrp	x19, 426000 <__fxstatat@plt+0x22f10>
  4031e8:	ldrb	w0, [x19, #1232]
  4031ec:	cbnz	w0, 4031fc <__fxstatat@plt+0x10c>
  4031f0:	bl	403168 <__fxstatat@plt+0x78>
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	strb	w0, [x19, #1232]
  4031fc:	ldr	x19, [sp, #16]
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	b	403198 <__fxstatat@plt+0xa8>
  40320c:	sub	sp, sp, #0xa0
  403210:	stp	x20, x19, [sp, #144]
  403214:	mov	w19, w0
  403218:	stp	x29, x30, [sp, #112]
  40321c:	stp	x22, x21, [sp, #128]
  403220:	add	x29, sp, #0x70
  403224:	cbnz	w0, 403498 <__fxstatat@plt+0x3a8>
  403228:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  40322c:	add	x1, x1, #0xa8f
  403230:	mov	w2, #0x5                   	// #5
  403234:	mov	x0, xzr
  403238:	bl	402f90 <dcgettext@plt>
  40323c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  403240:	ldr	x2, [x8, #2360]
  403244:	mov	x1, x0
  403248:	mov	w0, #0x1                   	// #1
  40324c:	mov	x3, x2
  403250:	mov	x4, x2
  403254:	bl	402ba0 <__printf_chk@plt>
  403258:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  40325c:	add	x1, x1, #0xb0e
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	bl	402f90 <dcgettext@plt>
  40326c:	adrp	x22, 426000 <__fxstatat@plt+0x22f10>
  403270:	ldr	x1, [x22, #1208]
  403274:	bl	402fa0 <fputs_unlocked@plt>
  403278:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40327c:	add	x1, x1, #0x1ca
  403280:	mov	w2, #0x5                   	// #5
  403284:	mov	x0, xzr
  403288:	bl	402f90 <dcgettext@plt>
  40328c:	ldr	x1, [x22, #1208]
  403290:	bl	402fa0 <fputs_unlocked@plt>
  403294:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  403298:	add	x1, x1, #0xb46
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	mov	x0, xzr
  4032a4:	bl	402f90 <dcgettext@plt>
  4032a8:	ldr	x1, [x22, #1208]
  4032ac:	bl	402fa0 <fputs_unlocked@plt>
  4032b0:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  4032b4:	add	x1, x1, #0xce8
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	mov	x0, xzr
  4032c0:	bl	402f90 <dcgettext@plt>
  4032c4:	ldr	x1, [x22, #1208]
  4032c8:	bl	402fa0 <fputs_unlocked@plt>
  4032cc:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  4032d0:	add	x1, x1, #0xda0
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	mov	x0, xzr
  4032dc:	bl	402f90 <dcgettext@plt>
  4032e0:	ldr	x1, [x22, #1208]
  4032e4:	bl	402fa0 <fputs_unlocked@plt>
  4032e8:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  4032ec:	add	x1, x1, #0xfaf
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	402f90 <dcgettext@plt>
  4032fc:	ldr	x1, [x22, #1208]
  403300:	bl	402fa0 <fputs_unlocked@plt>
  403304:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  403308:	add	x1, x1, #0xfdc
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	402f90 <dcgettext@plt>
  403318:	ldr	x1, [x22, #1208]
  40331c:	bl	402fa0 <fputs_unlocked@plt>
  403320:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403324:	add	x1, x1, #0x215
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, xzr
  403330:	bl	402f90 <dcgettext@plt>
  403334:	ldr	x1, [x22, #1208]
  403338:	bl	402fa0 <fputs_unlocked@plt>
  40333c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403340:	add	x1, x1, #0x2f2
  403344:	mov	w2, #0x5                   	// #5
  403348:	mov	x0, xzr
  40334c:	bl	402f90 <dcgettext@plt>
  403350:	ldr	x1, [x22, #1208]
  403354:	bl	402fa0 <fputs_unlocked@plt>
  403358:	adrp	x8, 413000 <__fxstatat@plt+0xff10>
  40335c:	add	x8, x8, #0x9f8
  403360:	ldp	q0, q1, [x8, #48]
  403364:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403368:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  40336c:	add	x1, x1, #0x3d0
  403370:	str	q0, [sp, #48]
  403374:	ldp	q2, q0, [x8, #80]
  403378:	mov	x21, sp
  40337c:	add	x20, x20, #0x12
  403380:	stp	q1, q2, [sp, #64]
  403384:	ldr	q1, [x8]
  403388:	str	q0, [sp, #96]
  40338c:	ldp	q0, q3, [x8, #16]
  403390:	stp	q1, q0, [sp]
  403394:	str	q3, [sp, #32]
  403398:	mov	x0, x20
  40339c:	bl	402da0 <strcmp@plt>
  4033a0:	cbz	w0, 4033ac <__fxstatat@plt+0x2bc>
  4033a4:	ldr	x1, [x21, #16]!
  4033a8:	cbnz	x1, 403398 <__fxstatat@plt+0x2a8>
  4033ac:	ldr	x8, [x21, #8]
  4033b0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033b4:	add	x1, x1, #0x42f
  4033b8:	mov	w2, #0x5                   	// #5
  4033bc:	cmp	x8, #0x0
  4033c0:	mov	x0, xzr
  4033c4:	csel	x21, x20, x8, eq  // eq = none
  4033c8:	bl	402f90 <dcgettext@plt>
  4033cc:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4033d0:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4033d4:	mov	x1, x0
  4033d8:	add	x2, x2, #0x8b
  4033dc:	add	x3, x3, #0x446
  4033e0:	mov	w0, #0x1                   	// #1
  4033e4:	bl	402ba0 <__printf_chk@plt>
  4033e8:	mov	w0, #0x5                   	// #5
  4033ec:	mov	x1, xzr
  4033f0:	bl	4030d0 <setlocale@plt>
  4033f4:	cbz	x0, 403428 <__fxstatat@plt+0x338>
  4033f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033fc:	add	x1, x1, #0x46e
  403400:	mov	w2, #0x3                   	// #3
  403404:	bl	402b70 <strncmp@plt>
  403408:	cbz	w0, 403428 <__fxstatat@plt+0x338>
  40340c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403410:	add	x1, x1, #0x472
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	402f90 <dcgettext@plt>
  403420:	ldr	x1, [x22, #1208]
  403424:	bl	402fa0 <fputs_unlocked@plt>
  403428:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40342c:	add	x1, x1, #0x4b9
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	402f90 <dcgettext@plt>
  40343c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403440:	mov	x1, x0
  403444:	add	x2, x2, #0x446
  403448:	mov	w0, #0x1                   	// #1
  40344c:	mov	x3, x20
  403450:	bl	402ba0 <__printf_chk@plt>
  403454:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403458:	add	x1, x1, #0x4d4
  40345c:	mov	w2, #0x5                   	// #5
  403460:	mov	x0, xzr
  403464:	bl	402f90 <dcgettext@plt>
  403468:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40346c:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  403470:	add	x8, x8, #0x7cc
  403474:	add	x9, x9, #0x3ec
  403478:	cmp	x21, x20
  40347c:	mov	x1, x0
  403480:	csel	x3, x9, x8, eq  // eq = none
  403484:	mov	w0, #0x1                   	// #1
  403488:	mov	x2, x21
  40348c:	bl	402ba0 <__printf_chk@plt>
  403490:	mov	w0, w19
  403494:	bl	402940 <exit@plt>
  403498:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40349c:	ldr	x20, [x8, #1184]
  4034a0:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  4034a4:	add	x1, x1, #0xa68
  4034a8:	mov	w2, #0x5                   	// #5
  4034ac:	mov	x0, xzr
  4034b0:	bl	402f90 <dcgettext@plt>
  4034b4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4034b8:	ldr	x3, [x8, #2360]
  4034bc:	mov	x2, x0
  4034c0:	mov	w1, #0x1                   	// #1
  4034c4:	mov	x0, x20
  4034c8:	bl	402d90 <__fprintf_chk@plt>
  4034cc:	mov	w0, w19
  4034d0:	bl	402940 <exit@plt>
  4034d4:	sub	sp, sp, #0x150
  4034d8:	stp	x29, x30, [sp, #240]
  4034dc:	stp	x28, x27, [sp, #256]
  4034e0:	stp	x26, x25, [sp, #272]
  4034e4:	stp	x24, x23, [sp, #288]
  4034e8:	stp	x22, x21, [sp, #304]
  4034ec:	stp	x20, x19, [sp, #320]
  4034f0:	ldr	x8, [x1]
  4034f4:	mov	w23, w0
  4034f8:	add	x29, sp, #0xf0
  4034fc:	mov	x22, x1
  403500:	mov	x0, x8
  403504:	bl	40b904 <__fxstatat@plt+0x8814>
  403508:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40350c:	add	x1, x1, #0x7cc
  403510:	mov	w0, #0x6                   	// #6
  403514:	bl	4030d0 <setlocale@plt>
  403518:	adrp	x19, 414000 <__fxstatat@plt+0x10f10>
  40351c:	add	x19, x19, #0x8f
  403520:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403524:	add	x1, x1, #0x15
  403528:	mov	x0, x19
  40352c:	bl	402b80 <bindtextdomain@plt>
  403530:	mov	x0, x19
  403534:	bl	402d70 <textdomain@plt>
  403538:	adrp	x0, 409000 <__fxstatat@plt+0x5f10>
  40353c:	add	x0, x0, #0xdc4
  403540:	bl	4136e0 <__fxstatat@plt+0x105f0>
  403544:	add	x0, sp, #0x18
  403548:	bl	40812c <__fxstatat@plt+0x503c>
  40354c:	adrp	x8, 413000 <__fxstatat@plt+0xff10>
  403550:	adrp	x9, 413000 <__fxstatat@plt+0xff10>
  403554:	ldr	q0, [x8, #1824]
  403558:	ldr	q1, [x9, #1840]
  40355c:	mov	w28, #0x1                   	// #1
  403560:	mov	w0, wzr
  403564:	str	wzr, [sp, #44]
  403568:	strb	wzr, [sp, #68]
  40356c:	str	w28, [sp, #80]
  403570:	strh	w28, [sp, #48]
  403574:	stur	q0, [sp, #52]
  403578:	stur	q1, [sp, #28]
  40357c:	bl	402f50 <isatty@plt>
  403580:	cmp	w0, #0x0
  403584:	adrp	x24, 414000 <__fxstatat@plt+0x10f10>
  403588:	adrp	x25, 413000 <__fxstatat@plt+0xff10>
  40358c:	adrp	x20, 413000 <__fxstatat@plt+0xff10>
  403590:	mov	x21, xzr
  403594:	mov	w8, wzr
  403598:	add	x24, x24, #0x27
  40359c:	add	x25, x25, #0x838
  4035a0:	adrp	x26, 426000 <__fxstatat@plt+0x22f10>
  4035a4:	add	x20, x20, #0x740
  4035a8:	adrp	x19, 426000 <__fxstatat@plt+0x22f10>
  4035ac:	cset	w9, ne  // ne = any
  4035b0:	str	wzr, [sp, #20]
  4035b4:	stp	xzr, xzr, [sp]
  4035b8:	strb	wzr, [sp, #72]
  4035bc:	sturh	wzr, [sp, #69]
  4035c0:	stp	xzr, xzr, [sp, #88]
  4035c4:	strb	w9, [sp, #71]
  4035c8:	mov	w0, w23
  4035cc:	mov	x1, x22
  4035d0:	mov	x2, x24
  4035d4:	mov	x3, x25
  4035d8:	mov	x4, xzr
  4035dc:	mov	w27, w8
  4035e0:	bl	402d80 <getopt_long@plt>
  4035e4:	add	w8, w0, #0x3
  4035e8:	cmp	w8, #0x79
  4035ec:	b.hi	403610 <__fxstatat@plt+0x520>  // b.pmore
  4035f0:	adr	x9, 4035c8 <__fxstatat@plt+0x4d8>
  4035f4:	ldrh	w10, [x20, x8, lsl #1]
  4035f8:	add	x9, x9, x10, lsl #2
  4035fc:	mov	w8, #0x1                   	// #1
  403600:	br	x9
  403604:	ldr	x8, [x19, #1192]
  403608:	str	x8, [sp]
  40360c:	b	40364c <__fxstatat@plt+0x55c>
  403610:	cmp	w0, #0x100
  403614:	b.ne	403ad4 <__fxstatat@plt+0x9e4>  // b.any
  403618:	strb	w28, [x26, #1240]
  40361c:	mov	w8, w27
  403620:	b	4035c8 <__fxstatat@plt+0x4d8>
  403624:	mov	w8, #0x2                   	// #2
  403628:	b	40366c <__fxstatat@plt+0x57c>
  40362c:	strb	w28, [sp, #69]
  403630:	mov	w8, w27
  403634:	b	4035c8 <__fxstatat@plt+0x4d8>
  403638:	ldr	x8, [x19, #1192]
  40363c:	ldr	x9, [sp, #8]
  403640:	cmp	x8, #0x0
  403644:	csel	x9, x9, x8, eq  // eq = none
  403648:	str	x9, [sp, #8]
  40364c:	mov	w8, #0x1                   	// #1
  403650:	str	w8, [sp, #20]
  403654:	mov	w8, w27
  403658:	b	4035c8 <__fxstatat@plt+0x4d8>
  40365c:	str	w28, [sp, #32]
  403660:	mov	w8, w27
  403664:	b	4035c8 <__fxstatat@plt+0x4d8>
  403668:	mov	w8, #0x3                   	// #3
  40366c:	str	w8, [sp, #32]
  403670:	mov	w8, w27
  403674:	b	4035c8 <__fxstatat@plt+0x4d8>
  403678:	cbnz	x21, 403980 <__fxstatat@plt+0x890>
  40367c:	ldr	x1, [x19, #1192]
  403680:	add	x2, sp, #0x68
  403684:	mov	w0, wzr
  403688:	bl	403060 <__xstat@plt>
  40368c:	cbnz	w0, 40398c <__fxstatat@plt+0x89c>
  403690:	ldr	w8, [sp, #120]
  403694:	and	w8, w8, #0xf000
  403698:	cmp	w8, #0x4, lsl #12
  40369c:	b.ne	4039cc <__fxstatat@plt+0x8dc>  // b.any
  4036a0:	ldr	x21, [x19, #1192]
  4036a4:	mov	w8, w27
  4036a8:	b	4035c8 <__fxstatat@plt+0x4d8>
  4036ac:	strb	w28, [sp, #70]
  4036b0:	mov	w8, w27
  4036b4:	b	4035c8 <__fxstatat@plt+0x4d8>
  4036b8:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4036bc:	ldrsw	x8, [x8, #1200]
  4036c0:	sxtw	x9, w23
  4036c4:	cmp	x21, #0x0
  4036c8:	sub	x24, x9, x8
  4036cc:	cset	w9, eq  // eq = none
  4036d0:	cmp	w24, w9
  4036d4:	add	x23, x22, x8, lsl #3
  4036d8:	b.le	403a04 <__fxstatat@plt+0x914>
  4036dc:	tbz	w27, #0, 4036f4 <__fxstatat@plt+0x604>
  4036e0:	cbnz	x21, 403a38 <__fxstatat@plt+0x948>
  4036e4:	cmp	w24, #0x3
  4036e8:	b.ge	403a5c <__fxstatat@plt+0x96c>  // b.tcont
  4036ec:	mov	x21, xzr
  4036f0:	b	4037bc <__fxstatat@plt+0x6cc>
  4036f4:	cbnz	x21, 4037bc <__fxstatat@plt+0x6cc>
  4036f8:	cmp	w24, #0x1
  4036fc:	b.le	403adc <__fxstatat@plt+0x9ec>
  403700:	cmp	w24, #0x2
  403704:	b.ne	403734 <__fxstatat@plt+0x644>  // b.any
  403708:	ldp	x1, x3, [x23]
  40370c:	mov	w0, #0xffffff9c            	// #-100
  403710:	mov	w2, #0xffffff9c            	// #-100
  403714:	mov	w4, #0x1                   	// #1
  403718:	bl	40d2d0 <__fxstatat@plt+0xa1e0>
  40371c:	cbz	w0, 403740 <__fxstatat@plt+0x650>
  403720:	bl	403040 <__errno_location@plt>
  403724:	ldr	w8, [x0]
  403728:	str	w8, [sp, #76]
  40372c:	cbnz	w8, 40374c <__fxstatat@plt+0x65c>
  403730:	b	4037ac <__fxstatat@plt+0x6bc>
  403734:	ldr	w8, [sp, #76]
  403738:	cbnz	w8, 40374c <__fxstatat@plt+0x65c>
  40373c:	b	4037ac <__fxstatat@plt+0x6bc>
  403740:	mov	w8, wzr
  403744:	str	w8, [sp, #76]
  403748:	cbz	w8, 4037ac <__fxstatat@plt+0x6bc>
  40374c:	sub	x19, x24, #0x1
  403750:	ldr	x21, [x23, x19, lsl #3]
  403754:	add	x2, sp, #0x68
  403758:	mov	w0, wzr
  40375c:	mov	x1, x21
  403760:	bl	403060 <__xstat@plt>
  403764:	cbz	w0, 403780 <__fxstatat@plt+0x690>
  403768:	bl	403040 <__errno_location@plt>
  40376c:	ldr	w22, [x0]
  403770:	tst	w22, #0xfffffffd
  403774:	b.ne	403b1c <__fxstatat@plt+0xa2c>  // b.any
  403778:	cbz	w22, 403788 <__fxstatat@plt+0x698>
  40377c:	b	4037ac <__fxstatat@plt+0x6bc>
  403780:	mov	w22, wzr
  403784:	cbnz	w22, 4037ac <__fxstatat@plt+0x6bc>
  403788:	ldr	w8, [sp, #120]
  40378c:	and	w8, w8, #0xf000
  403790:	cmp	w8, #0x4, lsl #12
  403794:	b.ne	4037ac <__fxstatat@plt+0x6bc>  // b.any
  403798:	mov	w8, #0xffffffff            	// #-1
  40379c:	str	w8, [sp, #76]
  4037a0:	ldr	x21, [x23, x19, lsl #3]
  4037a4:	mov	w24, w19
  4037a8:	b	4037bc <__fxstatat@plt+0x6cc>
  4037ac:	cmp	w24, #0x3
  4037b0:	b.ge	403afc <__fxstatat@plt+0xa0c>  // b.tcont
  4037b4:	mov	x21, xzr
  4037b8:	mov	w24, #0x2                   	// #2
  4037bc:	ldr	w8, [sp, #32]
  4037c0:	cmp	w8, #0x2
  4037c4:	b.ne	4037e4 <__fxstatat@plt+0x6f4>  // b.any
  4037c8:	ldr	w8, [sp, #20]
  4037cc:	mov	w0, wzr
  4037d0:	strb	wzr, [sp, #69]
  4037d4:	tbz	w8, #0, 403810 <__fxstatat@plt+0x720>
  4037d8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4037dc:	add	x1, x1, #0x185
  4037e0:	b	403a14 <__fxstatat@plt+0x924>
  4037e4:	ldr	w8, [sp, #20]
  4037e8:	tbz	w8, #0, 40380c <__fxstatat@plt+0x71c>
  4037ec:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4037f0:	add	x1, x1, #0x1be
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	mov	x0, xzr
  4037fc:	bl	402f90 <dcgettext@plt>
  403800:	ldr	x1, [sp, #8]
  403804:	bl	409ccc <__fxstatat@plt+0x6bdc>
  403808:	b	403810 <__fxstatat@plt+0x720>
  40380c:	mov	w0, wzr
  403810:	str	w0, [sp, #24]
  403814:	ldr	x0, [sp]
  403818:	bl	40964c <__fxstatat@plt+0x655c>
  40381c:	bl	408dc0 <__fxstatat@plt+0x5cd0>
  403820:	cbz	x21, 403838 <__fxstatat@plt+0x748>
  403824:	cmp	w24, #0x2
  403828:	b.lt	40386c <__fxstatat@plt+0x77c>  // b.tstop
  40382c:	add	x0, sp, #0x18
  403830:	bl	404c08 <__fxstatat@plt+0x1b18>
  403834:	b	403874 <__fxstatat@plt+0x784>
  403838:	mov	w8, #0x1                   	// #1
  40383c:	ldrb	w9, [x26, #1240]
  403840:	strb	w8, [sp, #73]
  403844:	ldp	x19, x20, [x23]
  403848:	cmp	w9, #0x1
  40384c:	b.ne	403858 <__fxstatat@plt+0x768>  // b.any
  403850:	mov	x0, x19
  403854:	bl	40a13c <__fxstatat@plt+0x704c>
  403858:	add	x2, sp, #0x18
  40385c:	mov	x0, x19
  403860:	mov	x1, x20
  403864:	bl	403b54 <__fxstatat@plt+0xa64>
  403868:	b	403908 <__fxstatat@plt+0x818>
  40386c:	cmp	w24, #0x1
  403870:	b.ne	403904 <__fxstatat@plt+0x814>  // b.any
  403874:	mov	w22, w24
  403878:	mov	w24, #0x1                   	// #1
  40387c:	b	4038d0 <__fxstatat@plt+0x7e0>
  403880:	mov	x0, x19
  403884:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  403888:	mov	x1, x0
  40388c:	mov	x0, x21
  403890:	mov	x2, xzr
  403894:	bl	40a4f0 <__fxstatat@plt+0x7400>
  403898:	mov	x20, x0
  40389c:	bl	40a13c <__fxstatat@plt+0x704c>
  4038a0:	add	x2, sp, #0x18
  4038a4:	mov	x0, x19
  4038a8:	mov	x1, x20
  4038ac:	bl	403b54 <__fxstatat@plt+0xa64>
  4038b0:	mov	w19, w0
  4038b4:	mov	x0, x20
  4038b8:	bl	402e10 <free@plt>
  4038bc:	and	w8, w19, w24
  4038c0:	subs	x22, x22, #0x1
  4038c4:	and	w24, w8, #0x1
  4038c8:	add	x23, x23, #0x8
  4038cc:	b.eq	4038f8 <__fxstatat@plt+0x808>  // b.none
  4038d0:	cmp	x22, #0x1
  4038d4:	cset	w8, eq  // eq = none
  4038d8:	ldrb	w9, [x26, #1240]
  4038dc:	strb	w8, [sp, #73]
  4038e0:	ldr	x19, [x23]
  4038e4:	cmp	w9, #0x1
  4038e8:	b.ne	403880 <__fxstatat@plt+0x790>  // b.any
  4038ec:	mov	x0, x19
  4038f0:	bl	40a13c <__fxstatat@plt+0x704c>
  4038f4:	b	403880 <__fxstatat@plt+0x790>
  4038f8:	cmp	w24, #0x0
  4038fc:	cset	w0, ne  // ne = any
  403900:	b	403908 <__fxstatat@plt+0x818>
  403904:	mov	w0, #0x1                   	// #1
  403908:	ldp	x20, x19, [sp, #320]
  40390c:	ldp	x22, x21, [sp, #304]
  403910:	ldp	x24, x23, [sp, #288]
  403914:	ldp	x26, x25, [sp, #272]
  403918:	ldp	x28, x27, [sp, #256]
  40391c:	ldp	x29, x30, [sp, #240]
  403920:	mvn	w8, w0
  403924:	and	w0, w8, #0x1
  403928:	add	sp, sp, #0x150
  40392c:	ret
  403930:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  403934:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  403938:	ldr	x0, [x8, #1208]
  40393c:	ldr	x3, [x9, #1064]
  403940:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403944:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403948:	adrp	x4, 414000 <__fxstatat@plt+0x10f10>
  40394c:	adrp	x5, 414000 <__fxstatat@plt+0x10f10>
  403950:	adrp	x6, 414000 <__fxstatat@plt+0x10f10>
  403954:	add	x1, x1, #0x12
  403958:	add	x2, x2, #0x8b
  40395c:	add	x4, x4, #0x99
  403960:	add	x5, x5, #0xa5
  403964:	add	x6, x6, #0xb5
  403968:	mov	x7, xzr
  40396c:	bl	40f08c <__fxstatat@plt+0xbf9c>
  403970:	mov	w0, wzr
  403974:	bl	402940 <exit@plt>
  403978:	mov	w0, wzr
  40397c:	bl	40320c <__fxstatat@plt+0x11c>
  403980:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403984:	add	x1, x1, #0x34
  403988:	b	403a40 <__fxstatat@plt+0x950>
  40398c:	bl	403040 <__errno_location@plt>
  403990:	ldr	w21, [x0]
  403994:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403998:	add	x1, x1, #0x5a
  40399c:	mov	w2, #0x5                   	// #5
  4039a0:	mov	x0, xzr
  4039a4:	bl	402f90 <dcgettext@plt>
  4039a8:	ldr	x1, [x19, #1192]
  4039ac:	mov	x20, x0
  4039b0:	mov	w0, #0x4                   	// #4
  4039b4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4039b8:	mov	x3, x0
  4039bc:	mov	w0, #0x1                   	// #1
  4039c0:	mov	w1, w21
  4039c4:	mov	x2, x20
  4039c8:	bl	402950 <error@plt>
  4039cc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039d0:	add	x1, x1, #0x6e
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, xzr
  4039dc:	bl	402f90 <dcgettext@plt>
  4039e0:	ldr	x1, [x19, #1192]
  4039e4:	mov	x19, x0
  4039e8:	mov	w0, #0x4                   	// #4
  4039ec:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4039f0:	mov	x3, x0
  4039f4:	mov	w0, #0x1                   	// #1
  4039f8:	mov	w1, wzr
  4039fc:	mov	x2, x19
  403a00:	bl	402950 <error@plt>
  403a04:	cmp	w24, #0x0
  403a08:	b.gt	403a9c <__fxstatat@plt+0x9ac>
  403a0c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a10:	add	x1, x1, #0xc2
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	mov	x0, xzr
  403a1c:	bl	402f90 <dcgettext@plt>
  403a20:	mov	x2, x0
  403a24:	mov	w0, wzr
  403a28:	mov	w1, wzr
  403a2c:	bl	402950 <error@plt>
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	bl	40320c <__fxstatat@plt+0x11c>
  403a38:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a3c:	add	x1, x1, #0x101
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	mov	x0, xzr
  403a48:	bl	402f90 <dcgettext@plt>
  403a4c:	mov	x2, x0
  403a50:	mov	w0, #0x1                   	// #1
  403a54:	mov	w1, wzr
  403a58:	bl	402950 <error@plt>
  403a5c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a60:	add	x1, x1, #0x147
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	402f90 <dcgettext@plt>
  403a70:	ldr	x1, [x23, #16]
  403a74:	mov	x19, x0
  403a78:	mov	w0, #0x4                   	// #4
  403a7c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  403a80:	mov	x3, x0
  403a84:	mov	w0, wzr
  403a88:	mov	w1, wzr
  403a8c:	mov	x2, x19
  403a90:	bl	402950 <error@plt>
  403a94:	mov	w0, #0x1                   	// #1
  403a98:	bl	40320c <__fxstatat@plt+0x11c>
  403a9c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403aa0:	add	x1, x1, #0xd7
  403aa4:	mov	w2, #0x5                   	// #5
  403aa8:	mov	x0, xzr
  403aac:	bl	402f90 <dcgettext@plt>
  403ab0:	ldr	x1, [x23]
  403ab4:	mov	x19, x0
  403ab8:	mov	w0, #0x4                   	// #4
  403abc:	bl	40cd14 <__fxstatat@plt+0x9c24>
  403ac0:	mov	x3, x0
  403ac4:	mov	w0, wzr
  403ac8:	mov	w1, wzr
  403acc:	mov	x2, x19
  403ad0:	bl	402950 <error@plt>
  403ad4:	mov	w0, #0x1                   	// #1
  403ad8:	bl	40320c <__fxstatat@plt+0x11c>
  403adc:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403ae0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ae4:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403ae8:	add	x0, x0, #0x158
  403aec:	add	x1, x1, #0x165
  403af0:	add	x3, x3, #0x16e
  403af4:	mov	w2, #0x1c9                 	// #457
  403af8:	bl	403030 <__assert_fail@plt>
  403afc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b00:	add	x1, x1, #0x6e
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	mov	x0, xzr
  403b0c:	bl	402f90 <dcgettext@plt>
  403b10:	add	x8, x23, w24, sxtw #3
  403b14:	ldur	x1, [x8, #-8]
  403b18:	b	4039e4 <__fxstatat@plt+0x8f4>
  403b1c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b20:	add	x1, x1, #0x5a
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	mov	x0, xzr
  403b2c:	bl	402f90 <dcgettext@plt>
  403b30:	mov	x19, x0
  403b34:	mov	w0, #0x4                   	// #4
  403b38:	mov	x1, x21
  403b3c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  403b40:	mov	x3, x0
  403b44:	mov	w0, #0x1                   	// #1
  403b48:	mov	w1, w22
  403b4c:	mov	x2, x19
  403b50:	bl	402950 <error@plt>
  403b54:	sub	sp, sp, #0x60
  403b58:	stp	x29, x30, [sp, #48]
  403b5c:	stp	x20, x19, [sp, #80]
  403b60:	add	x29, sp, #0x30
  403b64:	mov	x19, x2
  403b68:	add	x4, x29, #0x1c
  403b6c:	add	x5, x29, #0x18
  403b70:	mov	w2, wzr
  403b74:	mov	x3, x19
  403b78:	str	x21, [sp, #64]
  403b7c:	mov	x20, x0
  403b80:	bl	404c90 <__fxstatat@plt+0x1ba0>
  403b84:	mov	w8, w0
  403b88:	mov	w0, wzr
  403b8c:	tbz	w8, #0, 403c20 <__fxstatat@plt+0xb30>
  403b90:	ldrb	w8, [x29, #28]
  403b94:	eor	w21, w8, #0x1
  403b98:	cbz	x20, 403c18 <__fxstatat@plt+0xb28>
  403b9c:	ldrb	w9, [x29, #24]
  403ba0:	orr	w8, w9, w8
  403ba4:	tst	w8, #0xff
  403ba8:	b.ne	403c18 <__fxstatat@plt+0xb28>  // b.any
  403bac:	adrp	x0, 426000 <__fxstatat@plt+0x22f10>
  403bb0:	mov	w8, #0x1                   	// #1
  403bb4:	mov	w9, #0x100                 	// #256
  403bb8:	mov	w10, #0x5                   	// #5
  403bbc:	add	x0, x0, #0x4e0
  403bc0:	strb	wzr, [sp, #16]
  403bc4:	sturh	wzr, [sp, #41]
  403bc8:	strb	w8, [sp, #26]
  403bcc:	strh	w9, [sp, #24]
  403bd0:	str	w10, [sp, #20]
  403bd4:	strb	w8, [sp, #43]
  403bd8:	bl	40d4a0 <__fxstatat@plt+0xa3b0>
  403bdc:	str	x0, [sp, #32]
  403be0:	cbz	x0, 403c34 <__fxstatat@plt+0xb44>
  403be4:	strb	wzr, [sp, #40]
  403be8:	ldrb	w8, [x19, #46]
  403bec:	mov	x0, sp
  403bf0:	add	x1, sp, #0x10
  403bf4:	stp	x20, xzr, [sp]
  403bf8:	strb	w8, [sp, #42]
  403bfc:	bl	403c98 <__fxstatat@plt+0xba8>
  403c00:	sub	w8, w0, #0x2
  403c04:	cmp	w8, #0x2
  403c08:	b.cc	403c18 <__fxstatat@plt+0xb28>  // b.lo, b.ul, b.last
  403c0c:	cmp	w0, #0x4
  403c10:	b.ne	403c78 <__fxstatat@plt+0xb88>  // b.any
  403c14:	mov	w21, wzr
  403c18:	tst	w21, #0xff
  403c1c:	cset	w0, ne  // ne = any
  403c20:	ldp	x20, x19, [sp, #80]
  403c24:	ldr	x21, [sp, #64]
  403c28:	ldp	x29, x30, [sp, #48]
  403c2c:	add	sp, sp, #0x60
  403c30:	ret
  403c34:	bl	403040 <__errno_location@plt>
  403c38:	ldr	w19, [x0]
  403c3c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c40:	add	x1, x1, #0x5d4
  403c44:	mov	w2, #0x5                   	// #5
  403c48:	mov	x0, xzr
  403c4c:	bl	402f90 <dcgettext@plt>
  403c50:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403c54:	mov	x20, x0
  403c58:	add	x1, x1, #0x46e
  403c5c:	mov	w0, #0x4                   	// #4
  403c60:	bl	40cd14 <__fxstatat@plt+0x9c24>
  403c64:	mov	x3, x0
  403c68:	mov	w0, #0x1                   	// #1
  403c6c:	mov	w1, w19
  403c70:	mov	x2, x20
  403c74:	bl	402950 <error@plt>
  403c78:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403c7c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c80:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403c84:	add	x0, x0, #0x579
  403c88:	add	x1, x1, #0x165
  403c8c:	add	x3, x3, #0x58f
  403c90:	mov	w2, #0xef                  	// #239
  403c94:	bl	403030 <__assert_fail@plt>
  403c98:	sub	sp, sp, #0xe0
  403c9c:	stp	x29, x30, [sp, #128]
  403ca0:	stp	x28, x27, [sp, #144]
  403ca4:	stp	x26, x25, [sp, #160]
  403ca8:	stp	x24, x23, [sp, #176]
  403cac:	stp	x22, x21, [sp, #192]
  403cb0:	stp	x20, x19, [sp, #208]
  403cb4:	ldr	x8, [x0]
  403cb8:	add	x29, sp, #0x80
  403cbc:	cbz	x8, 4042d4 <__fxstatat@plt+0x11e4>
  403cc0:	ldrb	w8, [x1, #8]
  403cc4:	mov	w9, #0x258                 	// #600
  403cc8:	mov	x20, x1
  403ccc:	mov	x2, xzr
  403cd0:	cmp	w8, #0x0
  403cd4:	mov	w8, #0x218                 	// #536
  403cd8:	csel	w1, w8, w9, eq  // eq = none
  403cdc:	bl	40f564 <__fxstatat@plt+0xc474>
  403ce0:	mov	x19, x0
  403ce4:	bl	4101c0 <__fxstatat@plt+0xd0d0>
  403ce8:	cbz	x0, 4042dc <__fxstatat@plt+0x11ec>
  403cec:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  403cf0:	adrp	x26, 414000 <__fxstatat@plt+0x10f10>
  403cf4:	mov	x25, x0
  403cf8:	mov	w23, #0x2                   	// #2
  403cfc:	add	x21, x21, #0x5f4
  403d00:	add	x26, x26, #0x689
  403d04:	mov	w27, #0x1                   	// #1
  403d08:	mov	w28, #0x27                  	// #39
  403d0c:	b	403d2c <__fxstatat@plt+0xc3c>
  403d10:	cmp	w22, #0x4
  403d14:	b.ne	4043c4 <__fxstatat@plt+0x12d4>  // b.any
  403d18:	mov	w23, w22
  403d1c:	mov	x0, x19
  403d20:	bl	4101c0 <__fxstatat@plt+0xd0d0>
  403d24:	mov	x25, x0
  403d28:	cbz	x0, 4042e0 <__fxstatat@plt+0x11f0>
  403d2c:	ldrh	w8, [x25, #108]
  403d30:	sub	w9, w8, #0x1
  403d34:	cmp	w9, #0xc
  403d38:	b.hi	404374 <__fxstatat@plt+0x1284>  // b.pmore
  403d3c:	adr	x10, 403d4c <__fxstatat@plt+0xc5c>
  403d40:	ldrh	w11, [x21, x9, lsl #1]
  403d44:	add	x10, x10, x11, lsl #2
  403d48:	br	x10
  403d4c:	orr	w24, w8, #0x2
  403d50:	cmp	w24, #0x6
  403d54:	cset	w2, eq  // eq = none
  403d58:	mov	w4, #0x3                   	// #3
  403d5c:	mov	x0, x19
  403d60:	mov	x1, x25
  403d64:	mov	x3, x20
  403d68:	mov	x5, xzr
  403d6c:	bl	4044ac <__fxstatat@plt+0x13bc>
  403d70:	mov	w22, w0
  403d74:	cmp	w0, #0x2
  403d78:	b.ne	403d98 <__fxstatat@plt+0xca8>  // b.any
  403d7c:	cmp	w24, #0x6
  403d80:	cset	w3, eq  // eq = none
  403d84:	mov	x0, x19
  403d88:	mov	x1, x25
  403d8c:	mov	x2, x20
  403d90:	bl	4048e8 <__fxstatat@plt+0x17f8>
  403d94:	mov	w22, w0
  403d98:	sub	w8, w22, #0x2
  403d9c:	cmp	w8, #0x2
  403da0:	b.cs	403d10 <__fxstatat@plt+0xc20>  // b.hs, b.nlast
  403da4:	cmp	w23, #0x2
  403da8:	b.ne	403d1c <__fxstatat@plt+0xc2c>  // b.any
  403dac:	cmp	w22, #0x3
  403db0:	b.eq	403d18 <__fxstatat@plt+0xc28>  // b.none
  403db4:	b	403d1c <__fxstatat@plt+0xc2c>
  403db8:	ldrb	w8, [x20, #9]
  403dbc:	cbz	w8, 403f98 <__fxstatat@plt+0xea8>
  403dc0:	ldr	x8, [x25, #88]
  403dc4:	cbz	x8, 403fc4 <__fxstatat@plt+0xed4>
  403dc8:	mov	x5, sp
  403dcc:	mov	w2, #0x1                   	// #1
  403dd0:	mov	w4, #0x2                   	// #2
  403dd4:	mov	x0, x19
  403dd8:	mov	x1, x25
  403ddc:	mov	x3, x20
  403de0:	bl	4044ac <__fxstatat@plt+0x13bc>
  403de4:	mov	w22, w0
  403de8:	cmp	w0, #0x2
  403dec:	b.ne	403e2c <__fxstatat@plt+0xd3c>  // b.any
  403df0:	ldr	w8, [sp]
  403df4:	cmp	w8, #0x4
  403df8:	b.ne	403e2c <__fxstatat@plt+0xd3c>  // b.any
  403dfc:	mov	w3, #0x1                   	// #1
  403e00:	mov	x0, x19
  403e04:	mov	x1, x25
  403e08:	mov	x2, x20
  403e0c:	bl	4048e8 <__fxstatat@plt+0x17f8>
  403e10:	mov	w22, w0
  403e14:	mov	w2, #0x4                   	// #4
  403e18:	mov	x0, x19
  403e1c:	mov	x1, x25
  403e20:	bl	411620 <__fxstatat@plt+0xe530>
  403e24:	mov	x0, x19
  403e28:	bl	4101c0 <__fxstatat@plt+0xd0d0>
  403e2c:	cmp	w22, #0x2
  403e30:	b.eq	403d98 <__fxstatat@plt+0xca8>  // b.none
  403e34:	ldr	x8, [x25, #8]
  403e38:	ldr	x9, [x8, #88]
  403e3c:	tbnz	x9, #63, 403e58 <__fxstatat@plt+0xd68>
  403e40:	ldr	x9, [x8, #32]
  403e44:	cbnz	x9, 403e58 <__fxstatat@plt+0xd68>
  403e48:	str	x27, [x8, #32]
  403e4c:	ldr	x8, [x8, #8]
  403e50:	ldr	x9, [x8, #88]
  403e54:	tbz	x9, #63, 403e40 <__fxstatat@plt+0xd50>
  403e58:	mov	w2, #0x4                   	// #4
  403e5c:	mov	x0, x19
  403e60:	mov	x1, x25
  403e64:	bl	411620 <__fxstatat@plt+0xe530>
  403e68:	mov	x0, x19
  403e6c:	bl	4101c0 <__fxstatat@plt+0xd0d0>
  403e70:	b	403d98 <__fxstatat@plt+0xca8>
  403e74:	ldr	w22, [x25, #64]
  403e78:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403e7c:	mov	w2, #0x5                   	// #5
  403e80:	mov	x0, xzr
  403e84:	add	x1, x1, #0x894
  403e88:	bl	402f90 <dcgettext@plt>
  403e8c:	ldr	x2, [x25, #56]
  403e90:	mov	x23, x0
  403e94:	mov	w1, #0x3                   	// #3
  403e98:	mov	w0, wzr
  403e9c:	bl	40cf40 <__fxstatat@plt+0x9e50>
  403ea0:	mov	x3, x0
  403ea4:	mov	w0, wzr
  403ea8:	mov	w1, w22
  403eac:	mov	x2, x23
  403eb0:	b	403eec <__fxstatat@plt+0xdfc>
  403eb4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403eb8:	mov	w2, #0x5                   	// #5
  403ebc:	mov	x0, xzr
  403ec0:	add	x1, x1, #0x7da
  403ec4:	bl	402f90 <dcgettext@plt>
  403ec8:	ldr	x2, [x25, #56]
  403ecc:	mov	x22, x0
  403ed0:	mov	w1, #0x3                   	// #3
  403ed4:	mov	w0, wzr
  403ed8:	bl	40cf40 <__fxstatat@plt+0x9e50>
  403edc:	mov	x3, x0
  403ee0:	mov	w0, wzr
  403ee4:	mov	w1, wzr
  403ee8:	mov	x2, x22
  403eec:	bl	402950 <error@plt>
  403ef0:	mov	w2, #0x4                   	// #4
  403ef4:	mov	w22, #0x4                   	// #4
  403ef8:	mov	x0, x19
  403efc:	mov	x1, x25
  403f00:	bl	411620 <__fxstatat@plt+0xe530>
  403f04:	mov	x0, x19
  403f08:	bl	4101c0 <__fxstatat@plt+0xd0d0>
  403f0c:	b	403d18 <__fxstatat@plt+0xc28>
  403f10:	ldrb	w9, [x20, #8]
  403f14:	cbz	w9, 403d4c <__fxstatat@plt+0xc5c>
  403f18:	ldr	x9, [x25, #88]
  403f1c:	cmp	x9, #0x1
  403f20:	b.lt	403d4c <__fxstatat@plt+0xc5c>  // b.tstop
  403f24:	ldr	x9, [x25, #120]
  403f28:	ldr	x10, [x19, #24]
  403f2c:	cmp	x9, x10
  403f30:	b.eq	403d4c <__fxstatat@plt+0xc5c>  // b.none
  403f34:	ldr	x8, [x25, #8]
  403f38:	ldr	x9, [x8, #88]
  403f3c:	tbnz	x9, #63, 403f58 <__fxstatat@plt+0xe68>
  403f40:	ldr	x9, [x8, #32]
  403f44:	cbnz	x9, 403f58 <__fxstatat@plt+0xe68>
  403f48:	str	x27, [x8, #32]
  403f4c:	ldr	x8, [x8, #8]
  403f50:	ldr	x9, [x8, #88]
  403f54:	tbz	x9, #63, 403f40 <__fxstatat@plt+0xe50>
  403f58:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	mov	x0, xzr
  403f64:	add	x1, x1, #0x787
  403f68:	bl	402f90 <dcgettext@plt>
  403f6c:	ldr	x1, [x25, #56]
  403f70:	mov	x23, x0
  403f74:	mov	w0, #0x4                   	// #4
  403f78:	mov	w22, #0x4                   	// #4
  403f7c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  403f80:	mov	x3, x0
  403f84:	mov	w0, wzr
  403f88:	mov	w1, wzr
  403f8c:	mov	x2, x23
  403f90:	bl	402950 <error@plt>
  403f94:	b	403d18 <__fxstatat@plt+0xc28>
  403f98:	ldrb	w8, [x20, #10]
  403f9c:	cbz	w8, 4041b4 <__fxstatat@plt+0x10c4>
  403fa0:	ldr	w0, [x19, #44]
  403fa4:	ldr	x1, [x25, #48]
  403fa8:	bl	4043e4 <__fxstatat@plt+0x12f4>
  403fac:	tbnz	w0, #0, 403dc0 <__fxstatat@plt+0xcd0>
  403fb0:	ldrb	w8, [x20, #10]
  403fb4:	cmp	w8, #0x0
  403fb8:	mov	w8, #0x15                  	// #21
  403fbc:	csel	w22, w8, w28, eq  // eq = none
  403fc0:	b	4041b8 <__fxstatat@plt+0x10c8>
  403fc4:	ldr	x22, [x25, #48]
  403fc8:	mov	x0, x22
  403fcc:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  403fd0:	ldrb	w8, [x0]
  403fd4:	cmp	w8, #0x2e
  403fd8:	b.ne	404084 <__fxstatat@plt+0xf94>  // b.any
  403fdc:	ldrb	w8, [x0, #1]
  403fe0:	cmp	w8, #0x2e
  403fe4:	cinc	x8, x27, eq  // eq = none
  403fe8:	ldrb	w8, [x0, x8]
  403fec:	cmp	w8, #0x2f
  403ff0:	b.eq	403ff8 <__fxstatat@plt+0xf08>  // b.none
  403ff4:	cbnz	w8, 404084 <__fxstatat@plt+0xf94>
  403ff8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	mov	x0, xzr
  404004:	add	x1, x1, #0x69a
  404008:	bl	402f90 <dcgettext@plt>
  40400c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  404010:	mov	x23, x0
  404014:	mov	w1, #0x4                   	// #4
  404018:	mov	w0, wzr
  40401c:	add	x2, x2, #0x6ce
  404020:	mov	w22, #0x4                   	// #4
  404024:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404028:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40402c:	mov	x24, x0
  404030:	mov	w0, #0x1                   	// #1
  404034:	mov	w1, #0x4                   	// #4
  404038:	add	x2, x2, #0x6cd
  40403c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404040:	ldr	x2, [x25, #56]
  404044:	mov	x28, x26
  404048:	mov	x26, x0
  40404c:	mov	w0, #0x2                   	// #2
  404050:	mov	w1, #0x4                   	// #4
  404054:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404058:	mov	x5, x0
  40405c:	mov	w0, wzr
  404060:	mov	w1, wzr
  404064:	mov	x2, x23
  404068:	mov	x3, x24
  40406c:	mov	x4, x26
  404070:	mov	x26, x28
  404074:	mov	w28, #0x27                  	// #39
  404078:	bl	402950 <error@plt>
  40407c:	mov	w2, #0x4                   	// #4
  404080:	b	403ef8 <__fxstatat@plt+0xe08>
  404084:	ldr	x8, [x20, #16]
  404088:	cbz	x8, 40411c <__fxstatat@plt+0x102c>
  40408c:	ldr	x9, [x25, #128]
  404090:	ldr	x10, [x8]
  404094:	cmp	x9, x10
  404098:	b.ne	40411c <__fxstatat@plt+0x102c>  // b.any
  40409c:	ldr	x9, [x25, #120]
  4040a0:	ldr	x8, [x8, #8]
  4040a4:	cmp	x9, x8
  4040a8:	b.ne	40411c <__fxstatat@plt+0x102c>  // b.any
  4040ac:	ldr	x0, [x25, #56]
  4040b0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4040b4:	add	x1, x1, #0x46e
  4040b8:	bl	402da0 <strcmp@plt>
  4040bc:	mov	w2, #0x5                   	// #5
  4040c0:	cbz	w0, 404278 <__fxstatat@plt+0x1188>
  4040c4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4040c8:	mov	x0, xzr
  4040cc:	add	x1, x1, #0x6fd
  4040d0:	bl	402f90 <dcgettext@plt>
  4040d4:	ldr	x2, [x25, #56]
  4040d8:	mov	x22, x0
  4040dc:	mov	w1, #0x4                   	// #4
  4040e0:	mov	w0, wzr
  4040e4:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4040e8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  4040ec:	mov	x23, x0
  4040f0:	mov	w0, #0x1                   	// #1
  4040f4:	mov	w1, #0x4                   	// #4
  4040f8:	add	x2, x2, #0x46e
  4040fc:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404100:	mov	x4, x0
  404104:	mov	w0, wzr
  404108:	mov	w1, wzr
  40410c:	mov	x2, x22
  404110:	mov	x3, x23
  404114:	bl	402950 <error@plt>
  404118:	b	4042ac <__fxstatat@plt+0x11bc>
  40411c:	ldrb	w8, [x20, #24]
  404120:	cbz	w8, 403dc8 <__fxstatat@plt+0xcd8>
  404124:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404128:	mov	x0, x22
  40412c:	add	x1, x1, #0x6cd
  404130:	mov	x2, xzr
  404134:	bl	40a4f0 <__fxstatat@plt+0x7400>
  404138:	mov	x22, x0
  40413c:	cbz	x0, 404154 <__fxstatat@plt+0x1064>
  404140:	mov	x2, sp
  404144:	mov	w0, wzr
  404148:	mov	x1, x22
  40414c:	bl	402f30 <__lxstat@plt>
  404150:	cbz	w0, 404214 <__fxstatat@plt+0x1124>
  404154:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404158:	mov	w2, #0x5                   	// #5
  40415c:	mov	x0, xzr
  404160:	add	x1, x1, #0x768
  404164:	bl	402f90 <dcgettext@plt>
  404168:	mov	x23, x0
  40416c:	mov	w1, #0x4                   	// #4
  404170:	mov	w0, wzr
  404174:	mov	x2, x22
  404178:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40417c:	ldr	x2, [x25, #48]
  404180:	mov	x24, x0
  404184:	mov	w0, #0x1                   	// #1
  404188:	mov	w1, #0x4                   	// #4
  40418c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404190:	mov	x4, x0
  404194:	mov	w0, wzr
  404198:	mov	w1, wzr
  40419c:	mov	x2, x23
  4041a0:	mov	x3, x24
  4041a4:	bl	402950 <error@plt>
  4041a8:	mov	x0, x22
  4041ac:	bl	402e10 <free@plt>
  4041b0:	b	403ef0 <__fxstatat@plt+0xe00>
  4041b4:	mov	w22, #0x15                  	// #21
  4041b8:	mov	w2, #0x5                   	// #5
  4041bc:	mov	x0, xzr
  4041c0:	mov	x1, x26
  4041c4:	bl	402f90 <dcgettext@plt>
  4041c8:	ldr	x1, [x25, #56]
  4041cc:	mov	x23, x0
  4041d0:	mov	w0, #0x4                   	// #4
  4041d4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4041d8:	mov	x3, x0
  4041dc:	mov	w0, wzr
  4041e0:	mov	w1, w22
  4041e4:	mov	x2, x23
  4041e8:	bl	402950 <error@plt>
  4041ec:	ldr	x8, [x25, #8]
  4041f0:	ldr	x9, [x8, #88]
  4041f4:	tbnz	x9, #63, 403ef0 <__fxstatat@plt+0xe00>
  4041f8:	ldr	x9, [x8, #32]
  4041fc:	cbnz	x9, 403ef0 <__fxstatat@plt+0xe00>
  404200:	str	x27, [x8, #32]
  404204:	ldr	x8, [x8, #8]
  404208:	ldr	x9, [x8, #88]
  40420c:	tbz	x9, #63, 4041f8 <__fxstatat@plt+0x1108>
  404210:	b	403ef0 <__fxstatat@plt+0xe00>
  404214:	mov	x0, x22
  404218:	bl	402e10 <free@plt>
  40421c:	ldr	x8, [x19, #24]
  404220:	ldr	x9, [sp]
  404224:	cmp	x8, x9
  404228:	b.eq	403dc8 <__fxstatat@plt+0xcd8>  // b.none
  40422c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404230:	mov	w2, #0x5                   	// #5
  404234:	mov	x0, xzr
  404238:	add	x1, x1, #0x787
  40423c:	bl	402f90 <dcgettext@plt>
  404240:	ldr	x1, [x25, #56]
  404244:	mov	x22, x0
  404248:	mov	w0, #0x4                   	// #4
  40424c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404250:	mov	x3, x0
  404254:	mov	w0, wzr
  404258:	mov	w1, wzr
  40425c:	mov	x2, x22
  404260:	bl	402950 <error@plt>
  404264:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404268:	mov	w2, #0x5                   	// #5
  40426c:	mov	x0, xzr
  404270:	add	x1, x1, #0x7b5
  404274:	b	4042bc <__fxstatat@plt+0x11cc>
  404278:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40427c:	mov	x0, xzr
  404280:	add	x1, x1, #0x6d0
  404284:	bl	402f90 <dcgettext@plt>
  404288:	ldr	x1, [x25, #56]
  40428c:	mov	x22, x0
  404290:	mov	w0, #0x4                   	// #4
  404294:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404298:	mov	x3, x0
  40429c:	mov	w0, wzr
  4042a0:	mov	w1, wzr
  4042a4:	mov	x2, x22
  4042a8:	bl	402950 <error@plt>
  4042ac:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4042b0:	mov	w2, #0x5                   	// #5
  4042b4:	mov	x0, xzr
  4042b8:	add	x1, x1, #0x737
  4042bc:	bl	402f90 <dcgettext@plt>
  4042c0:	mov	x2, x0
  4042c4:	mov	w0, wzr
  4042c8:	mov	w1, wzr
  4042cc:	bl	402950 <error@plt>
  4042d0:	b	403ef0 <__fxstatat@plt+0xe00>
  4042d4:	mov	w23, #0x2                   	// #2
  4042d8:	b	404350 <__fxstatat@plt+0x1260>
  4042dc:	mov	w23, #0x2                   	// #2
  4042e0:	bl	403040 <__errno_location@plt>
  4042e4:	ldr	w21, [x0]
  4042e8:	mov	x20, x0
  4042ec:	cbz	w21, 404318 <__fxstatat@plt+0x1228>
  4042f0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4042f4:	add	x1, x1, #0x60e
  4042f8:	mov	w2, #0x5                   	// #5
  4042fc:	mov	x0, xzr
  404300:	bl	402f90 <dcgettext@plt>
  404304:	mov	x2, x0
  404308:	mov	w0, wzr
  40430c:	mov	w1, w21
  404310:	bl	402950 <error@plt>
  404314:	mov	w23, #0x4                   	// #4
  404318:	mov	x0, x19
  40431c:	bl	410058 <__fxstatat@plt+0xcf68>
  404320:	cbz	w0, 404350 <__fxstatat@plt+0x1260>
  404324:	ldr	w19, [x20]
  404328:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40432c:	add	x1, x1, #0x678
  404330:	mov	w2, #0x5                   	// #5
  404334:	mov	x0, xzr
  404338:	bl	402f90 <dcgettext@plt>
  40433c:	mov	x2, x0
  404340:	mov	w0, wzr
  404344:	mov	w1, w19
  404348:	bl	402950 <error@plt>
  40434c:	mov	w23, #0x4                   	// #4
  404350:	mov	w0, w23
  404354:	ldp	x20, x19, [sp, #208]
  404358:	ldp	x22, x21, [sp, #192]
  40435c:	ldp	x24, x23, [sp, #176]
  404360:	ldp	x26, x25, [sp, #160]
  404364:	ldp	x28, x27, [sp, #144]
  404368:	ldp	x29, x30, [sp, #128]
  40436c:	add	sp, sp, #0xe0
  404370:	ret
  404374:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404378:	add	x1, x1, #0x8a9
  40437c:	mov	w2, #0x5                   	// #5
  404380:	mov	x0, xzr
  404384:	bl	402f90 <dcgettext@plt>
  404388:	ldr	x2, [x25, #56]
  40438c:	ldrh	w19, [x25, #108]
  404390:	mov	x20, x0
  404394:	mov	w1, #0x3                   	// #3
  404398:	mov	w0, wzr
  40439c:	bl	40cf40 <__fxstatat@plt+0x9e50>
  4043a0:	adrp	x5, 414000 <__fxstatat@plt+0x10f10>
  4043a4:	mov	x4, x0
  4043a8:	add	x5, x5, #0x8e1
  4043ac:	mov	w0, wzr
  4043b0:	mov	w1, wzr
  4043b4:	mov	x2, x20
  4043b8:	mov	w3, w19
  4043bc:	bl	402950 <error@plt>
  4043c0:	bl	402cf0 <abort@plt>
  4043c4:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  4043c8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4043cc:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4043d0:	add	x0, x0, #0x61e
  4043d4:	add	x1, x1, #0x62f
  4043d8:	add	x3, x3, #0x63c
  4043dc:	mov	w2, #0x261                 	// #609
  4043e0:	bl	403030 <__assert_fail@plt>
  4043e4:	stp	x29, x30, [sp, #-48]!
  4043e8:	mov	w2, #0xc900                	// #51456
  4043ec:	str	x21, [sp, #16]
  4043f0:	stp	x20, x19, [sp, #32]
  4043f4:	mov	x29, sp
  4043f8:	bl	403020 <openat@plt>
  4043fc:	tbnz	w0, #31, 404470 <__fxstatat@plt+0x1380>
  404400:	mov	w20, w0
  404404:	bl	402cd0 <fdopendir@plt>
  404408:	cbz	x0, 404478 <__fxstatat@plt+0x1388>
  40440c:	mov	x19, x0
  404410:	bl	403040 <__errno_location@plt>
  404414:	mov	x20, x0
  404418:	str	wzr, [x0]
  40441c:	mov	x0, x19
  404420:	bl	402c30 <readdir@plt>
  404424:	cbz	x0, 404488 <__fxstatat@plt+0x1398>
  404428:	mov	w21, #0x1                   	// #1
  40442c:	b	40443c <__fxstatat@plt+0x134c>
  404430:	mov	x0, x19
  404434:	bl	402c30 <readdir@plt>
  404438:	cbz	x0, 404488 <__fxstatat@plt+0x1398>
  40443c:	ldrb	w8, [x0, #19]
  404440:	cmp	w8, #0x2e
  404444:	b.ne	404468 <__fxstatat@plt+0x1378>  // b.any
  404448:	ldrb	w8, [x0, #20]
  40444c:	cmp	w8, #0x2e
  404450:	cinc	x8, x21, eq  // eq = none
  404454:	add	x8, x0, x8
  404458:	ldrb	w8, [x8, #19]
  40445c:	cmp	w8, #0x2f
  404460:	b.eq	404430 <__fxstatat@plt+0x1340>  // b.none
  404464:	cbz	w8, 404430 <__fxstatat@plt+0x1340>
  404468:	mov	x0, x19
  40446c:	bl	402c90 <closedir@plt>
  404470:	mov	w0, wzr
  404474:	b	40449c <__fxstatat@plt+0x13ac>
  404478:	mov	w0, w20
  40447c:	bl	402ca0 <close@plt>
  404480:	mov	w0, wzr
  404484:	b	40449c <__fxstatat@plt+0x13ac>
  404488:	ldr	w20, [x20]
  40448c:	mov	x0, x19
  404490:	bl	402c90 <closedir@plt>
  404494:	cmp	w20, #0x0
  404498:	cset	w0, eq  // eq = none
  40449c:	ldp	x20, x19, [sp, #32]
  4044a0:	ldr	x21, [sp, #16]
  4044a4:	ldp	x29, x30, [sp], #48
  4044a8:	ret
  4044ac:	sub	sp, sp, #0xe0
  4044b0:	stp	x29, x30, [sp, #128]
  4044b4:	stp	x28, x27, [sp, #144]
  4044b8:	stp	x26, x25, [sp, #160]
  4044bc:	stp	x24, x23, [sp, #176]
  4044c0:	stp	x22, x21, [sp, #192]
  4044c4:	stp	x20, x19, [sp, #208]
  4044c8:	ldr	w20, [x0, #44]
  4044cc:	ldp	x21, x19, [x1, #48]
  4044d0:	mov	w22, w4
  4044d4:	mov	x24, x3
  4044d8:	mov	x26, x1
  4044dc:	mov	w25, w2
  4044e0:	add	x29, sp, #0x80
  4044e4:	cbz	x5, 404534 <__fxstatat@plt+0x1444>
  4044e8:	mov	w8, #0x2                   	// #2
  4044ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4044f0:	tst	w25, #0x1
  4044f4:	mov	w10, #0x4                   	// #4
  4044f8:	mov	w0, w20
  4044fc:	mov	x1, x21
  404500:	mov	x27, x5
  404504:	str	w8, [x5]
  404508:	str	x9, [sp, #48]
  40450c:	csel	w28, w10, wzr, ne  // ne = any
  404510:	bl	4043e4 <__fxstatat@plt+0x12f4>
  404514:	tst	w0, #0x1
  404518:	mov	w8, #0x3                   	// #3
  40451c:	mov	w23, w0
  404520:	cinc	w8, w8, ne  // ne = any
  404524:	str	w8, [x27]
  404528:	ldr	x8, [x26, #32]
  40452c:	cbnz	x8, 404554 <__fxstatat@plt+0x1464>
  404530:	b	40455c <__fxstatat@plt+0x146c>
  404534:	mov	x8, #0xffffffffffffffff    	// #-1
  404538:	tst	w25, #0x1
  40453c:	mov	w9, #0x4                   	// #4
  404540:	mov	w23, wzr
  404544:	str	x8, [sp, #48]
  404548:	csel	w28, w9, wzr, ne  // ne = any
  40454c:	ldr	x8, [x26, #32]
  404550:	cbz	x8, 40455c <__fxstatat@plt+0x146c>
  404554:	mov	w20, #0x3                   	// #3
  404558:	b	40484c <__fxstatat@plt+0x175c>
  40455c:	ldr	w8, [x24, #4]
  404560:	cmp	w8, #0x5
  404564:	b.eq	404848 <__fxstatat@plt+0x1758>  // b.none
  404568:	ldrb	w9, [x24]
  40456c:	cbz	w9, 404580 <__fxstatat@plt+0x1490>
  404570:	mov	w26, wzr
  404574:	cmp	w8, #0x3
  404578:	b.ne	404848 <__fxstatat@plt+0x1758>  // b.any
  40457c:	b	4045ac <__fxstatat@plt+0x14bc>
  404580:	cmp	w8, #0x3
  404584:	b.eq	404590 <__fxstatat@plt+0x14a0>  // b.none
  404588:	ldrb	w9, [x24, #25]
  40458c:	cbz	w9, 404570 <__fxstatat@plt+0x1480>
  404590:	bl	40f174 <__fxstatat@plt+0xc084>
  404594:	tbz	w0, #0, 4045f4 <__fxstatat@plt+0x1504>
  404598:	bl	403040 <__errno_location@plt>
  40459c:	ldr	w26, [x0]
  4045a0:	ldr	w8, [x24, #4]
  4045a4:	cmp	w8, #0x3
  4045a8:	b.ne	404848 <__fxstatat@plt+0x1758>  // b.any
  4045ac:	mov	w27, wzr
  4045b0:	tbnz	w27, #31, 4046f4 <__fxstatat@plt+0x1604>
  4045b4:	tbnz	w25, #0, 4046f4 <__fxstatat@plt+0x1604>
  4045b8:	ldr	x8, [sp, #48]
  4045bc:	cmn	x8, #0x1
  4045c0:	b.eq	40464c <__fxstatat@plt+0x155c>  // b.none
  4045c4:	tbnz	x8, #63, 4046c4 <__fxstatat@plt+0x15d4>
  4045c8:	ldr	w8, [sp, #16]
  4045cc:	and	w8, w8, #0xf000
  4045d0:	cmp	w8, #0x4, lsl #12
  4045d4:	b.eq	4046fc <__fxstatat@plt+0x160c>  // b.none
  4045d8:	cmp	w8, #0xa, lsl #12
  4045dc:	b.ne	4046b4 <__fxstatat@plt+0x15c4>  // b.any
  4045e0:	ldr	w8, [x24, #4]
  4045e4:	cmp	w8, #0x3
  4045e8:	b.ne	404848 <__fxstatat@plt+0x1758>  // b.any
  4045ec:	mov	w28, #0xa                   	// #10
  4045f0:	b	40471c <__fxstatat@plt+0x162c>
  4045f4:	ldr	x8, [sp, #48]
  4045f8:	cmn	x8, #0x1
  4045fc:	b.eq	404680 <__fxstatat@plt+0x1590>  // b.none
  404600:	tbnz	x8, #63, 4046dc <__fxstatat@plt+0x15ec>
  404604:	ldr	w8, [sp, #16]
  404608:	and	w8, w8, #0xf000
  40460c:	cmp	w8, #0xa, lsl #12
  404610:	b.eq	404598 <__fxstatat@plt+0x14a8>  // b.none
  404614:	mov	w2, #0x2                   	// #2
  404618:	mov	w3, #0x200                 	// #512
  40461c:	mov	w0, w20
  404620:	mov	x1, x21
  404624:	bl	403010 <faccessat@plt>
  404628:	cbz	w0, 404598 <__fxstatat@plt+0x14a8>
  40462c:	bl	403040 <__errno_location@plt>
  404630:	ldr	w8, [x0]
  404634:	ldr	w26, [x0]
  404638:	cmp	w8, #0xd
  40463c:	mov	w8, #0x1                   	// #1
  404640:	cneg	w27, w8, ne  // ne = any
  404644:	tbz	w27, #31, 4045b4 <__fxstatat@plt+0x14c4>
  404648:	b	4046f4 <__fxstatat@plt+0x1604>
  40464c:	mov	x3, sp
  404650:	mov	w4, #0x100                 	// #256
  404654:	mov	w0, wzr
  404658:	mov	w1, w20
  40465c:	mov	x2, x21
  404660:	bl	4030f0 <__fxstatat@plt>
  404664:	cbz	w0, 4046bc <__fxstatat@plt+0x15cc>
  404668:	mov	x8, #0xfffffffffffffffe    	// #-2
  40466c:	str	x8, [sp, #48]
  404670:	bl	403040 <__errno_location@plt>
  404674:	ldrsw	x26, [x0]
  404678:	str	x26, [sp, #8]
  40467c:	b	4046cc <__fxstatat@plt+0x15dc>
  404680:	mov	x3, sp
  404684:	mov	w4, #0x100                 	// #256
  404688:	mov	w0, wzr
  40468c:	mov	w1, w20
  404690:	mov	x2, x21
  404694:	bl	4030f0 <__fxstatat@plt>
  404698:	cbz	w0, 4046d4 <__fxstatat@plt+0x15e4>
  40469c:	mov	x8, #0xfffffffffffffffe    	// #-2
  4046a0:	str	x8, [sp, #48]
  4046a4:	bl	403040 <__errno_location@plt>
  4046a8:	ldrsw	x26, [x0]
  4046ac:	str	x26, [sp, #8]
  4046b0:	b	4046e4 <__fxstatat@plt+0x15f4>
  4046b4:	mov	w28, wzr
  4046b8:	b	40471c <__fxstatat@plt+0x162c>
  4046bc:	ldr	x8, [sp, #48]
  4046c0:	tbz	x8, #63, 4045c8 <__fxstatat@plt+0x14d8>
  4046c4:	ldr	x26, [sp, #8]
  4046c8:	bl	403040 <__errno_location@plt>
  4046cc:	str	w26, [x0]
  4046d0:	b	4047b8 <__fxstatat@plt+0x16c8>
  4046d4:	ldr	x8, [sp, #48]
  4046d8:	tbz	x8, #63, 404604 <__fxstatat@plt+0x1514>
  4046dc:	ldr	x26, [sp, #8]
  4046e0:	bl	403040 <__errno_location@plt>
  4046e4:	str	w26, [x0]
  4046e8:	mov	w27, #0xffffffff            	// #-1
  4046ec:	mov	w26, w26
  4046f0:	tbz	w27, #31, 4045b4 <__fxstatat@plt+0x14c4>
  4046f4:	tbnz	w27, #31, 4047b8 <__fxstatat@plt+0x16c8>
  4046f8:	tbz	w25, #0, 40471c <__fxstatat@plt+0x162c>
  4046fc:	ldrb	w8, [x24, #9]
  404700:	cbnz	w8, 404718 <__fxstatat@plt+0x1628>
  404704:	ldrb	w8, [x24, #10]
  404708:	mov	w26, #0x15                  	// #21
  40470c:	cbz	w8, 4047b8 <__fxstatat@plt+0x16c8>
  404710:	eor	w8, w23, #0x1
  404714:	tbnz	w8, #0, 4047b8 <__fxstatat@plt+0x16c8>
  404718:	mov	w28, #0x4                   	// #4
  40471c:	mov	w0, #0x4                   	// #4
  404720:	mov	x1, x19
  404724:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404728:	cmp	w28, #0x4
  40472c:	cset	w8, ne  // ne = any
  404730:	cmp	w22, #0x2
  404734:	cset	w9, ne  // ne = any
  404738:	orr	w8, w9, w8
  40473c:	orr	w8, w23, w8
  404740:	mov	x19, x0
  404744:	tbz	w8, #0, 4047f8 <__fxstatat@plt+0x1708>
  404748:	ldr	x8, [sp, #48]
  40474c:	cmn	x8, #0x1
  404750:	b.eq	404870 <__fxstatat@plt+0x1780>  // b.none
  404754:	tbnz	x8, #63, 4048ac <__fxstatat@plt+0x17bc>
  404758:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40475c:	ldr	x20, [x8, #1184]
  404760:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  404764:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  404768:	add	x8, x8, #0x947
  40476c:	add	x9, x9, #0x96a
  404770:	cmp	w27, #0x0
  404774:	csel	x1, x9, x8, eq  // eq = none
  404778:	mov	w2, #0x5                   	// #5
  40477c:	mov	x0, xzr
  404780:	bl	402f90 <dcgettext@plt>
  404784:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  404788:	ldr	x21, [x8, #2360]
  40478c:	mov	x22, x0
  404790:	mov	x0, sp
  404794:	bl	40a31c <__fxstatat@plt+0x722c>
  404798:	mov	x4, x0
  40479c:	mov	w1, #0x1                   	// #1
  4047a0:	mov	x0, x20
  4047a4:	mov	x2, x22
  4047a8:	mov	x3, x21
  4047ac:	mov	x5, x19
  4047b0:	bl	402d90 <__fprintf_chk@plt>
  4047b4:	b	404840 <__fxstatat@plt+0x1750>
  4047b8:	mov	w0, #0x4                   	// #4
  4047bc:	mov	x1, x19
  4047c0:	mov	w20, #0x4                   	// #4
  4047c4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4047c8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4047cc:	mov	x19, x0
  4047d0:	add	x1, x1, #0x689
  4047d4:	mov	w2, #0x5                   	// #5
  4047d8:	mov	x0, xzr
  4047dc:	bl	402f90 <dcgettext@plt>
  4047e0:	mov	x2, x0
  4047e4:	mov	w0, wzr
  4047e8:	mov	w1, w26
  4047ec:	mov	x3, x19
  4047f0:	bl	402950 <error@plt>
  4047f4:	b	40484c <__fxstatat@plt+0x175c>
  4047f8:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4047fc:	ldr	x20, [x8, #1184]
  404800:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  404804:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  404808:	add	x8, x8, #0x8f7
  40480c:	add	x9, x9, #0x927
  404810:	cmp	w27, #0x0
  404814:	csel	x1, x9, x8, eq  // eq = none
  404818:	mov	w2, #0x5                   	// #5
  40481c:	mov	x0, xzr
  404820:	bl	402f90 <dcgettext@plt>
  404824:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  404828:	ldr	x3, [x8, #2360]
  40482c:	mov	x2, x0
  404830:	mov	w1, #0x1                   	// #1
  404834:	mov	x0, x20
  404838:	mov	x4, x19
  40483c:	bl	402d90 <__fprintf_chk@plt>
  404840:	bl	40f7b0 <__fxstatat@plt+0xc6c0>
  404844:	tbz	w0, #0, 404554 <__fxstatat@plt+0x1464>
  404848:	mov	w20, #0x2                   	// #2
  40484c:	mov	w0, w20
  404850:	ldp	x20, x19, [sp, #208]
  404854:	ldp	x22, x21, [sp, #192]
  404858:	ldp	x24, x23, [sp, #176]
  40485c:	ldp	x26, x25, [sp, #160]
  404860:	ldp	x28, x27, [sp, #144]
  404864:	ldp	x29, x30, [sp, #128]
  404868:	add	sp, sp, #0xe0
  40486c:	ret
  404870:	mov	x3, sp
  404874:	mov	w4, #0x100                 	// #256
  404878:	mov	w0, wzr
  40487c:	mov	w1, w20
  404880:	mov	x2, x21
  404884:	bl	4030f0 <__fxstatat@plt>
  404888:	cbz	w0, 4048a4 <__fxstatat@plt+0x17b4>
  40488c:	mov	x8, #0xfffffffffffffffe    	// #-2
  404890:	str	x8, [sp, #48]
  404894:	bl	403040 <__errno_location@plt>
  404898:	ldrsw	x20, [x0]
  40489c:	str	x20, [sp, #8]
  4048a0:	b	4048b4 <__fxstatat@plt+0x17c4>
  4048a4:	ldr	x8, [sp, #48]
  4048a8:	tbz	x8, #63, 404758 <__fxstatat@plt+0x1668>
  4048ac:	ldr	x20, [sp, #8]
  4048b0:	bl	403040 <__errno_location@plt>
  4048b4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4048b8:	str	w20, [x0]
  4048bc:	add	x1, x1, #0x689
  4048c0:	mov	w2, #0x5                   	// #5
  4048c4:	mov	x0, xzr
  4048c8:	bl	402f90 <dcgettext@plt>
  4048cc:	mov	x2, x0
  4048d0:	mov	w0, wzr
  4048d4:	mov	w1, w20
  4048d8:	mov	x3, x19
  4048dc:	bl	402950 <error@plt>
  4048e0:	mov	w20, #0x4                   	// #4
  4048e4:	b	40484c <__fxstatat@plt+0x175c>
  4048e8:	sub	sp, sp, #0xc0
  4048ec:	stp	x29, x30, [sp, #128]
  4048f0:	stp	x22, x21, [sp, #160]
  4048f4:	stp	x20, x19, [sp, #176]
  4048f8:	str	x23, [sp, #144]
  4048fc:	mov	x19, x1
  404900:	mov	x23, x0
  404904:	ldr	w0, [x0, #44]
  404908:	ldr	x1, [x1, #48]
  40490c:	tst	w3, #0x1
  404910:	mov	w8, #0x200                 	// #512
  404914:	mov	x22, x2
  404918:	csel	w2, w8, wzr, ne  // ne = any
  40491c:	add	x29, sp, #0x80
  404920:	mov	w20, w3
  404924:	bl	402a00 <unlinkat@plt>
  404928:	cbz	w0, 404a60 <__fxstatat@plt+0x1970>
  40492c:	bl	403040 <__errno_location@plt>
  404930:	ldr	w20, [x0]
  404934:	mov	x21, x0
  404938:	cmp	w20, #0x1e
  40493c:	b.ne	404974 <__fxstatat@plt+0x1884>  // b.any
  404940:	ldr	w1, [x23, #44]
  404944:	ldr	x2, [x19, #48]
  404948:	mov	x3, sp
  40494c:	mov	w4, #0x100                 	// #256
  404950:	mov	w0, wzr
  404954:	bl	4030f0 <__fxstatat@plt>
  404958:	cbz	w0, 404968 <__fxstatat@plt+0x1878>
  40495c:	ldr	w8, [x21]
  404960:	cmp	w8, #0x2
  404964:	b.eq	404970 <__fxstatat@plt+0x1880>  // b.none
  404968:	mov	w8, #0x1e                  	// #30
  40496c:	str	w8, [x21]
  404970:	ldr	w20, [x21]
  404974:	ldrb	w8, [x22]
  404978:	cbz	w8, 4049a8 <__fxstatat@plt+0x18b8>
  40497c:	cmp	w20, #0x16
  404980:	mov	w22, #0x2                   	// #2
  404984:	b.hi	4049a0 <__fxstatat@plt+0x18b0>  // b.pmore
  404988:	mov	w8, #0x1                   	// #1
  40498c:	mov	w9, #0x4                   	// #4
  404990:	lsl	w8, w8, w20
  404994:	movk	w9, #0x50, lsl #16
  404998:	tst	w8, w9
  40499c:	b.ne	404ab0 <__fxstatat@plt+0x19c0>  // b.any
  4049a0:	cmp	w20, #0x54
  4049a4:	b.eq	404ab0 <__fxstatat@plt+0x19c0>  // b.none
  4049a8:	ldrh	w8, [x19, #108]
  4049ac:	cmp	w8, #0x4
  4049b0:	b.ne	4049f4 <__fxstatat@plt+0x1904>  // b.any
  4049b4:	cmp	w20, #0x27
  4049b8:	b.hi	4049f4 <__fxstatat@plt+0x1904>  // b.pmore
  4049bc:	mov	w8, w20
  4049c0:	mov	w9, #0x1                   	// #1
  4049c4:	lsl	x8, x9, x8
  4049c8:	mov	x9, #0x320000              	// #3276800
  4049cc:	movk	x9, #0x80, lsl #32
  4049d0:	tst	x8, x9
  4049d4:	b.eq	4049f4 <__fxstatat@plt+0x1904>  // b.none
  4049d8:	ldr	w8, [x19, #64]
  4049dc:	cmp	w8, #0xd
  4049e0:	b.eq	4049ec <__fxstatat@plt+0x18fc>  // b.none
  4049e4:	cmp	w8, #0x1
  4049e8:	b.ne	4049f4 <__fxstatat@plt+0x1904>  // b.any
  4049ec:	mov	w20, w8
  4049f0:	str	w8, [x21]
  4049f4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4049f8:	add	x1, x1, #0x689
  4049fc:	mov	w2, #0x5                   	// #5
  404a00:	mov	x0, xzr
  404a04:	bl	402f90 <dcgettext@plt>
  404a08:	ldr	x1, [x19, #56]
  404a0c:	mov	x21, x0
  404a10:	mov	w0, #0x4                   	// #4
  404a14:	mov	w22, #0x4                   	// #4
  404a18:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404a1c:	mov	x3, x0
  404a20:	mov	w0, wzr
  404a24:	mov	w1, w20
  404a28:	mov	x2, x21
  404a2c:	bl	402950 <error@plt>
  404a30:	ldr	x8, [x19, #8]
  404a34:	ldr	x9, [x8, #88]
  404a38:	tbnz	x9, #63, 404ab0 <__fxstatat@plt+0x19c0>
  404a3c:	mov	w9, #0x1                   	// #1
  404a40:	ldr	x10, [x8, #32]
  404a44:	cbnz	x10, 404a58 <__fxstatat@plt+0x1968>
  404a48:	str	x9, [x8, #32]
  404a4c:	ldr	x8, [x8, #8]
  404a50:	ldr	x10, [x8, #88]
  404a54:	tbz	x10, #63, 404a40 <__fxstatat@plt+0x1950>
  404a58:	mov	w22, #0x4                   	// #4
  404a5c:	b	404ab0 <__fxstatat@plt+0x19c0>
  404a60:	ldrb	w8, [x22, #26]
  404a64:	cbz	w8, 404aac <__fxstatat@plt+0x19bc>
  404a68:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  404a6c:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  404a70:	add	x8, x8, #0x993
  404a74:	add	x9, x9, #0x97d
  404a78:	tst	w20, #0x1
  404a7c:	csel	x1, x9, x8, ne  // ne = any
  404a80:	mov	w2, #0x5                   	// #5
  404a84:	mov	x0, xzr
  404a88:	bl	402f90 <dcgettext@plt>
  404a8c:	ldr	x1, [x19, #56]
  404a90:	mov	x19, x0
  404a94:	mov	w0, #0x4                   	// #4
  404a98:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404a9c:	mov	x2, x0
  404aa0:	mov	w0, #0x1                   	// #1
  404aa4:	mov	x1, x19
  404aa8:	bl	402ba0 <__printf_chk@plt>
  404aac:	mov	w22, #0x2                   	// #2
  404ab0:	mov	w0, w22
  404ab4:	ldp	x20, x19, [sp, #176]
  404ab8:	ldp	x22, x21, [sp, #160]
  404abc:	ldr	x23, [sp, #144]
  404ac0:	ldp	x29, x30, [sp, #128]
  404ac4:	add	sp, sp, #0xc0
  404ac8:	ret
  404acc:	stp	x29, x30, [sp, #-48]!
  404ad0:	stp	x20, x19, [sp, #32]
  404ad4:	ldrb	w8, [x4, #37]
  404ad8:	mov	x19, x4
  404adc:	str	x21, [sp, #16]
  404ae0:	mov	x29, sp
  404ae4:	cbz	w8, 404b50 <__fxstatat@plt+0x1a60>
  404ae8:	ldrb	w8, [x19, #35]
  404aec:	mov	x20, x0
  404af0:	cbz	w8, 404afc <__fxstatat@plt+0x1a0c>
  404af4:	ldrb	w8, [x19, #38]
  404af8:	cbz	w8, 404b60 <__fxstatat@plt+0x1a70>
  404afc:	bl	403040 <__errno_location@plt>
  404b00:	mov	w8, #0x5f                  	// #95
  404b04:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404b08:	str	w8, [x0]
  404b0c:	add	x1, x1, #0x9b8
  404b10:	mov	w2, #0x5                   	// #5
  404b14:	mov	x0, xzr
  404b18:	bl	402f90 <dcgettext@plt>
  404b1c:	mov	x21, x0
  404b20:	mov	w0, #0x4                   	// #4
  404b24:	mov	x1, x20
  404b28:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404b2c:	mov	x3, x0
  404b30:	mov	w1, #0x5f                  	// #95
  404b34:	mov	w0, wzr
  404b38:	mov	x2, x21
  404b3c:	bl	402950 <error@plt>
  404b40:	ldrb	w8, [x19, #38]
  404b44:	cmp	w8, #0x0
  404b48:	cset	w0, eq  // eq = none
  404b4c:	b	404b70 <__fxstatat@plt+0x1a80>
  404b50:	ldrb	w8, [x19, #33]
  404b54:	mov	w0, #0x1                   	// #1
  404b58:	cbz	w8, 404b70 <__fxstatat@plt+0x1a80>
  404b5c:	tbz	w3, #0, 404b70 <__fxstatat@plt+0x1a80>
  404b60:	bl	403040 <__errno_location@plt>
  404b64:	mov	w8, #0x5f                  	// #95
  404b68:	str	w8, [x0]
  404b6c:	mov	w0, #0x1                   	// #1
  404b70:	ldp	x20, x19, [sp, #32]
  404b74:	ldr	x21, [sp, #16]
  404b78:	ldp	x29, x30, [sp], #48
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-32]!
  404b84:	stp	x20, x19, [sp, #16]
  404b88:	ldrb	w8, [x3, #35]
  404b8c:	mov	x19, x0
  404b90:	mov	x29, sp
  404b94:	cbz	w8, 404ba0 <__fxstatat@plt+0x1ab0>
  404b98:	ldrb	w8, [x3, #38]
  404b9c:	cbz	w8, 404bec <__fxstatat@plt+0x1afc>
  404ba0:	bl	403040 <__errno_location@plt>
  404ba4:	mov	w8, #0x5f                  	// #95
  404ba8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404bac:	str	w8, [x0]
  404bb0:	add	x1, x1, #0x9dd
  404bb4:	mov	w2, #0x5                   	// #5
  404bb8:	mov	x0, xzr
  404bbc:	bl	402f90 <dcgettext@plt>
  404bc0:	mov	x20, x0
  404bc4:	mov	w1, #0x4                   	// #4
  404bc8:	mov	w0, wzr
  404bcc:	mov	x2, x19
  404bd0:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  404bd4:	mov	x3, x0
  404bd8:	mov	w1, #0x5f                  	// #95
  404bdc:	mov	w0, wzr
  404be0:	mov	x2, x20
  404be4:	bl	402950 <error@plt>
  404be8:	b	404bf8 <__fxstatat@plt+0x1b08>
  404bec:	bl	403040 <__errno_location@plt>
  404bf0:	mov	w8, #0x5f                  	// #95
  404bf4:	str	w8, [x0]
  404bf8:	ldp	x20, x19, [sp, #16]
  404bfc:	mov	w0, wzr
  404c00:	ldp	x29, x30, [sp], #32
  404c04:	ret
  404c08:	stp	x29, x30, [sp, #-32]!
  404c0c:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  404c10:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  404c14:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  404c18:	str	x19, [sp, #16]
  404c1c:	mov	x19, x0
  404c20:	add	x2, x2, #0x7a0
  404c24:	add	x3, x3, #0x7e8
  404c28:	add	x4, x4, #0x86c
  404c2c:	mov	w0, #0x3d                  	// #61
  404c30:	mov	x1, xzr
  404c34:	mov	x29, sp
  404c38:	bl	40ab18 <__fxstatat@plt+0x7a28>
  404c3c:	str	x0, [x19, #64]
  404c40:	ldr	x19, [sp, #16]
  404c44:	ldp	x29, x30, [sp], #32
  404c48:	ret
  404c4c:	stp	x29, x30, [sp, #-32]!
  404c50:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  404c54:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  404c58:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  404c5c:	str	x19, [sp, #16]
  404c60:	mov	x19, x0
  404c64:	add	x2, x2, #0x7d8
  404c68:	add	x3, x3, #0x7e8
  404c6c:	add	x4, x4, #0x86c
  404c70:	mov	w0, #0x3d                  	// #61
  404c74:	mov	x1, xzr
  404c78:	mov	x29, sp
  404c7c:	bl	40ab18 <__fxstatat@plt+0x7a28>
  404c80:	str	x0, [x19, #72]
  404c84:	ldr	x19, [sp, #16]
  404c88:	ldp	x29, x30, [sp], #32
  404c8c:	ret
  404c90:	sub	sp, sp, #0x30
  404c94:	stp	x29, x30, [sp, #32]
  404c98:	add	x29, sp, #0x20
  404c9c:	mov	x8, x3
  404ca0:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  404ca4:	adrp	x10, 426000 <__fxstatat@plt+0x22f10>
  404ca8:	and	w2, w2, #0x1
  404cac:	sub	x7, x29, #0x4
  404cb0:	stp	x4, x5, [sp]
  404cb4:	mov	w6, #0x1                   	// #1
  404cb8:	mov	x3, xzr
  404cbc:	mov	x4, xzr
  404cc0:	mov	x5, x8
  404cc4:	str	x0, [x9, #1264]
  404cc8:	str	x1, [x10, #1272]
  404ccc:	sturb	wzr, [x29, #-4]
  404cd0:	bl	404ce4 <__fxstatat@plt+0x1bf4>
  404cd4:	ldp	x29, x30, [sp, #32]
  404cd8:	and	w0, w0, #0x1
  404cdc:	add	sp, sp, #0x30
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-96]!
  404ce8:	stp	x28, x27, [sp, #16]
  404cec:	stp	x26, x25, [sp, #32]
  404cf0:	stp	x24, x23, [sp, #48]
  404cf4:	stp	x22, x21, [sp, #64]
  404cf8:	stp	x20, x19, [sp, #80]
  404cfc:	mov	x29, sp
  404d00:	sub	sp, sp, #0x350
  404d04:	ldr	x28, [x29, #96]
  404d08:	mov	x19, sp
  404d0c:	stp	x7, x4, [x19, #152]
  404d10:	str	x3, [x19, #144]
  404d14:	strb	wzr, [x28]
  404d18:	mov	x24, x5
  404d1c:	ldrb	w8, [x24, #24]!
  404d20:	ldr	x25, [x29, #104]
  404d24:	mov	x21, x5
  404d28:	mov	x22, x1
  404d2c:	ldr	w23, [x24, #28]
  404d30:	mov	x27, x0
  404d34:	str	w6, [x19, #172]
  404d38:	cbz	w8, 404d68 <__fxstatat@plt+0x1c78>
  404d3c:	tbz	w23, #31, 404d78 <__fxstatat@plt+0x1c88>
  404d40:	mov	w0, #0xffffff9c            	// #-100
  404d44:	mov	w2, #0xffffff9c            	// #-100
  404d48:	mov	w4, #0x1                   	// #1
  404d4c:	mov	x1, x27
  404d50:	mov	x3, x22
  404d54:	bl	40d2d0 <__fxstatat@plt+0xa1e0>
  404d58:	cbz	w0, 404d70 <__fxstatat@plt+0x1c80>
  404d5c:	bl	403040 <__errno_location@plt>
  404d60:	ldr	w23, [x0]
  404d64:	b	404d74 <__fxstatat@plt+0x1c84>
  404d68:	and	w20, w2, #0x1
  404d6c:	b	404d88 <__fxstatat@plt+0x1c98>
  404d70:	mov	w23, wzr
  404d74:	ldr	w6, [x19, #172]
  404d78:	cmp	w23, #0x0
  404d7c:	cset	w20, eq  // eq = none
  404d80:	cbz	x25, 404d88 <__fxstatat@plt+0x1c98>
  404d84:	strb	w20, [x25]
  404d88:	cbz	w23, 404da4 <__fxstatat@plt+0x1cb4>
  404d8c:	cmp	w23, #0x11
  404d90:	b.ne	404dac <__fxstatat@plt+0x1cbc>  // b.any
  404d94:	ldr	w8, [x21, #8]
  404d98:	cmp	w8, #0x2
  404d9c:	b.ne	404dac <__fxstatat@plt+0x1cbc>  // b.any
  404da0:	b	404e78 <__fxstatat@plt+0x1d88>
  404da4:	ldrb	w8, [x21, #49]
  404da8:	cbnz	w8, 404e78 <__fxstatat@plt+0x1d88>
  404dac:	ldr	w8, [x21, #4]
  404db0:	cmp	w23, #0x0
  404db4:	mov	x26, x27
  404db8:	csel	x27, x22, x27, eq  // eq = none
  404dbc:	add	x2, x19, #0x130
  404dc0:	cmp	w8, #0x2
  404dc4:	b.ne	404e40 <__fxstatat@plt+0x1d50>  // b.any
  404dc8:	mov	w0, wzr
  404dcc:	mov	x1, x27
  404dd0:	bl	402f30 <__lxstat@plt>
  404dd4:	cbz	w0, 404e50 <__fxstatat@plt+0x1d60>
  404dd8:	bl	403040 <__errno_location@plt>
  404ddc:	ldr	w20, [x0]
  404de0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404de4:	add	x1, x1, #0xa06
  404de8:	mov	w2, #0x5                   	// #5
  404dec:	mov	x0, xzr
  404df0:	bl	402f90 <dcgettext@plt>
  404df4:	mov	x21, x0
  404df8:	mov	w0, #0x4                   	// #4
  404dfc:	mov	x1, x27
  404e00:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404e04:	mov	x3, x0
  404e08:	mov	w0, wzr
  404e0c:	mov	w1, w20
  404e10:	mov	x2, x21
  404e14:	bl	402950 <error@plt>
  404e18:	mov	w23, wzr
  404e1c:	and	w0, w23, #0x1
  404e20:	mov	sp, x29
  404e24:	ldp	x20, x19, [sp, #80]
  404e28:	ldp	x22, x21, [sp, #64]
  404e2c:	ldp	x24, x23, [sp, #48]
  404e30:	ldp	x26, x25, [sp, #32]
  404e34:	ldp	x28, x27, [sp, #16]
  404e38:	ldp	x29, x30, [sp], #96
  404e3c:	ret
  404e40:	mov	w0, wzr
  404e44:	mov	x1, x27
  404e48:	bl	403060 <__xstat@plt>
  404e4c:	cbnz	w0, 404dd8 <__fxstatat@plt+0x1ce8>
  404e50:	ldr	w8, [x19, #320]
  404e54:	mov	w9, w8
  404e58:	and	w8, w8, #0xf000
  404e5c:	cmp	w8, #0x4, lsl #12
  404e60:	b.ne	404ee8 <__fxstatat@plt+0x1df8>  // b.any
  404e64:	ldrb	w8, [x21, #42]
  404e68:	ldr	w6, [x19, #172]
  404e6c:	mov	x27, x26
  404e70:	mov	w26, w9
  404e74:	cbz	w8, 404efc <__fxstatat@plt+0x1e0c>
  404e78:	tbz	w6, #0, 404f5c <__fxstatat@plt+0x1e6c>
  404e7c:	ldr	x0, [x21, #72]
  404e80:	cbz	x0, 404f5c <__fxstatat@plt+0x1e6c>
  404e84:	and	w8, w26, #0xf000
  404e88:	cmp	w8, #0x4, lsl #12
  404e8c:	b.eq	404f4c <__fxstatat@plt+0x1e5c>  // b.none
  404e90:	ldr	w8, [x21]
  404e94:	cbnz	w8, 404f4c <__fxstatat@plt+0x1e5c>
  404e98:	add	x2, x19, #0x130
  404e9c:	mov	x1, x27
  404ea0:	bl	40a2e0 <__fxstatat@plt+0x71f0>
  404ea4:	tbz	w0, #0, 404f48 <__fxstatat@plt+0x1e58>
  404ea8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404eac:	add	x1, x1, #0xa3d
  404eb0:	mov	w2, #0x5                   	// #5
  404eb4:	mov	x0, xzr
  404eb8:	bl	402f90 <dcgettext@plt>
  404ebc:	mov	x20, x0
  404ec0:	mov	w0, #0x4                   	// #4
  404ec4:	mov	x1, x27
  404ec8:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404ecc:	mov	x3, x0
  404ed0:	mov	w0, wzr
  404ed4:	mov	w1, wzr
  404ed8:	mov	x2, x20
  404edc:	bl	402950 <error@plt>
  404ee0:	mov	w23, #0x1                   	// #1
  404ee4:	b	404e1c <__fxstatat@plt+0x1d2c>
  404ee8:	ldr	w6, [x19, #172]
  404eec:	mov	x27, x26
  404ef0:	mov	w26, w9
  404ef4:	tbnz	w6, #0, 404e7c <__fxstatat@plt+0x1d8c>
  404ef8:	b	404f5c <__fxstatat@plt+0x1e6c>
  404efc:	ldrb	w8, [x21, #25]
  404f00:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  404f04:	adrp	x10, 414000 <__fxstatat@plt+0x10f10>
  404f08:	add	x9, x9, #0xa27
  404f0c:	add	x10, x10, #0xa15
  404f10:	cmp	w8, #0x0
  404f14:	csel	x1, x10, x9, eq  // eq = none
  404f18:	mov	w2, #0x5                   	// #5
  404f1c:	mov	x0, xzr
  404f20:	bl	402f90 <dcgettext@plt>
  404f24:	mov	x20, x0
  404f28:	mov	w0, #0x4                   	// #4
  404f2c:	mov	x1, x27
  404f30:	bl	40cd14 <__fxstatat@plt+0x9c24>
  404f34:	mov	x3, x0
  404f38:	mov	w0, wzr
  404f3c:	mov	w1, wzr
  404f40:	mov	x2, x20
  404f44:	b	404e14 <__fxstatat@plt+0x1d24>
  404f48:	ldr	x0, [x21, #72]
  404f4c:	add	x2, x19, #0x130
  404f50:	mov	x1, x27
  404f54:	bl	40a25c <__fxstatat@plt+0x716c>
  404f58:	ldr	w6, [x19, #172]
  404f5c:	ldr	w8, [x21, #4]
  404f60:	cmp	w8, #0x4
  404f64:	b.ne	404fb0 <__fxstatat@plt+0x1ec0>  // b.any
  404f68:	mov	w8, #0x1                   	// #1
  404f6c:	str	w8, [x19, #120]
  404f70:	cbz	w20, 404fc4 <__fxstatat@plt+0x1ed4>
  404f74:	mov	w8, #0x1                   	// #1
  404f78:	mov	w10, wzr
  404f7c:	str	xzr, [x19, #128]
  404f80:	str	w8, [x19, #136]
  404f84:	tbz	w6, #0, 405610 <__fxstatat@plt+0x2520>
  404f88:	ldr	x8, [x21, #64]
  404f8c:	cbz	x8, 405610 <__fxstatat@plt+0x2520>
  404f90:	ldrb	w8, [x24]
  404f94:	cbnz	w8, 405610 <__fxstatat@plt+0x2520>
  404f98:	ldr	w8, [x21]
  404f9c:	cbnz	w8, 405610 <__fxstatat@plt+0x2520>
  404fa0:	mov	x20, x27
  404fa4:	tbz	w10, #0, 40558c <__fxstatat@plt+0x249c>
  404fa8:	add	x27, x19, #0xb0
  404fac:	b	4055a8 <__fxstatat@plt+0x24b8>
  404fb0:	cmp	w8, #0x3
  404fb4:	cset	w8, eq  // eq = none
  404fb8:	and	w8, w8, w6
  404fbc:	str	w8, [x19, #120]
  404fc0:	cbnz	w20, 404f74 <__fxstatat@plt+0x1e84>
  404fc4:	cmp	w23, #0x11
  404fc8:	b.ne	404fe4 <__fxstatat@plt+0x1ef4>  // b.any
  404fcc:	ldr	w8, [x21, #8]
  404fd0:	cmp	w8, #0x2
  404fd4:	b.ne	404fe4 <__fxstatat@plt+0x1ef4>  // b.any
  404fd8:	mov	w10, wzr
  404fdc:	str	wzr, [x19, #136]
  404fe0:	b	40511c <__fxstatat@plt+0x202c>
  404fe4:	mov	w8, w26
  404fe8:	str	x25, [x19, #112]
  404fec:	mov	w25, w8
  404ff0:	and	w8, w8, #0xf000
  404ff4:	mov	x26, x28
  404ff8:	cmp	w8, #0x8, lsl #12
  404ffc:	b.ne	405038 <__fxstatat@plt+0x1f48>  // b.any
  405000:	ldrb	w8, [x24]
  405004:	cbnz	w8, 405050 <__fxstatat@plt+0x1f60>
  405008:	ldrb	w8, [x21, #44]
  40500c:	cbnz	w8, 405050 <__fxstatat@plt+0x1f60>
  405010:	ldrb	w8, [x21, #23]
  405014:	cbnz	w8, 405050 <__fxstatat@plt+0x1f60>
  405018:	ldr	w8, [x21]
  40501c:	cbnz	w8, 405050 <__fxstatat@plt+0x1f60>
  405020:	ldrb	w8, [x21, #21]
  405024:	cbnz	w8, 405050 <__fxstatat@plt+0x1f60>
  405028:	mov	x20, x27
  40502c:	mov	w28, wzr
  405030:	mov	w4, wzr
  405034:	b	40505c <__fxstatat@plt+0x1f6c>
  405038:	ldrb	w9, [x21, #20]
  40503c:	cbz	w9, 405050 <__fxstatat@plt+0x1f60>
  405040:	cmp	w8, #0x4, lsl #12
  405044:	b.eq	405050 <__fxstatat@plt+0x1f60>  // b.none
  405048:	cmp	w8, #0xa, lsl #12
  40504c:	b.ne	405000 <__fxstatat@plt+0x1f10>  // b.any
  405050:	mov	x20, x27
  405054:	mov	w4, #0x100                 	// #256
  405058:	mov	w28, #0x1                   	// #1
  40505c:	add	x3, x19, #0xb0
  405060:	mov	w1, #0xffffff9c            	// #-100
  405064:	mov	w0, wzr
  405068:	mov	x2, x22
  40506c:	bl	4030f0 <__fxstatat@plt>
  405070:	cbz	w0, 4050a4 <__fxstatat@plt+0x1fb4>
  405074:	bl	403040 <__errno_location@plt>
  405078:	ldr	w27, [x0]
  40507c:	cmp	w27, #0x2
  405080:	b.eq	4050f4 <__fxstatat@plt+0x2004>  // b.none
  405084:	ldr	w6, [x19, #172]
  405088:	cmp	w27, #0x28
  40508c:	b.ne	4050c0 <__fxstatat@plt+0x1fd0>  // b.any
  405090:	ldrb	w8, [x21, #22]
  405094:	cbz	w8, 4050c0 <__fxstatat@plt+0x1fd0>
  405098:	mov	x28, x26
  40509c:	str	wzr, [x19, #136]
  4050a0:	b	405104 <__fxstatat@plt+0x2014>
  4050a4:	ldr	w6, [x19, #172]
  4050a8:	str	wzr, [x19, #136]
  4050ac:	mov	x27, x20
  4050b0:	mov	w10, w28
  4050b4:	mov	x28, x26
  4050b8:	mov	w26, w25
  4050bc:	b	405118 <__fxstatat@plt+0x2028>
  4050c0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4050c4:	add	x1, x1, #0xa06
  4050c8:	mov	w2, #0x5                   	// #5
  4050cc:	mov	x0, xzr
  4050d0:	bl	402f90 <dcgettext@plt>
  4050d4:	mov	x21, x0
  4050d8:	mov	w0, #0x4                   	// #4
  4050dc:	mov	x1, x22
  4050e0:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4050e4:	mov	x3, x0
  4050e8:	mov	w0, wzr
  4050ec:	mov	w1, w27
  4050f0:	b	404e10 <__fxstatat@plt+0x1d20>
  4050f4:	ldr	w6, [x19, #172]
  4050f8:	mov	w8, #0x1                   	// #1
  4050fc:	str	w8, [x19, #136]
  405100:	mov	x28, x26
  405104:	cmp	w23, #0x11
  405108:	mov	w10, wzr
  40510c:	mov	x27, x20
  405110:	mov	w26, w25
  405114:	b.ne	405300 <__fxstatat@plt+0x2210>  // b.any
  405118:	ldr	x25, [x19, #112]
  40511c:	ldr	w8, [x21, #8]
  405120:	str	x27, [x19, #96]
  405124:	str	w10, [x19, #112]
  405128:	cmp	w8, #0x2
  40512c:	b.ne	405178 <__fxstatat@plt+0x2088>  // b.any
  405130:	mov	x27, x22
  405134:	mov	w22, wzr
  405138:	and	w20, w26, #0xf000
  40513c:	cmp	w20, #0x4, lsl #12
  405140:	b.eq	40536c <__fxstatat@plt+0x227c>  // b.none
  405144:	ldrb	w8, [x21, #45]
  405148:	cbz	w8, 40536c <__fxstatat@plt+0x227c>
  40514c:	ldrb	w8, [x21, #31]
  405150:	cbz	w8, 40530c <__fxstatat@plt+0x221c>
  405154:	ldrb	w8, [x24]
  405158:	ldr	x9, [x19, #176]
  40515c:	ldr	x10, [x19, #304]
  405160:	cmp	w8, #0x0
  405164:	cset	w8, eq  // eq = none
  405168:	cmp	x9, x10
  40516c:	cset	w9, ne  // ne = any
  405170:	orr	w3, w8, w9
  405174:	b	405310 <__fxstatat@plt+0x2220>
  405178:	ldr	x8, [x19, #312]
  40517c:	ldr	x9, [x19, #184]
  405180:	mov	x27, x22
  405184:	cmp	x8, x9
  405188:	b.ne	4051ac <__fxstatat@plt+0x20bc>  // b.any
  40518c:	ldr	x8, [x19, #304]
  405190:	ldr	x9, [x19, #176]
  405194:	cmp	x8, x9
  405198:	b.ne	4051ac <__fxstatat@plt+0x20bc>  // b.any
  40519c:	ldrb	w8, [x21, #23]
  4051a0:	mov	w22, #0x1                   	// #1
  4051a4:	cbnz	w8, 405138 <__fxstatat@plt+0x2048>
  4051a8:	b	4051b0 <__fxstatat@plt+0x20c0>
  4051ac:	mov	w22, wzr
  4051b0:	ldr	w8, [x21, #4]
  4051b4:	cmp	w8, #0x2
  4051b8:	b.ne	40520c <__fxstatat@plt+0x211c>  // b.any
  4051bc:	ldr	w8, [x19, #320]
  4051c0:	and	w9, w8, #0xf000
  4051c4:	cmp	w9, #0xa, lsl #12
  4051c8:	b.ne	405490 <__fxstatat@plt+0x23a0>  // b.any
  4051cc:	ldr	w9, [x19, #192]
  4051d0:	and	w9, w9, #0xf000
  4051d4:	cmp	w9, #0xa, lsl #12
  4051d8:	b.ne	405490 <__fxstatat@plt+0x23a0>  // b.any
  4051dc:	ldr	x0, [x19, #96]
  4051e0:	mov	x1, x27
  4051e4:	bl	40d570 <__fxstatat@plt+0xa480>
  4051e8:	tbnz	w0, #0, 406dc8 <__fxstatat@plt+0x3cd8>
  4051ec:	ldr	w8, [x21]
  4051f0:	cbnz	w8, 4054b4 <__fxstatat@plt+0x23c4>
  4051f4:	tbz	w22, #0, 4054b4 <__fxstatat@plt+0x23c4>
  4051f8:	ldrb	w8, [x24]
  4051fc:	cbnz	w8, 406dc8 <__fxstatat@plt+0x3cd8>
  405200:	ldr	w6, [x19, #172]
  405204:	mov	w22, #0x1                   	// #1
  405208:	b	405138 <__fxstatat@plt+0x2048>
  40520c:	cbz	w22, 405138 <__fxstatat@plt+0x2048>
  405210:	sub	x2, x29, #0xa0
  405214:	mov	w0, wzr
  405218:	mov	x1, x27
  40521c:	bl	402f30 <__lxstat@plt>
  405220:	ldr	w6, [x19, #172]
  405224:	mov	w22, wzr
  405228:	cbnz	w0, 405138 <__fxstatat@plt+0x2048>
  40522c:	ldr	x1, [x19, #96]
  405230:	add	x2, x19, #0x230
  405234:	bl	402f30 <__lxstat@plt>
  405238:	ldr	w6, [x19, #172]
  40523c:	mov	w22, wzr
  405240:	cbnz	w0, 405138 <__fxstatat@plt+0x2048>
  405244:	ldp	x12, x9, [x29, #-160]
  405248:	ldr	x10, [x19, #568]
  40524c:	ldr	x11, [x19, #560]
  405250:	ldr	w8, [x19, #576]
  405254:	cmp	x10, x9
  405258:	cset	w10, eq  // eq = none
  40525c:	cmp	x11, x12
  405260:	and	w9, w8, #0xf000
  405264:	cset	w11, eq  // eq = none
  405268:	cmp	w9, #0xa, lsl #12
  40526c:	and	w22, w10, w11
  405270:	b.ne	40528c <__fxstatat@plt+0x219c>  // b.any
  405274:	ldur	w9, [x29, #-144]
  405278:	and	w9, w9, #0xf000
  40527c:	cmp	w9, #0xa, lsl #12
  405280:	b.ne	40528c <__fxstatat@plt+0x219c>  // b.any
  405284:	ldrb	w9, [x21, #21]
  405288:	cbnz	w9, 405134 <__fxstatat@plt+0x2044>
  40528c:	add	x12, x19, #0x230
  405290:	sub	x11, x29, #0xa0
  405294:	ldr	w9, [x21]
  405298:	cbnz	w9, 4054a0 <__fxstatat@plt+0x23b0>
  40529c:	ldrb	w9, [x24]
  4052a0:	cbnz	w9, 4052ac <__fxstatat@plt+0x21bc>
  4052a4:	ldrb	w9, [x21, #21]
  4052a8:	cbz	w9, 4060bc <__fxstatat@plt+0x2fcc>
  4052ac:	ldr	w9, [x11, #16]
  4052b0:	and	w9, w9, #0xf000
  4052b4:	cmp	w9, #0xa, lsl #12
  4052b8:	b.eq	405134 <__fxstatat@plt+0x2044>  // b.none
  4052bc:	cbz	w22, 4060bc <__fxstatat@plt+0x2fcc>
  4052c0:	ldr	w9, [x11, #20]
  4052c4:	ldr	x22, [x19, #96]
  4052c8:	mov	x20, x27
  4052cc:	cmp	w9, #0x2
  4052d0:	b.cc	4060c4 <__fxstatat@plt+0x2fd4>  // b.lo, b.ul, b.last
  4052d4:	mov	x0, x22
  4052d8:	mov	x1, x20
  4052dc:	mov	x27, x12
  4052e0:	mov	x23, x11
  4052e4:	bl	40d570 <__fxstatat@plt+0xa480>
  4052e8:	tbz	w0, #0, 406dbc <__fxstatat@plt+0x3ccc>
  4052ec:	ldr	w8, [x27, #16]
  4052f0:	ldr	w6, [x19, #172]
  4052f4:	mov	x12, x27
  4052f8:	mov	x11, x23
  4052fc:	b	4060c4 <__fxstatat@plt+0x2fd4>
  405300:	ldr	x25, [x19, #112]
  405304:	str	xzr, [x19, #128]
  405308:	b	404f84 <__fxstatat@plt+0x1e94>
  40530c:	mov	w3, wzr
  405310:	add	x1, x19, #0xb0
  405314:	add	x2, x19, #0x130
  405318:	mov	x0, x27
  40531c:	bl	40dd54 <__fxstatat@plt+0xac64>
  405320:	ldr	w6, [x19, #172]
  405324:	tbnz	w0, #31, 40536c <__fxstatat@plt+0x227c>
  405328:	cbz	x25, 405334 <__fxstatat@plt+0x2244>
  40532c:	mov	w8, #0x1                   	// #1
  405330:	strb	w8, [x25]
  405334:	ldp	x2, x1, [x19, #304]
  405338:	mov	x0, x27
  40533c:	bl	408d34 <__fxstatat@plt+0x5c44>
  405340:	cbz	x0, 405970 <__fxstatat@plt+0x2880>
  405344:	ldrb	w3, [x21, #46]
  405348:	ldr	w4, [x19, #120]
  40534c:	mov	w2, #0x1                   	// #1
  405350:	mov	x1, x27
  405354:	mov	w23, #0x1                   	// #1
  405358:	stp	x0, x27, [x19, #104]
  40535c:	bl	4081f8 <__fxstatat@plt+0x5108>
  405360:	tbnz	w0, #0, 404e1c <__fxstatat@plt+0x1d2c>
  405364:	str	xzr, [x19, #128]
  405368:	b	406254 <__fxstatat@plt+0x3164>
  40536c:	ldrb	w8, [x24]
  405370:	cbz	w8, 4053f0 <__fxstatat@plt+0x2300>
  405374:	ldr	w8, [x21, #8]
  405378:	cmp	w8, #0x2
  40537c:	b.eq	4053e0 <__fxstatat@plt+0x22f0>  // b.none
  405380:	cmp	w8, #0x3
  405384:	b.eq	4053c8 <__fxstatat@plt+0x22d8>  // b.none
  405388:	cmp	w8, #0x4
  40538c:	b.ne	405430 <__fxstatat@plt+0x2340>  // b.any
  405390:	ldrb	w8, [x21, #47]
  405394:	cbz	w8, 405430 <__fxstatat@plt+0x2340>
  405398:	ldr	w8, [x19, #192]
  40539c:	and	w8, w8, #0xf000
  4053a0:	cmp	w8, #0xa, lsl #12
  4053a4:	b.eq	405430 <__fxstatat@plt+0x2340>  // b.none
  4053a8:	bl	40f174 <__fxstatat@plt+0xc084>
  4053ac:	ldr	w6, [x19, #172]
  4053b0:	tbnz	w0, #0, 405430 <__fxstatat@plt+0x2340>
  4053b4:	mov	w1, #0x2                   	// #2
  4053b8:	mov	x0, x27
  4053bc:	bl	402a50 <euidaccess@plt>
  4053c0:	ldr	w6, [x19, #172]
  4053c4:	cbz	w0, 405430 <__fxstatat@plt+0x2340>
  4053c8:	add	x2, x19, #0xb0
  4053cc:	mov	x0, x21
  4053d0:	mov	x1, x27
  4053d4:	bl	4082fc <__fxstatat@plt+0x520c>
  4053d8:	ldr	w6, [x19, #172]
  4053dc:	tbnz	w0, #0, 405430 <__fxstatat@plt+0x2340>
  4053e0:	mov	w23, #0x1                   	// #1
  4053e4:	cbz	x25, 404e1c <__fxstatat@plt+0x1d2c>
  4053e8:	strb	w23, [x25]
  4053ec:	b	404e1c <__fxstatat@plt+0x1d2c>
  4053f0:	cmp	w20, #0x4, lsl #12
  4053f4:	b.eq	405430 <__fxstatat@plt+0x2340>  // b.none
  4053f8:	ldr	w8, [x21, #8]
  4053fc:	cmp	w8, #0x2
  405400:	b.eq	405970 <__fxstatat@plt+0x2880>  // b.none
  405404:	cmp	w8, #0x3
  405408:	b.ne	405430 <__fxstatat@plt+0x2340>  // b.any
  40540c:	add	x2, x19, #0xb0
  405410:	mov	x0, x21
  405414:	mov	x1, x27
  405418:	bl	4082fc <__fxstatat@plt+0x520c>
  40541c:	mov	w23, #0x1                   	// #1
  405420:	cbnz	w22, 404e1c <__fxstatat@plt+0x1d2c>
  405424:	ldr	w6, [x19, #172]
  405428:	tbnz	w0, #0, 405434 <__fxstatat@plt+0x2344>
  40542c:	b	404e1c <__fxstatat@plt+0x1d2c>
  405430:	cbnz	w22, 405970 <__fxstatat@plt+0x2880>
  405434:	ldr	w8, [x19, #192]
  405438:	and	w8, w8, #0xf000
  40543c:	cmp	w8, #0x4, lsl #12
  405440:	b.eq	4054bc <__fxstatat@plt+0x23cc>  // b.none
  405444:	cmp	w20, #0x4, lsl #12
  405448:	b.ne	40545c <__fxstatat@plt+0x236c>  // b.any
  40544c:	ldrb	w8, [x24]
  405450:	cbz	w8, 406064 <__fxstatat@plt+0x2f74>
  405454:	ldr	w8, [x21]
  405458:	cbz	w8, 406064 <__fxstatat@plt+0x2f74>
  40545c:	tbz	w6, #0, 4054bc <__fxstatat@plt+0x23cc>
  405460:	ldr	w8, [x21]
  405464:	cmp	w8, #0x3
  405468:	b.eq	4054bc <__fxstatat@plt+0x23cc>  // b.none
  40546c:	ldr	x0, [x21, #64]
  405470:	add	x2, x19, #0xb0
  405474:	mov	x1, x27
  405478:	bl	40a2e0 <__fxstatat@plt+0x71f0>
  40547c:	ldr	w6, [x19, #172]
  405480:	tbz	w0, #0, 4054bc <__fxstatat@plt+0x23cc>
  405484:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405488:	add	x1, x1, #0xabe
  40548c:	b	40606c <__fxstatat@plt+0x2f7c>
  405490:	add	x12, x19, #0x130
  405494:	add	x11, x19, #0xb0
  405498:	ldr	w9, [x21]
  40549c:	cbz	w9, 40529c <__fxstatat@plt+0x21ac>
  4054a0:	tbz	w22, #0, 405dd8 <__fxstatat@plt+0x2ce8>
  4054a4:	ldr	x0, [x19, #96]
  4054a8:	mov	x1, x27
  4054ac:	bl	40d570 <__fxstatat@plt+0xa480>
  4054b0:	tbnz	w0, #0, 406dc8 <__fxstatat@plt+0x3cd8>
  4054b4:	ldr	w6, [x19, #172]
  4054b8:	b	405134 <__fxstatat@plt+0x2044>
  4054bc:	cmp	w20, #0x4, lsl #12
  4054c0:	b.eq	4054e4 <__fxstatat@plt+0x23f4>  // b.none
  4054c4:	ldr	w8, [x19, #192]
  4054c8:	and	w8, w8, #0xf000
  4054cc:	cmp	w8, #0x4, lsl #12
  4054d0:	b.ne	4054e4 <__fxstatat@plt+0x23f4>  // b.any
  4054d4:	ldrb	w8, [x24]
  4054d8:	cbz	w8, 406344 <__fxstatat@plt+0x3254>
  4054dc:	ldr	w8, [x21]
  4054e0:	cbz	w8, 406344 <__fxstatat@plt+0x3254>
  4054e4:	ldrb	w20, [x24]
  4054e8:	cbz	w20, 405514 <__fxstatat@plt+0x2424>
  4054ec:	ldr	w8, [x19, #320]
  4054f0:	and	w8, w8, #0xf000
  4054f4:	cmp	w8, #0x4, lsl #12
  4054f8:	b.ne	405514 <__fxstatat@plt+0x2424>  // b.any
  4054fc:	ldr	w8, [x19, #192]
  405500:	and	w8, w8, #0xf000
  405504:	cmp	w8, #0x4, lsl #12
  405508:	b.eq	405514 <__fxstatat@plt+0x2424>  // b.none
  40550c:	ldr	w8, [x21]
  405510:	cbz	w8, 406540 <__fxstatat@plt+0x3450>
  405514:	ldr	w22, [x21]
  405518:	cbz	w22, 40556c <__fxstatat@plt+0x247c>
  40551c:	ldr	x0, [x19, #96]
  405520:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  405524:	ldrb	w8, [x0]
  405528:	ldr	w6, [x19, #172]
  40552c:	mov	x23, x0
  405530:	cmp	w8, #0x2e
  405534:	b.ne	405558 <__fxstatat@plt+0x2468>  // b.any
  405538:	ldrb	w8, [x23, #1]
  40553c:	cmp	w8, #0x2e
  405540:	mov	w8, #0x1                   	// #1
  405544:	cinc	x8, x8, eq  // eq = none
  405548:	ldrb	w8, [x23, x8]
  40554c:	cbz	w8, 40556c <__fxstatat@plt+0x247c>
  405550:	cmp	w8, #0x2f
  405554:	b.eq	40556c <__fxstatat@plt+0x247c>  // b.none
  405558:	cbnz	w20, 405e10 <__fxstatat@plt+0x2d20>
  40555c:	ldr	w8, [x19, #192]
  405560:	and	w8, w8, #0xf000
  405564:	cmp	w8, #0x4, lsl #12
  405568:	b.ne	405e10 <__fxstatat@plt+0x2d20>  // b.any
  40556c:	ldr	w8, [x19, #192]
  405570:	and	w8, w8, #0xf000
  405574:	cmp	w8, #0x4, lsl #12
  405578:	b.ne	405fac <__fxstatat@plt+0x2ebc>  // b.any
  40557c:	mov	x22, x27
  405580:	ldr	x27, [x19, #96]
  405584:	ldr	w10, [x19, #112]
  405588:	b	405fbc <__fxstatat@plt+0x2ecc>
  40558c:	sub	x2, x29, #0xa0
  405590:	mov	w0, wzr
  405594:	mov	x1, x22
  405598:	sub	x27, x29, #0xa0
  40559c:	bl	402f30 <__lxstat@plt>
  4055a0:	ldr	w6, [x19, #172]
  4055a4:	cbnz	w0, 40560c <__fxstatat@plt+0x251c>
  4055a8:	ldr	w8, [x27, #16]
  4055ac:	and	w8, w8, #0xf000
  4055b0:	cmp	w8, #0xa, lsl #12
  4055b4:	b.ne	40560c <__fxstatat@plt+0x251c>  // b.any
  4055b8:	ldr	x0, [x21, #64]
  4055bc:	mov	x1, x22
  4055c0:	mov	x2, x27
  4055c4:	bl	40a2e0 <__fxstatat@plt+0x71f0>
  4055c8:	ldr	w6, [x19, #172]
  4055cc:	tbz	w0, #0, 40560c <__fxstatat@plt+0x251c>
  4055d0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4055d4:	add	x1, x1, #0xbc3
  4055d8:	mov	w2, #0x5                   	// #5
  4055dc:	mov	x0, xzr
  4055e0:	bl	402f90 <dcgettext@plt>
  4055e4:	mov	x21, x0
  4055e8:	mov	w1, #0x4                   	// #4
  4055ec:	mov	w0, wzr
  4055f0:	mov	x2, x20
  4055f4:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4055f8:	mov	x2, x22
  4055fc:	mov	x22, x0
  405600:	mov	w0, #0x1                   	// #1
  405604:	mov	w1, #0x4                   	// #4
  405608:	b	406e00 <__fxstatat@plt+0x3d10>
  40560c:	mov	x27, x20
  405610:	ldrb	w8, [x21, #46]
  405614:	cbz	w8, 405640 <__fxstatat@plt+0x2550>
  405618:	and	w8, w26, #0xf000
  40561c:	cmp	w8, #0x4, lsl #12
  405620:	b.eq	405640 <__fxstatat@plt+0x2550>  // b.none
  405624:	ldrb	w8, [x24]
  405628:	cbnz	w8, 405640 <__fxstatat@plt+0x2550>
  40562c:	ldr	x2, [x19, #128]
  405630:	mov	x0, x27
  405634:	mov	x1, x22
  405638:	bl	408454 <__fxstatat@plt+0x5364>
  40563c:	ldr	w6, [x19, #172]
  405640:	cbz	w23, 405874 <__fxstatat@plt+0x2784>
  405644:	and	w20, w26, #0xf000
  405648:	cmp	w20, #0x4, lsl #12
  40564c:	b.ne	405674 <__fxstatat@plt+0x2584>  // b.any
  405650:	ldrb	w8, [x21, #42]
  405654:	cbz	w8, 405674 <__fxstatat@plt+0x2584>
  405658:	ldp	x2, x1, [x19, #304]
  40565c:	tbz	w6, #0, 4056b4 <__fxstatat@plt+0x25c4>
  405660:	mov	x0, x22
  405664:	bl	408d34 <__fxstatat@plt+0x5c44>
  405668:	mov	x1, x0
  40566c:	cbnz	x0, 4056c8 <__fxstatat@plt+0x25d8>
  405670:	b	405874 <__fxstatat@plt+0x2784>
  405674:	ldrb	w8, [x24]
  405678:	cbz	w8, 405690 <__fxstatat@plt+0x25a0>
  40567c:	ldr	w8, [x19, #324]
  405680:	cmp	w8, #0x1
  405684:	b.ne	405690 <__fxstatat@plt+0x25a0>  // b.any
  405688:	ldp	x1, x0, [x19, #304]
  40568c:	b	4056bc <__fxstatat@plt+0x25cc>
  405690:	ldrb	w8, [x21, #34]
  405694:	cbz	w8, 405874 <__fxstatat@plt+0x2784>
  405698:	ldrb	w8, [x21, #23]
  40569c:	cbnz	w8, 405874 <__fxstatat@plt+0x2784>
  4056a0:	ldr	w8, [x19, #324]
  4056a4:	cmp	w8, #0x1
  4056a8:	b.ls	405858 <__fxstatat@plt+0x2768>  // b.plast
  4056ac:	ldp	x2, x1, [x19, #304]
  4056b0:	b	405660 <__fxstatat@plt+0x2570>
  4056b4:	mov	x0, x1
  4056b8:	mov	x1, x2
  4056bc:	bl	408cfc <__fxstatat@plt+0x5c0c>
  4056c0:	mov	x1, x0
  4056c4:	cbz	x0, 405874 <__fxstatat@plt+0x2784>
  4056c8:	cmp	w20, #0x4, lsl #12
  4056cc:	str	x1, [x19, #104]
  4056d0:	b.ne	405750 <__fxstatat@plt+0x2660>  // b.any
  4056d4:	mov	x0, x27
  4056d8:	mov	x20, x1
  4056dc:	bl	40d570 <__fxstatat@plt+0xa480>
  4056e0:	tbz	w0, #0, 405778 <__fxstatat@plt+0x2688>
  4056e4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4056e8:	add	x1, x1, #0xbf4
  4056ec:	mov	w2, #0x5                   	// #5
  4056f0:	mov	x0, xzr
  4056f4:	str	x22, [x19, #112]
  4056f8:	bl	402f90 <dcgettext@plt>
  4056fc:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  405700:	ldr	x2, [x8, #1264]
  405704:	mov	x22, x0
  405708:	mov	w1, #0x4                   	// #4
  40570c:	mov	w0, wzr
  405710:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405714:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  405718:	ldr	x2, [x8, #1272]
  40571c:	mov	x23, x0
  405720:	mov	w0, #0x1                   	// #1
  405724:	mov	w1, #0x4                   	// #4
  405728:	mov	w20, #0x1                   	// #1
  40572c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405730:	mov	x4, x0
  405734:	mov	w0, wzr
  405738:	mov	w1, wzr
  40573c:	mov	x2, x22
  405740:	mov	x3, x23
  405744:	bl	402950 <error@plt>
  405748:	strb	w20, [x28]
  40574c:	b	406254 <__fxstatat@plt+0x3164>
  405750:	ldrb	w3, [x21, #46]
  405754:	ldr	w4, [x19, #120]
  405758:	mov	w2, #0x1                   	// #1
  40575c:	mov	x0, x1
  405760:	mov	x1, x22
  405764:	mov	w23, #0x1                   	// #1
  405768:	str	x22, [x19, #112]
  40576c:	bl	4081f8 <__fxstatat@plt+0x5108>
  405770:	tbnz	w0, #0, 404e1c <__fxstatat@plt+0x1d2c>
  405774:	b	406254 <__fxstatat@plt+0x3164>
  405778:	mov	x0, x22
  40577c:	mov	x1, x20
  405780:	bl	40d570 <__fxstatat@plt+0xa480>
  405784:	tbz	w0, #0, 4057e0 <__fxstatat@plt+0x26f0>
  405788:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40578c:	add	x1, x1, #0xc21
  405790:	mov	w2, #0x5                   	// #5
  405794:	mov	x0, xzr
  405798:	bl	402f90 <dcgettext@plt>
  40579c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4057a0:	ldr	x1, [x8, #1264]
  4057a4:	mov	x20, x0
  4057a8:	mov	w0, #0x4                   	// #4
  4057ac:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4057b0:	mov	x3, x0
  4057b4:	mov	w0, wzr
  4057b8:	mov	w1, wzr
  4057bc:	mov	x2, x20
  4057c0:	bl	402950 <error@plt>
  4057c4:	mov	w23, #0x1                   	// #1
  4057c8:	cbz	x25, 404e1c <__fxstatat@plt+0x1d2c>
  4057cc:	ldrb	w8, [x24]
  4057d0:	cbz	w8, 404e1c <__fxstatat@plt+0x1d2c>
  4057d4:	mov	w23, #0x1                   	// #1
  4057d8:	strb	w23, [x25]
  4057dc:	b	404e1c <__fxstatat@plt+0x1d2c>
  4057e0:	ldr	w9, [x21, #4]
  4057e4:	cmp	w9, #0x3
  4057e8:	cset	w8, eq  // eq = none
  4057ec:	cmp	w9, #0x4
  4057f0:	b.eq	405878 <__fxstatat@plt+0x2788>  // b.none
  4057f4:	ldr	w9, [x19, #172]
  4057f8:	and	w8, w8, w9
  4057fc:	tbnz	w8, #0, 405878 <__fxstatat@plt+0x2788>
  405800:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405804:	add	x1, x1, #0xc57
  405808:	mov	w2, #0x5                   	// #5
  40580c:	mov	x0, xzr
  405810:	bl	402f90 <dcgettext@plt>
  405814:	mov	x2, x22
  405818:	mov	x22, x0
  40581c:	mov	w1, #0x4                   	// #4
  405820:	mov	w0, wzr
  405824:	str	x2, [x19, #112]
  405828:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40582c:	ldr	x2, [x19, #104]
  405830:	mov	x23, x0
  405834:	mov	w0, #0x1                   	// #1
  405838:	mov	w1, #0x4                   	// #4
  40583c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405840:	mov	x4, x0
  405844:	mov	w0, wzr
  405848:	mov	w1, wzr
  40584c:	mov	x2, x22
  405850:	mov	x3, x23
  405854:	b	406250 <__fxstatat@plt+0x3160>
  405858:	ldr	w9, [x21, #4]
  40585c:	cmp	w9, #0x3
  405860:	cset	w8, eq  // eq = none
  405864:	cmp	w9, #0x4
  405868:	b.eq	4056ac <__fxstatat@plt+0x25bc>  // b.none
  40586c:	and	w8, w8, w6
  405870:	cbnz	w8, 4056ac <__fxstatat@plt+0x25bc>
  405874:	str	xzr, [x19, #104]
  405878:	ldrb	w8, [x24]
  40587c:	cbz	w8, 405a6c <__fxstatat@plt+0x297c>
  405880:	cmp	w23, #0x11
  405884:	b.ne	4058a0 <__fxstatat@plt+0x27b0>  // b.any
  405888:	mov	x0, x27
  40588c:	mov	x1, x22
  405890:	bl	402ea0 <rename@plt>
  405894:	cbz	w0, 4058b4 <__fxstatat@plt+0x27c4>
  405898:	bl	403040 <__errno_location@plt>
  40589c:	ldr	w23, [x0]
  4058a0:	cmp	w23, #0x16
  4058a4:	b.eq	405990 <__fxstatat@plt+0x28a0>  // b.none
  4058a8:	cmp	w23, #0x12
  4058ac:	b.eq	405978 <__fxstatat@plt+0x2888>  // b.none
  4058b0:	cbnz	w23, 4059f8 <__fxstatat@plt+0x2908>
  4058b4:	ldrb	w8, [x21, #46]
  4058b8:	cbz	w8, 4058ec <__fxstatat@plt+0x27fc>
  4058bc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4058c0:	add	x1, x1, #0xc84
  4058c4:	mov	w2, #0x5                   	// #5
  4058c8:	mov	x0, xzr
  4058cc:	bl	402f90 <dcgettext@plt>
  4058d0:	mov	x1, x0
  4058d4:	mov	w0, #0x1                   	// #1
  4058d8:	bl	402ba0 <__printf_chk@plt>
  4058dc:	ldr	x2, [x19, #128]
  4058e0:	mov	x0, x27
  4058e4:	mov	x1, x22
  4058e8:	bl	408454 <__fxstatat@plt+0x5364>
  4058ec:	ldrb	w8, [x21, #33]
  4058f0:	cbz	w8, 405954 <__fxstatat@plt+0x2864>
  4058f4:	ldrb	w8, [x21, #35]
  4058f8:	cbz	w8, 405904 <__fxstatat@plt+0x2814>
  4058fc:	ldrb	w8, [x21, #38]
  405900:	cbz	w8, 405d58 <__fxstatat@plt+0x2c68>
  405904:	bl	403040 <__errno_location@plt>
  405908:	mov	w8, #0x5f                  	// #95
  40590c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405910:	str	w8, [x0]
  405914:	add	x1, x1, #0x9dd
  405918:	mov	w2, #0x5                   	// #5
  40591c:	mov	x0, xzr
  405920:	bl	402f90 <dcgettext@plt>
  405924:	mov	x20, x22
  405928:	mov	x22, x0
  40592c:	mov	w1, #0x4                   	// #4
  405930:	mov	w0, wzr
  405934:	mov	x2, x20
  405938:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40593c:	mov	x3, x0
  405940:	mov	w1, #0x5f                  	// #95
  405944:	mov	w0, wzr
  405948:	mov	x2, x22
  40594c:	mov	x22, x20
  405950:	bl	402950 <error@plt>
  405954:	cbz	x25, 405960 <__fxstatat@plt+0x2870>
  405958:	mov	w8, #0x1                   	// #1
  40595c:	strb	w8, [x25]
  405960:	ldr	w8, [x19, #172]
  405964:	tbz	w8, #0, 405970 <__fxstatat@plt+0x2880>
  405968:	ldrb	w8, [x21, #49]
  40596c:	cbz	w8, 405cc4 <__fxstatat@plt+0x2bd4>
  405970:	mov	w23, #0x1                   	// #1
  405974:	b	404e1c <__fxstatat@plt+0x1d2c>
  405978:	and	w20, w26, #0xf000
  40597c:	mov	x0, x22
  405980:	cmp	w20, #0x4, lsl #12
  405984:	b.ne	405a04 <__fxstatat@plt+0x2914>  // b.any
  405988:	bl	402dd0 <rmdir@plt>
  40598c:	b	405a08 <__fxstatat@plt+0x2918>
  405990:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405994:	add	x1, x1, #0xc8d
  405998:	mov	w2, #0x5                   	// #5
  40599c:	mov	x0, xzr
  4059a0:	bl	402f90 <dcgettext@plt>
  4059a4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4059a8:	ldr	x2, [x8, #1264]
  4059ac:	mov	x20, x0
  4059b0:	mov	w1, #0x4                   	// #4
  4059b4:	mov	w0, wzr
  4059b8:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4059bc:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4059c0:	ldr	x2, [x8, #1272]
  4059c4:	mov	x21, x0
  4059c8:	mov	w0, #0x1                   	// #1
  4059cc:	mov	w1, #0x4                   	// #4
  4059d0:	mov	w23, #0x1                   	// #1
  4059d4:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4059d8:	mov	x4, x0
  4059dc:	mov	w0, wzr
  4059e0:	mov	w1, wzr
  4059e4:	mov	x2, x20
  4059e8:	mov	x3, x21
  4059ec:	bl	402950 <error@plt>
  4059f0:	strb	w23, [x28]
  4059f4:	b	404e1c <__fxstatat@plt+0x1d2c>
  4059f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4059fc:	add	x1, x1, #0xcbc
  405a00:	b	405d00 <__fxstatat@plt+0x2c10>
  405a04:	bl	403080 <unlink@plt>
  405a08:	cbz	w0, 405a1c <__fxstatat@plt+0x292c>
  405a0c:	bl	403040 <__errno_location@plt>
  405a10:	ldr	w23, [x0]
  405a14:	cmp	w23, #0x2
  405a18:	b.ne	405cf8 <__fxstatat@plt+0x2c08>  // b.any
  405a1c:	cmp	w20, #0x4, lsl #12
  405a20:	mov	w8, #0x1                   	// #1
  405a24:	str	w8, [x19, #136]
  405a28:	b.eq	405a6c <__fxstatat@plt+0x297c>  // b.none
  405a2c:	ldrb	w8, [x21, #46]
  405a30:	cbz	w8, 405a6c <__fxstatat@plt+0x297c>
  405a34:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405a38:	add	x1, x1, #0xd0d
  405a3c:	mov	w2, #0x5                   	// #5
  405a40:	mov	x0, xzr
  405a44:	bl	402f90 <dcgettext@plt>
  405a48:	mov	x1, x0
  405a4c:	mov	w0, #0x1                   	// #1
  405a50:	mov	w8, #0x1                   	// #1
  405a54:	str	w8, [x19, #136]
  405a58:	bl	402ba0 <__printf_chk@plt>
  405a5c:	ldr	x2, [x19, #128]
  405a60:	mov	x0, x27
  405a64:	mov	x1, x22
  405a68:	bl	408454 <__fxstatat@plt+0x5364>
  405a6c:	ldrb	w8, [x21, #43]
  405a70:	mov	w20, w26
  405a74:	str	x22, [x19, #112]
  405a78:	cbz	w8, 405a80 <__fxstatat@plt+0x2990>
  405a7c:	ldr	w20, [x21, #16]
  405a80:	ldrb	w8, [x21, #29]
  405a84:	ldr	x1, [x19, #112]
  405a88:	ldr	w3, [x19, #136]
  405a8c:	str	w26, [x19, #88]
  405a90:	and	w26, w26, #0xf000
  405a94:	mov	w9, #0x12                  	// #18
  405a98:	cmp	w26, #0x4, lsl #12
  405a9c:	csel	w9, w9, wzr, eq  // eq = none
  405aa0:	cmp	w8, #0x0
  405aa4:	mov	w8, #0x3f                  	// #63
  405aa8:	mov	x0, x27
  405aac:	mov	x4, x21
  405ab0:	csel	w22, w9, w8, eq  // eq = none
  405ab4:	str	x27, [x19, #96]
  405ab8:	bl	404acc <__fxstatat@plt+0x19dc>
  405abc:	mov	w23, wzr
  405ac0:	tbz	w0, #0, 404e1c <__fxstatat@plt+0x1d2c>
  405ac4:	add	x23, x19, #0x130
  405ac8:	cmp	w26, #0x4, lsl #12
  405acc:	and	w25, w22, w20
  405ad0:	b.ne	405b44 <__fxstatat@plt+0x2a54>  // b.any
  405ad4:	ldp	x9, x8, [x19, #304]
  405ad8:	ldr	x22, [x19, #112]
  405adc:	ldr	x27, [x19, #96]
  405ae0:	ldr	x12, [x19, #160]
  405ae4:	cbz	x12, 405be4 <__fxstatat@plt+0x2af4>
  405ae8:	mov	x10, x12
  405aec:	b	405af8 <__fxstatat@plt+0x2a08>
  405af0:	ldr	x10, [x10]
  405af4:	cbz	x10, 405be4 <__fxstatat@plt+0x2af4>
  405af8:	ldr	x11, [x10, #8]
  405afc:	cmp	x11, x8
  405b00:	b.ne	405af0 <__fxstatat@plt+0x2a00>  // b.any
  405b04:	ldr	x11, [x10, #16]
  405b08:	cmp	x11, x9
  405b0c:	b.ne	405af0 <__fxstatat@plt+0x2a00>  // b.any
  405b10:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405b14:	add	x1, x1, #0xd15
  405b18:	mov	w2, #0x5                   	// #5
  405b1c:	mov	x0, xzr
  405b20:	bl	402f90 <dcgettext@plt>
  405b24:	mov	x23, x0
  405b28:	mov	w0, #0x4                   	// #4
  405b2c:	mov	x1, x27
  405b30:	bl	40cd14 <__fxstatat@plt+0x9c24>
  405b34:	mov	x3, x0
  405b38:	mov	w0, wzr
  405b3c:	mov	w1, wzr
  405b40:	b	405db8 <__fxstatat@plt+0x2cc8>
  405b44:	ldrb	w8, [x21, #44]
  405b48:	ldr	x22, [x19, #112]
  405b4c:	cbz	w8, 405cdc <__fxstatat@plt+0x2bec>
  405b50:	ldr	x27, [x19, #96]
  405b54:	ldrb	w8, [x27]
  405b58:	cmp	w8, #0x2f
  405b5c:	b.eq	405bb4 <__fxstatat@plt+0x2ac4>  // b.none
  405b60:	mov	x0, x22
  405b64:	bl	409fa0 <__fxstatat@plt+0x6eb0>
  405b68:	mov	x23, x0
  405b6c:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  405b70:	add	x0, x0, #0x6ce
  405b74:	mov	x1, x23
  405b78:	bl	402da0 <strcmp@plt>
  405b7c:	cbz	w0, 405ba8 <__fxstatat@plt+0x2ab8>
  405b80:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405b84:	add	x1, x1, #0x6ce
  405b88:	sub	x2, x29, #0xa0
  405b8c:	mov	w0, wzr
  405b90:	bl	403060 <__xstat@plt>
  405b94:	cbnz	w0, 405ba8 <__fxstatat@plt+0x2ab8>
  405b98:	add	x2, x19, #0x230
  405b9c:	mov	x1, x23
  405ba0:	bl	403060 <__xstat@plt>
  405ba4:	cbz	w0, 406580 <__fxstatat@plt+0x3490>
  405ba8:	mov	x0, x23
  405bac:	bl	402e10 <free@plt>
  405bb0:	ldr	x22, [x19, #112]
  405bb4:	ldrb	w3, [x21, #22]
  405bb8:	mov	w1, #0xffffff9c            	// #-100
  405bbc:	mov	w4, #0xffffffff            	// #-1
  405bc0:	mov	x0, x27
  405bc4:	mov	x2, x22
  405bc8:	bl	4092e4 <__fxstatat@plt+0x61f4>
  405bcc:	cmp	w0, #0x1
  405bd0:	b.lt	405dc4 <__fxstatat@plt+0x2cd4>  // b.tstop
  405bd4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405bd8:	mov	w23, w0
  405bdc:	add	x1, x1, #0xdc4
  405be0:	b	406208 <__fxstatat@plt+0x3118>
  405be4:	mov	x10, sp
  405be8:	sub	x11, x10, #0x20
  405bec:	str	x11, [x19, #120]
  405bf0:	mov	sp, x11
  405bf4:	stp	x12, x8, [x10, #-32]
  405bf8:	ldr	w8, [x19, #136]
  405bfc:	stur	x9, [x10, #-16]
  405c00:	cbnz	w8, 405c98 <__fxstatat@plt+0x2ba8>
  405c04:	ldr	w8, [x19, #192]
  405c08:	and	w8, w8, #0xf000
  405c0c:	cmp	w8, #0x4, lsl #12
  405c10:	b.ne	405c98 <__fxstatat@plt+0x2ba8>  // b.any
  405c14:	ldrb	w8, [x21, #33]
  405c18:	cbnz	w8, 405c24 <__fxstatat@plt+0x2b34>
  405c1c:	ldrb	w8, [x21, #37]
  405c20:	cbz	w8, 4066b0 <__fxstatat@plt+0x35c0>
  405c24:	ldrb	w8, [x21, #35]
  405c28:	cbz	w8, 405c34 <__fxstatat@plt+0x2b44>
  405c2c:	ldrb	w8, [x21, #38]
  405c30:	cbz	w8, 40651c <__fxstatat@plt+0x342c>
  405c34:	mov	w20, w26
  405c38:	bl	403040 <__errno_location@plt>
  405c3c:	mov	w8, #0x5f                  	// #95
  405c40:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405c44:	str	w8, [x0]
  405c48:	add	x1, x1, #0x9dd
  405c4c:	mov	w2, #0x5                   	// #5
  405c50:	mov	x0, xzr
  405c54:	bl	402f90 <dcgettext@plt>
  405c58:	mov	x26, x0
  405c5c:	mov	w1, #0x4                   	// #4
  405c60:	mov	w0, wzr
  405c64:	mov	x2, x22
  405c68:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405c6c:	mov	x3, x0
  405c70:	mov	w1, #0x5f                  	// #95
  405c74:	mov	w0, wzr
  405c78:	mov	x2, x26
  405c7c:	bl	402950 <error@plt>
  405c80:	ldrb	w8, [x21, #38]
  405c84:	cbnz	w8, 406254 <__fxstatat@plt+0x3164>
  405c88:	mov	w22, wzr
  405c8c:	mov	w25, wzr
  405c90:	mov	w26, w20
  405c94:	b	4066b8 <__fxstatat@plt+0x35c8>
  405c98:	and	w8, w20, #0xfff
  405c9c:	bic	w1, w8, w25
  405ca0:	mov	x0, x22
  405ca4:	bl	4030a0 <mkdir@plt>
  405ca8:	cbz	w0, 405d6c <__fxstatat@plt+0x2c7c>
  405cac:	bl	403040 <__errno_location@plt>
  405cb0:	mov	x20, x22
  405cb4:	ldr	w22, [x0]
  405cb8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405cbc:	add	x1, x1, #0xd39
  405cc0:	b	405d90 <__fxstatat@plt+0x2ca0>
  405cc4:	ldr	x0, [x21, #64]
  405cc8:	add	x2, x19, #0x130
  405ccc:	mov	x1, x22
  405cd0:	bl	40a25c <__fxstatat@plt+0x716c>
  405cd4:	mov	w23, #0x1                   	// #1
  405cd8:	b	404e1c <__fxstatat@plt+0x1d2c>
  405cdc:	ldrb	w8, [x21, #23]
  405ce0:	ldr	x27, [x19, #96]
  405ce4:	cbz	w8, 405fc8 <__fxstatat@plt+0x2ed8>
  405ce8:	ldrb	w8, [x21, #22]
  405cec:	cbz	w8, 4061c0 <__fxstatat@plt+0x30d0>
  405cf0:	mov	w5, #0x1                   	// #1
  405cf4:	b	4061cc <__fxstatat@plt+0x30dc>
  405cf8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405cfc:	add	x1, x1, #0xcd1
  405d00:	mov	w2, #0x5                   	// #5
  405d04:	mov	x0, xzr
  405d08:	bl	402f90 <dcgettext@plt>
  405d0c:	mov	x21, x0
  405d10:	mov	w1, #0x4                   	// #4
  405d14:	mov	w0, wzr
  405d18:	mov	x2, x27
  405d1c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405d20:	mov	x2, x22
  405d24:	mov	x22, x0
  405d28:	mov	w0, #0x1                   	// #1
  405d2c:	mov	w1, #0x4                   	// #4
  405d30:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405d34:	mov	x4, x0
  405d38:	mov	w0, wzr
  405d3c:	mov	w1, w23
  405d40:	mov	x2, x21
  405d44:	mov	x3, x22
  405d48:	bl	402950 <error@plt>
  405d4c:	ldp	x1, x0, [x19, #304]
  405d50:	bl	408c80 <__fxstatat@plt+0x5b90>
  405d54:	b	404e18 <__fxstatat@plt+0x1d28>
  405d58:	bl	403040 <__errno_location@plt>
  405d5c:	mov	w8, #0x5f                  	// #95
  405d60:	str	w8, [x0]
  405d64:	cbnz	x25, 405958 <__fxstatat@plt+0x2868>
  405d68:	b	405960 <__fxstatat@plt+0x2870>
  405d6c:	add	x2, x19, #0xb0
  405d70:	mov	x1, x22
  405d74:	bl	402f30 <__lxstat@plt>
  405d78:	cbz	w0, 4061a8 <__fxstatat@plt+0x30b8>
  405d7c:	bl	403040 <__errno_location@plt>
  405d80:	mov	x20, x22
  405d84:	ldr	w22, [x0]
  405d88:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405d8c:	add	x1, x1, #0xa06
  405d90:	mov	w2, #0x5                   	// #5
  405d94:	mov	x0, xzr
  405d98:	bl	402f90 <dcgettext@plt>
  405d9c:	mov	x23, x0
  405da0:	mov	w0, #0x4                   	// #4
  405da4:	mov	x1, x20
  405da8:	bl	40cd14 <__fxstatat@plt+0x9c24>
  405dac:	mov	x3, x0
  405db0:	mov	w0, wzr
  405db4:	mov	w1, w22
  405db8:	mov	x2, x23
  405dbc:	bl	402950 <error@plt>
  405dc0:	b	406254 <__fxstatat@plt+0x3164>
  405dc4:	str	w26, [x19, #80]
  405dc8:	mov	w26, wzr
  405dcc:	mov	w27, wzr
  405dd0:	mov	w28, #0x1                   	// #1
  405dd4:	b	406330 <__fxstatat@plt+0x3240>
  405dd8:	ldrb	w9, [x24]
  405ddc:	cbnz	w9, 405134 <__fxstatat@plt+0x2044>
  405de0:	and	w8, w8, #0xf000
  405de4:	cmp	w8, #0xa, lsl #12
  405de8:	mov	w22, wzr
  405dec:	b.ne	405138 <__fxstatat@plt+0x2048>  // b.any
  405df0:	ldr	w8, [x21, #4]
  405df4:	cmp	w8, #0x2
  405df8:	b.eq	405138 <__fxstatat@plt+0x2048>  // b.none
  405dfc:	ldr	w8, [x11, #16]
  405e00:	and	w8, w8, #0xf000
  405e04:	cmp	w8, #0xa, lsl #12
  405e08:	b.eq	405134 <__fxstatat@plt+0x2044>  // b.none
  405e0c:	b	406dc8 <__fxstatat@plt+0x3cd8>
  405e10:	cmp	w22, #0x3
  405e14:	mov	x22, x27
  405e18:	ldr	x27, [x19, #96]
  405e1c:	b.eq	405f60 <__fxstatat@plt+0x2e70>  // b.none
  405e20:	mov	x0, x23
  405e24:	bl	402920 <strlen@plt>
  405e28:	str	x0, [x19, #136]
  405e2c:	mov	x0, x22
  405e30:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  405e34:	str	x0, [x19, #104]
  405e38:	bl	402920 <strlen@plt>
  405e3c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  405e40:	ldr	x8, [x8, #2328]
  405e44:	mov	x20, x0
  405e48:	mov	x0, x8
  405e4c:	str	x8, [x19, #88]
  405e50:	bl	402920 <strlen@plt>
  405e54:	ldr	x9, [x19, #136]
  405e58:	add	x8, x0, x20
  405e5c:	str	x0, [x19, #80]
  405e60:	str	x20, [x19, #128]
  405e64:	cmp	x9, x8
  405e68:	b.ne	405f60 <__fxstatat@plt+0x2e70>  // b.any
  405e6c:	ldr	x1, [x19, #104]
  405e70:	ldr	x2, [x19, #128]
  405e74:	mov	x0, x23
  405e78:	bl	402c20 <bcmp@plt>
  405e7c:	cbnz	w0, 405f60 <__fxstatat@plt+0x2e70>
  405e80:	ldr	x8, [x19, #128]
  405e84:	ldr	x1, [x19, #88]
  405e88:	add	x0, x23, x8
  405e8c:	bl	402da0 <strcmp@plt>
  405e90:	cbnz	w0, 405f60 <__fxstatat@plt+0x2e70>
  405e94:	mov	x0, x22
  405e98:	bl	402920 <strlen@plt>
  405e9c:	ldr	x8, [x19, #80]
  405ea0:	mov	x20, x0
  405ea4:	add	x8, x8, x0
  405ea8:	add	x0, x8, #0x1
  405eac:	bl	40f20c <__fxstatat@plt+0xc11c>
  405eb0:	mov	x3, #0xffffffffffffffff    	// #-1
  405eb4:	mov	x1, x22
  405eb8:	mov	x2, x20
  405ebc:	mov	x23, x0
  405ec0:	bl	402f60 <__mempcpy_chk@plt>
  405ec4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  405ec8:	ldr	x1, [x8, #2328]
  405ecc:	bl	402f00 <strcpy@plt>
  405ed0:	sub	x2, x29, #0xa0
  405ed4:	mov	w0, wzr
  405ed8:	mov	x1, x23
  405edc:	bl	403060 <__xstat@plt>
  405ee0:	mov	w20, w0
  405ee4:	mov	x0, x23
  405ee8:	bl	402e10 <free@plt>
  405eec:	cbnz	w20, 405f60 <__fxstatat@plt+0x2e70>
  405ef0:	ldr	x8, [x19, #312]
  405ef4:	ldur	x9, [x29, #-152]
  405ef8:	cmp	x8, x9
  405efc:	b.ne	405f60 <__fxstatat@plt+0x2e70>  // b.any
  405f00:	ldr	x8, [x19, #304]
  405f04:	ldur	x9, [x29, #-160]
  405f08:	cmp	x8, x9
  405f0c:	b.ne	405f60 <__fxstatat@plt+0x2e70>  // b.any
  405f10:	ldrb	w8, [x24]
  405f14:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  405f18:	adrp	x10, 414000 <__fxstatat@plt+0x10f10>
  405f1c:	add	x9, x9, #0xb4d
  405f20:	add	x10, x10, #0xb7f
  405f24:	cmp	w8, #0x0
  405f28:	csel	x1, x10, x9, eq  // eq = none
  405f2c:	mov	w2, #0x5                   	// #5
  405f30:	mov	x0, xzr
  405f34:	bl	402f90 <dcgettext@plt>
  405f38:	mov	x21, x0
  405f3c:	mov	w1, #0x4                   	// #4
  405f40:	mov	w0, wzr
  405f44:	mov	x2, x22
  405f48:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  405f4c:	mov	x20, x0
  405f50:	mov	w0, #0x1                   	// #1
  405f54:	mov	w1, #0x4                   	// #4
  405f58:	mov	x2, x27
  405f5c:	b	40609c <__fxstatat@plt+0x2fac>
  405f60:	ldr	w2, [x21]
  405f64:	mov	w0, #0xffffff9c            	// #-100
  405f68:	mov	x1, x22
  405f6c:	bl	409c50 <__fxstatat@plt+0x6b60>
  405f70:	cbz	x0, 406378 <__fxstatat@plt+0x3288>
  405f74:	mov	x23, x0
  405f78:	bl	402920 <strlen@plt>
  405f7c:	add	x9, x0, #0x10
  405f80:	mov	x8, sp
  405f84:	and	x9, x9, #0xfffffffffffffff0
  405f88:	add	x2, x0, #0x1
  405f8c:	sub	x0, x8, x9
  405f90:	mov	sp, x0
  405f94:	mov	x1, x23
  405f98:	str	x0, [x19, #128]
  405f9c:	bl	4028f0 <memcpy@plt>
  405fa0:	mov	x0, x23
  405fa4:	bl	402e10 <free@plt>
  405fa8:	b	40638c <__fxstatat@plt+0x329c>
  405fac:	ldr	w10, [x19, #112]
  405fb0:	mov	x22, x27
  405fb4:	cbz	w20, 4063a0 <__fxstatat@plt+0x32b0>
  405fb8:	ldr	x27, [x19, #96]
  405fbc:	str	xzr, [x19, #128]
  405fc0:	mov	w23, #0x11                  	// #17
  405fc4:	b	404f84 <__fxstatat@plt+0x1e94>
  405fc8:	cmp	w26, #0x8, lsl #12
  405fcc:	str	w25, [x19, #144]
  405fd0:	b.eq	405fe4 <__fxstatat@plt+0x2ef4>  // b.none
  405fd4:	cmp	w26, #0xa, lsl #12
  405fd8:	b.eq	406484 <__fxstatat@plt+0x3394>  // b.none
  405fdc:	ldrb	w8, [x21, #20]
  405fe0:	cbz	w8, 406484 <__fxstatat@plt+0x3394>
  405fe4:	ldr	w8, [x21, #4]
  405fe8:	str	w26, [x19, #80]
  405fec:	ldr	w23, [x19, #320]
  405ff0:	ldrb	w26, [x21, #35]
  405ff4:	cmp	w8, #0x2
  405ff8:	cset	w8, eq  // eq = none
  405ffc:	lsl	w1, w8, #15
  406000:	mov	x0, x27
  406004:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  406008:	tbnz	w0, #31, 406440 <__fxstatat@plt+0x3350>
  40600c:	mov	w25, w0
  406010:	add	x2, x19, #0x230
  406014:	mov	w0, wzr
  406018:	mov	w1, w25
  40601c:	bl	402f80 <__fxstat@plt>
  406020:	cbz	w0, 4065fc <__fxstatat@plt+0x350c>
  406024:	bl	403040 <__errno_location@plt>
  406028:	ldr	w23, [x0]
  40602c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406030:	add	x1, x1, #0xfc1
  406034:	mov	w2, #0x5                   	// #5
  406038:	mov	x0, xzr
  40603c:	bl	402f90 <dcgettext@plt>
  406040:	mov	x26, x0
  406044:	mov	w0, #0x4                   	// #4
  406048:	mov	x1, x27
  40604c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406050:	mov	x3, x0
  406054:	mov	w0, wzr
  406058:	mov	w1, w23
  40605c:	mov	x2, x26
  406060:	b	4066f4 <__fxstatat@plt+0x3604>
  406064:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406068:	add	x1, x1, #0xa8a
  40606c:	mov	w2, #0x5                   	// #5
  406070:	mov	x0, xzr
  406074:	bl	402f90 <dcgettext@plt>
  406078:	mov	x21, x0
  40607c:	mov	w1, #0x4                   	// #4
  406080:	mov	w0, wzr
  406084:	mov	x2, x27
  406088:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40608c:	ldr	x2, [x19, #96]
  406090:	mov	x20, x0
  406094:	mov	w0, #0x1                   	// #1
  406098:	mov	w1, #0x4                   	// #4
  40609c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4060a0:	mov	x4, x0
  4060a4:	mov	w0, wzr
  4060a8:	mov	w1, wzr
  4060ac:	mov	x2, x21
  4060b0:	mov	x3, x20
  4060b4:	bl	402950 <error@plt>
  4060b8:	b	404e18 <__fxstatat@plt+0x1d28>
  4060bc:	ldr	x22, [x19, #96]
  4060c0:	mov	x20, x27
  4060c4:	and	w8, w8, #0xf000
  4060c8:	cmp	w8, #0xa, lsl #12
  4060cc:	b.eq	4060e0 <__fxstatat@plt+0x2ff0>  // b.none
  4060d0:	ldr	w8, [x11, #16]
  4060d4:	and	w8, w8, #0xf000
  4060d8:	cmp	w8, #0xa, lsl #12
  4060dc:	b.ne	4064e0 <__fxstatat@plt+0x33f0>  // b.any
  4060e0:	ldrb	w8, [x24]
  4060e4:	cbz	w8, 406148 <__fxstatat@plt+0x3058>
  4060e8:	ldr	w8, [x19, #320]
  4060ec:	and	w8, w8, #0xf000
  4060f0:	cmp	w8, #0xa, lsl #12
  4060f4:	b.ne	406148 <__fxstatat@plt+0x3058>  // b.any
  4060f8:	ldr	w8, [x11, #20]
  4060fc:	cmp	w8, #0x2
  406100:	b.cc	406148 <__fxstatat@plt+0x3058>  // b.lo, b.ul, b.last
  406104:	mov	x0, x22
  406108:	mov	x22, x11
  40610c:	mov	x23, x12
  406110:	bl	402d50 <canonicalize_file_name@plt>
  406114:	ldr	w6, [x19, #172]
  406118:	mov	x12, x23
  40611c:	mov	x11, x22
  406120:	cbz	x0, 406148 <__fxstatat@plt+0x3058>
  406124:	mov	x1, x20
  406128:	mov	x23, x0
  40612c:	mov	x27, x20
  406130:	bl	40d570 <__fxstatat@plt+0xa480>
  406134:	mov	w20, w0
  406138:	mov	x0, x23
  40613c:	bl	402e10 <free@plt>
  406140:	tbz	w20, #0, 4054b4 <__fxstatat@plt+0x23c4>
  406144:	b	406dc8 <__fxstatat@plt+0x3cd8>
  406148:	ldrb	w8, [x21, #44]
  40614c:	cbz	w8, 406160 <__fxstatat@plt+0x3070>
  406150:	ldr	w8, [x11, #16]
  406154:	and	w8, w8, #0xf000
  406158:	cmp	w8, #0xa, lsl #12
  40615c:	b.eq	406514 <__fxstatat@plt+0x3424>  // b.none
  406160:	ldr	w8, [x21, #4]
  406164:	mov	x27, x20
  406168:	cmp	w8, #0x2
  40616c:	b.ne	406dc8 <__fxstatat@plt+0x3cd8>  // b.any
  406170:	ldr	w8, [x12, #16]
  406174:	and	w8, w8, #0xf000
  406178:	cmp	w8, #0xa, lsl #12
  40617c:	b.ne	4067fc <__fxstatat@plt+0x370c>  // b.any
  406180:	ldr	x1, [x19, #96]
  406184:	add	x2, x19, #0x230
  406188:	mov	w0, wzr
  40618c:	mov	x20, x11
  406190:	bl	403060 <__xstat@plt>
  406194:	ldr	w6, [x19, #172]
  406198:	mov	x11, x20
  40619c:	mov	w22, wzr
  4061a0:	cbnz	w0, 405138 <__fxstatat@plt+0x2048>
  4061a4:	b	40681c <__fxstatat@plt+0x372c>
  4061a8:	ldr	w20, [x19, #192]
  4061ac:	mvn	w8, w20
  4061b0:	tst	w8, #0x1c0
  4061b4:	b.ne	406418 <__fxstatat@plt+0x3328>  // b.any
  4061b8:	str	wzr, [x19, #76]
  4061bc:	b	406788 <__fxstatat@plt+0x3698>
  4061c0:	ldr	w8, [x21, #8]
  4061c4:	cmp	w8, #0x3
  4061c8:	cset	w5, eq  // eq = none
  4061cc:	ldr	w8, [x19, #120]
  4061d0:	mov	w0, #0xffffff9c            	// #-100
  4061d4:	mov	w2, #0xffffff9c            	// #-100
  4061d8:	mov	w6, #0xffffffff            	// #-1
  4061dc:	cmp	w8, #0x0
  4061e0:	mov	w8, #0x400                 	// #1024
  4061e4:	csel	w4, w8, wzr, ne  // ne = any
  4061e8:	mov	x1, x27
  4061ec:	mov	x3, x22
  4061f0:	bl	409144 <__fxstatat@plt+0x6054>
  4061f4:	cmp	w0, #0x1
  4061f8:	b.lt	406320 <__fxstatat@plt+0x3230>  // b.tstop
  4061fc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406200:	mov	w23, w0
  406204:	add	x1, x1, #0xef5
  406208:	mov	w2, #0x5                   	// #5
  40620c:	mov	x0, xzr
  406210:	bl	402f90 <dcgettext@plt>
  406214:	mov	x24, x0
  406218:	mov	w1, #0x4                   	// #4
  40621c:	mov	w0, wzr
  406220:	mov	x2, x22
  406224:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406228:	mov	x25, x0
  40622c:	mov	w0, #0x1                   	// #1
  406230:	mov	w1, #0x4                   	// #4
  406234:	mov	x2, x27
  406238:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40623c:	mov	x4, x0
  406240:	mov	w0, wzr
  406244:	mov	w1, w23
  406248:	mov	x2, x24
  40624c:	mov	x3, x25
  406250:	bl	402950 <error@plt>
  406254:	ldrb	w8, [x21, #37]
  406258:	cbnz	w8, 407420 <__fxstatat@plt+0x4330>
  40625c:	ldp	x8, x20, [x19, #104]
  406260:	ldr	x22, [x19, #128]
  406264:	cbnz	x8, 406270 <__fxstatat@plt+0x3180>
  406268:	ldp	x1, x0, [x19, #304]
  40626c:	bl	408c80 <__fxstatat@plt+0x5b90>
  406270:	cbz	x22, 404e18 <__fxstatat@plt+0x1d28>
  406274:	mov	x0, x22
  406278:	mov	x1, x20
  40627c:	bl	402ea0 <rename@plt>
  406280:	cbz	w0, 4062c4 <__fxstatat@plt+0x31d4>
  406284:	bl	403040 <__errno_location@plt>
  406288:	ldr	w21, [x0]
  40628c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406290:	add	x1, x1, #0xecc
  406294:	mov	w2, #0x5                   	// #5
  406298:	mov	x0, xzr
  40629c:	bl	402f90 <dcgettext@plt>
  4062a0:	mov	x22, x0
  4062a4:	mov	w0, #0x4                   	// #4
  4062a8:	mov	x1, x20
  4062ac:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4062b0:	mov	x3, x0
  4062b4:	mov	w0, wzr
  4062b8:	mov	w1, w21
  4062bc:	mov	x2, x22
  4062c0:	b	404e14 <__fxstatat@plt+0x1d24>
  4062c4:	ldrb	w8, [x21, #46]
  4062c8:	cbz	w8, 404e18 <__fxstatat@plt+0x1d28>
  4062cc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4062d0:	add	x1, x1, #0xee0
  4062d4:	mov	w2, #0x5                   	// #5
  4062d8:	mov	x0, xzr
  4062dc:	bl	402f90 <dcgettext@plt>
  4062e0:	mov	x21, x0
  4062e4:	mov	w1, #0x4                   	// #4
  4062e8:	mov	w0, wzr
  4062ec:	mov	x2, x22
  4062f0:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4062f4:	mov	x22, x0
  4062f8:	mov	w0, #0x1                   	// #1
  4062fc:	mov	w1, #0x4                   	// #4
  406300:	mov	x2, x20
  406304:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406308:	mov	x3, x0
  40630c:	mov	w0, #0x1                   	// #1
  406310:	mov	x1, x21
  406314:	mov	x2, x22
  406318:	bl	402ba0 <__printf_chk@plt>
  40631c:	b	404e18 <__fxstatat@plt+0x1d28>
  406320:	str	w26, [x19, #80]
  406324:	mov	w28, wzr
  406328:	mov	w26, wzr
  40632c:	mov	w27, wzr
  406330:	ldr	w9, [x19, #172]
  406334:	mov	w8, #0x1                   	// #1
  406338:	str	w8, [x19, #160]
  40633c:	add	x23, x19, #0x130
  406340:	b	406a98 <__fxstatat@plt+0x39a8>
  406344:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406348:	add	x1, x1, #0xae9
  40634c:	mov	w2, #0x5                   	// #5
  406350:	mov	x0, xzr
  406354:	bl	402f90 <dcgettext@plt>
  406358:	mov	x21, x0
  40635c:	mov	w0, #0x4                   	// #4
  406360:	mov	x1, x27
  406364:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406368:	mov	x3, x0
  40636c:	mov	w0, wzr
  406370:	mov	w1, wzr
  406374:	b	404e10 <__fxstatat@plt+0x1d20>
  406378:	bl	403040 <__errno_location@plt>
  40637c:	ldr	w23, [x0]
  406380:	cmp	w23, #0x2
  406384:	b.ne	406534 <__fxstatat@plt+0x3444>  // b.any
  406388:	str	xzr, [x19, #128]
  40638c:	ldr	w6, [x19, #172]
  406390:	ldr	w10, [x19, #112]
  406394:	mov	w8, #0x1                   	// #1
  406398:	mov	w23, #0x11                  	// #17
  40639c:	b	404f80 <__fxstatat@plt+0x1e90>
  4063a0:	ldrb	w8, [x21, #21]
  4063a4:	cbz	w8, 406678 <__fxstatat@plt+0x3588>
  4063a8:	mov	x0, x22
  4063ac:	mov	w20, w10
  4063b0:	bl	403080 <unlink@plt>
  4063b4:	cbz	w0, 4063c8 <__fxstatat@plt+0x32d8>
  4063b8:	bl	403040 <__errno_location@plt>
  4063bc:	ldr	w23, [x0]
  4063c0:	cmp	w23, #0x2
  4063c4:	b.ne	406e20 <__fxstatat@plt+0x3d30>  // b.any
  4063c8:	ldrb	w8, [x21, #46]
  4063cc:	cbz	w8, 406e64 <__fxstatat@plt+0x3d74>
  4063d0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4063d4:	add	x1, x1, #0x993
  4063d8:	mov	w2, #0x5                   	// #5
  4063dc:	mov	x0, xzr
  4063e0:	bl	402f90 <dcgettext@plt>
  4063e4:	mov	x23, x0
  4063e8:	mov	w0, #0x4                   	// #4
  4063ec:	mov	x1, x22
  4063f0:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4063f4:	mov	x2, x0
  4063f8:	mov	w0, #0x1                   	// #1
  4063fc:	mov	w8, #0x1                   	// #1
  406400:	mov	x1, x23
  406404:	str	w8, [x19, #136]
  406408:	bl	402ba0 <__printf_chk@plt>
  40640c:	mov	w23, #0x11                  	// #17
  406410:	str	xzr, [x19, #128]
  406414:	b	406e74 <__fxstatat@plt+0x3d84>
  406418:	orr	w1, w20, #0x1c0
  40641c:	mov	x0, x22
  406420:	bl	402b20 <chmod@plt>
  406424:	cbz	w0, 406780 <__fxstatat@plt+0x3690>
  406428:	bl	403040 <__errno_location@plt>
  40642c:	mov	x20, x22
  406430:	ldr	w22, [x0]
  406434:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406438:	add	x1, x1, #0xd54
  40643c:	b	405d90 <__fxstatat@plt+0x2ca0>
  406440:	bl	403040 <__errno_location@plt>
  406444:	ldr	w23, [x0]
  406448:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40644c:	add	x1, x1, #0xfa6
  406450:	mov	w2, #0x5                   	// #5
  406454:	mov	x0, xzr
  406458:	bl	402f90 <dcgettext@plt>
  40645c:	mov	x24, x0
  406460:	mov	w0, #0x4                   	// #4
  406464:	mov	x1, x27
  406468:	bl	40cd14 <__fxstatat@plt+0x9c24>
  40646c:	mov	x3, x0
  406470:	mov	w0, wzr
  406474:	mov	w1, w23
  406478:	mov	x2, x24
  40647c:	bl	402950 <error@plt>
  406480:	b	406254 <__fxstatat@plt+0x3164>
  406484:	sub	w8, w26, #0x1, lsl #12
  406488:	lsr	w8, w8, #12
  40648c:	cmp	w8, #0xb
  406490:	b.hi	406f60 <__fxstatat@plt+0x3e70>  // b.pmore
  406494:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  406498:	add	x9, x9, #0x9a0
  40649c:	adr	x10, 4064ac <__fxstatat@plt+0x33bc>
  4064a0:	ldrh	w11, [x9, x8, lsl #1]
  4064a4:	add	x10, x10, x11, lsl #2
  4064a8:	br	x10
  4064ac:	ldr	w8, [x19, #88]
  4064b0:	ldr	w25, [x19, #144]
  4064b4:	ldr	x2, [x19, #336]
  4064b8:	mov	x0, x22
  4064bc:	bic	w1, w8, w25
  4064c0:	bl	411a28 <__fxstatat@plt+0xe938>
  4064c4:	cbz	w0, 406ee0 <__fxstatat@plt+0x3df0>
  4064c8:	mov	x20, x22
  4064cc:	bl	403040 <__errno_location@plt>
  4064d0:	ldr	w22, [x0]
  4064d4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4064d8:	add	x1, x1, #0xdff
  4064dc:	b	405d90 <__fxstatat@plt+0x2ca0>
  4064e0:	ldr	x8, [x12, #8]
  4064e4:	ldr	x9, [x11, #8]
  4064e8:	cmp	x8, x9
  4064ec:	b.ne	406514 <__fxstatat@plt+0x3424>  // b.any
  4064f0:	ldr	x8, [x12]
  4064f4:	ldr	x9, [x11]
  4064f8:	cmp	x8, x9
  4064fc:	b.ne	406514 <__fxstatat@plt+0x3424>  // b.any
  406500:	ldrb	w8, [x21, #23]
  406504:	cbz	w8, 4060e0 <__fxstatat@plt+0x2ff0>
  406508:	mov	x27, x20
  40650c:	mov	w22, #0x1                   	// #1
  406510:	b	405138 <__fxstatat@plt+0x2048>
  406514:	mov	x27, x20
  406518:	b	405134 <__fxstatat@plt+0x2044>
  40651c:	bl	403040 <__errno_location@plt>
  406520:	mov	w8, #0x5f                  	// #95
  406524:	mov	w22, wzr
  406528:	mov	w25, wzr
  40652c:	str	w8, [x0]
  406530:	b	4066b8 <__fxstatat@plt+0x35c8>
  406534:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406538:	add	x1, x1, #0xbb2
  40653c:	b	406e28 <__fxstatat@plt+0x3d38>
  406540:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406544:	add	x1, x1, #0xb1a
  406548:	mov	w2, #0x5                   	// #5
  40654c:	mov	x0, xzr
  406550:	bl	402f90 <dcgettext@plt>
  406554:	ldr	x2, [x19, #96]
  406558:	mov	x21, x0
  40655c:	mov	w1, #0x3                   	// #3
  406560:	mov	w0, wzr
  406564:	bl	40cf40 <__fxstatat@plt+0x9e50>
  406568:	mov	x22, x0
  40656c:	mov	w1, #0x3                   	// #3
  406570:	mov	w0, wzr
  406574:	mov	x2, x27
  406578:	bl	40cf40 <__fxstatat@plt+0x9e50>
  40657c:	b	406e04 <__fxstatat@plt+0x3d14>
  406580:	mov	w28, w25
  406584:	ldp	x8, x25, [x29, #-160]
  406588:	mov	w20, w26
  40658c:	ldr	x26, [x19, #568]
  406590:	ldr	x22, [x19, #560]
  406594:	mov	x0, x23
  406598:	str	x8, [x19, #160]
  40659c:	bl	402e10 <free@plt>
  4065a0:	cmp	x25, x26
  4065a4:	b.ne	4065bc <__fxstatat@plt+0x34cc>  // b.any
  4065a8:	ldr	x8, [x19, #160]
  4065ac:	mov	w26, w20
  4065b0:	mov	w25, w28
  4065b4:	cmp	x8, x22
  4065b8:	b.eq	405bb0 <__fxstatat@plt+0x2ac0>  // b.none
  4065bc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4065c0:	add	x1, x1, #0xd85
  4065c4:	mov	w2, #0x5                   	// #5
  4065c8:	mov	x0, xzr
  4065cc:	bl	402f90 <dcgettext@plt>
  4065d0:	ldr	x2, [x19, #112]
  4065d4:	mov	x22, x0
  4065d8:	mov	w1, #0x3                   	// #3
  4065dc:	mov	w0, wzr
  4065e0:	bl	40cf40 <__fxstatat@plt+0x9e50>
  4065e4:	mov	x3, x0
  4065e8:	mov	w0, wzr
  4065ec:	mov	w1, wzr
  4065f0:	mov	x2, x22
  4065f4:	bl	402950 <error@plt>
  4065f8:	b	406254 <__fxstatat@plt+0x3164>
  4065fc:	ldr	x8, [x19, #312]
  406600:	ldr	x9, [x19, #568]
  406604:	cmp	x8, x9
  406608:	b.ne	4066c0 <__fxstatat@plt+0x35d0>  // b.any
  40660c:	ldr	x8, [x19, #304]
  406610:	ldr	x9, [x19, #560]
  406614:	cmp	x8, x9
  406618:	b.ne	4066c0 <__fxstatat@plt+0x35d0>  // b.any
  40661c:	and	w8, w20, #0x1ff
  406620:	str	w8, [x19, #152]
  406624:	ldr	w8, [x19, #144]
  406628:	str	w23, [x19, #64]
  40662c:	str	w8, [x19, #160]
  406630:	ldr	w8, [x19, #136]
  406634:	cbnz	w8, 407450 <__fxstatat@plt+0x4360>
  406638:	ldrb	w8, [x21, #35]
  40663c:	mov	x0, x22
  406640:	cmp	w8, #0x0
  406644:	mov	w8, #0x201                 	// #513
  406648:	csinc	w1, w8, wzr, ne  // ne = any
  40664c:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  406650:	mov	w20, w0
  406654:	bl	403040 <__errno_location@plt>
  406658:	ldrb	w8, [x21, #33]
  40665c:	ldr	w23, [x0]
  406660:	mov	x27, x0
  406664:	str	x21, [x19, #120]
  406668:	str	w20, [x19, #76]
  40666c:	cbz	w8, 4071f8 <__fxstatat@plt+0x4108>
  406670:	tbz	w20, #31, 407208 <__fxstatat@plt+0x4118>
  406674:	b	40728c <__fxstatat@plt+0x419c>
  406678:	ldrb	w8, [x21, #34]
  40667c:	cbz	w8, 40668c <__fxstatat@plt+0x359c>
  406680:	ldr	w8, [x19, #196]
  406684:	cmp	w8, #0x1
  406688:	b.hi	4063a8 <__fxstatat@plt+0x32b8>  // b.pmore
  40668c:	ldr	w8, [x21, #4]
  406690:	ldr	x27, [x19, #96]
  406694:	cmp	w8, #0x2
  406698:	b.ne	405fbc <__fxstatat@plt+0x2ecc>  // b.any
  40669c:	ldr	w8, [x19, #320]
  4066a0:	and	w8, w8, #0xf000
  4066a4:	cmp	w8, #0x8, lsl #12
  4066a8:	b.eq	405fb8 <__fxstatat@plt+0x2ec8>  // b.none
  4066ac:	b	4063a8 <__fxstatat@plt+0x32b8>
  4066b0:	mov	w22, wzr
  4066b4:	mov	w25, wzr
  4066b8:	ldr	x9, [x19, #144]
  4066bc:	b	4068c0 <__fxstatat@plt+0x37d0>
  4066c0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4066c4:	add	x1, x1, #0xfd1
  4066c8:	mov	w2, #0x5                   	// #5
  4066cc:	mov	x0, xzr
  4066d0:	bl	402f90 <dcgettext@plt>
  4066d4:	mov	x23, x0
  4066d8:	mov	w0, #0x4                   	// #4
  4066dc:	mov	x1, x27
  4066e0:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4066e4:	mov	x3, x0
  4066e8:	mov	w0, wzr
  4066ec:	mov	w1, wzr
  4066f0:	mov	x2, x23
  4066f4:	bl	402950 <error@plt>
  4066f8:	mov	w20, wzr
  4066fc:	mov	x27, xzr
  406700:	mov	w0, w25
  406704:	bl	402ca0 <close@plt>
  406708:	tbnz	w0, #31, 406734 <__fxstatat@plt+0x3644>
  40670c:	mov	x0, x27
  406710:	bl	402e10 <free@plt>
  406714:	tbz	w20, #0, 406254 <__fxstatat@plt+0x3164>
  406718:	ldr	w9, [x19, #172]
  40671c:	ldr	w25, [x19, #144]
  406720:	mov	w8, #0x1                   	// #1
  406724:	mov	w28, wzr
  406728:	mov	w27, wzr
  40672c:	mov	w26, #0x1                   	// #1
  406730:	b	406338 <__fxstatat@plt+0x3248>
  406734:	bl	403040 <__errno_location@plt>
  406738:	ldr	w23, [x0]
  40673c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406740:	add	x1, x1, #0x7e
  406744:	mov	w2, #0x5                   	// #5
  406748:	mov	x0, xzr
  40674c:	bl	402f90 <dcgettext@plt>
  406750:	ldr	x1, [x19, #96]
  406754:	mov	x24, x0
  406758:	mov	w0, #0x4                   	// #4
  40675c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406760:	mov	x3, x0
  406764:	mov	w0, wzr
  406768:	mov	w1, w23
  40676c:	mov	x2, x24
  406770:	bl	402950 <error@plt>
  406774:	mov	x0, x27
  406778:	bl	402e10 <free@plt>
  40677c:	b	406254 <__fxstatat@plt+0x3164>
  406780:	mov	w8, #0x1                   	// #1
  406784:	str	w8, [x19, #76]
  406788:	ldr	x8, [x19, #152]
  40678c:	ldrb	w8, [x8]
  406790:	cbnz	w8, 4067ac <__fxstatat@plt+0x36bc>
  406794:	ldp	x2, x1, [x19, #176]
  406798:	mov	x0, x22
  40679c:	bl	408d34 <__fxstatat@plt+0x5c44>
  4067a0:	ldr	x9, [x19, #152]
  4067a4:	mov	w8, #0x1                   	// #1
  4067a8:	strb	w8, [x9]
  4067ac:	ldrb	w8, [x21, #46]
  4067b0:	str	w20, [x19, #56]
  4067b4:	cbz	w8, 4068b8 <__fxstatat@plt+0x37c8>
  4067b8:	ldrb	w8, [x24]
  4067bc:	mov	w20, w26
  4067c0:	cbz	w8, 406854 <__fxstatat@plt+0x3764>
  4067c4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4067c8:	add	x1, x1, #0xd6f
  4067cc:	mov	w2, #0x5                   	// #5
  4067d0:	mov	x0, xzr
  4067d4:	bl	402f90 <dcgettext@plt>
  4067d8:	mov	x26, x0
  4067dc:	mov	w0, #0x4                   	// #4
  4067e0:	mov	x1, x22
  4067e4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4067e8:	mov	x2, x0
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	mov	x1, x26
  4067f4:	bl	402ba0 <__printf_chk@plt>
  4067f8:	b	4068b4 <__fxstatat@plt+0x37c4>
  4067fc:	ldp	q1, q0, [x12, #32]
  406800:	ldp	q3, q2, [x12]
  406804:	stp	q1, q0, [x19, #592]
  406808:	stp	q3, q2, [x19, #560]
  40680c:	ldp	q1, q0, [x12, #96]
  406810:	ldp	q3, q2, [x12, #64]
  406814:	stp	q1, q0, [x19, #656]
  406818:	stp	q3, q2, [x19, #624]
  40681c:	ldr	w8, [x11, #16]
  406820:	and	w8, w8, #0xf000
  406824:	cmp	w8, #0xa, lsl #12
  406828:	b.ne	406e84 <__fxstatat@plt+0x3d94>  // b.any
  40682c:	sub	x2, x29, #0xa0
  406830:	mov	w0, wzr
  406834:	mov	x1, x27
  406838:	mov	x20, x11
  40683c:	bl	403060 <__xstat@plt>
  406840:	ldr	w6, [x19, #172]
  406844:	mov	x11, x20
  406848:	mov	w22, wzr
  40684c:	cbnz	w0, 405138 <__fxstatat@plt+0x2048>
  406850:	b	406ea4 <__fxstatat@plt+0x3db4>
  406854:	mov	w1, #0x4                   	// #4
  406858:	mov	w0, wzr
  40685c:	mov	x2, x27
  406860:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406864:	mov	x26, x0
  406868:	mov	w0, #0x1                   	// #1
  40686c:	mov	w1, #0x4                   	// #4
  406870:	mov	x2, x22
  406874:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406878:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40687c:	mov	x3, x0
  406880:	add	x1, x1, #0xb44
  406884:	mov	w0, #0x1                   	// #1
  406888:	mov	x2, x26
  40688c:	bl	402ba0 <__printf_chk@plt>
  406890:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  406894:	ldr	x0, [x8, #1208]
  406898:	ldp	x8, x9, [x0, #40]
  40689c:	cmp	x8, x9
  4068a0:	b.cs	407414 <__fxstatat@plt+0x4324>  // b.hs, b.nlast
  4068a4:	add	x9, x8, #0x1
  4068a8:	mov	w10, #0xa                   	// #10
  4068ac:	str	x9, [x0, #40]
  4068b0:	strb	w10, [x8]
  4068b4:	mov	w26, w20
  4068b8:	ldr	x9, [x19, #144]
  4068bc:	ldr	w22, [x19, #76]
  4068c0:	str	w26, [x19, #80]
  4068c4:	cbz	x9, 4068e0 <__fxstatat@plt+0x37f0>
  4068c8:	ldrb	w8, [x21, #28]
  4068cc:	cbz	w8, 4068e0 <__fxstatat@plt+0x37f0>
  4068d0:	ldr	x8, [x9]
  4068d4:	ldr	x9, [x19, #304]
  4068d8:	cmp	x8, x9
  4068dc:	b.ne	406a4c <__fxstatat@plt+0x395c>  // b.any
  4068e0:	ldp	q0, q3, [x21]
  4068e4:	mov	w1, #0x2                   	// #2
  4068e8:	mov	x0, x27
  4068ec:	stp	q0, q3, [x29, #-160]
  4068f0:	ldp	q1, q0, [x21, #48]
  4068f4:	ldr	q2, [x21, #32]
  4068f8:	stp	q1, q0, [x29, #-112]
  4068fc:	stur	q2, [x29, #-128]
  406900:	bl	40d9c0 <__fxstatat@plt+0xa8d0>
  406904:	str	w25, [x19, #144]
  406908:	cbz	x0, 406a04 <__fxstatat@plt+0x3914>
  40690c:	ldr	w8, [x21, #4]
  406910:	cmp	w8, #0x3
  406914:	b.ne	406920 <__fxstatat@plt+0x3830>  // b.any
  406918:	mov	w8, #0x2                   	// #2
  40691c:	stur	w8, [x29, #-156]
  406920:	ldrb	w8, [x0]
  406924:	mov	w20, wzr
  406928:	str	w22, [x19, #76]
  40692c:	str	x0, [x19, #64]
  406930:	cbz	w8, 406a5c <__fxstatat@plt+0x396c>
  406934:	mov	w8, #0x1                   	// #1
  406938:	add	x22, x19, #0x230
  40693c:	mov	x26, x0
  406940:	str	w8, [x19, #160]
  406944:	mov	x0, x27
  406948:	mov	x1, x26
  40694c:	mov	x2, xzr
  406950:	bl	40a4f0 <__fxstatat@plt+0x7400>
  406954:	mov	x27, x0
  406958:	ldr	x0, [x19, #112]
  40695c:	mov	x1, x26
  406960:	mov	x2, xzr
  406964:	bl	40a4f0 <__fxstatat@plt+0x7400>
  406968:	ldr	x8, [x19, #152]
  40696c:	mov	x25, x0
  406970:	add	x3, x19, #0x130
  406974:	sub	x5, x29, #0xa0
  406978:	ldrb	w8, [x8]
  40697c:	add	x7, x19, #0x1b0
  406980:	strb	w8, [x19, #432]
  406984:	stp	x22, xzr, [sp, #-16]!
  406988:	ldr	w2, [x19, #136]
  40698c:	ldr	x4, [x19, #120]
  406990:	mov	x0, x27
  406994:	mov	x1, x25
  406998:	mov	w6, wzr
  40699c:	bl	404ce4 <__fxstatat@plt+0x1bf4>
  4069a0:	add	sp, sp, #0x10
  4069a4:	ldrb	w23, [x19, #560]
  4069a8:	ldrb	w8, [x28]
  4069ac:	ldr	w9, [x19, #160]
  4069b0:	orr	w8, w8, w23
  4069b4:	and	w9, w9, w0
  4069b8:	mov	x0, x25
  4069bc:	str	w9, [x19, #160]
  4069c0:	strb	w8, [x28]
  4069c4:	bl	402e10 <free@plt>
  4069c8:	mov	x0, x27
  4069cc:	bl	402e10 <free@plt>
  4069d0:	cbnz	w23, 406a64 <__fxstatat@plt+0x3974>
  4069d4:	ldrb	w8, [x19, #432]
  4069d8:	and	w9, w20, #0x1
  4069dc:	mov	x0, x26
  4069e0:	orr	w8, w8, w9
  4069e4:	cmp	w8, #0x0
  4069e8:	cset	w20, ne  // ne = any
  4069ec:	bl	402920 <strlen@plt>
  4069f0:	add	x26, x0, x26
  4069f4:	ldrb	w8, [x26, #1]!
  4069f8:	ldr	x27, [x19, #96]
  4069fc:	cbnz	w8, 406944 <__fxstatat@plt+0x3854>
  406a00:	b	406a64 <__fxstatat@plt+0x3974>
  406a04:	bl	403040 <__errno_location@plt>
  406a08:	ldr	w23, [x0]
  406a0c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406a10:	add	x1, x1, #0xf95
  406a14:	mov	w2, #0x5                   	// #5
  406a18:	mov	x0, xzr
  406a1c:	bl	402f90 <dcgettext@plt>
  406a20:	mov	x25, x0
  406a24:	mov	w0, #0x4                   	// #4
  406a28:	mov	x1, x27
  406a2c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406a30:	mov	x3, x0
  406a34:	mov	w0, wzr
  406a38:	mov	w1, w23
  406a3c:	mov	x2, x25
  406a40:	bl	402950 <error@plt>
  406a44:	str	wzr, [x19, #160]
  406a48:	b	406a7c <__fxstatat@plt+0x398c>
  406a4c:	ldr	w9, [x19, #172]
  406a50:	mov	w8, #0x1                   	// #1
  406a54:	str	w8, [x19, #160]
  406a58:	b	406a88 <__fxstatat@plt+0x3998>
  406a5c:	mov	w8, #0x1                   	// #1
  406a60:	str	w8, [x19, #160]
  406a64:	ldr	x0, [x19, #64]
  406a68:	bl	402e10 <free@plt>
  406a6c:	ldr	x9, [x19, #152]
  406a70:	ldr	w22, [x19, #76]
  406a74:	and	w8, w20, #0x1
  406a78:	strb	w8, [x9]
  406a7c:	ldr	w9, [x19, #172]
  406a80:	ldr	w25, [x19, #144]
  406a84:	add	x23, x19, #0x130
  406a88:	cmp	w22, #0x0
  406a8c:	mov	w28, wzr
  406a90:	mov	w26, wzr
  406a94:	cset	w27, ne  // ne = any
  406a98:	ldr	w8, [x19, #136]
  406a9c:	ldr	w20, [x19, #80]
  406aa0:	tst	w8, #0xff
  406aa4:	b.eq	406b44 <__fxstatat@plt+0x3a54>  // b.none
  406aa8:	ldr	x22, [x19, #112]
  406aac:	tbz	w9, #0, 406adc <__fxstatat@plt+0x39ec>
  406ab0:	ldr	x8, [x21, #64]
  406ab4:	cbz	x8, 406adc <__fxstatat@plt+0x39ec>
  406ab8:	sub	x2, x29, #0xa0
  406abc:	mov	w0, wzr
  406ac0:	mov	x1, x22
  406ac4:	bl	402f30 <__lxstat@plt>
  406ac8:	cbnz	w0, 406adc <__fxstatat@plt+0x39ec>
  406acc:	ldr	x0, [x21, #64]
  406ad0:	sub	x2, x29, #0xa0
  406ad4:	mov	x1, x22
  406ad8:	bl	40a25c <__fxstatat@plt+0x716c>
  406adc:	ldrb	w8, [x21, #23]
  406ae0:	cmp	w20, #0x4, lsl #12
  406ae4:	cset	w9, ne  // ne = any
  406ae8:	cmp	w8, #0x0
  406aec:	cset	w8, ne  // ne = any
  406af0:	and	w8, w9, w8
  406af4:	orr	w8, w26, w8
  406af8:	tbz	w8, #0, 406b04 <__fxstatat@plt+0x3a14>
  406afc:	ldr	w23, [x19, #160]
  406b00:	b	404e1c <__fxstatat@plt+0x1d2c>
  406b04:	ldrb	w8, [x21, #31]
  406b08:	ldr	w20, [x19, #88]
  406b0c:	cbz	w8, 406c38 <__fxstatat@plt+0x3b48>
  406b10:	ldur	q0, [x23, #72]
  406b14:	ldur	q1, [x23, #88]
  406b18:	sub	x1, x29, #0xa0
  406b1c:	mov	x0, x22
  406b20:	stp	q0, q1, [x29, #-160]
  406b24:	cbz	w28, 406bdc <__fxstatat@plt+0x3aec>
  406b28:	bl	40e6cc <__fxstatat@plt+0xb5dc>
  406b2c:	cbz	w0, 406c38 <__fxstatat@plt+0x3b48>
  406b30:	bl	403040 <__errno_location@plt>
  406b34:	ldr	w8, [x0]
  406b38:	cmp	w8, #0x26
  406b3c:	b.ne	406be8 <__fxstatat@plt+0x3af8>  // b.any
  406b40:	b	406c38 <__fxstatat@plt+0x3b48>
  406b44:	cmp	w20, #0x4, lsl #12
  406b48:	b.eq	406aa8 <__fxstatat@plt+0x39b8>  // b.none
  406b4c:	ldrb	w8, [x21, #20]
  406b50:	cbnz	w8, 406aa8 <__fxstatat@plt+0x39b8>
  406b54:	ldrb	w8, [x21, #33]
  406b58:	cbnz	w8, 406b64 <__fxstatat@plt+0x3a74>
  406b5c:	ldrb	w8, [x21, #37]
  406b60:	cbz	w8, 406aa8 <__fxstatat@plt+0x39b8>
  406b64:	ldrb	w8, [x21, #35]
  406b68:	mov	w22, w20
  406b6c:	cbz	w8, 406b78 <__fxstatat@plt+0x3a88>
  406b70:	ldrb	w8, [x21, #38]
  406b74:	cbz	w8, 406da4 <__fxstatat@plt+0x3cb4>
  406b78:	bl	403040 <__errno_location@plt>
  406b7c:	mov	w8, #0x5f                  	// #95
  406b80:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406b84:	str	w8, [x0]
  406b88:	add	x1, x1, #0x9dd
  406b8c:	mov	w2, #0x5                   	// #5
  406b90:	mov	x0, xzr
  406b94:	bl	402f90 <dcgettext@plt>
  406b98:	ldr	x2, [x19, #112]
  406b9c:	mov	w20, w25
  406ba0:	mov	x25, x0
  406ba4:	mov	w1, #0x4                   	// #4
  406ba8:	mov	w0, wzr
  406bac:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406bb0:	mov	x3, x0
  406bb4:	mov	w1, #0x5f                  	// #95
  406bb8:	mov	w0, wzr
  406bbc:	mov	x2, x25
  406bc0:	mov	w25, w20
  406bc4:	bl	402950 <error@plt>
  406bc8:	ldrb	w8, [x21, #38]
  406bcc:	ldr	w9, [x19, #172]
  406bd0:	mov	w20, w22
  406bd4:	cbnz	w8, 406254 <__fxstatat@plt+0x3164>
  406bd8:	b	406aa8 <__fxstatat@plt+0x39b8>
  406bdc:	bl	40e6b8 <__fxstatat@plt+0xb5c8>
  406be0:	cbz	w0, 406c38 <__fxstatat@plt+0x3b48>
  406be4:	bl	403040 <__errno_location@plt>
  406be8:	ldr	w26, [x0]
  406bec:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406bf0:	add	x1, x1, #0xe96
  406bf4:	mov	w2, #0x5                   	// #5
  406bf8:	mov	x0, xzr
  406bfc:	bl	402f90 <dcgettext@plt>
  406c00:	mov	w23, w25
  406c04:	mov	x25, x0
  406c08:	mov	w0, #0x4                   	// #4
  406c0c:	mov	x1, x22
  406c10:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406c14:	ldr	w20, [x19, #88]
  406c18:	mov	x3, x0
  406c1c:	mov	w0, wzr
  406c20:	mov	w1, w26
  406c24:	mov	x2, x25
  406c28:	mov	w25, w23
  406c2c:	bl	402950 <error@plt>
  406c30:	ldrb	w8, [x21, #36]
  406c34:	cbnz	w8, 404e18 <__fxstatat@plt+0x1d28>
  406c38:	tbnz	w28, #0, 406ca4 <__fxstatat@plt+0x3bb4>
  406c3c:	ldrb	w8, [x21, #29]
  406c40:	cbz	w8, 406ca4 <__fxstatat@plt+0x3bb4>
  406c44:	ldr	w8, [x19, #136]
  406c48:	tst	w8, #0xff
  406c4c:	b.ne	406c70 <__fxstatat@plt+0x3b80>  // b.any
  406c50:	ldr	w8, [x19, #328]
  406c54:	ldr	w9, [x19, #200]
  406c58:	cmp	w8, w9
  406c5c:	b.ne	406c70 <__fxstatat@plt+0x3b80>  // b.any
  406c60:	ldr	w8, [x19, #332]
  406c64:	ldr	w9, [x19, #204]
  406c68:	cmp	w8, w9
  406c6c:	b.eq	406ca4 <__fxstatat@plt+0x3bb4>  // b.none
  406c70:	ldr	w8, [x19, #136]
  406c74:	add	x3, x19, #0x130
  406c78:	add	x5, x19, #0xb0
  406c7c:	mov	w2, #0xffffffff            	// #-1
  406c80:	tst	w8, #0xff
  406c84:	cset	w4, ne  // ne = any
  406c88:	mov	x0, x21
  406c8c:	mov	x1, x22
  406c90:	bl	408528 <__fxstatat@plt+0x5438>
  406c94:	cmn	w0, #0x1
  406c98:	b.eq	404e18 <__fxstatat@plt+0x1d28>  // b.none
  406c9c:	cbnz	w0, 406ca4 <__fxstatat@plt+0x3bb4>
  406ca0:	and	w20, w20, #0xfffff1ff
  406ca4:	ldrb	w8, [x21, #39]
  406ca8:	cbz	w8, 406d68 <__fxstatat@plt+0x3c78>
  406cac:	ldrb	w8, [x21, #35]
  406cb0:	cbz	w8, 406cc0 <__fxstatat@plt+0x3bd0>
  406cb4:	ldrb	w8, [x21, #40]
  406cb8:	cbz	w8, 406cc8 <__fxstatat@plt+0x3bd8>
  406cbc:	mov	w8, wzr
  406cc0:	mov	w9, #0x1                   	// #1
  406cc4:	b	406cd8 <__fxstatat@plt+0x3be8>
  406cc8:	ldrb	w8, [x21, #41]
  406ccc:	mov	w9, wzr
  406cd0:	cmp	w8, #0x0
  406cd4:	cset	w8, eq  // eq = none
  406cd8:	ldrb	w10, [x21, #37]
  406cdc:	adrp	x2, 408000 <__fxstatat@plt+0x4f10>
  406ce0:	add	x2, x2, #0xc38
  406ce4:	cbnz	w10, 406cf4 <__fxstatat@plt+0x3c04>
  406ce8:	ldrb	w10, [x21, #33]
  406cec:	cmp	w10, #0x0
  406cf0:	csel	x2, xzr, x2, eq  // eq = none
  406cf4:	adrp	x10, 408000 <__fxstatat@plt+0x4f10>
  406cf8:	adrp	x11, 408000 <__fxstatat@plt+0x4f10>
  406cfc:	ldr	x0, [x19, #96]
  406d00:	add	x10, x10, #0xb94
  406d04:	add	x11, x11, #0xb0c
  406d08:	cmp	w9, #0x0
  406d0c:	orr	w8, w9, w8
  406d10:	adrp	x12, 408000 <__fxstatat@plt+0x4f10>
  406d14:	adrp	x13, 408000 <__fxstatat@plt+0x4f10>
  406d18:	sub	x9, x29, #0xa0
  406d1c:	csel	x10, x11, x10, ne  // ne = any
  406d20:	cmp	w8, #0x0
  406d24:	add	x12, x12, #0xc2c
  406d28:	add	x13, x13, #0xc34
  406d2c:	csel	x3, x9, xzr, ne  // ne = any
  406d30:	mov	x1, x22
  406d34:	stp	x12, x13, [x29, #-152]
  406d38:	stur	x10, [x29, #-160]
  406d3c:	bl	402ed0 <attr_copy_file@plt>
  406d40:	cbz	w0, 406d68 <__fxstatat@plt+0x3c78>
  406d44:	ldrb	w8, [x21, #40]
  406d48:	cmp	w8, #0x0
  406d4c:	cset	w8, ne  // ne = any
  406d50:	orr	w9, w28, w8
  406d54:	cset	w8, eq  // eq = none
  406d58:	tbz	w9, #0, 406d6c <__fxstatat@plt+0x3c7c>
  406d5c:	ldr	w9, [x19, #160]
  406d60:	and	w23, w9, w8
  406d64:	b	404e1c <__fxstatat@plt+0x1d2c>
  406d68:	tbnz	w28, #0, 406afc <__fxstatat@plt+0x3a0c>
  406d6c:	ldrb	w8, [x21, #30]
  406d70:	cbnz	w8, 406d7c <__fxstatat@plt+0x3c8c>
  406d74:	ldrb	w8, [x24]
  406d78:	cbz	w8, 406e54 <__fxstatat@plt+0x3d64>
  406d7c:	ldr	x0, [x19, #96]
  406d80:	mov	w1, #0xffffffff            	// #-1
  406d84:	mov	w3, #0xffffffff            	// #-1
  406d88:	mov	x2, x22
  406d8c:	mov	w4, w20
  406d90:	bl	409460 <__fxstatat@plt+0x6370>
  406d94:	cbz	w0, 406afc <__fxstatat@plt+0x3a0c>
  406d98:	ldrb	w8, [x21, #36]
  406d9c:	cbnz	w8, 404e18 <__fxstatat@plt+0x1d28>
  406da0:	b	406afc <__fxstatat@plt+0x3a0c>
  406da4:	bl	403040 <__errno_location@plt>
  406da8:	ldr	w9, [x19, #172]
  406dac:	mov	w8, #0x5f                  	// #95
  406db0:	str	w8, [x0]
  406db4:	mov	w20, w22
  406db8:	b	406aa8 <__fxstatat@plt+0x39b8>
  406dbc:	ldrb	w8, [x24]
  406dc0:	mov	x27, x20
  406dc4:	cbz	w8, 4054b4 <__fxstatat@plt+0x23c4>
  406dc8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406dcc:	add	x1, x1, #0xa6e
  406dd0:	mov	w2, #0x5                   	// #5
  406dd4:	mov	x0, xzr
  406dd8:	bl	402f90 <dcgettext@plt>
  406ddc:	ldr	x2, [x19, #96]
  406de0:	mov	x21, x0
  406de4:	mov	w1, #0x4                   	// #4
  406de8:	mov	w0, wzr
  406dec:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406df0:	mov	x22, x0
  406df4:	mov	w0, #0x1                   	// #1
  406df8:	mov	w1, #0x4                   	// #4
  406dfc:	mov	x2, x27
  406e00:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  406e04:	mov	x4, x0
  406e08:	mov	w0, wzr
  406e0c:	mov	w1, wzr
  406e10:	mov	x2, x21
  406e14:	mov	x3, x22
  406e18:	bl	402950 <error@plt>
  406e1c:	b	404e18 <__fxstatat@plt+0x1d28>
  406e20:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406e24:	add	x1, x1, #0x689
  406e28:	mov	w2, #0x5                   	// #5
  406e2c:	mov	x0, xzr
  406e30:	bl	402f90 <dcgettext@plt>
  406e34:	mov	x21, x0
  406e38:	mov	w0, #0x4                   	// #4
  406e3c:	mov	x1, x22
  406e40:	bl	40cd14 <__fxstatat@plt+0x9c24>
  406e44:	mov	x3, x0
  406e48:	mov	w0, wzr
  406e4c:	mov	w1, w23
  406e50:	b	404e10 <__fxstatat@plt+0x1d20>
  406e54:	ldrb	w8, [x21, #43]
  406e58:	cbz	w8, 407040 <__fxstatat@plt+0x3f50>
  406e5c:	ldr	w2, [x21, #16]
  406e60:	b	407094 <__fxstatat@plt+0x3fa4>
  406e64:	mov	w8, #0x1                   	// #1
  406e68:	str	xzr, [x19, #128]
  406e6c:	mov	w23, #0x11                  	// #17
  406e70:	str	w8, [x19, #136]
  406e74:	ldr	x27, [x19, #96]
  406e78:	ldr	w6, [x19, #172]
  406e7c:	mov	w10, w20
  406e80:	b	404f84 <__fxstatat@plt+0x1e94>
  406e84:	ldp	q1, q0, [x11, #32]
  406e88:	ldp	q3, q2, [x11]
  406e8c:	stp	q1, q0, [x29, #-128]
  406e90:	stp	q3, q2, [x29, #-160]
  406e94:	ldp	q1, q0, [x11, #96]
  406e98:	ldp	q3, q2, [x11, #64]
  406e9c:	stp	q1, q0, [x29, #-64]
  406ea0:	stp	q3, q2, [x29, #-96]
  406ea4:	ldr	x8, [x19, #568]
  406ea8:	ldur	x9, [x29, #-152]
  406eac:	cmp	x8, x9
  406eb0:	b.ne	405134 <__fxstatat@plt+0x2044>  // b.any
  406eb4:	ldr	x8, [x19, #560]
  406eb8:	ldur	x9, [x29, #-160]
  406ebc:	cmp	x8, x9
  406ec0:	b.ne	405134 <__fxstatat@plt+0x2044>  // b.any
  406ec4:	ldrb	w8, [x21, #23]
  406ec8:	cbz	w8, 406dc8 <__fxstatat@plt+0x3cd8>
  406ecc:	ldr	w8, [x11, #16]
  406ed0:	and	w8, w8, #0xf000
  406ed4:	cmp	w8, #0xa, lsl #12
  406ed8:	cset	w22, ne  // ne = any
  406edc:	b	405138 <__fxstatat@plt+0x2048>
  406ee0:	ldr	w9, [x19, #172]
  406ee4:	mov	w8, #0x1                   	// #1
  406ee8:	str	w26, [x19, #80]
  406eec:	mov	w28, wzr
  406ef0:	mov	w26, wzr
  406ef4:	mov	w27, wzr
  406ef8:	str	w8, [x19, #160]
  406efc:	b	406a98 <__fxstatat@plt+0x39a8>
  406f00:	ldr	w8, [x19, #88]
  406f04:	ldr	w25, [x19, #144]
  406f08:	mov	x0, x22
  406f0c:	mov	x2, xzr
  406f10:	str	w26, [x19, #80]
  406f14:	bic	w23, w8, w25
  406f18:	mov	w1, w23
  406f1c:	bl	411a28 <__fxstatat@plt+0xe938>
  406f20:	cbz	w0, 406324 <__fxstatat@plt+0x3234>
  406f24:	and	w1, w23, #0xffffefff
  406f28:	mov	x0, x22
  406f2c:	bl	402a70 <mkfifo@plt>
  406f30:	cbz	w0, 406324 <__fxstatat@plt+0x3234>
  406f34:	bl	403040 <__errno_location@plt>
  406f38:	ldr	w22, [x0]
  406f3c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406f40:	add	x1, x1, #0xde9
  406f44:	mov	w2, #0x5                   	// #5
  406f48:	mov	x0, xzr
  406f4c:	bl	402f90 <dcgettext@plt>
  406f50:	ldr	x1, [x19, #112]
  406f54:	mov	x23, x0
  406f58:	mov	w0, #0x4                   	// #4
  406f5c:	b	405da8 <__fxstatat@plt+0x2cb8>
  406f60:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406f64:	add	x1, x1, #0xe7d
  406f68:	b	405b18 <__fxstatat@plt+0x2a28>
  406f6c:	ldr	x1, [x19, #352]
  406f70:	mov	x0, x27
  406f74:	bl	409578 <__fxstatat@plt+0x6488>
  406f78:	cbz	x0, 407134 <__fxstatat@plt+0x4044>
  406f7c:	ldrb	w3, [x21, #22]
  406f80:	mov	w1, #0xffffff9c            	// #-100
  406f84:	mov	w4, #0xffffffff            	// #-1
  406f88:	mov	x2, x22
  406f8c:	mov	x25, x0
  406f90:	str	w26, [x19, #80]
  406f94:	bl	4092e4 <__fxstatat@plt+0x61f4>
  406f98:	cmp	w0, #0x1
  406f9c:	b.lt	407148 <__fxstatat@plt+0x4058>  // b.tstop
  406fa0:	ldr	w8, [x19, #136]
  406fa4:	mov	w23, w0
  406fa8:	cbnz	w8, 407004 <__fxstatat@plt+0x3f14>
  406fac:	ldrb	w8, [x21, #45]
  406fb0:	cbz	w8, 407004 <__fxstatat@plt+0x3f14>
  406fb4:	ldr	w8, [x19, #192]
  406fb8:	and	w8, w8, #0xf000
  406fbc:	cmp	w8, #0xa, lsl #12
  406fc0:	b.ne	407004 <__fxstatat@plt+0x3f14>  // b.any
  406fc4:	ldr	x26, [x19, #224]
  406fc8:	mov	x0, x25
  406fcc:	bl	402920 <strlen@plt>
  406fd0:	cmp	x26, x0
  406fd4:	b.ne	407004 <__fxstatat@plt+0x3f14>  // b.any
  406fd8:	ldr	x0, [x19, #112]
  406fdc:	mov	x1, x26
  406fe0:	bl	409578 <__fxstatat@plt+0x6488>
  406fe4:	cbz	x0, 407004 <__fxstatat@plt+0x3f14>
  406fe8:	mov	x1, x25
  406fec:	mov	x26, x0
  406ff0:	bl	402da0 <strcmp@plt>
  406ff4:	mov	w27, w0
  406ff8:	mov	x0, x26
  406ffc:	bl	402e10 <free@plt>
  407000:	cbz	w27, 407148 <__fxstatat@plt+0x4058>
  407004:	mov	x0, x25
  407008:	bl	402e10 <free@plt>
  40700c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407010:	add	x1, x1, #0xe3a
  407014:	mov	w2, #0x5                   	// #5
  407018:	mov	x0, xzr
  40701c:	bl	402f90 <dcgettext@plt>
  407020:	ldr	x1, [x19, #112]
  407024:	mov	x22, x0
  407028:	mov	w0, #0x4                   	// #4
  40702c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  407030:	mov	x3, x0
  407034:	mov	w0, wzr
  407038:	mov	w1, w23
  40703c:	b	4065f0 <__fxstatat@plt+0x3500>
  407040:	ldr	w8, [x19, #136]
  407044:	tst	w8, #0xff
  407048:	b.eq	4070a8 <__fxstatat@plt+0x3fb8>  // b.none
  40704c:	ldrb	w8, [x21, #32]
  407050:	cbz	w8, 4070a8 <__fxstatat@plt+0x3fb8>
  407054:	and	w8, w20, #0x7000
  407058:	adrp	x21, 426000 <__fxstatat@plt+0x22f10>
  40705c:	orr	w9, w8, #0x8000
  407060:	ldr	w8, [x21, #1056]
  407064:	cmp	w9, #0xc, lsl #12
  407068:	mov	w9, #0x1b6                 	// #438
  40706c:	mov	w10, #0x1ff                 	// #511
  407070:	csel	w20, w10, w9, eq  // eq = none
  407074:	cmn	w8, #0x1
  407078:	b.ne	407090 <__fxstatat@plt+0x3fa0>  // b.any
  40707c:	mov	w0, wzr
  407080:	bl	403000 <umask@plt>
  407084:	str	w0, [x21, #1056]
  407088:	bl	403000 <umask@plt>
  40708c:	ldr	w8, [x21, #1056]
  407090:	bic	w2, w20, w8
  407094:	mov	w1, #0xffffffff            	// #-1
  407098:	mov	x0, x22
  40709c:	bl	409508 <__fxstatat@plt+0x6418>
  4070a0:	cbnz	w0, 404e18 <__fxstatat@plt+0x1d28>
  4070a4:	b	406afc <__fxstatat@plt+0x3a0c>
  4070a8:	cbz	w25, 407278 <__fxstatat@plt+0x4188>
  4070ac:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  4070b0:	ldr	w8, [x20, #1056]
  4070b4:	mov	w22, w25
  4070b8:	cmn	w8, #0x1
  4070bc:	b.ne	4070d4 <__fxstatat@plt+0x3fe4>  // b.any
  4070c0:	mov	w0, wzr
  4070c4:	bl	403000 <umask@plt>
  4070c8:	str	w0, [x20, #1056]
  4070cc:	bl	403000 <umask@plt>
  4070d0:	ldr	w8, [x20, #1056]
  4070d4:	bics	wzr, w22, w8
  4070d8:	cset	w9, eq  // eq = none
  4070dc:	orr	w9, w27, w9
  4070e0:	bic	w20, w22, w8
  4070e4:	tbnz	w9, #0, 40727c <__fxstatat@plt+0x418c>
  4070e8:	ldr	w8, [x19, #136]
  4070ec:	tst	w8, #0xff
  4070f0:	b.eq	407304 <__fxstatat@plt+0x4214>  // b.none
  4070f4:	ldr	x1, [x19, #112]
  4070f8:	add	x2, x19, #0xb0
  4070fc:	mov	w0, wzr
  407100:	bl	402f30 <__lxstat@plt>
  407104:	cbz	w0, 407304 <__fxstatat@plt+0x4214>
  407108:	bl	403040 <__errno_location@plt>
  40710c:	ldr	w21, [x0]
  407110:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407114:	add	x1, x1, #0xa06
  407118:	mov	w2, #0x5                   	// #5
  40711c:	mov	x0, xzr
  407120:	bl	402f90 <dcgettext@plt>
  407124:	ldr	x1, [x19, #112]
  407128:	mov	x22, x0
  40712c:	mov	w0, #0x4                   	// #4
  407130:	b	4062ac <__fxstatat@plt+0x31bc>
  407134:	bl	403040 <__errno_location@plt>
  407138:	ldr	w23, [x0]
  40713c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407140:	add	x1, x1, #0xe1d
  407144:	b	406450 <__fxstatat@plt+0x3360>
  407148:	mov	x0, x25
  40714c:	bl	402e10 <free@plt>
  407150:	ldrb	w8, [x21, #37]
  407154:	cbnz	w8, 407420 <__fxstatat@plt+0x4330>
  407158:	ldrb	w8, [x21, #29]
  40715c:	mov	x20, x21
  407160:	cbz	w8, 4071d0 <__fxstatat@plt+0x40e0>
  407164:	ldr	w1, [x19, #328]
  407168:	ldr	w2, [x19, #332]
  40716c:	ldr	x0, [x19, #112]
  407170:	bl	402de0 <lchown@plt>
  407174:	cbz	w0, 4071d0 <__fxstatat@plt+0x40e0>
  407178:	bl	403040 <__errno_location@plt>
  40717c:	ldr	w23, [x0]
  407180:	cmp	w23, #0x16
  407184:	b.eq	407190 <__fxstatat@plt+0x40a0>  // b.none
  407188:	cmp	w23, #0x1
  40718c:	b.ne	407198 <__fxstatat@plt+0x40a8>  // b.any
  407190:	ldrb	w8, [x20, #26]
  407194:	cbz	w8, 4071d0 <__fxstatat@plt+0x40e0>
  407198:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40719c:	add	x1, x1, #0xe59
  4071a0:	mov	w2, #0x5                   	// #5
  4071a4:	mov	x0, xzr
  4071a8:	bl	402f90 <dcgettext@plt>
  4071ac:	ldr	x3, [x19, #112]
  4071b0:	mov	x2, x0
  4071b4:	mov	w0, wzr
  4071b8:	mov	w1, w23
  4071bc:	bl	402950 <error@plt>
  4071c0:	ldrb	w8, [x20, #36]
  4071c4:	cbz	w8, 4071d0 <__fxstatat@plt+0x40e0>
  4071c8:	mov	x21, x20
  4071cc:	b	406254 <__fxstatat@plt+0x3164>
  4071d0:	ldr	w9, [x19, #172]
  4071d4:	ldr	w25, [x19, #144]
  4071d8:	mov	w8, #0x1                   	// #1
  4071dc:	mov	w26, wzr
  4071e0:	mov	w27, wzr
  4071e4:	mov	w28, #0x1                   	// #1
  4071e8:	str	w8, [x19, #160]
  4071ec:	add	x23, x19, #0x130
  4071f0:	mov	x21, x20
  4071f4:	b	406a98 <__fxstatat@plt+0x39a8>
  4071f8:	tbnz	w20, #31, 407284 <__fxstatat@plt+0x4194>
  4071fc:	ldr	x8, [x19, #120]
  407200:	ldrb	w8, [x8, #37]
  407204:	cbz	w8, 407284 <__fxstatat@plt+0x4194>
  407208:	ldr	x21, [x19, #120]
  40720c:	ldrb	w8, [x21, #35]
  407210:	cbz	w8, 40721c <__fxstatat@plt+0x412c>
  407214:	ldrb	w8, [x21, #38]
  407218:	cbz	w8, 407378 <__fxstatat@plt+0x4288>
  40721c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407220:	mov	w8, #0x5f                  	// #95
  407224:	add	x1, x1, #0x9dd
  407228:	mov	w2, #0x5                   	// #5
  40722c:	mov	x0, xzr
  407230:	str	w8, [x27]
  407234:	bl	402f90 <dcgettext@plt>
  407238:	ldr	x2, [x19, #112]
  40723c:	mov	x27, x0
  407240:	mov	w1, #0x4                   	// #4
  407244:	mov	w0, wzr
  407248:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40724c:	mov	x3, x0
  407250:	mov	w1, #0x5f                  	// #95
  407254:	mov	w0, wzr
  407258:	mov	x2, x27
  40725c:	bl	402950 <error@plt>
  407260:	ldrb	w8, [x21, #38]
  407264:	cbz	w8, 4072f0 <__fxstatat@plt+0x4200>
  407268:	mov	x27, xzr
  40726c:	str	wzr, [x19, #136]
  407270:	mov	w26, wzr
  407274:	b	4075cc <__fxstatat@plt+0x44dc>
  407278:	mov	w20, wzr
  40727c:	cbz	w27, 406afc <__fxstatat@plt+0x3a0c>
  407280:	b	407314 <__fxstatat@plt+0x4224>
  407284:	ldr	w8, [x19, #76]
  407288:	tbz	w8, #31, 4072f0 <__fxstatat@plt+0x4200>
  40728c:	ldr	x8, [x19, #120]
  407290:	ldrb	w8, [x8, #22]
  407294:	cbz	w8, 4072f0 <__fxstatat@plt+0x4200>
  407298:	ldr	x0, [x19, #112]
  40729c:	bl	403080 <unlink@plt>
  4072a0:	cbz	w0, 407394 <__fxstatat@plt+0x42a4>
  4072a4:	ldr	w23, [x27]
  4072a8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4072ac:	add	x1, x1, #0x689
  4072b0:	mov	w2, #0x5                   	// #5
  4072b4:	mov	x0, xzr
  4072b8:	bl	402f90 <dcgettext@plt>
  4072bc:	ldr	x1, [x19, #112]
  4072c0:	mov	x26, x0
  4072c4:	mov	w0, #0x4                   	// #4
  4072c8:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4072cc:	mov	x3, x0
  4072d0:	mov	w0, wzr
  4072d4:	mov	w1, w23
  4072d8:	mov	x2, x26
  4072dc:	bl	402950 <error@plt>
  4072e0:	str	wzr, [x19, #136]
  4072e4:	mov	w20, wzr
  4072e8:	mov	x27, xzr
  4072ec:	b	407624 <__fxstatat@plt+0x4534>
  4072f0:	ldp	x22, x21, [x19, #112]
  4072f4:	ldr	w20, [x19, #76]
  4072f8:	str	wzr, [x19, #136]
  4072fc:	str	wzr, [x19, #160]
  407300:	b	407524 <__fxstatat@plt+0x4434>
  407304:	ldr	w8, [x19, #192]
  407308:	bics	wzr, w20, w8
  40730c:	str	w8, [x19, #56]
  407310:	b.eq	406afc <__fxstatat@plt+0x3a0c>  // b.none
  407314:	ldr	w8, [x19, #56]
  407318:	ldr	x0, [x19, #112]
  40731c:	orr	w1, w20, w8
  407320:	bl	402b20 <chmod@plt>
  407324:	cbz	w0, 406afc <__fxstatat@plt+0x3a0c>
  407328:	bl	403040 <__errno_location@plt>
  40732c:	ldr	w22, [x0]
  407330:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407334:	add	x1, x1, #0xeae
  407338:	mov	w2, #0x5                   	// #5
  40733c:	mov	x0, xzr
  407340:	bl	402f90 <dcgettext@plt>
  407344:	ldr	x1, [x19, #112]
  407348:	mov	x24, x0
  40734c:	mov	w0, #0x4                   	// #4
  407350:	bl	40cd14 <__fxstatat@plt+0x9c24>
  407354:	mov	x3, x0
  407358:	mov	w0, wzr
  40735c:	mov	w1, w22
  407360:	mov	x2, x24
  407364:	bl	402950 <error@plt>
  407368:	ldrb	w8, [x21, #36]
  40736c:	mov	w23, wzr
  407370:	cbnz	w8, 404e1c <__fxstatat@plt+0x1d2c>
  407374:	b	406afc <__fxstatat@plt+0x3a0c>
  407378:	ldr	x22, [x19, #112]
  40737c:	ldr	w20, [x19, #76]
  407380:	mov	w8, #0x5f                  	// #95
  407384:	str	wzr, [x19, #136]
  407388:	str	wzr, [x19, #160]
  40738c:	str	w8, [x27]
  407390:	b	407524 <__fxstatat@plt+0x4434>
  407394:	ldr	x8, [x19, #120]
  407398:	ldrb	w8, [x8, #46]
  40739c:	cbz	w8, 4073d4 <__fxstatat@plt+0x42e4>
  4073a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4073a4:	add	x1, x1, #0x993
  4073a8:	mov	w2, #0x5                   	// #5
  4073ac:	mov	x0, xzr
  4073b0:	bl	402f90 <dcgettext@plt>
  4073b4:	ldr	x1, [x19, #112]
  4073b8:	mov	x23, x0
  4073bc:	mov	w0, #0x4                   	// #4
  4073c0:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4073c4:	mov	x2, x0
  4073c8:	mov	w0, #0x1                   	// #1
  4073cc:	mov	x1, x23
  4073d0:	bl	402ba0 <__printf_chk@plt>
  4073d4:	ldp	x22, x21, [x19, #112]
  4073d8:	ldr	w9, [x19, #144]
  4073dc:	ldrb	w8, [x21, #33]
  4073e0:	str	w9, [x19, #160]
  4073e4:	cbz	w8, 407450 <__fxstatat@plt+0x4360>
  4073e8:	ldr	x0, [x19, #96]
  4073ec:	mov	w3, #0x1                   	// #1
  4073f0:	mov	w8, #0x1                   	// #1
  4073f4:	mov	x1, x22
  4073f8:	mov	x4, x21
  4073fc:	str	w8, [x19, #136]
  407400:	bl	404acc <__fxstatat@plt+0x19dc>
  407404:	ldr	w8, [x19, #144]
  407408:	str	w8, [x19, #160]
  40740c:	tbz	w0, #0, 4066f8 <__fxstatat@plt+0x3608>
  407410:	b	407450 <__fxstatat@plt+0x4360>
  407414:	mov	w1, #0xa                   	// #10
  407418:	bl	402d20 <__overflow@plt>
  40741c:	b	4068b4 <__fxstatat@plt+0x37c4>
  407420:	bl	403040 <__errno_location@plt>
  407424:	mov	w8, #0x5f                  	// #95
  407428:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40742c:	str	w8, [x0]
  407430:	add	x1, x1, #0x11d
  407434:	mov	w2, #0x5                   	// #5
  407438:	mov	x0, xzr
  40743c:	bl	402f90 <dcgettext@plt>
  407440:	mov	x2, x0
  407444:	mov	w0, #0x1                   	// #1
  407448:	mov	w1, #0x5f                  	// #95
  40744c:	bl	402950 <error@plt>
  407450:	ldr	w8, [x19, #152]
  407454:	ldr	w9, [x19, #160]
  407458:	mov	w1, #0xc1                  	// #193
  40745c:	mov	x0, x22
  407460:	bic	w27, w8, w9
  407464:	mov	w2, w27
  407468:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  40746c:	mov	w20, w0
  407470:	bl	403040 <__errno_location@plt>
  407474:	ldr	w23, [x0]
  407478:	tbz	w20, #31, 4074dc <__fxstatat@plt+0x43ec>
  40747c:	cmp	w23, #0x11
  407480:	b.ne	4074dc <__fxstatat@plt+0x43ec>  // b.any
  407484:	ldrb	w8, [x24]
  407488:	cbnz	w8, 4074d8 <__fxstatat@plt+0x43e8>
  40748c:	mov	x28, x0
  407490:	add	x2, x19, #0x1b0
  407494:	mov	w0, wzr
  407498:	mov	x1, x22
  40749c:	bl	402f30 <__lxstat@plt>
  4074a0:	cbnz	w0, 4074d8 <__fxstatat@plt+0x43e8>
  4074a4:	ldr	w8, [x19, #448]
  4074a8:	and	w8, w8, #0xf000
  4074ac:	cmp	w8, #0xa, lsl #12
  4074b0:	b.ne	4074d8 <__fxstatat@plt+0x43e8>  // b.any
  4074b4:	ldrb	w8, [x21, #48]
  4074b8:	cbz	w8, 407bcc <__fxstatat@plt+0x4adc>
  4074bc:	mov	w1, #0x41                  	// #65
  4074c0:	mov	x0, x22
  4074c4:	mov	w2, w27
  4074c8:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  4074cc:	ldr	w23, [x28]
  4074d0:	mov	w20, w0
  4074d4:	b	4074dc <__fxstatat@plt+0x43ec>
  4074d8:	mov	w23, #0x11                  	// #17
  4074dc:	cmp	w23, #0x15
  4074e0:	mov	w8, #0x1                   	// #1
  4074e4:	str	w8, [x19, #136]
  4074e8:	b.ne	407524 <__fxstatat@plt+0x4434>  // b.any
  4074ec:	tbz	w20, #31, 407524 <__fxstatat@plt+0x4434>
  4074f0:	ldrb	w8, [x22]
  4074f4:	cbnz	w8, 407500 <__fxstatat@plt+0x4410>
  4074f8:	mov	w23, #0x15                  	// #21
  4074fc:	b	40751c <__fxstatat@plt+0x442c>
  407500:	mov	x0, x22
  407504:	bl	402920 <strlen@plt>
  407508:	add	x8, x0, x22
  40750c:	ldurb	w8, [x8, #-1]
  407510:	mov	w9, #0x14                  	// #20
  407514:	cmp	w8, #0x2f
  407518:	cinc	w23, w9, ne  // ne = any
  40751c:	mov	w8, #0x1                   	// #1
  407520:	str	w8, [x19, #136]
  407524:	tbz	w20, #31, 407568 <__fxstatat@plt+0x4478>
  407528:	ldr	w8, [x19, #136]
  40752c:	tst	w8, #0xff
  407530:	b.ne	407544 <__fxstatat@plt+0x4454>  // b.any
  407534:	cmp	w23, #0x2
  407538:	b.ne	407544 <__fxstatat@plt+0x4454>  // b.any
  40753c:	ldrb	w8, [x24]
  407540:	cbz	w8, 407450 <__fxstatat@plt+0x4360>
  407544:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407548:	add	x1, x1, #0x31
  40754c:	mov	w2, #0x5                   	// #5
  407550:	mov	x0, xzr
  407554:	bl	402f90 <dcgettext@plt>
  407558:	mov	x26, x0
  40755c:	mov	w0, #0x4                   	// #4
  407560:	mov	x1, x22
  407564:	b	40604c <__fxstatat@plt+0x2f5c>
  407568:	sub	x2, x29, #0xa0
  40756c:	mov	w0, wzr
  407570:	mov	w1, w20
  407574:	str	x21, [x19, #120]
  407578:	str	w20, [x19, #76]
  40757c:	bl	402f80 <__fxstat@plt>
  407580:	cbz	w0, 40762c <__fxstatat@plt+0x453c>
  407584:	bl	403040 <__errno_location@plt>
  407588:	ldr	w23, [x0]
  40758c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407590:	add	x1, x1, #0xfc1
  407594:	mov	w2, #0x5                   	// #5
  407598:	mov	x0, xzr
  40759c:	bl	402f90 <dcgettext@plt>
  4075a0:	ldr	x1, [x19, #112]
  4075a4:	mov	x27, x0
  4075a8:	mov	w0, #0x4                   	// #4
  4075ac:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4075b0:	mov	x3, x0
  4075b4:	mov	w0, wzr
  4075b8:	mov	w1, w23
  4075bc:	mov	x2, x27
  4075c0:	bl	402950 <error@plt>
  4075c4:	mov	w26, wzr
  4075c8:	mov	x27, xzr
  4075cc:	ldr	w0, [x19, #76]
  4075d0:	bl	402ca0 <close@plt>
  4075d4:	tbnz	w0, #31, 4075e0 <__fxstatat@plt+0x44f0>
  4075d8:	and	w20, w26, #0x1
  4075dc:	b	407624 <__fxstatat@plt+0x4534>
  4075e0:	bl	403040 <__errno_location@plt>
  4075e4:	ldr	w23, [x0]
  4075e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4075ec:	add	x1, x1, #0x7e
  4075f0:	mov	w2, #0x5                   	// #5
  4075f4:	mov	x0, xzr
  4075f8:	bl	402f90 <dcgettext@plt>
  4075fc:	ldr	x1, [x19, #112]
  407600:	mov	x26, x0
  407604:	mov	w0, #0x4                   	// #4
  407608:	bl	40cd14 <__fxstatat@plt+0x9c24>
  40760c:	mov	x3, x0
  407610:	mov	w0, wzr
  407614:	mov	w1, w23
  407618:	mov	x2, x26
  40761c:	bl	402950 <error@plt>
  407620:	mov	w20, wzr
  407624:	ldr	x21, [x19, #120]
  407628:	b	406700 <__fxstatat@plt+0x3610>
  40762c:	cbz	w26, 4076c4 <__fxstatat@plt+0x45d4>
  407630:	ldr	x8, [x19, #120]
  407634:	ldr	w8, [x8, #56]
  407638:	cbz	w8, 4077dc <__fxstatat@plt+0x46ec>
  40763c:	ldr	w0, [x19, #76]
  407640:	mov	w1, #0x9409                	// #37897
  407644:	movk	w1, #0x4004, lsl #16
  407648:	mov	w2, w25
  40764c:	bl	4030c0 <ioctl@plt>
  407650:	cbz	w0, 4076c4 <__fxstatat@plt+0x45d4>
  407654:	ldr	x8, [x19, #120]
  407658:	ldr	w8, [x8, #56]
  40765c:	cmp	w8, #0x2
  407660:	b.ne	4077dc <__fxstatat@plt+0x46ec>  // b.any
  407664:	bl	403040 <__errno_location@plt>
  407668:	ldr	w23, [x0]
  40766c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407670:	add	x1, x1, #0x4f
  407674:	mov	w2, #0x5                   	// #5
  407678:	mov	x0, xzr
  40767c:	bl	402f90 <dcgettext@plt>
  407680:	ldr	x2, [x19, #112]
  407684:	mov	x27, x0
  407688:	mov	w1, #0x4                   	// #4
  40768c:	mov	w0, wzr
  407690:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  407694:	ldr	x2, [x19, #96]
  407698:	mov	x28, x0
  40769c:	mov	w0, #0x1                   	// #1
  4076a0:	mov	w1, #0x4                   	// #4
  4076a4:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  4076a8:	mov	x4, x0
  4076ac:	mov	w0, wzr
  4076b0:	mov	w1, w23
  4076b4:	mov	x2, x27
  4076b8:	mov	x3, x28
  4076bc:	bl	402950 <error@plt>
  4076c0:	b	4075c4 <__fxstatat@plt+0x44d4>
  4076c4:	mov	x27, xzr
  4076c8:	ldr	x8, [x19, #120]
  4076cc:	ldrb	w8, [x8, #31]
  4076d0:	cbz	w8, 407744 <__fxstatat@plt+0x4654>
  4076d4:	add	x8, x19, #0x130
  4076d8:	ldur	q0, [x8, #72]
  4076dc:	ldur	q1, [x8, #88]
  4076e0:	ldr	w0, [x19, #76]
  4076e4:	ldr	x1, [x19, #112]
  4076e8:	add	x2, x19, #0x1b0
  4076ec:	stp	q0, q1, [x19, #432]
  4076f0:	bl	40e23c <__fxstatat@plt+0xb14c>
  4076f4:	cbz	w0, 407744 <__fxstatat@plt+0x4654>
  4076f8:	bl	403040 <__errno_location@plt>
  4076fc:	ldr	w23, [x0]
  407700:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  407704:	add	x1, x1, #0xe96
  407708:	mov	w2, #0x5                   	// #5
  40770c:	mov	x0, xzr
  407710:	bl	402f90 <dcgettext@plt>
  407714:	ldr	x1, [x19, #112]
  407718:	mov	x28, x0
  40771c:	mov	w0, #0x4                   	// #4
  407720:	bl	40cd14 <__fxstatat@plt+0x9c24>
  407724:	mov	x3, x0
  407728:	mov	w0, wzr
  40772c:	mov	w1, w23
  407730:	mov	x2, x28
  407734:	bl	402950 <error@plt>
  407738:	ldr	x8, [x19, #120]
  40773c:	ldrb	w8, [x8, #36]
  407740:	cbnz	w8, 408044 <__fxstatat@plt+0x4f54>
  407744:	ldr	x8, [x19, #120]
  407748:	ldrb	w8, [x8, #29]
  40774c:	cbz	w8, 4077a8 <__fxstatat@plt+0x46b8>
  407750:	ldr	w8, [x19, #328]
  407754:	ldur	w9, [x29, #-136]
  407758:	cmp	w8, w9
  40775c:	b.ne	407770 <__fxstatat@plt+0x4680>  // b.any
  407760:	ldr	w8, [x19, #332]
  407764:	ldur	w9, [x29, #-132]
  407768:	cmp	w8, w9
  40776c:	b.eq	4077a8 <__fxstatat@plt+0x46b8>  // b.none
  407770:	ldr	w8, [x19, #136]
  407774:	ldp	x1, x0, [x19, #112]
  407778:	ldr	w2, [x19, #76]
  40777c:	add	x3, x19, #0x130
  407780:	tst	w8, #0xff
  407784:	cset	w4, ne  // ne = any
  407788:	sub	x5, x29, #0xa0
  40778c:	bl	408528 <__fxstatat@plt+0x5438>
  407790:	cmn	w0, #0x1
  407794:	b.eq	408044 <__fxstatat@plt+0x4f54>  // b.none
  407798:	cbnz	w0, 4077a8 <__fxstatat@plt+0x46b8>
  40779c:	ldr	w8, [x19, #64]
  4077a0:	and	w8, w8, #0xfffff1ff
  4077a4:	str	w8, [x19, #64]
  4077a8:	ldr	x8, [x19, #120]
  4077ac:	ldrb	w8, [x8, #39]
  4077b0:	cbz	w8, 407b68 <__fxstatat@plt+0x4a78>
  4077b4:	ldurb	w8, [x29, #-144]
  4077b8:	tbnz	w8, #7, 407b60 <__fxstatat@plt+0x4a70>
  4077bc:	bl	402990 <geteuid@plt>
  4077c0:	cbz	w0, 407b60 <__fxstatat@plt+0x4a70>
  4077c4:	ldr	w8, [x19, #76]
  4077c8:	tbnz	w8, #31, 407c18 <__fxstatat@plt+0x4b28>
  4077cc:	ldr	w0, [x19, #76]
  4077d0:	mov	w1, #0x180                 	// #384
  4077d4:	bl	402c00 <fchmod@plt>
  4077d8:	b	407c24 <__fxstatat@plt+0x4b34>
  4077dc:	bl	402c60 <getpagesize@plt>
  4077e0:	ldur	w8, [x29, #-104]
  4077e4:	mov	w9, #0x20000               	// #131072
  4077e8:	mov	w23, w0
  4077ec:	mov	w3, #0x2                   	// #2
  4077f0:	cmp	w8, #0x20, lsl #12
  4077f4:	csel	w9, w8, w9, gt
  4077f8:	str	x9, [x19, #56]
  4077fc:	cmp	w8, #0x0
  407800:	mov	w9, #0x200                 	// #512
  407804:	mov	w0, w25
  407808:	mov	x1, xzr
  40780c:	mov	x2, xzr
  407810:	csel	w20, w8, w9, gt
  407814:	bl	40a180 <__fxstatat@plt+0x7090>
  407818:	ldr	w8, [x19, #576]
  40781c:	and	w27, w8, #0xf000
  407820:	cmp	w27, #0x8, lsl #12
  407824:	b.ne	407848 <__fxstatat@plt+0x4758>  // b.any
  407828:	ldr	x8, [x19, #608]
  40782c:	ldr	x9, [x19, #624]
  407830:	add	x10, x8, #0x1ff
  407834:	cmp	x8, #0x0
  407838:	csel	x8, x10, x8, lt  // lt = tstop
  40783c:	cmp	x9, x8, asr #9
  407840:	cset	w22, lt  // lt = tstop
  407844:	b	40784c <__fxstatat@plt+0x475c>
  407848:	mov	w22, wzr
  40784c:	ldur	w8, [x29, #-144]
  407850:	sxtw	x26, w23
  407854:	and	w8, w8, #0xf000
  407858:	cmp	w8, #0x8, lsl #12
  40785c:	b.ne	407888 <__fxstatat@plt+0x4798>  // b.any
  407860:	ldr	x8, [x19, #120]
  407864:	ldr	w9, [x8, #12]
  407868:	cmp	w9, #0x2
  40786c:	cset	w8, eq  // eq = none
  407870:	cmp	w9, #0x3
  407874:	mov	w9, #0x1                   	// #1
  407878:	str	w9, [x19, #20]
  40787c:	b.eq	4078e8 <__fxstatat@plt+0x47f8>  // b.none
  407880:	and	w8, w22, w8
  407884:	tbnz	w8, #0, 4078e8 <__fxstatat@plt+0x47f8>
  407888:	ldr	w8, [x19, #616]
  40788c:	ldr	x21, [x19, #56]
  407890:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407894:	sub	x23, x9, x26
  407898:	cmp	w8, #0x20, lsl #12
  40789c:	mov	w9, #0x20000               	// #131072
  4078a0:	csel	w0, w8, w9, gt
  4078a4:	mov	x1, x21
  4078a8:	mov	x2, x23
  4078ac:	bl	409d50 <__fxstatat@plt+0x6c60>
  4078b0:	ldr	x8, [x19, #608]
  4078b4:	mov	w9, #0x8000                	// #32768
  4078b8:	str	wzr, [x19, #20]
  4078bc:	cmp	x8, x21
  4078c0:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  4078c4:	csinc	x8, x21, x8, ne  // ne = any
  4078c8:	add	x8, x0, x8
  4078cc:	sub	x8, x8, #0x1
  4078d0:	udiv	x8, x8, x0
  4078d4:	mul	x8, x8, x0
  4078d8:	sub	x9, x8, #0x1
  4078dc:	cmp	x9, x23
  4078e0:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  4078e4:	str	x8, [x19, #56]
  4078e8:	sxtw	x8, w20
  4078ec:	str	x8, [x19, #8]
  4078f0:	ldr	x8, [x19, #56]
  4078f4:	add	x0, x8, x26
  4078f8:	bl	40f20c <__fxstatat@plt+0xc11c>
  4078fc:	add	x8, x0, x26
  407900:	sub	x8, x8, #0x1
  407904:	udiv	x8, x8, x26
  407908:	mov	x27, x0
  40790c:	mul	x8, x8, x26
  407910:	str	x8, [x19, #40]
  407914:	cbz	w22, 407f90 <__fxstatat@plt+0x4ea0>
  407918:	ldr	x8, [x19, #608]
  40791c:	str	x8, [x19, #48]
  407920:	mov	w8, #0x1                   	// #1
  407924:	str	w8, [x19, #36]
  407928:	ldr	w8, [x19, #20]
  40792c:	cbz	w8, 40793c <__fxstatat@plt+0x484c>
  407930:	ldr	x8, [x19, #120]
  407934:	ldr	w8, [x8, #12]
  407938:	str	w8, [x19, #36]
  40793c:	add	x1, x19, #0x1b0
  407940:	mov	w0, w25
  407944:	bl	408e4c <__fxstatat@plt+0x5d5c>
  407948:	ldr	w8, [x19, #36]
  40794c:	mov	x26, xzr
  407950:	mov	x28, xzr
  407954:	mov	x21, xzr
  407958:	cmp	w8, #0x3
  40795c:	ldr	x8, [x19, #8]
  407960:	mov	w20, #0x1                   	// #1
  407964:	csel	w8, w8, wzr, eq  // eq = none
  407968:	sxtw	x8, w8
  40796c:	str	x8, [x19, #24]
  407970:	add	x0, x19, #0x1b0
  407974:	bl	408e6c <__fxstatat@plt+0x5d7c>
  407978:	tbz	w0, #0, 407e28 <__fxstatat@plt+0x4d38>
  40797c:	ldr	x8, [x19, #456]
  407980:	cbz	x8, 407b44 <__fxstatat@plt+0x4a54>
  407984:	mov	x20, xzr
  407988:	ldr	x8, [x19, #472]
  40798c:	mov	w9, #0x18                  	// #24
  407990:	ldr	x14, [x19, #48]
  407994:	mov	x11, x21
  407998:	madd	x8, x20, x9, x8
  40799c:	ldp	x9, x8, [x8]
  4079a0:	mov	x10, x26
  4079a4:	add	x12, x8, x9
  4079a8:	cmp	x9, x14
  4079ac:	csel	x13, x14, x9, gt
  4079b0:	cmp	x12, x14
  4079b4:	sub	x12, x14, x13
  4079b8:	csel	x9, x13, x9, gt
  4079bc:	csel	x26, x12, x8, gt
  4079c0:	sub	x8, x9, x11
  4079c4:	mov	x21, x9
  4079c8:	subs	x23, x8, x10
  4079cc:	b.eq	407a8c <__fxstatat@plt+0x499c>  // b.none
  4079d0:	mov	w0, w25
  4079d4:	mov	x1, x21
  4079d8:	mov	w2, wzr
  4079dc:	bl	402a60 <lseek@plt>
  4079e0:	tbnz	x0, #63, 407df8 <__fxstatat@plt+0x4d08>
  4079e4:	ldr	w8, [x19, #36]
  4079e8:	cmp	w8, #0x1
  4079ec:	b.ne	407a94 <__fxstatat@plt+0x49a4>  // b.any
  4079f0:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4079f4:	ldr	x8, [x8, #1280]
  4079f8:	cbnz	x8, 407a44 <__fxstatat@plt+0x4954>
  4079fc:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a00:	ldrb	w8, [x8, #1288]
  407a04:	mov	w9, #0x400                 	// #1024
  407a08:	mov	w1, #0x1                   	// #1
  407a0c:	cmp	w8, #0x0
  407a10:	mov	w8, #0x20000               	// #131072
  407a14:	csel	x0, x9, x8, ne  // ne = any
  407a18:	bl	40f830 <__fxstatat@plt+0xc740>
  407a1c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a20:	str	x0, [x8, #1280]
  407a24:	cbnz	x0, 407a44 <__fxstatat@plt+0x4954>
  407a28:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  407a2c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a30:	add	x9, x9, #0x509
  407a34:	str	x9, [x8, #1280]
  407a38:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a3c:	mov	w9, #0x1                   	// #1
  407a40:	strb	w9, [x8, #1288]
  407a44:	cbz	x23, 407a8c <__fxstatat@plt+0x499c>
  407a48:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a4c:	ldrb	w8, [x8, #1288]
  407a50:	mov	w9, #0x400                 	// #1024
  407a54:	ldr	w0, [x19, #76]
  407a58:	cmp	w8, #0x0
  407a5c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407a60:	ldr	x1, [x8, #1280]
  407a64:	mov	w8, #0x20000               	// #131072
  407a68:	csel	x8, x9, x8, ne  // ne = any
  407a6c:	cmp	x8, x23
  407a70:	csel	x28, x8, x23, cc  // cc = lo, ul, last
  407a74:	mov	x2, x28
  407a78:	bl	40a608 <__fxstatat@plt+0x7518>
  407a7c:	cmp	x0, x28
  407a80:	sub	x23, x23, x28
  407a84:	b.eq	407a44 <__fxstatat@plt+0x4954>  // b.none
  407a88:	b	407b70 <__fxstatat@plt+0x4a80>
  407a8c:	mov	w22, wzr
  407a90:	b	407ab8 <__fxstatat@plt+0x49c8>
  407a94:	ldr	w8, [x19, #36]
  407a98:	ldr	w0, [x19, #76]
  407a9c:	ldr	x1, [x19, #112]
  407aa0:	mov	x3, x23
  407aa4:	cmp	w8, #0x3
  407aa8:	cset	w2, eq  // eq = none
  407aac:	bl	408a3c <__fxstatat@plt+0x594c>
  407ab0:	tbz	w0, #0, 407bb4 <__fxstatat@plt+0x4ac4>
  407ab4:	mov	w22, #0x1                   	// #1
  407ab8:	sub	sp, sp, #0x20
  407abc:	ldr	w1, [x19, #76]
  407ac0:	ldr	x2, [x19, #40]
  407ac4:	ldr	x3, [x19, #56]
  407ac8:	ldr	x4, [x19, #24]
  407acc:	ldr	x6, [x19, #96]
  407ad0:	ldr	x7, [x19, #112]
  407ad4:	sub	x8, x29, #0x1c
  407ad8:	str	x8, [sp, #16]
  407adc:	sub	x8, x29, #0x18
  407ae0:	mov	w5, #0x1                   	// #1
  407ae4:	mov	w0, w25
  407ae8:	stp	x26, x8, [sp]
  407aec:	bl	40870c <__fxstatat@plt+0x561c>
  407af0:	add	sp, sp, #0x20
  407af4:	tbz	w0, #0, 407bb4 <__fxstatat@plt+0x4ac4>
  407af8:	ldur	x8, [x29, #-24]
  407afc:	ldr	x10, [x19, #48]
  407b00:	ldurb	w9, [x29, #-28]
  407b04:	add	x28, x8, x21
  407b08:	cmp	x28, x10
  407b0c:	b.eq	407b2c <__fxstatat@plt+0x4a3c>  // b.none
  407b10:	ldr	x10, [x19, #456]
  407b14:	add	w20, w20, #0x1
  407b18:	cmp	x10, x20
  407b1c:	b.hi	407988 <__fxstatat@plt+0x4898>  // b.pmore
  407b20:	cmp	x8, #0x0
  407b24:	csel	w8, w22, w9, eq  // eq = none
  407b28:	b	407b40 <__fxstatat@plt+0x4a50>
  407b2c:	ldr	x28, [x19, #48]
  407b30:	cmp	x8, #0x0
  407b34:	csel	w8, w22, w9, eq  // eq = none
  407b38:	mov	w9, #0x1                   	// #1
  407b3c:	strb	w9, [x19, #465]
  407b40:	and	w20, w8, #0x1
  407b44:	ldr	x0, [x19, #472]
  407b48:	bl	402e10 <free@plt>
  407b4c:	ldrb	w8, [x19, #465]
  407b50:	str	xzr, [x19, #472]
  407b54:	str	xzr, [x19, #456]
  407b58:	cbz	w8, 407970 <__fxstatat@plt+0x4880>
  407b5c:	b	407e30 <__fxstatat@plt+0x4d40>
  407b60:	mov	w20, wzr
  407b64:	b	407c2c <__fxstatat@plt+0x4b3c>
  407b68:	mov	w26, #0x1                   	// #1
  407b6c:	b	407d44 <__fxstatat@plt+0x4c54>
  407b70:	bl	403040 <__errno_location@plt>
  407b74:	ldr	w23, [x0]
  407b78:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407b7c:	add	x1, x1, #0xc0
  407b80:	mov	w2, #0x5                   	// #5
  407b84:	mov	x0, xzr
  407b88:	bl	402f90 <dcgettext@plt>
  407b8c:	ldr	x2, [x19, #112]
  407b90:	mov	x28, x0
  407b94:	mov	w1, #0x3                   	// #3
  407b98:	mov	w0, wzr
  407b9c:	bl	40cf40 <__fxstatat@plt+0x9e50>
  407ba0:	mov	x3, x0
  407ba4:	mov	w0, wzr
  407ba8:	mov	w1, w23
  407bac:	mov	x2, x28
  407bb0:	bl	402950 <error@plt>
  407bb4:	ldr	x0, [x19, #472]
  407bb8:	bl	402e10 <free@plt>
  407bbc:	str	xzr, [x19, #472]
  407bc0:	str	xzr, [x19, #456]
  407bc4:	mov	w26, wzr
  407bc8:	b	4075cc <__fxstatat@plt+0x44dc>
  407bcc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407bd0:	add	x1, x1, #0x9
  407bd4:	mov	w2, #0x5                   	// #5
  407bd8:	mov	x0, xzr
  407bdc:	bl	402f90 <dcgettext@plt>
  407be0:	mov	x23, x0
  407be4:	mov	w0, #0x4                   	// #4
  407be8:	mov	x1, x22
  407bec:	bl	40cd14 <__fxstatat@plt+0x9c24>
  407bf0:	mov	x3, x0
  407bf4:	mov	w0, wzr
  407bf8:	mov	w1, wzr
  407bfc:	mov	x2, x23
  407c00:	bl	402950 <error@plt>
  407c04:	mov	w8, #0x1                   	// #1
  407c08:	mov	w20, wzr
  407c0c:	mov	x27, xzr
  407c10:	str	w8, [x19, #136]
  407c14:	b	406700 <__fxstatat@plt+0x3610>
  407c18:	ldr	x0, [x19, #112]
  407c1c:	mov	w1, #0x180                 	// #384
  407c20:	bl	402b20 <chmod@plt>
  407c24:	cmp	w0, #0x0
  407c28:	cset	w20, eq  // eq = none
  407c2c:	ldr	x8, [x19, #120]
  407c30:	ldrb	w8, [x8, #35]
  407c34:	cbz	w8, 407c48 <__fxstatat@plt+0x4b58>
  407c38:	ldr	x8, [x19, #120]
  407c3c:	ldrb	w8, [x8, #40]
  407c40:	cbz	w8, 407c50 <__fxstatat@plt+0x4b60>
  407c44:	mov	w8, wzr
  407c48:	mov	w9, #0x1                   	// #1
  407c4c:	b	407c64 <__fxstatat@plt+0x4b74>
  407c50:	ldr	x8, [x19, #120]
  407c54:	mov	w9, wzr
  407c58:	ldrb	w8, [x8, #41]
  407c5c:	cmp	w8, #0x0
  407c60:	cset	w8, eq  // eq = none
  407c64:	ldr	x10, [x19, #120]
  407c68:	adrp	x4, 408000 <__fxstatat@plt+0x4f10>
  407c6c:	add	x4, x4, #0xc38
  407c70:	ldrb	w10, [x10, #37]
  407c74:	cbnz	w10, 407c88 <__fxstatat@plt+0x4b98>
  407c78:	ldr	x10, [x19, #120]
  407c7c:	ldrb	w10, [x10, #33]
  407c80:	cmp	w10, #0x0
  407c84:	csel	x4, xzr, x4, eq  // eq = none
  407c88:	ldr	w14, [x19, #76]
  407c8c:	adrp	x10, 408000 <__fxstatat@plt+0x4f10>
  407c90:	adrp	x11, 408000 <__fxstatat@plt+0x4f10>
  407c94:	add	x10, x10, #0xb94
  407c98:	add	x11, x11, #0xb0c
  407c9c:	cmp	w9, #0x0
  407ca0:	orr	w8, w9, w8
  407ca4:	adrp	x12, 408000 <__fxstatat@plt+0x4f10>
  407ca8:	adrp	x13, 408000 <__fxstatat@plt+0x4f10>
  407cac:	add	x9, x19, #0x1b0
  407cb0:	csel	x10, x11, x10, ne  // ne = any
  407cb4:	cmp	w8, #0x0
  407cb8:	add	x12, x12, #0xc2c
  407cbc:	add	x13, x13, #0xc34
  407cc0:	orr	w14, w14, w25
  407cc4:	csel	x5, x9, xzr, ne  // ne = any
  407cc8:	stp	x12, x13, [x19, #440]
  407ccc:	str	x10, [x19, #432]
  407cd0:	tbnz	w14, #31, 407cec <__fxstatat@plt+0x4bfc>
  407cd4:	ldr	x0, [x19, #96]
  407cd8:	ldr	x2, [x19, #112]
  407cdc:	ldr	w3, [x19, #76]
  407ce0:	mov	w1, w25
  407ce4:	bl	402e50 <attr_copy_fd@plt>
  407ce8:	b	407d00 <__fxstatat@plt+0x4c10>
  407cec:	ldr	x0, [x19, #96]
  407cf0:	ldr	x1, [x19, #112]
  407cf4:	mov	x2, x4
  407cf8:	mov	x3, x5
  407cfc:	bl	402ed0 <attr_copy_file@plt>
  407d00:	cbz	w0, 407d14 <__fxstatat@plt+0x4c24>
  407d04:	ldr	x8, [x19, #120]
  407d08:	ldrb	w8, [x8, #40]
  407d0c:	eor	w26, w8, #0x1
  407d10:	b	407d18 <__fxstatat@plt+0x4c28>
  407d14:	mov	w26, #0x1                   	// #1
  407d18:	cbz	w20, 407d44 <__fxstatat@plt+0x4c54>
  407d1c:	ldr	w8, [x19, #152]
  407d20:	ldr	w9, [x19, #160]
  407d24:	bic	w1, w8, w9
  407d28:	ldr	w8, [x19, #76]
  407d2c:	tbnz	w8, #31, 407d3c <__fxstatat@plt+0x4c4c>
  407d30:	ldr	w0, [x19, #76]
  407d34:	bl	402c00 <fchmod@plt>
  407d38:	b	407d44 <__fxstatat@plt+0x4c54>
  407d3c:	ldr	x0, [x19, #112]
  407d40:	bl	402b20 <chmod@plt>
  407d44:	ldr	x8, [x19, #120]
  407d48:	ldrb	w8, [x8, #30]
  407d4c:	cbnz	w8, 407d58 <__fxstatat@plt+0x4c68>
  407d50:	ldrb	w8, [x24]
  407d54:	cbz	w8, 407d88 <__fxstatat@plt+0x4c98>
  407d58:	ldr	x0, [x19, #96]
  407d5c:	ldr	x2, [x19, #112]
  407d60:	ldr	w3, [x19, #76]
  407d64:	ldr	w4, [x19, #64]
  407d68:	mov	w1, w25
  407d6c:	bl	409460 <__fxstatat@plt+0x6370>
  407d70:	cbz	w0, 4075cc <__fxstatat@plt+0x44dc>
  407d74:	ldr	x8, [x19, #120]
  407d78:	ldrb	w8, [x8, #36]
  407d7c:	cmp	w8, #0x0
  407d80:	csel	w26, w26, wzr, eq  // eq = none
  407d84:	b	4075cc <__fxstatat@plt+0x44dc>
  407d88:	ldr	x8, [x19, #120]
  407d8c:	ldrb	w8, [x8, #43]
  407d90:	cbz	w8, 407da0 <__fxstatat@plt+0x4cb0>
  407d94:	ldr	x8, [x19, #120]
  407d98:	ldr	w2, [x8, #16]
  407d9c:	b	407de4 <__fxstatat@plt+0x4cf4>
  407da0:	ldr	w8, [x19, #136]
  407da4:	tst	w8, #0xff
  407da8:	b.eq	407e90 <__fxstatat@plt+0x4da0>  // b.none
  407dac:	ldr	x8, [x19, #120]
  407db0:	ldrb	w8, [x8, #32]
  407db4:	cbz	w8, 407e90 <__fxstatat@plt+0x4da0>
  407db8:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  407dbc:	ldr	w8, [x20, #1056]
  407dc0:	cmn	w8, #0x1
  407dc4:	b.ne	407ddc <__fxstatat@plt+0x4cec>  // b.any
  407dc8:	mov	w0, wzr
  407dcc:	bl	403000 <umask@plt>
  407dd0:	str	w0, [x20, #1056]
  407dd4:	bl	403000 <umask@plt>
  407dd8:	ldr	w8, [x20, #1056]
  407ddc:	mov	w9, #0x1b6                 	// #438
  407de0:	bic	w2, w9, w8
  407de4:	ldr	x0, [x19, #112]
  407de8:	ldr	w1, [x19, #76]
  407dec:	bl	409508 <__fxstatat@plt+0x6418>
  407df0:	cmp	w0, #0x0
  407df4:	b	407d80 <__fxstatat@plt+0x4c90>
  407df8:	bl	403040 <__errno_location@plt>
  407dfc:	ldr	w23, [x0]
  407e00:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407e04:	add	x1, x1, #0xb0
  407e08:	mov	w2, #0x5                   	// #5
  407e0c:	mov	x0, xzr
  407e10:	bl	402f90 <dcgettext@plt>
  407e14:	ldr	x1, [x19, #96]
  407e18:	mov	x28, x0
  407e1c:	mov	w0, #0x4                   	// #4
  407e20:	bl	40cd14 <__fxstatat@plt+0x9c24>
  407e24:	b	407ba0 <__fxstatat@plt+0x4ab0>
  407e28:	ldrb	w8, [x19, #465]
  407e2c:	cbz	w8, 407f88 <__fxstatat@plt+0x4e98>
  407e30:	ldr	x8, [x19, #48]
  407e34:	subs	x22, x8, x28
  407e38:	b.gt	407ee0 <__fxstatat@plt+0x4df0>
  407e3c:	tbnz	w20, #0, 407ee0 <__fxstatat@plt+0x4df0>
  407e40:	ldr	w8, [x19, #36]
  407e44:	cmp	w8, #0x3
  407e48:	b.ne	4076c8 <__fxstatat@plt+0x45d8>  // b.any
  407e4c:	ldr	x8, [x19, #48]
  407e50:	subs	x3, x8, x28
  407e54:	b.le	4076c8 <__fxstatat@plt+0x45d8>
  407e58:	ldr	w0, [x19, #76]
  407e5c:	mov	w1, #0x3                   	// #3
  407e60:	mov	x2, x28
  407e64:	bl	402fe0 <fallocate@plt>
  407e68:	tbz	w0, #31, 4076c8 <__fxstatat@plt+0x45d8>
  407e6c:	bl	403040 <__errno_location@plt>
  407e70:	ldr	w23, [x0]
  407e74:	cmp	w23, #0x26
  407e78:	b.eq	4076c8 <__fxstatat@plt+0x45d8>  // b.none
  407e7c:	cmp	w23, #0x5f
  407e80:	b.eq	4076c8 <__fxstatat@plt+0x45d8>  // b.none
  407e84:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407e88:	add	x1, x1, #0xd1
  407e8c:	b	40806c <__fxstatat@plt+0x4f7c>
  407e90:	ldr	w8, [x19, #160]
  407e94:	cbz	w8, 4075cc <__fxstatat@plt+0x44dc>
  407e98:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  407e9c:	ldr	w8, [x20, #1056]
  407ea0:	cmn	w8, #0x1
  407ea4:	b.ne	407ebc <__fxstatat@plt+0x4dcc>  // b.any
  407ea8:	mov	w0, wzr
  407eac:	bl	403000 <umask@plt>
  407eb0:	str	w0, [x20, #1056]
  407eb4:	bl	403000 <umask@plt>
  407eb8:	ldr	w8, [x20, #1056]
  407ebc:	ldr	w9, [x19, #160]
  407ec0:	bics	wzr, w9, w8
  407ec4:	b.eq	4075cc <__fxstatat@plt+0x44dc>  // b.none
  407ec8:	ldr	w8, [x19, #76]
  407ecc:	tbnz	w8, #31, 40808c <__fxstatat@plt+0x4f9c>
  407ed0:	ldr	w0, [x19, #76]
  407ed4:	ldr	w1, [x19, #152]
  407ed8:	bl	402c00 <fchmod@plt>
  407edc:	b	408098 <__fxstatat@plt+0x4fa8>
  407ee0:	ldr	w8, [x19, #36]
  407ee4:	cmp	w8, #0x1
  407ee8:	b.ne	40804c <__fxstatat@plt+0x4f5c>  // b.any
  407eec:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407ef0:	ldr	x8, [x8, #1280]
  407ef4:	cbnz	x8, 407f40 <__fxstatat@plt+0x4e50>
  407ef8:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407efc:	ldrb	w8, [x8, #1288]
  407f00:	mov	w9, #0x20000               	// #131072
  407f04:	mov	w1, #0x1                   	// #1
  407f08:	mov	w20, #0x1                   	// #1
  407f0c:	cmp	w8, #0x0
  407f10:	mov	w8, #0x400                 	// #1024
  407f14:	csel	x0, x8, x9, ne  // ne = any
  407f18:	bl	40f830 <__fxstatat@plt+0xc740>
  407f1c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407f20:	str	x0, [x8, #1280]
  407f24:	cbnz	x0, 407f40 <__fxstatat@plt+0x4e50>
  407f28:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  407f2c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407f30:	add	x9, x9, #0x509
  407f34:	str	x9, [x8, #1280]
  407f38:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407f3c:	strb	w20, [x8, #1288]
  407f40:	mov	w20, #0x20000               	// #131072
  407f44:	mov	w26, #0x400                 	// #1024
  407f48:	cbz	x22, 407e40 <__fxstatat@plt+0x4d50>
  407f4c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407f50:	ldrb	w8, [x8, #1288]
  407f54:	ldr	w0, [x19, #76]
  407f58:	cmp	w8, #0x0
  407f5c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  407f60:	ldr	x1, [x8, #1280]
  407f64:	csel	x8, x26, x20, ne  // ne = any
  407f68:	cmp	x8, x22
  407f6c:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407f70:	mov	x2, x23
  407f74:	bl	40a608 <__fxstatat@plt+0x7518>
  407f78:	cmp	x0, x23
  407f7c:	sub	x22, x22, x23
  407f80:	b.eq	407f48 <__fxstatat@plt+0x4e58>  // b.none
  407f84:	b	40805c <__fxstatat@plt+0x4f6c>
  407f88:	ldrb	w8, [x19, #464]
  407f8c:	cbz	w8, 4080e0 <__fxstatat@plt+0x4ff0>
  407f90:	ldr	x8, [x19, #120]
  407f94:	ldr	w9, [x19, #20]
  407f98:	ldr	w8, [x8, #12]
  407f9c:	cmp	w9, #0x0
  407fa0:	ldr	x9, [x19, #8]
  407fa4:	csel	x4, x9, xzr, ne  // ne = any
  407fa8:	cmp	w8, #0x3
  407fac:	cset	w5, eq  // eq = none
  407fb0:	sub	sp, sp, #0x20
  407fb4:	ldr	w1, [x19, #76]
  407fb8:	ldr	x2, [x19, #40]
  407fbc:	ldr	x3, [x19, #56]
  407fc0:	ldr	x6, [x19, #96]
  407fc4:	ldr	x7, [x19, #112]
  407fc8:	sub	x8, x29, #0x18
  407fcc:	add	x9, x19, #0x1b0
  407fd0:	mov	x10, #0xffffffffffffffff    	// #-1
  407fd4:	mov	w0, w25
  407fd8:	stp	x9, x8, [sp, #8]
  407fdc:	str	x10, [sp]
  407fe0:	bl	40870c <__fxstatat@plt+0x561c>
  407fe4:	add	sp, sp, #0x20
  407fe8:	tbz	w0, #0, 408044 <__fxstatat@plt+0x4f54>
  407fec:	ldurb	w8, [x29, #-24]
  407ff0:	cbz	w8, 4076c8 <__fxstatat@plt+0x45d8>
  407ff4:	ldr	x1, [x19, #432]
  407ff8:	ldr	w0, [x19, #76]
  407ffc:	bl	402fc0 <ftruncate@plt>
  408000:	tbz	w0, #31, 4076c8 <__fxstatat@plt+0x45d8>
  408004:	bl	403040 <__errno_location@plt>
  408008:	ldr	w23, [x0]
  40800c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408010:	add	x1, x1, #0x6a
  408014:	mov	w2, #0x5                   	// #5
  408018:	mov	x0, xzr
  40801c:	bl	402f90 <dcgettext@plt>
  408020:	ldr	x1, [x19, #112]
  408024:	mov	x28, x0
  408028:	mov	w0, #0x4                   	// #4
  40802c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  408030:	mov	x3, x0
  408034:	mov	w0, wzr
  408038:	mov	w1, w23
  40803c:	mov	x2, x28
  408040:	bl	402950 <error@plt>
  408044:	mov	w26, wzr
  408048:	b	4075cc <__fxstatat@plt+0x44dc>
  40804c:	ldr	w0, [x19, #76]
  408050:	ldr	x1, [x19, #48]
  408054:	bl	402fc0 <ftruncate@plt>
  408058:	cbz	w0, 407e40 <__fxstatat@plt+0x4d50>
  40805c:	bl	403040 <__errno_location@plt>
  408060:	ldr	w23, [x0]
  408064:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408068:	add	x1, x1, #0x6a
  40806c:	mov	w2, #0x5                   	// #5
  408070:	mov	x0, xzr
  408074:	bl	402f90 <dcgettext@plt>
  408078:	ldr	x1, [x19, #112]
  40807c:	mov	x28, x0
  408080:	mov	w0, #0x4                   	// #4
  408084:	bl	40cd14 <__fxstatat@plt+0x9c24>
  408088:	b	408110 <__fxstatat@plt+0x5020>
  40808c:	ldr	x0, [x19, #112]
  408090:	ldr	w1, [x19, #152]
  408094:	bl	402b20 <chmod@plt>
  408098:	cbz	w0, 4075cc <__fxstatat@plt+0x44dc>
  40809c:	bl	403040 <__errno_location@plt>
  4080a0:	ldr	w23, [x0]
  4080a4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4080a8:	add	x1, x1, #0xeae
  4080ac:	mov	w2, #0x5                   	// #5
  4080b0:	mov	x0, xzr
  4080b4:	bl	402f90 <dcgettext@plt>
  4080b8:	ldr	x1, [x19, #112]
  4080bc:	mov	x28, x0
  4080c0:	mov	w0, #0x4                   	// #4
  4080c4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4080c8:	mov	x3, x0
  4080cc:	mov	w0, wzr
  4080d0:	mov	w1, w23
  4080d4:	mov	x2, x28
  4080d8:	bl	402950 <error@plt>
  4080dc:	b	407d74 <__fxstatat@plt+0x4c84>
  4080e0:	bl	403040 <__errno_location@plt>
  4080e4:	ldr	w23, [x0]
  4080e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4080ec:	add	x1, x1, #0x91
  4080f0:	mov	w2, #0x5                   	// #5
  4080f4:	mov	x0, xzr
  4080f8:	bl	402f90 <dcgettext@plt>
  4080fc:	ldr	x2, [x19, #96]
  408100:	mov	x28, x0
  408104:	mov	w1, #0x3                   	// #3
  408108:	mov	w0, wzr
  40810c:	bl	40cf40 <__fxstatat@plt+0x9e50>
  408110:	mov	x3, x0
  408114:	mov	w0, wzr
  408118:	mov	w1, w23
  40811c:	mov	x2, x28
  408120:	bl	402950 <error@plt>
  408124:	mov	w26, wzr
  408128:	b	4075cc <__fxstatat@plt+0x44dc>
  40812c:	stp	x29, x30, [sp, #-32]!
  408130:	movi	v0.2d, #0x0
  408134:	str	x19, [sp, #16]
  408138:	mov	x29, sp
  40813c:	mov	x19, x0
  408140:	stp	q0, q0, [x0, #48]
  408144:	stp	q0, q0, [x0, #16]
  408148:	str	q0, [x0]
  40814c:	bl	402990 <geteuid@plt>
  408150:	cmp	w0, #0x0
  408154:	mov	w8, #0xffffffff            	// #-1
  408158:	cset	w9, eq  // eq = none
  40815c:	strb	w9, [x19, #27]
  408160:	strb	w9, [x19, #26]
  408164:	str	w8, [x19, #52]
  408168:	ldr	x19, [sp, #16]
  40816c:	ldp	x29, x30, [sp], #32
  408170:	ret
  408174:	stp	x29, x30, [sp, #-32]!
  408178:	str	x19, [sp, #16]
  40817c:	mov	x29, sp
  408180:	mov	x19, x0
  408184:	bl	403040 <__errno_location@plt>
  408188:	ldr	w8, [x0]
  40818c:	cmp	w8, #0x16
  408190:	b.eq	40819c <__fxstatat@plt+0x50ac>  // b.none
  408194:	cmp	w8, #0x1
  408198:	b.ne	4081ac <__fxstatat@plt+0x50bc>  // b.any
  40819c:	ldrb	w8, [x19, #26]
  4081a0:	cmp	w8, #0x0
  4081a4:	cset	w0, eq  // eq = none
  4081a8:	b	4081b0 <__fxstatat@plt+0x50c0>
  4081ac:	mov	w0, wzr
  4081b0:	ldr	x19, [sp, #16]
  4081b4:	ldp	x29, x30, [sp], #32
  4081b8:	ret
  4081bc:	stp	x29, x30, [sp, #-32]!
  4081c0:	str	x19, [sp, #16]
  4081c4:	adrp	x19, 426000 <__fxstatat@plt+0x22f10>
  4081c8:	ldr	w0, [x19, #1056]
  4081cc:	mov	x29, sp
  4081d0:	cmn	w0, #0x1
  4081d4:	b.ne	4081ec <__fxstatat@plt+0x50fc>  // b.any
  4081d8:	mov	w0, wzr
  4081dc:	bl	403000 <umask@plt>
  4081e0:	str	w0, [x19, #1056]
  4081e4:	bl	403000 <umask@plt>
  4081e8:	ldr	w0, [x19, #1056]
  4081ec:	ldr	x19, [sp, #16]
  4081f0:	ldp	x29, x30, [sp], #32
  4081f4:	ret
  4081f8:	stp	x29, x30, [sp, #-48]!
  4081fc:	stp	x20, x19, [sp, #32]
  408200:	mov	x19, x1
  408204:	mov	x20, x0
  408208:	tst	w4, #0x1
  40820c:	mov	w8, #0x400                 	// #1024
  408210:	stp	x22, x21, [sp, #16]
  408214:	mov	w22, w3
  408218:	csel	w4, w8, wzr, ne  // ne = any
  40821c:	and	w5, w2, #0x1
  408220:	mov	w0, #0xffffff9c            	// #-100
  408224:	mov	w2, #0xffffff9c            	// #-100
  408228:	mov	w6, #0xffffffff            	// #-1
  40822c:	mov	x1, x20
  408230:	mov	x3, x19
  408234:	mov	x29, sp
  408238:	bl	409144 <__fxstatat@plt+0x6054>
  40823c:	mov	w21, w0
  408240:	cmp	w0, #0x1
  408244:	b.lt	4082a4 <__fxstatat@plt+0x51b4>  // b.tstop
  408248:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40824c:	add	x1, x1, #0xef5
  408250:	mov	w2, #0x5                   	// #5
  408254:	mov	x0, xzr
  408258:	bl	402f90 <dcgettext@plt>
  40825c:	mov	x22, x0
  408260:	mov	w1, #0x4                   	// #4
  408264:	mov	w0, wzr
  408268:	mov	x2, x19
  40826c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  408270:	mov	x19, x0
  408274:	mov	w0, #0x1                   	// #1
  408278:	mov	w1, #0x4                   	// #4
  40827c:	mov	x2, x20
  408280:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  408284:	mov	x4, x0
  408288:	mov	w0, wzr
  40828c:	mov	w1, w21
  408290:	mov	x2, x22
  408294:	mov	x3, x19
  408298:	bl	402950 <error@plt>
  40829c:	mov	w20, wzr
  4082a0:	b	4082e8 <__fxstatat@plt+0x51f8>
  4082a4:	mov	w20, #0x1                   	// #1
  4082a8:	cbz	w21, 4082e8 <__fxstatat@plt+0x51f8>
  4082ac:	tbz	w22, #0, 4082e8 <__fxstatat@plt+0x51f8>
  4082b0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4082b4:	add	x1, x1, #0x993
  4082b8:	mov	w2, #0x5                   	// #5
  4082bc:	mov	x0, xzr
  4082c0:	bl	402f90 <dcgettext@plt>
  4082c4:	mov	x21, x0
  4082c8:	mov	w0, #0x4                   	// #4
  4082cc:	mov	x1, x19
  4082d0:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4082d4:	mov	x2, x0
  4082d8:	mov	w0, #0x1                   	// #1
  4082dc:	mov	x1, x21
  4082e0:	mov	w20, #0x1                   	// #1
  4082e4:	bl	402ba0 <__printf_chk@plt>
  4082e8:	mov	w0, w20
  4082ec:	ldp	x20, x19, [sp, #32]
  4082f0:	ldp	x22, x21, [sp, #16]
  4082f4:	ldp	x29, x30, [sp], #48
  4082f8:	ret
  4082fc:	sub	sp, sp, #0x50
  408300:	stp	x29, x30, [sp, #16]
  408304:	stp	x24, x23, [sp, #32]
  408308:	stp	x22, x21, [sp, #48]
  40830c:	stp	x20, x19, [sp, #64]
  408310:	ldr	w8, [x2, #16]
  408314:	mov	x19, x1
  408318:	add	x29, sp, #0x10
  40831c:	and	w8, w8, #0xf000
  408320:	cmp	w8, #0xa, lsl #12
  408324:	b.eq	408378 <__fxstatat@plt+0x5288>  // b.none
  408328:	mov	x20, x2
  40832c:	mov	x22, x0
  408330:	bl	40f174 <__fxstatat@plt+0xc084>
  408334:	tbnz	w0, #0, 408378 <__fxstatat@plt+0x5288>
  408338:	mov	w1, #0x2                   	// #2
  40833c:	mov	x0, x19
  408340:	bl	402a50 <euidaccess@plt>
  408344:	cbz	w0, 408378 <__fxstatat@plt+0x5288>
  408348:	ldr	w0, [x20, #16]
  40834c:	add	x1, sp, #0x4
  408350:	add	x24, sp, #0x4
  408354:	bl	40a3c4 <__fxstatat@plt+0x72d4>
  408358:	strb	wzr, [sp, #14]
  40835c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408360:	ldrb	w9, [x22, #24]
  408364:	ldr	x21, [x8, #1184]
  408368:	cbz	w9, 4083e4 <__fxstatat@plt+0x52f4>
  40836c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  408370:	add	x1, x1, #0xf16
  408374:	b	408408 <__fxstatat@plt+0x5318>
  408378:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40837c:	ldr	x20, [x8, #1184]
  408380:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  408384:	add	x1, x1, #0xf74
  408388:	mov	w2, #0x5                   	// #5
  40838c:	mov	x0, xzr
  408390:	bl	402f90 <dcgettext@plt>
  408394:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408398:	ldr	x21, [x8, #2360]
  40839c:	mov	x22, x0
  4083a0:	mov	w0, #0x4                   	// #4
  4083a4:	mov	x1, x19
  4083a8:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4083ac:	mov	x4, x0
  4083b0:	mov	w1, #0x1                   	// #1
  4083b4:	mov	x0, x20
  4083b8:	mov	x2, x22
  4083bc:	mov	x3, x21
  4083c0:	bl	402d90 <__fprintf_chk@plt>
  4083c4:	bl	40f7b0 <__fxstatat@plt+0xc6c0>
  4083c8:	ldp	x20, x19, [sp, #64]
  4083cc:	ldp	x22, x21, [sp, #48]
  4083d0:	ldp	x24, x23, [sp, #32]
  4083d4:	ldp	x29, x30, [sp, #16]
  4083d8:	and	w0, w0, #0x1
  4083dc:	add	sp, sp, #0x50
  4083e0:	ret
  4083e4:	ldrb	w8, [x22, #21]
  4083e8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4083ec:	add	x1, x1, #0xf16
  4083f0:	cbnz	w8, 408408 <__fxstatat@plt+0x5318>
  4083f4:	ldrb	w8, [x22, #22]
  4083f8:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  4083fc:	add	x9, x9, #0xf43
  408400:	cmp	w8, #0x0
  408404:	csel	x1, x9, x1, eq  // eq = none
  408408:	mov	w2, #0x5                   	// #5
  40840c:	mov	x0, xzr
  408410:	bl	402f90 <dcgettext@plt>
  408414:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408418:	ldr	x22, [x8, #2360]
  40841c:	mov	x23, x0
  408420:	mov	w0, #0x4                   	// #4
  408424:	mov	x1, x19
  408428:	bl	40cd14 <__fxstatat@plt+0x9c24>
  40842c:	ldr	w8, [x20, #16]
  408430:	mov	x4, x0
  408434:	orr	x6, x24, #0x1
  408438:	mov	w1, #0x1                   	// #1
  40843c:	and	x5, x8, #0xfff
  408440:	mov	x0, x21
  408444:	mov	x2, x23
  408448:	mov	x3, x22
  40844c:	bl	402d90 <__fprintf_chk@plt>
  408450:	b	4083c4 <__fxstatat@plt+0x52d4>
  408454:	stp	x29, x30, [sp, #-48]!
  408458:	stp	x20, x19, [sp, #32]
  40845c:	mov	x19, x2
  408460:	mov	x20, x1
  408464:	mov	x2, x0
  408468:	mov	w1, #0x4                   	// #4
  40846c:	mov	w0, wzr
  408470:	str	x21, [sp, #16]
  408474:	mov	x29, sp
  408478:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  40847c:	mov	x21, x0
  408480:	mov	w0, #0x1                   	// #1
  408484:	mov	w1, #0x4                   	// #4
  408488:	mov	x2, x20
  40848c:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  408490:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  408494:	mov	x3, x0
  408498:	add	x1, x1, #0xb44
  40849c:	mov	w0, #0x1                   	// #1
  4084a0:	mov	x2, x21
  4084a4:	bl	402ba0 <__printf_chk@plt>
  4084a8:	cbz	x19, 4084e0 <__fxstatat@plt+0x53f0>
  4084ac:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4084b0:	add	x1, x1, #0xf87
  4084b4:	mov	w2, #0x5                   	// #5
  4084b8:	mov	x0, xzr
  4084bc:	bl	402f90 <dcgettext@plt>
  4084c0:	mov	x20, x0
  4084c4:	mov	w0, #0x4                   	// #4
  4084c8:	mov	x1, x19
  4084cc:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4084d0:	mov	x2, x0
  4084d4:	mov	w0, #0x1                   	// #1
  4084d8:	mov	x1, x20
  4084dc:	bl	402ba0 <__printf_chk@plt>
  4084e0:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4084e4:	ldr	x0, [x8, #1208]
  4084e8:	ldp	x8, x9, [x0, #40]
  4084ec:	cmp	x8, x9
  4084f0:	b.cs	408514 <__fxstatat@plt+0x5424>  // b.hs, b.nlast
  4084f4:	add	x9, x8, #0x1
  4084f8:	mov	w10, #0xa                   	// #10
  4084fc:	str	x9, [x0, #40]
  408500:	strb	w10, [x8]
  408504:	ldp	x20, x19, [sp, #32]
  408508:	ldr	x21, [sp, #16]
  40850c:	ldp	x29, x30, [sp], #48
  408510:	ret
  408514:	ldp	x20, x19, [sp, #32]
  408518:	ldr	x21, [sp, #16]
  40851c:	mov	w1, #0xa                   	// #10
  408520:	ldp	x29, x30, [sp], #48
  408524:	b	402d20 <__overflow@plt>
  408528:	stp	x29, x30, [sp, #-64]!
  40852c:	stp	x24, x23, [sp, #16]
  408530:	stp	x22, x21, [sp, #32]
  408534:	stp	x20, x19, [sp, #48]
  408538:	ldp	w22, w21, [x3, #24]
  40853c:	mov	w23, w2
  408540:	mov	x20, x1
  408544:	mov	x19, x0
  408548:	mov	x29, sp
  40854c:	tbnz	w4, #0, 4085f8 <__fxstatat@plt+0x5508>
  408550:	ldrb	w8, [x19, #30]
  408554:	cbnz	w8, 408560 <__fxstatat@plt+0x5470>
  408558:	ldrb	w8, [x19, #24]
  40855c:	cbz	w8, 4085e8 <__fxstatat@plt+0x54f8>
  408560:	add	x8, x3, #0x10
  408564:	ldr	w9, [x5, #16]
  408568:	ldr	w8, [x8]
  40856c:	mov	x0, x20
  408570:	mov	w1, w23
  408574:	and	w8, w9, w8
  408578:	and	w2, w8, #0x1c0
  40857c:	bl	40ba10 <__fxstatat@plt+0x8920>
  408580:	cbz	w0, 4085f8 <__fxstatat@plt+0x5508>
  408584:	bl	403040 <__errno_location@plt>
  408588:	ldr	w21, [x0]
  40858c:	cmp	w21, #0x16
  408590:	b.eq	40859c <__fxstatat@plt+0x54ac>  // b.none
  408594:	cmp	w21, #0x1
  408598:	b.ne	4085a4 <__fxstatat@plt+0x54b4>  // b.any
  40859c:	ldrb	w8, [x19, #27]
  4085a0:	cbz	w8, 4085dc <__fxstatat@plt+0x54ec>
  4085a4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4085a8:	add	x1, x1, #0x151
  4085ac:	mov	w2, #0x5                   	// #5
  4085b0:	mov	x0, xzr
  4085b4:	bl	402f90 <dcgettext@plt>
  4085b8:	mov	x22, x0
  4085bc:	mov	w0, #0x4                   	// #4
  4085c0:	mov	x1, x20
  4085c4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4085c8:	mov	x3, x0
  4085cc:	mov	w0, wzr
  4085d0:	mov	w1, w21
  4085d4:	mov	x2, x22
  4085d8:	bl	402950 <error@plt>
  4085dc:	ldrb	w8, [x19, #36]
  4085e0:	neg	w0, w8
  4085e4:	b	4086f8 <__fxstatat@plt+0x5608>
  4085e8:	ldrb	w8, [x19, #43]
  4085ec:	cbz	w8, 4085f8 <__fxstatat@plt+0x5508>
  4085f0:	add	x8, x19, #0x10
  4085f4:	b	408564 <__fxstatat@plt+0x5474>
  4085f8:	cmn	w23, #0x1
  4085fc:	b.eq	408648 <__fxstatat@plt+0x5558>  // b.none
  408600:	mov	w0, w23
  408604:	mov	w1, w22
  408608:	mov	w2, w21
  40860c:	bl	403090 <fchown@plt>
  408610:	cbz	w0, 4086ec <__fxstatat@plt+0x55fc>
  408614:	bl	403040 <__errno_location@plt>
  408618:	ldr	w22, [x0]
  40861c:	mov	x24, x0
  408620:	cmp	w22, #0x16
  408624:	b.eq	408630 <__fxstatat@plt+0x5540>  // b.none
  408628:	cmp	w22, #0x1
  40862c:	b.ne	40868c <__fxstatat@plt+0x559c>  // b.any
  408630:	mov	w1, #0xffffffff            	// #-1
  408634:	mov	w0, w23
  408638:	mov	w2, w21
  40863c:	bl	403090 <fchown@plt>
  408640:	str	w22, [x24]
  408644:	b	40868c <__fxstatat@plt+0x559c>
  408648:	mov	x0, x20
  40864c:	mov	w1, w22
  408650:	mov	w2, w21
  408654:	bl	402de0 <lchown@plt>
  408658:	cbz	w0, 4086ec <__fxstatat@plt+0x55fc>
  40865c:	bl	403040 <__errno_location@plt>
  408660:	ldr	w22, [x0]
  408664:	mov	x23, x0
  408668:	cmp	w22, #0x16
  40866c:	b.eq	408678 <__fxstatat@plt+0x5588>  // b.none
  408670:	cmp	w22, #0x1
  408674:	b.ne	40868c <__fxstatat@plt+0x559c>  // b.any
  408678:	mov	w1, #0xffffffff            	// #-1
  40867c:	mov	x0, x20
  408680:	mov	w2, w21
  408684:	bl	402de0 <lchown@plt>
  408688:	str	w22, [x23]
  40868c:	cmp	w22, #0x16
  408690:	b.eq	40869c <__fxstatat@plt+0x55ac>  // b.none
  408694:	cmp	w22, #0x1
  408698:	b.ne	4086a4 <__fxstatat@plt+0x55b4>  // b.any
  40869c:	ldrb	w8, [x19, #26]
  4086a0:	cbz	w8, 4086f4 <__fxstatat@plt+0x5604>
  4086a4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4086a8:	add	x1, x1, #0xe59
  4086ac:	mov	w2, #0x5                   	// #5
  4086b0:	mov	x0, xzr
  4086b4:	bl	402f90 <dcgettext@plt>
  4086b8:	mov	x21, x0
  4086bc:	mov	w0, #0x4                   	// #4
  4086c0:	mov	x1, x20
  4086c4:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4086c8:	mov	x3, x0
  4086cc:	mov	w0, wzr
  4086d0:	mov	w1, w22
  4086d4:	mov	x2, x21
  4086d8:	bl	402950 <error@plt>
  4086dc:	ldrb	w8, [x19, #36]
  4086e0:	cbz	w8, 4086f4 <__fxstatat@plt+0x5604>
  4086e4:	mov	w0, #0xffffffff            	// #-1
  4086e8:	b	4086f8 <__fxstatat@plt+0x5608>
  4086ec:	mov	w0, #0x1                   	// #1
  4086f0:	b	4086f8 <__fxstatat@plt+0x5608>
  4086f4:	mov	w0, wzr
  4086f8:	ldp	x20, x19, [sp, #48]
  4086fc:	ldp	x22, x21, [sp, #32]
  408700:	ldp	x24, x23, [sp, #16]
  408704:	ldp	x29, x30, [sp], #64
  408708:	ret
  40870c:	sub	sp, sp, #0xc0
  408710:	stp	x29, x30, [sp, #96]
  408714:	add	x29, sp, #0x60
  408718:	stp	x28, x27, [sp, #112]
  40871c:	stp	x26, x25, [sp, #128]
  408720:	ldp	x26, x8, [x29, #104]
  408724:	ldr	x27, [x29, #96]
  408728:	stp	x24, x23, [sp, #144]
  40872c:	stp	x22, x21, [sp, #160]
  408730:	stp	x20, x19, [sp, #176]
  408734:	stur	x7, [x29, #-24]
  408738:	stur	w5, [x29, #-28]
  40873c:	stur	w1, [x29, #-12]
  408740:	str	x8, [sp, #40]
  408744:	strb	wzr, [x8]
  408748:	str	xzr, [x26]
  40874c:	cbz	x27, 408964 <__fxstatat@plt+0x5874>
  408750:	cmp	x4, #0x0
  408754:	mov	x22, x4
  408758:	mov	x21, x3
  40875c:	mov	x23, x2
  408760:	mov	w25, w0
  408764:	mov	w24, wzr
  408768:	mov	x19, xzr
  40876c:	csel	x8, x4, x3, ne  // ne = any
  408770:	str	x6, [sp]
  408774:	stur	x8, [x29, #-40]
  408778:	stp	x2, x3, [sp, #24]
  40877c:	str	w0, [sp, #20]
  408780:	str	x26, [sp, #8]
  408784:	cmp	x27, x21
  408788:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  40878c:	mov	w0, w25
  408790:	mov	x1, x23
  408794:	bl	402f40 <read@plt>
  408798:	tbnz	x0, #63, 40890c <__fxstatat@plt+0x581c>
  40879c:	mov	x28, x0
  4087a0:	cbz	x0, 408944 <__fxstatat@plt+0x5854>
  4087a4:	ldr	x8, [x26]
  4087a8:	sub	x27, x27, x28
  4087ac:	str	x27, [sp, #48]
  4087b0:	ldur	x27, [x29, #-40]
  4087b4:	add	x8, x8, x28
  4087b8:	mov	x25, x23
  4087bc:	str	x8, [x26]
  4087c0:	stur	x23, [x29, #-8]
  4087c4:	b	4087e4 <__fxstatat@plt+0x56f4>
  4087c8:	mov	x19, x21
  4087cc:	stur	x25, [x29, #-8]
  4087d0:	mov	x22, x20
  4087d4:	subs	x28, x28, x21
  4087d8:	add	x25, x25, x21
  4087dc:	mov	x27, x21
  4087e0:	b.eq	408924 <__fxstatat@plt+0x5834>  // b.none
  4087e4:	cmp	x27, x28
  4087e8:	mov	w26, w24
  4087ec:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  4087f0:	cbz	x22, 40884c <__fxstatat@plt+0x575c>
  4087f4:	mov	w24, w26
  4087f8:	cbz	x21, 40884c <__fxstatat@plt+0x575c>
  4087fc:	add	x8, x21, #0xf
  408800:	and	x9, x8, #0xf
  408804:	orr	x8, x8, #0xfffffffffffffff0
  408808:	add	x9, x9, x25
  40880c:	eor	x8, x8, #0xf
  408810:	add	x1, x9, #0x1
  408814:	add	x2, x8, x21
  408818:	sub	x8, x21, #0x1
  40881c:	mov	x9, x25
  408820:	ldrb	w10, [x9]
  408824:	cbnz	w10, 4088fc <__fxstatat@plt+0x580c>
  408828:	cbz	x8, 408904 <__fxstatat@plt+0x5814>
  40882c:	add	x9, x9, #0x1
  408830:	and	x10, x8, #0xf
  408834:	sub	x8, x8, #0x1
  408838:	cbnz	x10, 408820 <__fxstatat@plt+0x5730>
  40883c:	mov	x0, x25
  408840:	bl	402c20 <bcmp@plt>
  408844:	cmp	w0, #0x0
  408848:	cset	w24, eq  // eq = none
  40884c:	cmp	x21, #0x0
  408850:	cset	w9, ne  // ne = any
  408854:	cmp	x27, x28
  408858:	cset	w10, cc  // cc = lo, ul, last
  40885c:	cmp	x19, #0x0
  408860:	eor	w8, w26, w24
  408864:	cset	w11, ne  // ne = any
  408868:	and	w27, w11, w8
  40886c:	orr	w8, w10, w24
  408870:	and	w23, w9, w8
  408874:	tbnz	w27, #0, 408894 <__fxstatat@plt+0x57a4>
  408878:	cbz	w23, 408894 <__fxstatat@plt+0x57a4>
  40887c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408880:	sub	x8, x8, x21
  408884:	cmp	x19, x8
  408888:	b.hi	40896c <__fxstatat@plt+0x587c>  // b.pmore
  40888c:	add	x19, x21, x19
  408890:	b	4087d4 <__fxstatat@plt+0x56e4>
  408894:	cmp	w27, #0x0
  408898:	mov	x20, x22
  40889c:	csel	x22, xzr, x21, ne  // ne = any
  4088a0:	add	x19, x22, x19
  4088a4:	tbz	w26, #0, 4088c8 <__fxstatat@plt+0x57d8>
  4088a8:	ldur	w8, [x29, #-28]
  4088ac:	ldur	w0, [x29, #-12]
  4088b0:	ldur	x1, [x29, #-24]
  4088b4:	mov	x3, x19
  4088b8:	and	w2, w8, #0x1
  4088bc:	bl	408a3c <__fxstatat@plt+0x594c>
  4088c0:	tbnz	w0, #0, 4088e0 <__fxstatat@plt+0x57f0>
  4088c4:	b	4089e4 <__fxstatat@plt+0x58f4>
  4088c8:	ldur	w0, [x29, #-12]
  4088cc:	ldur	x1, [x29, #-8]
  4088d0:	mov	x2, x19
  4088d4:	bl	40a608 <__fxstatat@plt+0x7518>
  4088d8:	cmp	x0, x19
  4088dc:	b.ne	4089a4 <__fxstatat@plt+0x58b4>  // b.any
  4088e0:	tbnz	w23, #0, 4087c8 <__fxstatat@plt+0x56d8>
  4088e4:	cmp	x21, #0x0
  4088e8:	csel	x28, x28, xzr, ne  // ne = any
  4088ec:	cmp	w27, #0x0
  4088f0:	csel	x19, x21, xzr, ne  // ne = any
  4088f4:	mov	x21, x22
  4088f8:	b	4087cc <__fxstatat@plt+0x56dc>
  4088fc:	mov	w24, wzr
  408900:	b	40884c <__fxstatat@plt+0x575c>
  408904:	mov	w24, #0x1                   	// #1
  408908:	b	40884c <__fxstatat@plt+0x575c>
  40890c:	bl	403040 <__errno_location@plt>
  408910:	ldr	w20, [x0]
  408914:	cmp	w20, #0x4
  408918:	b.ne	408a08 <__fxstatat@plt+0x5918>  // b.any
  40891c:	cbnz	x27, 408784 <__fxstatat@plt+0x5694>
  408920:	b	408944 <__fxstatat@plt+0x5854>
  408924:	ldp	x21, x9, [sp, #32]
  408928:	ldr	x23, [sp, #24]
  40892c:	ldr	w25, [sp, #20]
  408930:	ldr	x26, [sp, #8]
  408934:	ldr	x27, [sp, #48]
  408938:	and	w8, w24, #0x1
  40893c:	strb	w8, [x9]
  408940:	cbnz	x27, 408784 <__fxstatat@plt+0x5694>
  408944:	tbz	w24, #0, 408964 <__fxstatat@plt+0x5874>
  408948:	ldur	w8, [x29, #-28]
  40894c:	ldur	w0, [x29, #-12]
  408950:	ldur	x1, [x29, #-24]
  408954:	mov	x3, x19
  408958:	and	w2, w8, #0x1
  40895c:	bl	408a3c <__fxstatat@plt+0x594c>
  408960:	tbz	w0, #0, 4089e4 <__fxstatat@plt+0x58f4>
  408964:	mov	w0, #0x1                   	// #1
  408968:	b	4089e8 <__fxstatat@plt+0x58f8>
  40896c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408970:	add	x1, x1, #0x109
  408974:	mov	w2, #0x5                   	// #5
  408978:	mov	x0, xzr
  40897c:	bl	402f90 <dcgettext@plt>
  408980:	ldr	x1, [sp]
  408984:	mov	x19, x0
  408988:	mov	w0, #0x4                   	// #4
  40898c:	bl	40cd14 <__fxstatat@plt+0x9c24>
  408990:	mov	x3, x0
  408994:	mov	w0, wzr
  408998:	mov	w1, wzr
  40899c:	mov	x2, x19
  4089a0:	b	4089e0 <__fxstatat@plt+0x58f0>
  4089a4:	bl	403040 <__errno_location@plt>
  4089a8:	ldr	w20, [x0]
  4089ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4089b0:	add	x1, x1, #0xf8
  4089b4:	mov	w2, #0x5                   	// #5
  4089b8:	mov	x0, xzr
  4089bc:	bl	402f90 <dcgettext@plt>
  4089c0:	ldur	x1, [x29, #-24]
  4089c4:	mov	x21, x0
  4089c8:	mov	w0, #0x4                   	// #4
  4089cc:	bl	40cd14 <__fxstatat@plt+0x9c24>
  4089d0:	mov	x3, x0
  4089d4:	mov	w0, wzr
  4089d8:	mov	w1, w20
  4089dc:	mov	x2, x21
  4089e0:	bl	402950 <error@plt>
  4089e4:	mov	w0, wzr
  4089e8:	ldp	x20, x19, [sp, #176]
  4089ec:	ldp	x22, x21, [sp, #160]
  4089f0:	ldp	x24, x23, [sp, #144]
  4089f4:	ldp	x26, x25, [sp, #128]
  4089f8:	ldp	x28, x27, [sp, #112]
  4089fc:	ldp	x29, x30, [sp, #96]
  408a00:	add	sp, sp, #0xc0
  408a04:	ret
  408a08:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408a0c:	add	x1, x1, #0xe7
  408a10:	mov	w2, #0x5                   	// #5
  408a14:	mov	x0, xzr
  408a18:	bl	402f90 <dcgettext@plt>
  408a1c:	ldr	x1, [sp]
  408a20:	mov	x19, x0
  408a24:	mov	w0, #0x4                   	// #4
  408a28:	bl	40cd14 <__fxstatat@plt+0x9c24>
  408a2c:	mov	x3, x0
  408a30:	mov	w0, wzr
  408a34:	mov	w1, w20
  408a38:	b	40899c <__fxstatat@plt+0x58ac>
  408a3c:	stp	x29, x30, [sp, #-48]!
  408a40:	stp	x22, x21, [sp, #16]
  408a44:	stp	x20, x19, [sp, #32]
  408a48:	mov	w22, w2
  408a4c:	mov	x19, x1
  408a50:	mov	w2, #0x1                   	// #1
  408a54:	mov	x1, x3
  408a58:	mov	x29, sp
  408a5c:	mov	x20, x3
  408a60:	mov	w21, w0
  408a64:	bl	402a60 <lseek@plt>
  408a68:	tbnz	x0, #63, 408a90 <__fxstatat@plt+0x59a0>
  408a6c:	tbz	w22, #0, 408a88 <__fxstatat@plt+0x5998>
  408a70:	sub	x2, x0, x20
  408a74:	mov	w1, #0x3                   	// #3
  408a78:	mov	w0, w21
  408a7c:	mov	x3, x20
  408a80:	bl	402fe0 <fallocate@plt>
  408a84:	tbnz	w0, #31, 408ae4 <__fxstatat@plt+0x59f4>
  408a88:	mov	w0, #0x1                   	// #1
  408a8c:	b	408ad4 <__fxstatat@plt+0x59e4>
  408a90:	bl	403040 <__errno_location@plt>
  408a94:	ldr	w20, [x0]
  408a98:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408a9c:	add	x1, x1, #0xb0
  408aa0:	mov	w2, #0x5                   	// #5
  408aa4:	mov	x0, xzr
  408aa8:	bl	402f90 <dcgettext@plt>
  408aac:	mov	x21, x0
  408ab0:	mov	w0, #0x4                   	// #4
  408ab4:	mov	x1, x19
  408ab8:	bl	40cd14 <__fxstatat@plt+0x9c24>
  408abc:	mov	x3, x0
  408ac0:	mov	w0, wzr
  408ac4:	mov	w1, w20
  408ac8:	mov	x2, x21
  408acc:	bl	402950 <error@plt>
  408ad0:	mov	w0, wzr
  408ad4:	ldp	x20, x19, [sp, #32]
  408ad8:	ldp	x22, x21, [sp, #16]
  408adc:	ldp	x29, x30, [sp], #48
  408ae0:	ret
  408ae4:	bl	403040 <__errno_location@plt>
  408ae8:	ldr	w20, [x0]
  408aec:	mov	w0, #0x1                   	// #1
  408af0:	cmp	w20, #0x26
  408af4:	b.eq	408ad4 <__fxstatat@plt+0x59e4>  // b.none
  408af8:	cmp	w20, #0x5f
  408afc:	b.eq	408ad4 <__fxstatat@plt+0x59e4>  // b.none
  408b00:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408b04:	add	x1, x1, #0xd1
  408b08:	b	408aa0 <__fxstatat@plt+0x59b0>
  408b0c:	sub	sp, sp, #0x110
  408b10:	stp	x29, x30, [sp, #240]
  408b14:	add	x29, sp, #0xf0
  408b18:	stp	x28, x19, [sp, #256]
  408b1c:	mov	x19, x1
  408b20:	stp	x2, x3, [x29, #-112]
  408b24:	stp	x4, x5, [x29, #-96]
  408b28:	stp	x6, x7, [x29, #-80]
  408b2c:	stp	q1, q2, [sp, #16]
  408b30:	stp	q3, q4, [sp, #48]
  408b34:	str	q0, [sp]
  408b38:	stp	q5, q6, [sp, #80]
  408b3c:	str	q7, [sp, #112]
  408b40:	bl	403040 <__errno_location@plt>
  408b44:	mov	x8, #0xffffffffffffffd0    	// #-48
  408b48:	mov	x9, sp
  408b4c:	movk	x8, #0xff80, lsl #32
  408b50:	sub	x10, x29, #0x70
  408b54:	add	x9, x9, #0x80
  408b58:	ldr	w1, [x0]
  408b5c:	stp	x9, x8, [x29, #-16]
  408b60:	add	x8, x29, #0x20
  408b64:	add	x9, x10, #0x30
  408b68:	stp	x8, x9, [x29, #-32]
  408b6c:	ldp	q0, q1, [x29, #-32]
  408b70:	sub	x3, x29, #0x40
  408b74:	mov	w0, wzr
  408b78:	mov	x2, x19
  408b7c:	stp	q0, q1, [x29, #-64]
  408b80:	bl	40e994 <__fxstatat@plt+0xb8a4>
  408b84:	ldp	x28, x19, [sp, #256]
  408b88:	ldp	x29, x30, [sp, #240]
  408b8c:	add	sp, sp, #0x110
  408b90:	ret
  408b94:	sub	sp, sp, #0x110
  408b98:	stp	x29, x30, [sp, #240]
  408b9c:	add	x29, sp, #0xf0
  408ba0:	stp	x28, x19, [sp, #256]
  408ba4:	mov	x19, x1
  408ba8:	stp	x2, x3, [x29, #-112]
  408bac:	stp	x4, x5, [x29, #-96]
  408bb0:	stp	x6, x7, [x29, #-80]
  408bb4:	stp	q1, q2, [sp, #16]
  408bb8:	stp	q3, q4, [sp, #48]
  408bbc:	str	q0, [sp]
  408bc0:	stp	q5, q6, [sp, #80]
  408bc4:	str	q7, [sp, #112]
  408bc8:	bl	403040 <__errno_location@plt>
  408bcc:	ldr	w1, [x0]
  408bd0:	cmp	w1, #0x3d
  408bd4:	b.eq	408c1c <__fxstatat@plt+0x5b2c>  // b.none
  408bd8:	cmp	w1, #0x5f
  408bdc:	b.eq	408c1c <__fxstatat@plt+0x5b2c>  // b.none
  408be0:	mov	x8, #0xffffffffffffffd0    	// #-48
  408be4:	mov	x10, sp
  408be8:	sub	x11, x29, #0x70
  408bec:	movk	x8, #0xff80, lsl #32
  408bf0:	add	x9, x29, #0x20
  408bf4:	add	x10, x10, #0x80
  408bf8:	add	x11, x11, #0x30
  408bfc:	stp	x10, x8, [x29, #-16]
  408c00:	stp	x9, x11, [x29, #-32]
  408c04:	ldp	q0, q1, [x29, #-32]
  408c08:	sub	x3, x29, #0x40
  408c0c:	mov	w0, wzr
  408c10:	mov	x2, x19
  408c14:	stp	q0, q1, [x29, #-64]
  408c18:	bl	40e994 <__fxstatat@plt+0xb8a4>
  408c1c:	ldp	x28, x19, [sp, #256]
  408c20:	ldp	x29, x30, [sp, #240]
  408c24:	add	sp, sp, #0x110
  408c28:	ret
  408c2c:	mov	w0, #0x4                   	// #4
  408c30:	b	40cd14 <__fxstatat@plt+0x9c24>
  408c34:	ret
  408c38:	stp	x29, x30, [sp, #-32]!
  408c3c:	stp	x20, x19, [sp, #16]
  408c40:	mov	x19, x1
  408c44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408c48:	add	x1, x1, #0x16d
  408c4c:	mov	w2, #0x10                  	// #16
  408c50:	mov	x29, sp
  408c54:	mov	x20, x0
  408c58:	bl	402b70 <strncmp@plt>
  408c5c:	cbz	w0, 408c74 <__fxstatat@plt+0x5b84>
  408c60:	mov	x0, x20
  408c64:	mov	x1, x19
  408c68:	bl	402ef0 <attr_copy_check_permissions@plt>
  408c6c:	cmp	w0, #0x0
  408c70:	cset	w0, ne  // ne = any
  408c74:	ldp	x20, x19, [sp, #16]
  408c78:	ldp	x29, x30, [sp], #32
  408c7c:	ret
  408c80:	sub	sp, sp, #0x40
  408c84:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408c88:	ldr	x8, [x8, #2320]
  408c8c:	stp	x0, x1, [sp, #8]
  408c90:	add	x1, sp, #0x8
  408c94:	stp	x29, x30, [sp, #32]
  408c98:	mov	x0, x8
  408c9c:	str	x19, [sp, #48]
  408ca0:	add	x29, sp, #0x20
  408ca4:	str	xzr, [sp, #24]
  408ca8:	bl	40b568 <__fxstatat@plt+0x8478>
  408cac:	cbz	x0, 408cc4 <__fxstatat@plt+0x5bd4>
  408cb0:	mov	x19, x0
  408cb4:	ldr	x0, [x0, #16]
  408cb8:	bl	402e10 <free@plt>
  408cbc:	mov	x0, x19
  408cc0:	bl	402e10 <free@plt>
  408cc4:	ldr	x19, [sp, #48]
  408cc8:	ldp	x29, x30, [sp, #32]
  408ccc:	add	sp, sp, #0x40
  408cd0:	ret
  408cd4:	stp	x29, x30, [sp, #-32]!
  408cd8:	str	x19, [sp, #16]
  408cdc:	mov	x19, x0
  408ce0:	ldr	x0, [x0, #16]
  408ce4:	mov	x29, sp
  408ce8:	bl	402e10 <free@plt>
  408cec:	mov	x0, x19
  408cf0:	ldr	x19, [sp, #16]
  408cf4:	ldp	x29, x30, [sp], #32
  408cf8:	b	402e10 <free@plt>
  408cfc:	sub	sp, sp, #0x30
  408d00:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408d04:	ldr	x8, [x8, #2320]
  408d08:	stp	x0, x1, [sp, #8]
  408d0c:	add	x1, sp, #0x8
  408d10:	stp	x29, x30, [sp, #32]
  408d14:	mov	x0, x8
  408d18:	add	x29, sp, #0x20
  408d1c:	bl	40a840 <__fxstatat@plt+0x7750>
  408d20:	cbz	x0, 408d28 <__fxstatat@plt+0x5c38>
  408d24:	ldr	x0, [x0, #16]
  408d28:	ldp	x29, x30, [sp, #32]
  408d2c:	add	sp, sp, #0x30
  408d30:	ret
  408d34:	stp	x29, x30, [sp, #-48]!
  408d38:	stp	x22, x21, [sp, #16]
  408d3c:	mov	x22, x0
  408d40:	mov	w0, #0x18                  	// #24
  408d44:	stp	x20, x19, [sp, #32]
  408d48:	mov	x29, sp
  408d4c:	mov	x20, x2
  408d50:	mov	x21, x1
  408d54:	bl	40f20c <__fxstatat@plt+0xc11c>
  408d58:	mov	x19, x0
  408d5c:	mov	x0, x22
  408d60:	bl	40f4c8 <__fxstatat@plt+0xc3d8>
  408d64:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408d68:	ldr	x8, [x8, #2320]
  408d6c:	stp	x20, x0, [x19, #8]
  408d70:	mov	x1, x19
  408d74:	str	x21, [x19]
  408d78:	mov	x0, x8
  408d7c:	bl	40b530 <__fxstatat@plt+0x8440>
  408d80:	cbz	x0, 408dbc <__fxstatat@plt+0x5ccc>
  408d84:	mov	x20, x0
  408d88:	cmp	x0, x19
  408d8c:	b.eq	408da8 <__fxstatat@plt+0x5cb8>  // b.none
  408d90:	ldr	x0, [x19, #16]
  408d94:	bl	402e10 <free@plt>
  408d98:	mov	x0, x19
  408d9c:	bl	402e10 <free@plt>
  408da0:	ldr	x0, [x20, #16]
  408da4:	b	408dac <__fxstatat@plt+0x5cbc>
  408da8:	mov	x0, xzr
  408dac:	ldp	x20, x19, [sp, #32]
  408db0:	ldp	x22, x21, [sp, #16]
  408db4:	ldp	x29, x30, [sp], #48
  408db8:	ret
  408dbc:	bl	40f520 <__fxstatat@plt+0xc430>
  408dc0:	stp	x29, x30, [sp, #-16]!
  408dc4:	adrp	x2, 408000 <__fxstatat@plt+0x4f10>
  408dc8:	adrp	x3, 408000 <__fxstatat@plt+0x4f10>
  408dcc:	adrp	x4, 408000 <__fxstatat@plt+0x4f10>
  408dd0:	add	x2, x2, #0xe04
  408dd4:	add	x3, x3, #0xe14
  408dd8:	add	x4, x4, #0xcd4
  408ddc:	mov	w0, #0x67                  	// #103
  408de0:	mov	x1, xzr
  408de4:	mov	x29, sp
  408de8:	bl	40ab18 <__fxstatat@plt+0x7a28>
  408dec:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408df0:	str	x0, [x8, #2320]
  408df4:	cbz	x0, 408e00 <__fxstatat@plt+0x5d10>
  408df8:	ldp	x29, x30, [sp], #16
  408dfc:	ret
  408e00:	bl	40f520 <__fxstatat@plt+0xc430>
  408e04:	ldr	x8, [x0]
  408e08:	udiv	x9, x8, x1
  408e0c:	msub	x0, x9, x1, x8
  408e10:	ret
  408e14:	ldr	x8, [x0]
  408e18:	ldr	x9, [x1]
  408e1c:	cmp	x8, x9
  408e20:	b.ne	408e38 <__fxstatat@plt+0x5d48>  // b.any
  408e24:	ldr	x8, [x0, #8]
  408e28:	ldr	x9, [x1, #8]
  408e2c:	cmp	x8, x9
  408e30:	cset	w0, eq  // eq = none
  408e34:	ret
  408e38:	mov	w0, wzr
  408e3c:	ret
  408e40:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  408e44:	ldr	x0, [x8, #2320]
  408e48:	b	40adc4 <__fxstatat@plt+0x7cd4>
  408e4c:	mov	w8, #0x1                   	// #1
  408e50:	str	w0, [x1]
  408e54:	str	xzr, [x1, #24]
  408e58:	str	xzr, [x1, #40]
  408e5c:	str	xzr, [x1, #8]
  408e60:	strh	wzr, [x1, #32]
  408e64:	str	w8, [x1, #16]
  408e68:	ret
  408e6c:	stp	x29, x30, [sp, #-96]!
  408e70:	stp	x28, x27, [sp, #16]
  408e74:	stp	x26, x25, [sp, #32]
  408e78:	stp	x24, x23, [sp, #48]
  408e7c:	stp	x22, x21, [sp, #64]
  408e80:	stp	x20, x19, [sp, #80]
  408e84:	mov	x29, sp
  408e88:	sub	sp, sp, #0x1, lsl #12
  408e8c:	sub	sp, sp, #0x10
  408e90:	ldr	x23, [x0, #40]
  408e94:	mov	x19, x0
  408e98:	add	x0, sp, #0x8
  408e9c:	mov	w2, #0x1000                	// #4096
  408ea0:	mov	w1, wzr
  408ea4:	add	x20, sp, #0x8
  408ea8:	bl	402bd0 <memset@plt>
  408eac:	ldr	x8, [x19, #8]
  408eb0:	mov	w21, #0x48                  	// #72
  408eb4:	mov	w1, #0x660b                	// #26123
  408eb8:	add	x2, sp, #0x8
  408ebc:	str	x8, [sp, #8]
  408ec0:	ldr	w9, [x19, #16]
  408ec4:	mvn	x8, x8
  408ec8:	str	w21, [sp, #32]
  408ecc:	str	x8, [sp, #16]
  408ed0:	str	w9, [sp, #24]
  408ed4:	ldr	w0, [x19]
  408ed8:	movk	w1, #0xc020, lsl #16
  408edc:	bl	4030c0 <ioctl@plt>
  408ee0:	tbnz	w0, #31, 409098 <__fxstatat@plt+0x5fa8>
  408ee4:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408ee8:	movk	x24, #0x5556
  408eec:	mov	w22, wzr
  408ef0:	movk	x24, #0x555, lsl #48
  408ef4:	mov	w25, #0x18                  	// #24
  408ef8:	mov	w27, #0x38                  	// #56
  408efc:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408f00:	ldr	w8, [sp, #28]
  408f04:	cbz	w8, 4090b8 <__fxstatat@plt+0x5fc8>
  408f08:	ldr	x9, [x19, #24]
  408f0c:	mvn	x10, x8
  408f10:	cmp	x9, x10
  408f14:	b.hi	409120 <__fxstatat@plt+0x6030>  // b.pmore
  408f18:	add	x8, x9, x8
  408f1c:	cmp	x8, x24
  408f20:	str	x8, [x19, #24]
  408f24:	b.cs	409140 <__fxstatat@plt+0x6050>  // b.hs, b.nlast
  408f28:	ldr	x0, [x19, #40]
  408f2c:	add	x8, x8, x8, lsl #1
  408f30:	lsl	x1, x8, #3
  408f34:	sub	x23, x23, x0
  408f38:	bl	40f28c <__fxstatat@plt+0xc19c>
  408f3c:	str	x0, [x19, #40]
  408f40:	ldr	w8, [sp, #28]
  408f44:	add	x23, x0, x23
  408f48:	cbz	w8, 409008 <__fxstatat@plt+0x5f18>
  408f4c:	mov	w9, wzr
  408f50:	b	408f6c <__fxstatat@plt+0x5e7c>
  408f54:	add	x10, x16, x10
  408f58:	str	x10, [x23, #8]
  408f5c:	str	w14, [x23, #16]
  408f60:	add	w9, w9, #0x1
  408f64:	cmp	w9, w8
  408f68:	b.cs	409008 <__fxstatat@plt+0x5f18>  // b.hs, b.nlast
  408f6c:	umaddl	x12, w9, w27, x20
  408f70:	ldr	x11, [x12, #32]!
  408f74:	mov	x13, x12
  408f78:	ldr	x10, [x13, #16]!
  408f7c:	sub	x14, x28, x10
  408f80:	cmp	x11, x14
  408f84:	b.hi	409100 <__fxstatat@plt+0x6010>  // b.pmore
  408f88:	mov	w14, w9
  408f8c:	cbz	w22, 408fc4 <__fxstatat@plt+0x5ed4>
  408f90:	madd	x14, x14, x27, x20
  408f94:	ldr	w14, [x14, #72]
  408f98:	ldr	w15, [x23, #16]
  408f9c:	ldp	x17, x16, [x23]
  408fa0:	and	w18, w14, #0xfffffffe
  408fa4:	cmp	w15, w18
  408fa8:	add	x15, x16, x17
  408fac:	b.ne	408fb8 <__fxstatat@plt+0x5ec8>  // b.any
  408fb0:	cmp	x15, x11
  408fb4:	b.eq	408f54 <__fxstatat@plt+0x5e64>  // b.none
  408fb8:	cmp	x15, x11
  408fbc:	b.hi	408fd0 <__fxstatat@plt+0x5ee0>  // b.pmore
  408fc0:	b	408ff4 <__fxstatat@plt+0x5f04>
  408fc4:	ldr	x15, [x19, #8]
  408fc8:	cmp	x15, x11
  408fcc:	b.ls	408fec <__fxstatat@plt+0x5efc>  // b.plast
  408fd0:	sub	x11, x15, x11
  408fd4:	subs	x10, x10, x11
  408fd8:	b.hi	409098 <__fxstatat@plt+0x5fa8>  // b.pmore
  408fdc:	sub	w9, w9, #0x1
  408fe0:	str	x15, [x12]
  408fe4:	str	x10, [x13]
  408fe8:	b	408f60 <__fxstatat@plt+0x5e70>
  408fec:	madd	x12, x14, x27, x20
  408ff0:	ldr	w14, [x12, #72]
  408ff4:	umaddl	x23, w22, w25, x0
  408ff8:	stp	x11, x10, [x23]
  408ffc:	str	w14, [x23, #16]
  409000:	add	w22, w22, #0x1
  409004:	b	408f60 <__fxstatat@plt+0x5e70>
  409008:	ldrb	w8, [x23, #16]
  40900c:	tbz	w8, #0, 409018 <__fxstatat@plt+0x5f28>
  409010:	mov	w8, #0x1                   	// #1
  409014:	strb	w8, [x19, #33]
  409018:	ldrb	w8, [x19, #33]
  40901c:	cmp	w22, #0x49
  409020:	b.cc	40903c <__fxstatat@plt+0x5f4c>  // b.lo, b.ul, b.last
  409024:	cbnz	w8, 4090d0 <__fxstatat@plt+0x5fe0>
  409028:	sub	w22, w22, #0x1
  40902c:	umaddl	x8, w22, w25, x0
  409030:	sub	x23, x8, #0x18
  409034:	str	x22, [x19, #24]
  409038:	b	409048 <__fxstatat@plt+0x5f58>
  40903c:	mov	w9, w22
  409040:	str	x9, [x19, #24]
  409044:	cbnz	w8, 4090d8 <__fxstatat@plt+0x5fe8>
  409048:	ldp	x8, x9, [x23]
  40904c:	cmp	w22, #0x47
  409050:	add	x26, x9, x8
  409054:	str	x26, [x19, #8]
  409058:	b.hi	4090d8 <__fxstatat@plt+0x5fe8>  // b.pmore
  40905c:	add	x0, sp, #0x8
  409060:	mov	w2, #0x1000                	// #4096
  409064:	mov	w1, wzr
  409068:	bl	402bd0 <memset@plt>
  40906c:	ldr	w8, [x19, #16]
  409070:	mvn	x9, x26
  409074:	str	w21, [sp, #32]
  409078:	stp	x26, x9, [sp, #8]
  40907c:	str	w8, [sp, #24]
  409080:	ldr	w0, [x19]
  409084:	mov	w1, #0x660b                	// #26123
  409088:	add	x2, sp, #0x8
  40908c:	movk	w1, #0xc020, lsl #16
  409090:	bl	4030c0 <ioctl@plt>
  409094:	tbz	w0, #31, 408f00 <__fxstatat@plt+0x5e10>
  409098:	ldr	x8, [x19, #8]
  40909c:	cbz	x8, 4090a8 <__fxstatat@plt+0x5fb8>
  4090a0:	mov	w0, wzr
  4090a4:	b	4090dc <__fxstatat@plt+0x5fec>
  4090a8:	mov	w0, wzr
  4090ac:	mov	w8, #0x1                   	// #1
  4090b0:	strb	w8, [x19, #32]
  4090b4:	b	4090dc <__fxstatat@plt+0x5fec>
  4090b8:	ldr	x8, [x19, #8]
  4090bc:	mov	w9, #0x1                   	// #1
  4090c0:	strb	w9, [x19, #33]
  4090c4:	cmp	x8, #0x0
  4090c8:	cset	w0, ne  // ne = any
  4090cc:	b	4090dc <__fxstatat@plt+0x5fec>
  4090d0:	mov	w8, w22
  4090d4:	str	x8, [x19, #24]
  4090d8:	mov	w0, #0x1                   	// #1
  4090dc:	add	sp, sp, #0x1, lsl #12
  4090e0:	add	sp, sp, #0x10
  4090e4:	ldp	x20, x19, [sp, #80]
  4090e8:	ldp	x22, x21, [sp, #64]
  4090ec:	ldp	x24, x23, [sp, #48]
  4090f0:	ldp	x26, x25, [sp, #32]
  4090f4:	ldp	x28, x27, [sp, #16]
  4090f8:	ldp	x29, x30, [sp], #96
  4090fc:	ret
  409100:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409104:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409108:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40910c:	add	x0, x0, #0x1f4
  409110:	add	x1, x1, #0x1b5
  409114:	add	x3, x3, #0x1c7
  409118:	mov	w2, #0x8d                  	// #141
  40911c:	bl	403030 <__assert_fail@plt>
  409120:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409124:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409128:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40912c:	add	x0, x0, #0x17e
  409130:	add	x1, x1, #0x1b5
  409134:	add	x3, x3, #0x1c7
  409138:	mov	w2, #0x7e                  	// #126
  40913c:	bl	403030 <__assert_fail@plt>
  409140:	bl	40f520 <__fxstatat@plt+0xc430>
  409144:	sub	sp, sp, #0x170
  409148:	stp	x28, x25, [sp, #304]
  40914c:	stp	x24, x23, [sp, #320]
  409150:	stp	x22, x21, [sp, #336]
  409154:	stp	x20, x19, [sp, #352]
  409158:	mov	w25, w6
  40915c:	mov	w21, w5
  409160:	mov	w22, w4
  409164:	mov	x20, x3
  409168:	mov	w19, w2
  40916c:	mov	x23, x1
  409170:	mov	w24, w0
  409174:	stp	x29, x30, [sp, #288]
  409178:	add	x29, sp, #0x120
  40917c:	tbnz	w6, #31, 40918c <__fxstatat@plt+0x609c>
  409180:	cmp	w25, #0x11
  409184:	b.eq	4091b8 <__fxstatat@plt+0x60c8>  // b.none
  409188:	b	4092a8 <__fxstatat@plt+0x61b8>
  40918c:	mov	w0, w24
  409190:	mov	x1, x23
  409194:	mov	w2, w19
  409198:	mov	x3, x20
  40919c:	mov	w4, w22
  4091a0:	bl	4029b0 <linkat@plt>
  4091a4:	cbz	w0, 409248 <__fxstatat@plt+0x6158>
  4091a8:	bl	403040 <__errno_location@plt>
  4091ac:	ldr	w25, [x0]
  4091b0:	cmp	w25, #0x11
  4091b4:	b.ne	4092a8 <__fxstatat@plt+0x61b8>  // b.any
  4091b8:	tbz	w21, #0, 4092a8 <__fxstatat@plt+0x61b8>
  4091bc:	mov	x0, x20
  4091c0:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  4091c4:	sub	x25, x0, x20
  4091c8:	add	x0, x25, #0x9
  4091cc:	cmp	x0, #0x101
  4091d0:	b.cs	4091dc <__fxstatat@plt+0x60ec>  // b.hs, b.nlast
  4091d4:	add	x21, sp, #0x20
  4091d8:	b	4091e8 <__fxstatat@plt+0x60f8>
  4091dc:	bl	402b00 <malloc@plt>
  4091e0:	mov	x21, x0
  4091e4:	cbz	x0, 409274 <__fxstatat@plt+0x6184>
  4091e8:	mov	x3, #0xffffffffffffffff    	// #-1
  4091ec:	mov	x0, x21
  4091f0:	mov	x1, x20
  4091f4:	mov	x2, x25
  4091f8:	bl	402f60 <__mempcpy_chk@plt>
  4091fc:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  409200:	add	x8, x8, #0x234
  409204:	ldr	x8, [x8]
  409208:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  40920c:	strb	wzr, [x0, #8]
  409210:	add	x3, x3, #0x2c8
  409214:	str	x8, [x0]
  409218:	add	x2, sp, #0x8
  40921c:	mov	w4, #0x6                   	// #6
  409220:	mov	x0, x21
  409224:	mov	w1, wzr
  409228:	str	w24, [sp, #8]
  40922c:	str	x23, [sp, #16]
  409230:	stp	w19, w22, [sp, #24]
  409234:	bl	40da54 <__fxstatat@plt+0xa964>
  409238:	cbz	w0, 409250 <__fxstatat@plt+0x6160>
  40923c:	bl	403040 <__errno_location@plt>
  409240:	ldr	w25, [x0]
  409244:	b	409294 <__fxstatat@plt+0x61a4>
  409248:	mov	w25, wzr
  40924c:	b	4092a8 <__fxstatat@plt+0x61b8>
  409250:	mov	w0, w19
  409254:	mov	x1, x21
  409258:	mov	w2, w19
  40925c:	mov	x3, x20
  409260:	bl	402e60 <renameat@plt>
  409264:	cbz	w0, 409280 <__fxstatat@plt+0x6190>
  409268:	bl	403040 <__errno_location@plt>
  40926c:	ldr	w25, [x0]
  409270:	b	409284 <__fxstatat@plt+0x6194>
  409274:	bl	403040 <__errno_location@plt>
  409278:	ldr	w25, [x0]
  40927c:	b	4092a8 <__fxstatat@plt+0x61b8>
  409280:	mov	w25, #0xffffffff            	// #-1
  409284:	mov	w0, w19
  409288:	mov	x1, x21
  40928c:	mov	w2, wzr
  409290:	bl	402a00 <unlinkat@plt>
  409294:	add	x8, sp, #0x20
  409298:	cmp	x21, x8
  40929c:	b.eq	4092a8 <__fxstatat@plt+0x61b8>  // b.none
  4092a0:	mov	x0, x21
  4092a4:	bl	402e10 <free@plt>
  4092a8:	mov	w0, w25
  4092ac:	ldp	x20, x19, [sp, #352]
  4092b0:	ldp	x22, x21, [sp, #336]
  4092b4:	ldp	x24, x23, [sp, #320]
  4092b8:	ldp	x28, x25, [sp, #304]
  4092bc:	ldp	x29, x30, [sp, #288]
  4092c0:	add	sp, sp, #0x170
  4092c4:	ret
  4092c8:	ldr	w8, [x1]
  4092cc:	ldr	x9, [x1, #8]
  4092d0:	ldp	w2, w4, [x1, #16]
  4092d4:	mov	x3, x0
  4092d8:	mov	w0, w8
  4092dc:	mov	x1, x9
  4092e0:	b	4029b0 <linkat@plt>
  4092e4:	sub	sp, sp, #0x150
  4092e8:	stp	x28, x23, [sp, #288]
  4092ec:	stp	x22, x21, [sp, #304]
  4092f0:	stp	x20, x19, [sp, #320]
  4092f4:	mov	w23, w4
  4092f8:	mov	w21, w3
  4092fc:	mov	x20, x2
  409300:	mov	w19, w1
  409304:	mov	x22, x0
  409308:	stp	x29, x30, [sp, #272]
  40930c:	add	x29, sp, #0x110
  409310:	tbnz	w4, #31, 409320 <__fxstatat@plt+0x6230>
  409314:	cmp	w23, #0x11
  409318:	b.eq	409344 <__fxstatat@plt+0x6254>  // b.none
  40931c:	b	409430 <__fxstatat@plt+0x6340>
  409320:	mov	x0, x22
  409324:	mov	w1, w19
  409328:	mov	x2, x20
  40932c:	bl	402fd0 <symlinkat@plt>
  409330:	cbz	w0, 4093d0 <__fxstatat@plt+0x62e0>
  409334:	bl	403040 <__errno_location@plt>
  409338:	ldr	w23, [x0]
  40933c:	cmp	w23, #0x11
  409340:	b.ne	409430 <__fxstatat@plt+0x6340>  // b.any
  409344:	tbz	w21, #0, 409430 <__fxstatat@plt+0x6340>
  409348:	mov	x0, x20
  40934c:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  409350:	sub	x23, x0, x20
  409354:	add	x0, x23, #0x9
  409358:	cmp	x0, #0x101
  40935c:	b.cs	409368 <__fxstatat@plt+0x6278>  // b.hs, b.nlast
  409360:	add	x21, sp, #0x10
  409364:	b	409374 <__fxstatat@plt+0x6284>
  409368:	bl	402b00 <malloc@plt>
  40936c:	mov	x21, x0
  409370:	cbz	x0, 40940c <__fxstatat@plt+0x631c>
  409374:	mov	x3, #0xffffffffffffffff    	// #-1
  409378:	mov	x0, x21
  40937c:	mov	x1, x20
  409380:	mov	x2, x23
  409384:	bl	402f60 <__mempcpy_chk@plt>
  409388:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40938c:	add	x8, x8, #0x234
  409390:	ldr	x8, [x8]
  409394:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409398:	strb	wzr, [x0, #8]
  40939c:	add	x3, x3, #0x44c
  4093a0:	str	x8, [x0]
  4093a4:	mov	x2, sp
  4093a8:	mov	w4, #0x6                   	// #6
  4093ac:	mov	x0, x21
  4093b0:	mov	w1, wzr
  4093b4:	str	x22, [sp]
  4093b8:	str	w19, [sp, #8]
  4093bc:	bl	40da54 <__fxstatat@plt+0xa964>
  4093c0:	cbz	w0, 4093d8 <__fxstatat@plt+0x62e8>
  4093c4:	bl	403040 <__errno_location@plt>
  4093c8:	ldr	w23, [x0]
  4093cc:	b	40941c <__fxstatat@plt+0x632c>
  4093d0:	mov	w23, wzr
  4093d4:	b	409430 <__fxstatat@plt+0x6340>
  4093d8:	mov	w0, w19
  4093dc:	mov	x1, x21
  4093e0:	mov	w2, w19
  4093e4:	mov	x3, x20
  4093e8:	bl	402e60 <renameat@plt>
  4093ec:	cbz	w0, 409418 <__fxstatat@plt+0x6328>
  4093f0:	bl	403040 <__errno_location@plt>
  4093f4:	ldr	w23, [x0]
  4093f8:	mov	w0, w19
  4093fc:	mov	x1, x21
  409400:	mov	w2, wzr
  409404:	bl	402a00 <unlinkat@plt>
  409408:	b	40941c <__fxstatat@plt+0x632c>
  40940c:	bl	403040 <__errno_location@plt>
  409410:	ldr	w23, [x0]
  409414:	b	409430 <__fxstatat@plt+0x6340>
  409418:	mov	w23, #0xffffffff            	// #-1
  40941c:	add	x8, sp, #0x10
  409420:	cmp	x21, x8
  409424:	b.eq	409430 <__fxstatat@plt+0x6340>  // b.none
  409428:	mov	x0, x21
  40942c:	bl	402e10 <free@plt>
  409430:	mov	w0, w23
  409434:	ldp	x20, x19, [sp, #320]
  409438:	ldp	x22, x21, [sp, #304]
  40943c:	ldp	x28, x23, [sp, #288]
  409440:	ldp	x29, x30, [sp, #272]
  409444:	add	sp, sp, #0x150
  409448:	ret
  40944c:	ldr	x8, [x1]
  409450:	ldr	w1, [x1, #8]
  409454:	mov	x2, x0
  409458:	mov	x0, x8
  40945c:	b	402fd0 <symlinkat@plt>
  409460:	stp	x29, x30, [sp, #-48]!
  409464:	stp	x22, x21, [sp, #16]
  409468:	stp	x20, x19, [sp, #32]
  40946c:	mov	x29, sp
  409470:	mov	x20, x2
  409474:	mov	x21, x0
  409478:	bl	40b9b0 <__fxstatat@plt+0x88c0>
  40947c:	mov	w19, w0
  409480:	cmn	w0, #0x1
  409484:	b.eq	4094b8 <__fxstatat@plt+0x63c8>  // b.none
  409488:	cmn	w19, #0x2
  40948c:	b.ne	4094f4 <__fxstatat@plt+0x6404>  // b.any
  409490:	bl	403040 <__errno_location@plt>
  409494:	ldr	w20, [x0]
  409498:	mov	x0, x21
  40949c:	bl	40d180 <__fxstatat@plt+0xa090>
  4094a0:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4094a4:	mov	x3, x0
  4094a8:	add	x2, x2, #0xcb9
  4094ac:	mov	w0, wzr
  4094b0:	mov	w1, w20
  4094b4:	b	4094f0 <__fxstatat@plt+0x6400>
  4094b8:	bl	403040 <__errno_location@plt>
  4094bc:	ldr	w21, [x0]
  4094c0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4094c4:	add	x1, x1, #0xeae
  4094c8:	mov	w2, #0x5                   	// #5
  4094cc:	mov	x0, xzr
  4094d0:	bl	402f90 <dcgettext@plt>
  4094d4:	mov	x22, x0
  4094d8:	mov	x0, x20
  4094dc:	bl	40d180 <__fxstatat@plt+0xa090>
  4094e0:	mov	x3, x0
  4094e4:	mov	w0, wzr
  4094e8:	mov	w1, w21
  4094ec:	mov	x2, x22
  4094f0:	bl	402950 <error@plt>
  4094f4:	mov	w0, w19
  4094f8:	ldp	x20, x19, [sp, #32]
  4094fc:	ldp	x22, x21, [sp, #16]
  409500:	ldp	x29, x30, [sp], #48
  409504:	ret
  409508:	stp	x29, x30, [sp, #-48]!
  40950c:	stp	x22, x21, [sp, #16]
  409510:	stp	x20, x19, [sp, #32]
  409514:	mov	x29, sp
  409518:	mov	x20, x0
  40951c:	bl	40ba10 <__fxstatat@plt+0x8920>
  409520:	mov	w19, w0
  409524:	cbz	w0, 409564 <__fxstatat@plt+0x6474>
  409528:	bl	403040 <__errno_location@plt>
  40952c:	ldr	w21, [x0]
  409530:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  409534:	add	x1, x1, #0xd54
  409538:	mov	w2, #0x5                   	// #5
  40953c:	mov	x0, xzr
  409540:	bl	402f90 <dcgettext@plt>
  409544:	mov	x22, x0
  409548:	mov	x0, x20
  40954c:	bl	40d180 <__fxstatat@plt+0xa090>
  409550:	mov	x3, x0
  409554:	mov	w0, wzr
  409558:	mov	w1, w21
  40955c:	mov	x2, x22
  409560:	bl	402950 <error@plt>
  409564:	mov	w0, w19
  409568:	ldp	x20, x19, [sp, #32]
  40956c:	ldp	x22, x21, [sp, #16]
  409570:	ldp	x29, x30, [sp], #48
  409574:	ret
  409578:	stp	x29, x30, [sp, #-64]!
  40957c:	cmp	x1, #0x401
  409580:	mov	w8, #0x401                 	// #1025
  409584:	stp	x20, x19, [sp, #48]
  409588:	mov	x19, x0
  40958c:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409590:	stp	x24, x23, [sp, #16]
  409594:	stp	x22, x21, [sp, #32]
  409598:	mov	x29, sp
  40959c:	b	4095a4 <__fxstatat@plt+0x64b4>
  4095a0:	lsl	x20, x20, #1
  4095a4:	mov	x0, x20
  4095a8:	bl	402b00 <malloc@plt>
  4095ac:	mov	x21, x0
  4095b0:	cbz	x0, 409634 <__fxstatat@plt+0x6544>
  4095b4:	mov	x0, x19
  4095b8:	mov	x1, x21
  4095bc:	mov	x2, x20
  4095c0:	bl	4029c0 <readlink@plt>
  4095c4:	mov	x22, x0
  4095c8:	tbz	x0, #63, 4095dc <__fxstatat@plt+0x64ec>
  4095cc:	bl	403040 <__errno_location@plt>
  4095d0:	ldr	w24, [x0]
  4095d4:	cmp	w24, #0x22
  4095d8:	b.ne	409620 <__fxstatat@plt+0x6530>  // b.any
  4095dc:	cmp	x22, x20
  4095e0:	b.cc	409618 <__fxstatat@plt+0x6528>  // b.lo, b.ul, b.last
  4095e4:	mov	x0, x21
  4095e8:	bl	402e10 <free@plt>
  4095ec:	lsr	x8, x20, #62
  4095f0:	cbz	x8, 4095a0 <__fxstatat@plt+0x64b0>
  4095f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4095f8:	cmp	x20, x8
  4095fc:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409600:	b.cc	4095a4 <__fxstatat@plt+0x64b4>  // b.lo, b.ul, b.last
  409604:	bl	403040 <__errno_location@plt>
  409608:	mov	x21, xzr
  40960c:	mov	w8, #0xc                   	// #12
  409610:	str	w8, [x0]
  409614:	b	409634 <__fxstatat@plt+0x6544>
  409618:	strb	wzr, [x21, x22]
  40961c:	b	409634 <__fxstatat@plt+0x6544>
  409620:	mov	x23, x0
  409624:	mov	x0, x21
  409628:	bl	402e10 <free@plt>
  40962c:	mov	x21, xzr
  409630:	str	w24, [x23]
  409634:	mov	x0, x21
  409638:	ldp	x20, x19, [sp, #48]
  40963c:	ldp	x22, x21, [sp, #32]
  409640:	ldp	x24, x23, [sp, #16]
  409644:	ldp	x29, x30, [sp], #64
  409648:	ret
  40964c:	stp	x29, x30, [sp, #-32]!
  409650:	stp	x20, x19, [sp, #16]
  409654:	mov	x19, x0
  409658:	mov	x29, sp
  40965c:	cbnz	x0, 409674 <__fxstatat@plt+0x6584>
  409660:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409664:	add	x0, x0, #0x242
  409668:	bl	403050 <getenv@plt>
  40966c:	mov	x19, x0
  409670:	cbz	x0, 409698 <__fxstatat@plt+0x65a8>
  409674:	ldrb	w8, [x19]
  409678:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  40967c:	add	x20, x20, #0x25a
  409680:	cbz	w8, 4096a0 <__fxstatat@plt+0x65b0>
  409684:	mov	x0, x19
  409688:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40968c:	cmp	x19, x0
  409690:	csel	x20, x19, x20, eq  // eq = none
  409694:	b	4096a0 <__fxstatat@plt+0x65b0>
  409698:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  40969c:	add	x20, x20, #0x25a
  4096a0:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4096a4:	str	x20, [x8, #2328]
  4096a8:	ldp	x20, x19, [sp, #16]
  4096ac:	ldp	x29, x30, [sp], #32
  4096b0:	ret
  4096b4:	sub	sp, sp, #0xe0
  4096b8:	str	w0, [sp, #28]
  4096bc:	mov	x0, x1
  4096c0:	stp	x29, x30, [sp, #128]
  4096c4:	stp	x28, x27, [sp, #144]
  4096c8:	stp	x26, x25, [sp, #160]
  4096cc:	stp	x24, x23, [sp, #176]
  4096d0:	stp	x22, x21, [sp, #192]
  4096d4:	stp	x20, x19, [sp, #208]
  4096d8:	add	x29, sp, #0x80
  4096dc:	mov	w22, w3
  4096e0:	mov	w21, w2
  4096e4:	mov	x26, x1
  4096e8:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  4096ec:	sub	x25, x0, x26
  4096f0:	bl	402920 <strlen@plt>
  4096f4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4096f8:	ldr	x19, [x8, #2328]
  4096fc:	add	x28, x25, x0
  409700:	cbnz	x19, 409754 <__fxstatat@plt+0x6664>
  409704:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409708:	add	x0, x0, #0x242
  40970c:	mov	w20, w21
  409710:	bl	403050 <getenv@plt>
  409714:	cbz	x0, 409740 <__fxstatat@plt+0x6650>
  409718:	ldrb	w8, [x0]
  40971c:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409720:	mov	x21, x0
  409724:	add	x19, x19, #0x25a
  409728:	cbz	w8, 409748 <__fxstatat@plt+0x6658>
  40972c:	mov	x0, x21
  409730:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  409734:	cmp	x21, x0
  409738:	csel	x19, x21, x19, eq  // eq = none
  40973c:	b	409748 <__fxstatat@plt+0x6658>
  409740:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409744:	add	x19, x19, #0x25a
  409748:	mov	w21, w20
  40974c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409750:	str	x19, [x8, #2328]
  409754:	mov	x0, x19
  409758:	bl	402920 <strlen@plt>
  40975c:	add	x9, x0, #0x1
  409760:	mov	w8, #0x9                   	// #9
  409764:	cmp	x9, #0x9
  409768:	stur	x9, [x29, #-48]
  40976c:	csinc	x8, x8, x0, ls  // ls = plast
  409770:	add	x9, x28, #0x1
  409774:	add	x0, x9, x8
  409778:	stur	x9, [x29, #-24]
  40977c:	str	x0, [sp, #56]
  409780:	bl	402b00 <malloc@plt>
  409784:	mov	x23, x0
  409788:	cbz	x0, 409c2c <__fxstatat@plt+0x6b3c>
  40978c:	mov	x27, xzr
  409790:	mov	w8, #0xffffffff            	// #-1
  409794:	add	x9, x28, #0x4
  409798:	stp	x9, xzr, [sp, #8]
  40979c:	stur	w8, [x29, #-12]
  4097a0:	str	w22, [sp, #52]
  4097a4:	str	x26, [sp, #32]
  4097a8:	stur	x28, [x29, #-40]
  4097ac:	ldur	x2, [x29, #-24]
  4097b0:	mov	x0, x23
  4097b4:	mov	x1, x26
  4097b8:	bl	4028f0 <memcpy@plt>
  4097bc:	cmp	w21, #0x1
  4097c0:	b.ne	4097dc <__fxstatat@plt+0x66ec>  // b.any
  4097c4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  4097c8:	ldr	x1, [x8, #2328]
  4097cc:	ldur	x2, [x29, #-48]
  4097d0:	add	x0, x23, x28
  4097d4:	bl	4028f0 <memcpy@plt>
  4097d8:	b	409b34 <__fxstatat@plt+0x6a44>
  4097dc:	add	x19, x23, x25
  4097e0:	mov	x0, x19
  4097e4:	bl	40a0f8 <__fxstatat@plt+0x7008>
  4097e8:	mov	x28, x0
  4097ec:	cbz	x27, 409804 <__fxstatat@plt+0x6714>
  4097f0:	mov	x0, x27
  4097f4:	bl	402dc0 <rewinddir@plt>
  4097f8:	mov	w8, #0x2                   	// #2
  4097fc:	stur	w8, [x29, #-28]
  409800:	b	409870 <__fxstatat@plt+0x6780>
  409804:	ldrh	w8, [x19]
  409808:	ldr	w0, [sp, #28]
  40980c:	mov	w9, #0x2e                  	// #46
  409810:	sub	x3, x29, #0xc
  409814:	mov	x1, x23
  409818:	mov	w2, wzr
  40981c:	strh	w9, [x19]
  409820:	sturh	w8, [x29, #-8]
  409824:	bl	40b894 <__fxstatat@plt+0x87a4>
  409828:	mov	x27, x0
  40982c:	cbz	x0, 409838 <__fxstatat@plt+0x6748>
  409830:	mov	w10, #0x2                   	// #2
  409834:	b	40984c <__fxstatat@plt+0x675c>
  409838:	bl	403040 <__errno_location@plt>
  40983c:	ldr	w8, [x0]
  409840:	cmp	w8, #0xc
  409844:	mov	w8, #0x2                   	// #2
  409848:	cinc	w10, w8, eq  // eq = none
  40984c:	ldurh	w8, [x29, #-8]
  409850:	add	x9, x19, x28
  409854:	strh	w8, [x19]
  409858:	mov	w8, #0x7e2e                	// #32302
  40985c:	movk	w8, #0x7e31, lsl #16
  409860:	strb	wzr, [x9, #4]
  409864:	str	w8, [x9]
  409868:	cbz	x27, 409a90 <__fxstatat@plt+0x69a0>
  40986c:	stur	w10, [x29, #-28]
  409870:	mov	x0, x27
  409874:	bl	402c30 <readdir@plt>
  409878:	cbz	x0, 4098a0 <__fxstatat@plt+0x67b0>
  40987c:	ldr	x8, [sp, #56]
  409880:	mov	x24, x0
  409884:	stur	w21, [x29, #-60]
  409888:	add	x26, x28, #0x4
  40988c:	add	x21, x28, #0x2
  409890:	str	x8, [sp, #40]
  409894:	mov	w8, #0x1                   	// #1
  409898:	stur	x8, [x29, #-56]
  40989c:	b	4098c8 <__fxstatat@plt+0x67d8>
  4098a0:	ldur	x28, [x29, #-40]
  4098a4:	b	409a4c <__fxstatat@plt+0x695c>
  4098a8:	add	w9, w9, #0x1
  4098ac:	strb	w9, [x8]
  4098b0:	mov	w8, w22
  4098b4:	stur	w22, [x29, #-28]
  4098b8:	mov	x0, x27
  4098bc:	bl	402c30 <readdir@plt>
  4098c0:	mov	x24, x0
  4098c4:	cbz	x0, 409a3c <__fxstatat@plt+0x694c>
  4098c8:	add	x19, x24, #0x13
  4098cc:	mov	x0, x19
  4098d0:	bl	402920 <strlen@plt>
  4098d4:	cmp	x0, x26
  4098d8:	b.cc	4098b8 <__fxstatat@plt+0x67c8>  // b.lo, b.ul, b.last
  4098dc:	add	x0, x23, x25
  4098e0:	mov	x1, x19
  4098e4:	mov	x2, x21
  4098e8:	bl	402c20 <bcmp@plt>
  4098ec:	cbnz	w0, 4098b8 <__fxstatat@plt+0x67c8>
  4098f0:	add	x19, x24, x28
  4098f4:	ldrb	w9, [x19, #21]!
  4098f8:	sub	w8, w9, #0x31
  4098fc:	cmp	w8, #0x8
  409900:	b.hi	4098b8 <__fxstatat@plt+0x67c8>  // b.pmore
  409904:	sub	x8, x19, #0x2
  409908:	ldrb	w8, [x8, #3]
  40990c:	cmp	w9, #0x39
  409910:	cset	w22, eq  // eq = none
  409914:	sub	w9, w8, #0x30
  409918:	cmp	w9, #0x9
  40991c:	b.hi	40995c <__fxstatat@plt+0x686c>  // b.pmore
  409920:	add	x9, x24, x28
  409924:	mov	w10, #0x17                  	// #23
  409928:	and	w11, w8, #0xff
  40992c:	ldrb	w8, [x9, x10]
  409930:	cmp	w11, #0x39
  409934:	cset	w11, eq  // eq = none
  409938:	and	w22, w11, w22
  40993c:	sub	w11, w8, #0x30
  409940:	cmp	w11, #0xa
  409944:	add	x10, x10, #0x1
  409948:	b.cc	409928 <__fxstatat@plt+0x6838>  // b.lo, b.ul, b.last
  40994c:	sub	x20, x10, #0x16
  409950:	cmp	w8, #0x7e
  409954:	b.ne	4098b8 <__fxstatat@plt+0x67c8>  // b.any
  409958:	b	409968 <__fxstatat@plt+0x6878>
  40995c:	mov	w20, #0x1                   	// #1
  409960:	cmp	w8, #0x7e
  409964:	b.ne	4098b8 <__fxstatat@plt+0x67c8>  // b.any
  409968:	add	x8, x20, x19
  40996c:	ldrb	w8, [x8, #1]
  409970:	cbnz	w8, 4098b8 <__fxstatat@plt+0x67c8>
  409974:	ldur	x8, [x29, #-56]
  409978:	cmp	x8, x20
  40997c:	b.cs	409a14 <__fxstatat@plt+0x6924>  // b.hs, b.nlast
  409980:	ldr	x8, [sp, #8]
  409984:	add	x9, x20, x22
  409988:	stur	x9, [x29, #-56]
  40998c:	add	x8, x8, x9
  409990:	ldr	x9, [sp, #40]
  409994:	cmp	x9, x8
  409998:	b.cs	4099c0 <__fxstatat@plt+0x68d0>  // b.hs, b.nlast
  40999c:	lsr	x9, x8, #62
  4099a0:	cmp	x9, #0x0
  4099a4:	cset	w9, eq  // eq = none
  4099a8:	lsl	x1, x8, x9
  4099ac:	mov	x0, x23
  4099b0:	str	x1, [sp, #40]
  4099b4:	bl	402c40 <realloc@plt>
  4099b8:	cbz	x0, 409c14 <__fxstatat@plt+0x6b24>
  4099bc:	mov	x23, x0
  4099c0:	ldur	x9, [x29, #-40]
  4099c4:	mov	w10, #0x7e2e                	// #32302
  4099c8:	add	x2, x20, #0x2
  4099cc:	mov	x1, x19
  4099d0:	add	x8, x23, x9
  4099d4:	strh	w10, [x23, x9]
  4099d8:	mov	w9, #0x30                  	// #48
  4099dc:	strb	w9, [x8, #2]!
  4099e0:	add	x24, x8, x22
  4099e4:	mov	x0, x24
  4099e8:	bl	4028f0 <memcpy@plt>
  4099ec:	add	x8, x24, x20
  4099f0:	ldrb	w9, [x8, #-1]!
  4099f4:	cmp	w9, #0x39
  4099f8:	b.ne	4098a8 <__fxstatat@plt+0x67b8>  // b.any
  4099fc:	mov	w10, #0x30                  	// #48
  409a00:	strb	w10, [x8]
  409a04:	ldrb	w9, [x8, #-1]!
  409a08:	cmp	w9, #0x39
  409a0c:	b.eq	409a00 <__fxstatat@plt+0x6910>  // b.none
  409a10:	b	4098a8 <__fxstatat@plt+0x67b8>
  409a14:	b.ne	4098b8 <__fxstatat@plt+0x67c8>  // b.any
  409a18:	ldur	x8, [x29, #-40]
  409a1c:	ldur	x2, [x29, #-56]
  409a20:	mov	x1, x19
  409a24:	add	x8, x23, x8
  409a28:	add	x0, x8, #0x2
  409a2c:	bl	402d60 <memcmp@plt>
  409a30:	cmp	w0, #0x0
  409a34:	b.gt	4098b8 <__fxstatat@plt+0x67c8>
  409a38:	b	409980 <__fxstatat@plt+0x6890>
  409a3c:	ldr	w22, [sp, #52]
  409a40:	ldr	x26, [sp, #32]
  409a44:	ldur	x28, [x29, #-40]
  409a48:	ldur	w21, [x29, #-60]
  409a4c:	ldur	w10, [x29, #-28]
  409a50:	cmp	w10, #0x1
  409a54:	b.eq	409a9c <__fxstatat@plt+0x69ac>  // b.none
  409a58:	cmp	w10, #0x2
  409a5c:	b.eq	409a6c <__fxstatat@plt+0x697c>  // b.none
  409a60:	cmp	w10, #0x3
  409a64:	b.ne	409b34 <__fxstatat@plt+0x6a44>  // b.any
  409a68:	b	409c14 <__fxstatat@plt+0x6b24>
  409a6c:	cmp	w21, #0x2
  409a70:	b.ne	409a9c <__fxstatat@plt+0x69ac>  // b.any
  409a74:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409a78:	ldr	x1, [x8, #2328]
  409a7c:	ldur	x2, [x29, #-48]
  409a80:	add	x0, x23, x28
  409a84:	bl	4028f0 <memcpy@plt>
  409a88:	mov	w21, #0x1                   	// #1
  409a8c:	b	409a9c <__fxstatat@plt+0x69ac>
  409a90:	ldur	x28, [x29, #-40]
  409a94:	cmp	w10, #0x1
  409a98:	b.ne	409a58 <__fxstatat@plt+0x6968>  // b.any
  409a9c:	ldur	w24, [x29, #-12]
  409aa0:	mov	x0, x23
  409aa4:	mov	w20, w21
  409aa8:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  409aac:	mov	x19, x0
  409ab0:	bl	40a0f8 <__fxstatat@plt+0x7008>
  409ab4:	mov	x21, x0
  409ab8:	cmp	x0, #0xf
  409abc:	b.cc	409b08 <__fxstatat@plt+0x6a18>  // b.lo, b.ul, b.last
  409ac0:	ldr	x9, [sp, #16]
  409ac4:	mov	x8, x9
  409ac8:	cbnz	x9, 409b0c <__fxstatat@plt+0x6a1c>
  409acc:	tbnz	w24, #31, 409b7c <__fxstatat@plt+0x6a8c>
  409ad0:	bl	403040 <__errno_location@plt>
  409ad4:	mov	x22, x26
  409ad8:	mov	x26, x0
  409adc:	str	wzr, [x0]
  409ae0:	mov	w1, #0x3                   	// #3
  409ae4:	mov	w0, w24
  409ae8:	bl	402d30 <fpathconf@plt>
  409aec:	ldr	w8, [x26]
  409af0:	mov	x26, x22
  409af4:	ldr	w22, [sp, #52]
  409af8:	cmp	w8, #0x0
  409afc:	cset	w8, eq  // eq = none
  409b00:	sub	x8, x0, x8
  409b04:	b	409bbc <__fxstatat@plt+0x6acc>
  409b08:	mov	w8, #0xff                  	// #255
  409b0c:	cmp	x8, x21
  409b10:	b.cs	409b30 <__fxstatat@plt+0x6a40>  // b.hs, b.nlast
  409b14:	add	x9, x23, x28
  409b18:	sub	x9, x9, x19
  409b1c:	sub	x10, x8, #0x1
  409b20:	cmp	x8, x9
  409b24:	csel	x8, x9, x10, hi  // hi = pmore
  409b28:	mov	w9, #0x7e                  	// #126
  409b2c:	strh	w9, [x19, x8]
  409b30:	mov	w21, w20
  409b34:	tbz	w22, #0, 409be0 <__fxstatat@plt+0x6af0>
  409b38:	ldur	w2, [x29, #-12]
  409b3c:	tbz	w2, #31, 409b4c <__fxstatat@plt+0x6a5c>
  409b40:	mov	x25, xzr
  409b44:	mov	w2, #0xffffff9c            	// #-100
  409b48:	stur	w2, [x29, #-12]
  409b4c:	cmp	w21, #0x1
  409b50:	cset	w4, ne  // ne = any
  409b54:	add	x3, x23, x25
  409b58:	mov	w0, #0xffffff9c            	// #-100
  409b5c:	mov	x1, x26
  409b60:	bl	40d2d0 <__fxstatat@plt+0xa1e0>
  409b64:	cbz	w0, 409be0 <__fxstatat@plt+0x6af0>
  409b68:	bl	403040 <__errno_location@plt>
  409b6c:	ldr	w20, [x0]
  409b70:	cmp	w20, #0x11
  409b74:	b.eq	4097ac <__fxstatat@plt+0x66bc>  // b.none
  409b78:	b	409bf0 <__fxstatat@plt+0x6b00>
  409b7c:	ldrh	w8, [x19]
  409b80:	sturh	w8, [x29, #-4]
  409b84:	mov	w8, #0x2e                  	// #46
  409b88:	strh	w8, [x19]
  409b8c:	bl	403040 <__errno_location@plt>
  409b90:	mov	x24, x0
  409b94:	str	wzr, [x0]
  409b98:	mov	w1, #0x3                   	// #3
  409b9c:	mov	x0, x23
  409ba0:	bl	402a40 <pathconf@plt>
  409ba4:	ldr	w8, [x24]
  409ba8:	ldurh	w9, [x29, #-4]
  409bac:	cmp	w8, #0x0
  409bb0:	cset	w8, eq  // eq = none
  409bb4:	sub	x8, x0, x8
  409bb8:	strh	w9, [x19]
  409bbc:	cmn	x8, #0x1
  409bc0:	mov	w9, #0xe                   	// #14
  409bc4:	csinv	x9, x9, xzr, ne  // ne = any
  409bc8:	cmp	x8, #0x0
  409bcc:	csel	x8, x8, x9, ge  // ge = tcont
  409bd0:	str	x8, [sp, #16]
  409bd4:	cmp	x8, x21
  409bd8:	b.cc	409b14 <__fxstatat@plt+0x6a24>  // b.lo, b.ul, b.last
  409bdc:	b	409b30 <__fxstatat@plt+0x6a40>
  409be0:	cbz	x27, 409c2c <__fxstatat@plt+0x6b3c>
  409be4:	mov	x0, x27
  409be8:	bl	402c90 <closedir@plt>
  409bec:	b	409c2c <__fxstatat@plt+0x6b3c>
  409bf0:	mov	x19, x0
  409bf4:	cbz	x27, 409c00 <__fxstatat@plt+0x6b10>
  409bf8:	mov	x0, x27
  409bfc:	bl	402c90 <closedir@plt>
  409c00:	mov	x0, x23
  409c04:	bl	402e10 <free@plt>
  409c08:	mov	x23, xzr
  409c0c:	str	w20, [x19]
  409c10:	b	409c2c <__fxstatat@plt+0x6b3c>
  409c14:	mov	x0, x23
  409c18:	bl	402e10 <free@plt>
  409c1c:	bl	403040 <__errno_location@plt>
  409c20:	mov	w8, #0xc                   	// #12
  409c24:	mov	x23, xzr
  409c28:	str	w8, [x0]
  409c2c:	mov	x0, x23
  409c30:	ldp	x20, x19, [sp, #208]
  409c34:	ldp	x22, x21, [sp, #192]
  409c38:	ldp	x24, x23, [sp, #176]
  409c3c:	ldp	x26, x25, [sp, #160]
  409c40:	ldp	x28, x27, [sp, #144]
  409c44:	ldp	x29, x30, [sp, #128]
  409c48:	add	sp, sp, #0xe0
  409c4c:	ret
  409c50:	mov	w3, #0x1                   	// #1
  409c54:	b	4096b4 <__fxstatat@plt+0x65c4>
  409c58:	stp	x29, x30, [sp, #-16]!
  409c5c:	mov	w3, wzr
  409c60:	mov	x29, sp
  409c64:	bl	4096b4 <__fxstatat@plt+0x65c4>
  409c68:	cbz	x0, 409c74 <__fxstatat@plt+0x6b84>
  409c6c:	ldp	x29, x30, [sp], #16
  409c70:	ret
  409c74:	bl	40f520 <__fxstatat@plt+0xc430>
  409c78:	stp	x29, x30, [sp, #-32]!
  409c7c:	str	x19, [sp, #16]
  409c80:	mov	x29, sp
  409c84:	cbz	x1, 409cbc <__fxstatat@plt+0x6bcc>
  409c88:	ldrb	w8, [x1]
  409c8c:	cbz	w8, 409cbc <__fxstatat@plt+0x6bcc>
  409c90:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409c94:	ldr	x5, [x8, #1168]
  409c98:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409c9c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409ca0:	add	x19, x19, #0x260
  409ca4:	add	x2, x2, #0x280
  409ca8:	mov	w4, #0x4                   	// #4
  409cac:	mov	x3, x19
  409cb0:	bl	41216c <__fxstatat@plt+0xf07c>
  409cb4:	ldr	w0, [x19, x0, lsl #2]
  409cb8:	b	409cc0 <__fxstatat@plt+0x6bd0>
  409cbc:	mov	w0, #0x2                   	// #2
  409cc0:	ldr	x19, [sp, #16]
  409cc4:	ldp	x29, x30, [sp], #32
  409cc8:	ret
  409ccc:	stp	x29, x30, [sp, #-32]!
  409cd0:	str	x19, [sp, #16]
  409cd4:	mov	x29, sp
  409cd8:	cbz	x1, 409cf0 <__fxstatat@plt+0x6c00>
  409cdc:	ldrb	w8, [x1]
  409ce0:	cbz	w8, 409cf0 <__fxstatat@plt+0x6c00>
  409ce4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409ce8:	ldr	x5, [x8, #1168]
  409cec:	b	409d1c <__fxstatat@plt+0x6c2c>
  409cf0:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409cf4:	add	x0, x0, #0x2c9
  409cf8:	bl	403050 <getenv@plt>
  409cfc:	cbz	x0, 409d40 <__fxstatat@plt+0x6c50>
  409d00:	ldrb	w8, [x0]
  409d04:	mov	x1, x0
  409d08:	cbz	w8, 409d40 <__fxstatat@plt+0x6c50>
  409d0c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409d10:	ldr	x5, [x8, #1168]
  409d14:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409d18:	add	x0, x0, #0x2c8
  409d1c:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409d20:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409d24:	add	x19, x19, #0x260
  409d28:	add	x2, x2, #0x280
  409d2c:	mov	w4, #0x4                   	// #4
  409d30:	mov	x3, x19
  409d34:	bl	41216c <__fxstatat@plt+0xf07c>
  409d38:	ldr	w0, [x19, x0, lsl #2]
  409d3c:	b	409d44 <__fxstatat@plt+0x6c54>
  409d40:	mov	w0, #0x2                   	// #2
  409d44:	ldr	x19, [sp, #16]
  409d48:	ldp	x29, x30, [sp], #32
  409d4c:	ret
  409d50:	cbz	x0, 409d9c <__fxstatat@plt+0x6cac>
  409d54:	cbz	x1, 409da8 <__fxstatat@plt+0x6cb8>
  409d58:	mov	x9, x0
  409d5c:	mov	x10, x1
  409d60:	mov	x8, x10
  409d64:	udiv	x10, x9, x10
  409d68:	msub	x10, x10, x8, x9
  409d6c:	mov	x9, x8
  409d70:	cbnz	x10, 409d60 <__fxstatat@plt+0x6c70>
  409d74:	udiv	x8, x0, x8
  409d78:	umulh	x9, x1, x8
  409d7c:	mul	x8, x1, x8
  409d80:	cmp	xzr, x9
  409d84:	cset	w9, ne  // ne = any
  409d88:	cmp	x8, x2
  409d8c:	b.hi	409da8 <__fxstatat@plt+0x6cb8>  // b.pmore
  409d90:	cbnz	w9, 409da8 <__fxstatat@plt+0x6cb8>
  409d94:	mov	x0, x8
  409d98:	ret
  409d9c:	cmp	x1, #0x0
  409da0:	mov	w8, #0x2000                	// #8192
  409da4:	csel	x0, x1, x8, ne  // ne = any
  409da8:	cmp	x0, x2
  409dac:	csel	x8, x2, x0, hi  // hi = pmore
  409db0:	mov	x0, x8
  409db4:	ret
  409db8:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409dbc:	str	x0, [x8, #2336]
  409dc0:	ret
  409dc4:	stp	x29, x30, [sp, #-48]!
  409dc8:	stp	x20, x19, [sp, #32]
  409dcc:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  409dd0:	ldr	x19, [x20, #1216]
  409dd4:	str	x21, [sp, #16]
  409dd8:	mov	x29, sp
  409ddc:	mov	x0, x19
  409de0:	bl	40f8c4 <__fxstatat@plt+0xc7d4>
  409de4:	cbz	x0, 409dfc <__fxstatat@plt+0x6d0c>
  409de8:	mov	w2, #0x1                   	// #1
  409dec:	mov	x0, x19
  409df0:	mov	x1, xzr
  409df4:	bl	40f904 <__fxstatat@plt+0xc814>
  409df8:	cbz	w0, 409e04 <__fxstatat@plt+0x6d14>
  409dfc:	mov	w19, wzr
  409e00:	b	409e14 <__fxstatat@plt+0x6d24>
  409e04:	ldr	x0, [x20, #1216]
  409e08:	bl	40f87c <__fxstatat@plt+0xc78c>
  409e0c:	cmp	w0, #0x0
  409e10:	cset	w19, ne  // ne = any
  409e14:	ldr	x0, [x20, #1216]
  409e18:	bl	412384 <__fxstatat@plt+0xf294>
  409e1c:	tbnz	w19, #0, 409e34 <__fxstatat@plt+0x6d44>
  409e20:	cbnz	w0, 409e34 <__fxstatat@plt+0x6d44>
  409e24:	ldp	x20, x19, [sp, #32]
  409e28:	ldr	x21, [sp, #16]
  409e2c:	ldp	x29, x30, [sp], #48
  409e30:	b	409ecc <__fxstatat@plt+0x6ddc>
  409e34:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409e38:	add	x1, x1, #0x305
  409e3c:	mov	w2, #0x5                   	// #5
  409e40:	mov	x0, xzr
  409e44:	bl	402f90 <dcgettext@plt>
  409e48:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409e4c:	ldr	x21, [x8, #2336]
  409e50:	mov	x19, x0
  409e54:	bl	403040 <__errno_location@plt>
  409e58:	ldr	w20, [x0]
  409e5c:	cbnz	x21, 409e7c <__fxstatat@plt+0x6d8c>
  409e60:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  409e64:	add	x2, x2, #0xcb9
  409e68:	mov	w0, wzr
  409e6c:	mov	w1, w20
  409e70:	mov	x3, x19
  409e74:	bl	402950 <error@plt>
  409e78:	b	409ea0 <__fxstatat@plt+0x6db0>
  409e7c:	mov	x0, x21
  409e80:	bl	40ce90 <__fxstatat@plt+0x9da0>
  409e84:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409e88:	mov	x3, x0
  409e8c:	add	x2, x2, #0x318
  409e90:	mov	w0, wzr
  409e94:	mov	w1, w20
  409e98:	mov	x4, x19
  409e9c:	bl	402950 <error@plt>
  409ea0:	bl	409ecc <__fxstatat@plt+0x6ddc>
  409ea4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409ea8:	ldr	w0, [x8, #1072]
  409eac:	bl	402910 <_exit@plt>
  409eb0:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409eb4:	str	x0, [x8, #2344]
  409eb8:	ret
  409ebc:	and	w8, w0, #0x1
  409ec0:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  409ec4:	strb	w8, [x9, #2352]
  409ec8:	ret
  409ecc:	stp	x29, x30, [sp, #-48]!
  409ed0:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409ed4:	ldr	x0, [x8, #1208]
  409ed8:	str	x21, [sp, #16]
  409edc:	stp	x20, x19, [sp, #32]
  409ee0:	mov	x29, sp
  409ee4:	bl	412384 <__fxstatat@plt+0xf294>
  409ee8:	cbz	w0, 409f08 <__fxstatat@plt+0x6e18>
  409eec:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409ef0:	ldrb	w8, [x8, #2352]
  409ef4:	cbz	w8, 409f28 <__fxstatat@plt+0x6e38>
  409ef8:	bl	403040 <__errno_location@plt>
  409efc:	ldr	w8, [x0]
  409f00:	cmp	w8, #0x20
  409f04:	b.ne	409f28 <__fxstatat@plt+0x6e38>  // b.any
  409f08:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409f0c:	ldr	x0, [x8, #1184]
  409f10:	bl	412384 <__fxstatat@plt+0xf294>
  409f14:	cbnz	w0, 409f94 <__fxstatat@plt+0x6ea4>
  409f18:	ldp	x20, x19, [sp, #32]
  409f1c:	ldr	x21, [sp, #16]
  409f20:	ldp	x29, x30, [sp], #48
  409f24:	ret
  409f28:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409f2c:	add	x1, x1, #0x31f
  409f30:	mov	w2, #0x5                   	// #5
  409f34:	mov	x0, xzr
  409f38:	bl	402f90 <dcgettext@plt>
  409f3c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409f40:	ldr	x21, [x8, #2344]
  409f44:	mov	x19, x0
  409f48:	bl	403040 <__errno_location@plt>
  409f4c:	ldr	w20, [x0]
  409f50:	cbnz	x21, 409f70 <__fxstatat@plt+0x6e80>
  409f54:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  409f58:	add	x2, x2, #0xcb9
  409f5c:	mov	w0, wzr
  409f60:	mov	w1, w20
  409f64:	mov	x3, x19
  409f68:	bl	402950 <error@plt>
  409f6c:	b	409f94 <__fxstatat@plt+0x6ea4>
  409f70:	mov	x0, x21
  409f74:	bl	40ce90 <__fxstatat@plt+0x9da0>
  409f78:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409f7c:	mov	x3, x0
  409f80:	add	x2, x2, #0x318
  409f84:	mov	w0, wzr
  409f88:	mov	w1, w20
  409f8c:	mov	x4, x19
  409f90:	bl	402950 <error@plt>
  409f94:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  409f98:	ldr	w0, [x8, #1072]
  409f9c:	bl	402910 <_exit@plt>
  409fa0:	stp	x29, x30, [sp, #-16]!
  409fa4:	mov	x29, sp
  409fa8:	bl	40a014 <__fxstatat@plt+0x6f24>
  409fac:	cbz	x0, 409fb8 <__fxstatat@plt+0x6ec8>
  409fb0:	ldp	x29, x30, [sp], #16
  409fb4:	ret
  409fb8:	bl	40f520 <__fxstatat@plt+0xc430>
  409fbc:	stp	x29, x30, [sp, #-48]!
  409fc0:	str	x21, [sp, #16]
  409fc4:	stp	x20, x19, [sp, #32]
  409fc8:	mov	x20, x0
  409fcc:	ldrb	w8, [x20], #-1
  409fd0:	mov	x29, sp
  409fd4:	mov	x19, x0
  409fd8:	cmp	w8, #0x2f
  409fdc:	cset	w21, eq  // eq = none
  409fe0:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  409fe4:	sub	x8, x0, x19
  409fe8:	mov	x0, x8
  409fec:	cmp	x8, x21
  409ff0:	b.ls	40a004 <__fxstatat@plt+0x6f14>  // b.plast
  409ff4:	ldrb	w8, [x20, x0]
  409ff8:	cmp	w8, #0x2f
  409ffc:	sub	x8, x0, #0x1
  40a000:	b.eq	409fe8 <__fxstatat@plt+0x6ef8>  // b.none
  40a004:	ldp	x20, x19, [sp, #32]
  40a008:	ldr	x21, [sp, #16]
  40a00c:	ldp	x29, x30, [sp], #48
  40a010:	ret
  40a014:	stp	x29, x30, [sp, #-48]!
  40a018:	stp	x22, x21, [sp, #16]
  40a01c:	stp	x20, x19, [sp, #32]
  40a020:	mov	x21, x0
  40a024:	ldrb	w8, [x21], #-1
  40a028:	mov	x29, sp
  40a02c:	mov	x19, x0
  40a030:	cmp	w8, #0x2f
  40a034:	cset	w22, eq  // eq = none
  40a038:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40a03c:	sub	x8, x0, x19
  40a040:	mov	x20, x8
  40a044:	cmp	x8, x22
  40a048:	b.ls	40a05c <__fxstatat@plt+0x6f6c>  // b.plast
  40a04c:	ldrb	w8, [x21, x20]
  40a050:	cmp	w8, #0x2f
  40a054:	sub	x8, x20, #0x1
  40a058:	b.eq	40a040 <__fxstatat@plt+0x6f50>  // b.none
  40a05c:	cmp	x20, #0x0
  40a060:	cinc	x8, x20, eq  // eq = none
  40a064:	add	x0, x8, #0x1
  40a068:	bl	402b00 <malloc@plt>
  40a06c:	mov	x21, x0
  40a070:	cbz	x0, 40a098 <__fxstatat@plt+0x6fa8>
  40a074:	mov	x0, x21
  40a078:	mov	x1, x19
  40a07c:	mov	x2, x20
  40a080:	bl	4028f0 <memcpy@plt>
  40a084:	cbnz	x20, 40a094 <__fxstatat@plt+0x6fa4>
  40a088:	mov	w8, #0x2e                  	// #46
  40a08c:	mov	w20, #0x1                   	// #1
  40a090:	strb	w8, [x21]
  40a094:	strb	wzr, [x21, x20]
  40a098:	mov	x0, x21
  40a09c:	ldp	x20, x19, [sp, #32]
  40a0a0:	ldp	x22, x21, [sp, #16]
  40a0a4:	ldp	x29, x30, [sp], #48
  40a0a8:	ret
  40a0ac:	sub	x0, x0, #0x1
  40a0b0:	ldrb	w10, [x0, #1]!
  40a0b4:	cmp	w10, #0x2f
  40a0b8:	b.eq	40a0b0 <__fxstatat@plt+0x6fc0>  // b.none
  40a0bc:	mov	w8, wzr
  40a0c0:	mov	x9, x0
  40a0c4:	b	40a0d0 <__fxstatat@plt+0x6fe0>
  40a0c8:	ldrb	w10, [x9, #1]!
  40a0cc:	mov	w8, #0x1                   	// #1
  40a0d0:	and	w10, w10, #0xff
  40a0d4:	cmp	w10, #0x2f
  40a0d8:	b.eq	40a0c8 <__fxstatat@plt+0x6fd8>  // b.none
  40a0dc:	cbz	w10, 40a0f4 <__fxstatat@plt+0x7004>
  40a0e0:	tst	w8, #0x1
  40a0e4:	csel	x0, x9, x0, ne  // ne = any
  40a0e8:	ldrb	w10, [x9, #1]!
  40a0ec:	mov	w8, wzr
  40a0f0:	b	40a0d0 <__fxstatat@plt+0x6fe0>
  40a0f4:	ret
  40a0f8:	stp	x29, x30, [sp, #-32]!
  40a0fc:	str	x19, [sp, #16]
  40a100:	mov	x29, sp
  40a104:	mov	x19, x0
  40a108:	bl	402920 <strlen@plt>
  40a10c:	mov	x8, x0
  40a110:	sub	x9, x19, #0x1
  40a114:	mov	x0, x8
  40a118:	cmp	x8, #0x2
  40a11c:	b.cc	40a130 <__fxstatat@plt+0x7040>  // b.lo, b.ul, b.last
  40a120:	ldrb	w8, [x9, x0]
  40a124:	cmp	w8, #0x2f
  40a128:	sub	x8, x0, #0x1
  40a12c:	b.eq	40a114 <__fxstatat@plt+0x7024>  // b.none
  40a130:	ldr	x19, [sp, #16]
  40a134:	ldp	x29, x30, [sp], #32
  40a138:	ret
  40a13c:	stp	x29, x30, [sp, #-32]!
  40a140:	str	x19, [sp, #16]
  40a144:	mov	x29, sp
  40a148:	mov	x19, x0
  40a14c:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40a150:	ldrb	w8, [x0]
  40a154:	cmp	w8, #0x0
  40a158:	csel	x19, x19, x0, eq  // eq = none
  40a15c:	mov	x0, x19
  40a160:	bl	40a0f8 <__fxstatat@plt+0x7008>
  40a164:	ldrb	w8, [x19, x0]
  40a168:	strb	wzr, [x19, x0]
  40a16c:	ldr	x19, [sp, #16]
  40a170:	cmp	w8, #0x0
  40a174:	cset	w0, ne  // ne = any
  40a178:	ldp	x29, x30, [sp], #32
  40a17c:	ret
  40a180:	b	402d00 <posix_fadvise@plt>
  40a184:	cbz	x0, 40a1b4 <__fxstatat@plt+0x70c4>
  40a188:	stp	x29, x30, [sp, #-32]!
  40a18c:	str	x19, [sp, #16]
  40a190:	mov	x29, sp
  40a194:	mov	w19, w1
  40a198:	bl	402aa0 <fileno@plt>
  40a19c:	mov	w3, w19
  40a1a0:	ldr	x19, [sp, #16]
  40a1a4:	mov	x1, xzr
  40a1a8:	mov	x2, xzr
  40a1ac:	ldp	x29, x30, [sp], #32
  40a1b0:	b	402d00 <posix_fadvise@plt>
  40a1b4:	ret
  40a1b8:	sub	sp, sp, #0xe0
  40a1bc:	stp	x29, x30, [sp, #208]
  40a1c0:	add	x29, sp, #0xd0
  40a1c4:	stp	x2, x3, [x29, #-80]
  40a1c8:	stp	x4, x5, [x29, #-64]
  40a1cc:	stp	x6, x7, [x29, #-48]
  40a1d0:	stp	q1, q2, [sp, #16]
  40a1d4:	stp	q3, q4, [sp, #48]
  40a1d8:	str	q0, [sp]
  40a1dc:	stp	q5, q6, [sp, #80]
  40a1e0:	str	q7, [sp, #112]
  40a1e4:	tbnz	w1, #6, 40a1f0 <__fxstatat@plt+0x7100>
  40a1e8:	mov	w2, wzr
  40a1ec:	b	40a248 <__fxstatat@plt+0x7158>
  40a1f0:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a1f4:	mov	x11, sp
  40a1f8:	sub	x12, x29, #0x50
  40a1fc:	movk	x9, #0xff80, lsl #32
  40a200:	add	x10, x29, #0x10
  40a204:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a208:	add	x11, x11, #0x80
  40a20c:	add	x12, x12, #0x30
  40a210:	stp	x11, x9, [x29, #-16]
  40a214:	stp	x10, x12, [x29, #-32]
  40a218:	tbz	w8, #31, 40a238 <__fxstatat@plt+0x7148>
  40a21c:	add	w9, w8, #0x8
  40a220:	cmn	w8, #0x8
  40a224:	stur	w9, [x29, #-8]
  40a228:	b.gt	40a238 <__fxstatat@plt+0x7148>
  40a22c:	ldur	x9, [x29, #-24]
  40a230:	add	x8, x9, x8
  40a234:	b	40a244 <__fxstatat@plt+0x7154>
  40a238:	ldur	x8, [x29, #-32]
  40a23c:	add	x9, x8, #0x8
  40a240:	stur	x9, [x29, #-32]
  40a244:	ldr	w2, [x8]
  40a248:	bl	402b30 <open@plt>
  40a24c:	bl	40dcf8 <__fxstatat@plt+0xac08>
  40a250:	ldp	x29, x30, [sp, #208]
  40a254:	add	sp, sp, #0xe0
  40a258:	ret
  40a25c:	stp	x29, x30, [sp, #-48]!
  40a260:	stp	x22, x21, [sp, #16]
  40a264:	stp	x20, x19, [sp, #32]
  40a268:	mov	x29, sp
  40a26c:	cbz	x0, 40a2cc <__fxstatat@plt+0x71dc>
  40a270:	mov	x20, x0
  40a274:	mov	w0, #0x18                  	// #24
  40a278:	mov	x21, x2
  40a27c:	mov	x22, x1
  40a280:	bl	40f20c <__fxstatat@plt+0xc11c>
  40a284:	mov	x19, x0
  40a288:	mov	x0, x22
  40a28c:	bl	40f4c8 <__fxstatat@plt+0xc3d8>
  40a290:	str	x0, [x19]
  40a294:	ldr	q0, [x21]
  40a298:	mov	x0, x20
  40a29c:	mov	x1, x19
  40a2a0:	ext	v0.16b, v0.16b, v0.16b, #8
  40a2a4:	stur	q0, [x19, #8]
  40a2a8:	bl	40b530 <__fxstatat@plt+0x8440>
  40a2ac:	cbz	x0, 40a2dc <__fxstatat@plt+0x71ec>
  40a2b0:	cmp	x0, x19
  40a2b4:	b.eq	40a2cc <__fxstatat@plt+0x71dc>  // b.none
  40a2b8:	mov	x0, x19
  40a2bc:	ldp	x20, x19, [sp, #32]
  40a2c0:	ldp	x22, x21, [sp, #16]
  40a2c4:	ldp	x29, x30, [sp], #48
  40a2c8:	b	40b86c <__fxstatat@plt+0x877c>
  40a2cc:	ldp	x20, x19, [sp, #32]
  40a2d0:	ldp	x22, x21, [sp, #16]
  40a2d4:	ldp	x29, x30, [sp], #48
  40a2d8:	ret
  40a2dc:	bl	40f520 <__fxstatat@plt+0xc430>
  40a2e0:	cbz	x0, 40a318 <__fxstatat@plt+0x7228>
  40a2e4:	sub	sp, sp, #0x30
  40a2e8:	stp	x29, x30, [sp, #32]
  40a2ec:	str	x1, [sp, #8]
  40a2f0:	ldr	q0, [x2]
  40a2f4:	add	x1, sp, #0x8
  40a2f8:	add	x29, sp, #0x20
  40a2fc:	ext	v0.16b, v0.16b, v0.16b, #8
  40a300:	stur	q0, [sp, #16]
  40a304:	bl	40a840 <__fxstatat@plt+0x7750>
  40a308:	ldp	x29, x30, [sp, #32]
  40a30c:	cmp	x0, #0x0
  40a310:	cset	w0, ne  // ne = any
  40a314:	add	sp, sp, #0x30
  40a318:	ret
  40a31c:	ldr	w8, [x0, #16]
  40a320:	and	w8, w8, #0xf000
  40a324:	sub	w8, w8, #0x1, lsl #12
  40a328:	lsr	w8, w8, #12
  40a32c:	cmp	w8, #0xb
  40a330:	b.hi	40a36c <__fxstatat@plt+0x727c>  // b.pmore
  40a334:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a338:	add	x9, x9, #0x32b
  40a33c:	adr	x10, 40a354 <__fxstatat@plt+0x7264>
  40a340:	ldrb	w11, [x9, x8]
  40a344:	add	x10, x10, x11, lsl #2
  40a348:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40a34c:	add	x1, x1, #0x81
  40a350:	br	x10
  40a354:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a358:	add	x1, x1, #0x38f
  40a35c:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a360:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a364:	add	x1, x1, #0x378
  40a368:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a36c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a370:	add	x1, x1, #0x39b
  40a374:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a378:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a37c:	add	x1, x1, #0x365
  40a380:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a384:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a388:	add	x1, x1, #0x357
  40a38c:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a390:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a394:	add	x1, x1, #0x394
  40a398:	b	40a3b8 <__fxstatat@plt+0x72c8>
  40a39c:	ldr	x8, [x0, #48]
  40a3a0:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a3a4:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  40a3a8:	add	x9, x9, #0x34a
  40a3ac:	add	x10, x10, #0x337
  40a3b0:	cmp	x8, #0x0
  40a3b4:	csel	x1, x10, x9, eq  // eq = none
  40a3b8:	mov	w2, #0x5                   	// #5
  40a3bc:	mov	x0, xzr
  40a3c0:	b	402f90 <dcgettext@plt>
  40a3c4:	and	w8, w0, #0xf000
  40a3c8:	sub	w8, w8, #0x1, lsl #12
  40a3cc:	lsr	w8, w8, #12
  40a3d0:	cmp	w8, #0xb
  40a3d4:	b.hi	40a404 <__fxstatat@plt+0x7314>  // b.pmore
  40a3d8:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a3dc:	add	x9, x9, #0x3a6
  40a3e0:	adr	x10, 40a3f4 <__fxstatat@plt+0x7304>
  40a3e4:	ldrb	w11, [x9, x8]
  40a3e8:	add	x10, x10, x11, lsl #2
  40a3ec:	mov	w8, #0x2d                  	// #45
  40a3f0:	br	x10
  40a3f4:	mov	w8, #0x70                  	// #112
  40a3f8:	b	40a428 <__fxstatat@plt+0x7338>
  40a3fc:	mov	w8, #0x63                  	// #99
  40a400:	b	40a428 <__fxstatat@plt+0x7338>
  40a404:	mov	w8, #0x3f                  	// #63
  40a408:	b	40a428 <__fxstatat@plt+0x7338>
  40a40c:	mov	w8, #0x64                  	// #100
  40a410:	b	40a428 <__fxstatat@plt+0x7338>
  40a414:	mov	w8, #0x6c                  	// #108
  40a418:	b	40a428 <__fxstatat@plt+0x7338>
  40a41c:	mov	w8, #0x73                  	// #115
  40a420:	b	40a428 <__fxstatat@plt+0x7338>
  40a424:	mov	w8, #0x62                  	// #98
  40a428:	strb	w8, [x1]
  40a42c:	tst	w0, #0x100
  40a430:	mov	w8, #0x72                  	// #114
  40a434:	mov	w9, #0x2d                  	// #45
  40a438:	mov	w10, #0x77                  	// #119
  40a43c:	csel	w14, w9, w8, eq  // eq = none
  40a440:	tst	w0, #0x80
  40a444:	mov	w11, #0x53                  	// #83
  40a448:	mov	w12, #0x73                  	// #115
  40a44c:	mov	w13, #0x78                  	// #120
  40a450:	strb	w14, [x1, #1]
  40a454:	csel	w14, w9, w10, eq  // eq = none
  40a458:	tst	w0, #0x40
  40a45c:	strb	w14, [x1, #2]
  40a460:	csel	w14, w12, w11, ne  // ne = any
  40a464:	csel	w15, w13, w9, ne  // ne = any
  40a468:	tst	w0, #0x800
  40a46c:	csel	w14, w15, w14, eq  // eq = none
  40a470:	tst	w0, #0x20
  40a474:	strb	w14, [x1, #3]
  40a478:	csel	w14, w9, w8, eq  // eq = none
  40a47c:	tst	w0, #0x10
  40a480:	strb	w14, [x1, #4]
  40a484:	csel	w14, w9, w10, eq  // eq = none
  40a488:	tst	w0, #0x8
  40a48c:	csel	w11, w12, w11, ne  // ne = any
  40a490:	csel	w12, w13, w9, ne  // ne = any
  40a494:	tst	w0, #0x400
  40a498:	csel	w11, w12, w11, eq  // eq = none
  40a49c:	tst	w0, #0x4
  40a4a0:	csel	w8, w9, w8, eq  // eq = none
  40a4a4:	tst	w0, #0x2
  40a4a8:	mov	w15, #0x54                  	// #84
  40a4ac:	strb	w14, [x1, #5]
  40a4b0:	mov	w14, #0x74                  	// #116
  40a4b4:	strb	w8, [x1, #7]
  40a4b8:	csel	w8, w9, w10, eq  // eq = none
  40a4bc:	tst	w0, #0x1
  40a4c0:	strb	w8, [x1, #8]
  40a4c4:	csel	w8, w14, w15, ne  // ne = any
  40a4c8:	csel	w9, w13, w9, ne  // ne = any
  40a4cc:	tst	w0, #0x200
  40a4d0:	mov	w12, #0x20                  	// #32
  40a4d4:	csel	w8, w9, w8, eq  // eq = none
  40a4d8:	strb	w11, [x1, #6]
  40a4dc:	strb	w8, [x1, #9]
  40a4e0:	strh	w12, [x1, #10]
  40a4e4:	ret
  40a4e8:	ldr	w0, [x0, #16]
  40a4ec:	b	40a3c4 <__fxstatat@plt+0x72d4>
  40a4f0:	stp	x29, x30, [sp, #-16]!
  40a4f4:	mov	x29, sp
  40a4f8:	bl	40a50c <__fxstatat@plt+0x741c>
  40a4fc:	cbz	x0, 40a508 <__fxstatat@plt+0x7418>
  40a500:	ldp	x29, x30, [sp], #16
  40a504:	ret
  40a508:	bl	40f520 <__fxstatat@plt+0xc430>
  40a50c:	stp	x29, x30, [sp, #-80]!
  40a510:	stp	x26, x25, [sp, #16]
  40a514:	stp	x24, x23, [sp, #32]
  40a518:	stp	x22, x21, [sp, #48]
  40a51c:	stp	x20, x19, [sp, #64]
  40a520:	mov	x29, sp
  40a524:	mov	x20, x2
  40a528:	mov	x19, x1
  40a52c:	mov	x21, x0
  40a530:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40a534:	mov	x22, x0
  40a538:	bl	40a0f8 <__fxstatat@plt+0x7008>
  40a53c:	sub	x8, x22, x21
  40a540:	mov	x24, x0
  40a544:	add	x23, x8, x0
  40a548:	mov	x0, x19
  40a54c:	bl	402920 <strlen@plt>
  40a550:	mov	x22, x0
  40a554:	cbz	x24, 40a570 <__fxstatat@plt+0x7480>
  40a558:	add	x8, x23, x21
  40a55c:	ldurb	w8, [x8, #-1]
  40a560:	cmp	w8, #0x2f
  40a564:	b.ne	40a584 <__fxstatat@plt+0x7494>  // b.any
  40a568:	mov	w25, wzr
  40a56c:	b	40a594 <__fxstatat@plt+0x74a4>
  40a570:	ldrb	w8, [x19]
  40a574:	cmp	w8, #0x2f
  40a578:	mov	w8, #0x2e                  	// #46
  40a57c:	csel	w25, w8, wzr, eq  // eq = none
  40a580:	b	40a594 <__fxstatat@plt+0x74a4>
  40a584:	ldrb	w8, [x19]
  40a588:	cmp	w8, #0x2f
  40a58c:	mov	w8, #0x2f                  	// #47
  40a590:	csel	w25, wzr, w8, eq  // eq = none
  40a594:	cmp	w25, #0x0
  40a598:	add	x8, x22, x23
  40a59c:	cinc	x8, x8, ne  // ne = any
  40a5a0:	add	x0, x8, #0x1
  40a5a4:	cset	w26, ne  // ne = any
  40a5a8:	bl	402b00 <malloc@plt>
  40a5ac:	mov	x24, x0
  40a5b0:	cbz	x0, 40a5ec <__fxstatat@plt+0x74fc>
  40a5b4:	mov	x3, #0xffffffffffffffff    	// #-1
  40a5b8:	mov	x0, x24
  40a5bc:	mov	x1, x21
  40a5c0:	mov	x2, x23
  40a5c4:	bl	402f60 <__mempcpy_chk@plt>
  40a5c8:	strb	w25, [x0]
  40a5cc:	add	x0, x0, x26
  40a5d0:	cbz	x20, 40a5d8 <__fxstatat@plt+0x74e8>
  40a5d4:	str	x0, [x20]
  40a5d8:	mov	x3, #0xffffffffffffffff    	// #-1
  40a5dc:	mov	x1, x19
  40a5e0:	mov	x2, x22
  40a5e4:	bl	402f60 <__mempcpy_chk@plt>
  40a5e8:	strb	wzr, [x0]
  40a5ec:	mov	x0, x24
  40a5f0:	ldp	x20, x19, [sp, #64]
  40a5f4:	ldp	x22, x21, [sp, #48]
  40a5f8:	ldp	x24, x23, [sp, #32]
  40a5fc:	ldp	x26, x25, [sp, #16]
  40a600:	ldp	x29, x30, [sp], #80
  40a604:	ret
  40a608:	stp	x29, x30, [sp, #-48]!
  40a60c:	stp	x22, x21, [sp, #16]
  40a610:	stp	x20, x19, [sp, #32]
  40a614:	mov	x29, sp
  40a618:	cbz	x2, 40a65c <__fxstatat@plt+0x756c>
  40a61c:	mov	x20, x2
  40a620:	mov	x21, x1
  40a624:	mov	w22, w0
  40a628:	mov	x19, xzr
  40a62c:	mov	w0, w22
  40a630:	mov	x1, x21
  40a634:	mov	x2, x20
  40a638:	bl	40d4f4 <__fxstatat@plt+0xa404>
  40a63c:	cmn	x0, #0x1
  40a640:	b.eq	40a670 <__fxstatat@plt+0x7580>  // b.none
  40a644:	cbz	x0, 40a664 <__fxstatat@plt+0x7574>
  40a648:	add	x19, x0, x19
  40a64c:	subs	x20, x20, x0
  40a650:	add	x21, x21, x0
  40a654:	b.ne	40a62c <__fxstatat@plt+0x753c>  // b.any
  40a658:	b	40a670 <__fxstatat@plt+0x7580>
  40a65c:	mov	x19, xzr
  40a660:	b	40a670 <__fxstatat@plt+0x7580>
  40a664:	bl	403040 <__errno_location@plt>
  40a668:	mov	w8, #0x1c                  	// #28
  40a66c:	str	w8, [x0]
  40a670:	mov	x0, x19
  40a674:	ldp	x20, x19, [sp, #32]
  40a678:	ldp	x22, x21, [sp, #16]
  40a67c:	ldp	x29, x30, [sp], #48
  40a680:	ret
  40a684:	ldr	x0, [x0, #16]
  40a688:	ret
  40a68c:	ldr	x0, [x0, #24]
  40a690:	ret
  40a694:	ldr	x0, [x0, #32]
  40a698:	ret
  40a69c:	ldp	x8, x9, [x0]
  40a6a0:	cmp	x8, x9
  40a6a4:	b.cs	40a6e4 <__fxstatat@plt+0x75f4>  // b.hs, b.nlast
  40a6a8:	mov	x0, xzr
  40a6ac:	b	40a6bc <__fxstatat@plt+0x75cc>
  40a6b0:	add	x8, x8, #0x10
  40a6b4:	cmp	x8, x9
  40a6b8:	b.cs	40a6e8 <__fxstatat@plt+0x75f8>  // b.hs, b.nlast
  40a6bc:	ldr	x10, [x8]
  40a6c0:	cbz	x10, 40a6b0 <__fxstatat@plt+0x75c0>
  40a6c4:	mov	x10, xzr
  40a6c8:	mov	x11, x8
  40a6cc:	ldr	x11, [x11, #8]
  40a6d0:	add	x10, x10, #0x1
  40a6d4:	cbnz	x11, 40a6cc <__fxstatat@plt+0x75dc>
  40a6d8:	cmp	x10, x0
  40a6dc:	csel	x0, x10, x0, hi  // hi = pmore
  40a6e0:	b	40a6b0 <__fxstatat@plt+0x75c0>
  40a6e4:	mov	x0, xzr
  40a6e8:	ret
  40a6ec:	ldp	x9, x10, [x0]
  40a6f0:	cmp	x9, x10
  40a6f4:	b.cs	40a730 <__fxstatat@plt+0x7640>  // b.hs, b.nlast
  40a6f8:	mov	x8, xzr
  40a6fc:	mov	x11, xzr
  40a700:	b	40a710 <__fxstatat@plt+0x7620>
  40a704:	add	x9, x9, #0x10
  40a708:	cmp	x9, x10
  40a70c:	b.cs	40a738 <__fxstatat@plt+0x7648>  // b.hs, b.nlast
  40a710:	ldr	x12, [x9]
  40a714:	cbz	x12, 40a704 <__fxstatat@plt+0x7614>
  40a718:	mov	x12, x9
  40a71c:	ldr	x12, [x12, #8]
  40a720:	add	x8, x8, #0x1
  40a724:	cbnz	x12, 40a71c <__fxstatat@plt+0x762c>
  40a728:	add	x11, x11, #0x1
  40a72c:	b	40a704 <__fxstatat@plt+0x7614>
  40a730:	mov	x11, xzr
  40a734:	mov	x8, xzr
  40a738:	ldr	x9, [x0, #24]
  40a73c:	cmp	x11, x9
  40a740:	b.ne	40a758 <__fxstatat@plt+0x7668>  // b.any
  40a744:	ldr	x9, [x0, #32]
  40a748:	cmp	x8, x9
  40a74c:	b.ne	40a758 <__fxstatat@plt+0x7668>  // b.any
  40a750:	mov	w0, #0x1                   	// #1
  40a754:	ret
  40a758:	mov	w0, wzr
  40a75c:	ret
  40a760:	stp	x29, x30, [sp, #-48]!
  40a764:	stp	x22, x21, [sp, #16]
  40a768:	stp	x20, x19, [sp, #32]
  40a76c:	ldp	x8, x9, [x0]
  40a770:	ldp	x20, x3, [x0, #24]
  40a774:	ldr	x22, [x0, #16]
  40a778:	mov	x19, x1
  40a77c:	cmp	x8, x9
  40a780:	mov	x21, xzr
  40a784:	mov	x29, sp
  40a788:	b.cc	40a818 <__fxstatat@plt+0x7728>  // b.lo, b.ul, b.last
  40a78c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a790:	add	x2, x2, #0x3b2
  40a794:	mov	w1, #0x1                   	// #1
  40a798:	mov	x0, x19
  40a79c:	bl	402d90 <__fprintf_chk@plt>
  40a7a0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a7a4:	add	x2, x2, #0x3ca
  40a7a8:	mov	w1, #0x1                   	// #1
  40a7ac:	mov	x0, x19
  40a7b0:	mov	x3, x22
  40a7b4:	bl	402d90 <__fprintf_chk@plt>
  40a7b8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a7bc:	ucvtf	d0, x20
  40a7c0:	fmov	d1, x8
  40a7c4:	fmul	d0, d0, d1
  40a7c8:	ucvtf	d1, x22
  40a7cc:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a7d0:	fdiv	d0, d0, d1
  40a7d4:	add	x2, x2, #0x3e2
  40a7d8:	mov	w1, #0x1                   	// #1
  40a7dc:	mov	x0, x19
  40a7e0:	mov	x3, x20
  40a7e4:	bl	402d90 <__fprintf_chk@plt>
  40a7e8:	mov	x0, x19
  40a7ec:	mov	x3, x21
  40a7f0:	ldp	x20, x19, [sp, #32]
  40a7f4:	ldp	x22, x21, [sp, #16]
  40a7f8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a7fc:	add	x2, x2, #0x403
  40a800:	mov	w1, #0x1                   	// #1
  40a804:	ldp	x29, x30, [sp], #48
  40a808:	b	402d90 <__fprintf_chk@plt>
  40a80c:	add	x8, x8, #0x10
  40a810:	cmp	x8, x9
  40a814:	b.cs	40a78c <__fxstatat@plt+0x769c>  // b.hs, b.nlast
  40a818:	ldr	x10, [x8]
  40a81c:	cbz	x10, 40a80c <__fxstatat@plt+0x771c>
  40a820:	mov	x10, xzr
  40a824:	mov	x11, x8
  40a828:	ldr	x11, [x11, #8]
  40a82c:	add	x10, x10, #0x1
  40a830:	cbnz	x11, 40a828 <__fxstatat@plt+0x7738>
  40a834:	cmp	x10, x21
  40a838:	csel	x21, x10, x21, hi  // hi = pmore
  40a83c:	b	40a80c <__fxstatat@plt+0x771c>
  40a840:	stp	x29, x30, [sp, #-48]!
  40a844:	stp	x20, x19, [sp, #32]
  40a848:	ldr	x8, [x0, #16]
  40a84c:	ldr	x9, [x0, #48]
  40a850:	mov	x19, x0
  40a854:	mov	x20, x1
  40a858:	mov	x0, x1
  40a85c:	mov	x1, x8
  40a860:	str	x21, [sp, #16]
  40a864:	mov	x29, sp
  40a868:	blr	x9
  40a86c:	ldr	x8, [x19, #16]
  40a870:	cmp	x0, x8
  40a874:	b.cs	40a8e0 <__fxstatat@plt+0x77f0>  // b.hs, b.nlast
  40a878:	ldr	x8, [x19]
  40a87c:	add	x21, x8, x0, lsl #4
  40a880:	ldr	x1, [x21]
  40a884:	mov	x0, xzr
  40a888:	cbz	x1, 40a8d0 <__fxstatat@plt+0x77e0>
  40a88c:	cbz	x8, 40a8d0 <__fxstatat@plt+0x77e0>
  40a890:	cmp	x1, x20
  40a894:	b.eq	40a8bc <__fxstatat@plt+0x77cc>  // b.none
  40a898:	ldr	x8, [x19, #56]
  40a89c:	mov	x0, x20
  40a8a0:	blr	x8
  40a8a4:	tbnz	w0, #0, 40a8c4 <__fxstatat@plt+0x77d4>
  40a8a8:	ldr	x21, [x21, #8]
  40a8ac:	cbz	x21, 40a8cc <__fxstatat@plt+0x77dc>
  40a8b0:	ldr	x1, [x21]
  40a8b4:	cmp	x1, x20
  40a8b8:	b.ne	40a898 <__fxstatat@plt+0x77a8>  // b.any
  40a8bc:	mov	x0, x20
  40a8c0:	b	40a8d0 <__fxstatat@plt+0x77e0>
  40a8c4:	ldr	x0, [x21]
  40a8c8:	b	40a8d0 <__fxstatat@plt+0x77e0>
  40a8cc:	mov	x0, xzr
  40a8d0:	ldp	x20, x19, [sp, #32]
  40a8d4:	ldr	x21, [sp, #16]
  40a8d8:	ldp	x29, x30, [sp], #48
  40a8dc:	ret
  40a8e0:	bl	402cf0 <abort@plt>
  40a8e4:	stp	x29, x30, [sp, #-16]!
  40a8e8:	ldr	x8, [x0, #32]
  40a8ec:	mov	x29, sp
  40a8f0:	cbz	x8, 40a910 <__fxstatat@plt+0x7820>
  40a8f4:	ldp	x8, x9, [x0]
  40a8f8:	cmp	x8, x9
  40a8fc:	b.cs	40a91c <__fxstatat@plt+0x782c>  // b.hs, b.nlast
  40a900:	ldr	x0, [x8], #16
  40a904:	cbz	x0, 40a8f8 <__fxstatat@plt+0x7808>
  40a908:	ldp	x29, x30, [sp], #16
  40a90c:	ret
  40a910:	mov	x0, xzr
  40a914:	ldp	x29, x30, [sp], #16
  40a918:	ret
  40a91c:	bl	402cf0 <abort@plt>
  40a920:	stp	x29, x30, [sp, #-32]!
  40a924:	stp	x20, x19, [sp, #16]
  40a928:	ldr	x8, [x0, #16]
  40a92c:	ldr	x9, [x0, #48]
  40a930:	mov	x19, x0
  40a934:	mov	x20, x1
  40a938:	mov	x0, x1
  40a93c:	mov	x1, x8
  40a940:	mov	x29, sp
  40a944:	blr	x9
  40a948:	ldr	x8, [x19, #16]
  40a94c:	cmp	x0, x8
  40a950:	b.cs	40a9ac <__fxstatat@plt+0x78bc>  // b.hs, b.nlast
  40a954:	ldr	x8, [x19]
  40a958:	add	x9, x8, x0, lsl #4
  40a95c:	ldp	x10, x9, [x9]
  40a960:	cmp	x10, x20
  40a964:	b.eq	40a970 <__fxstatat@plt+0x7880>  // b.none
  40a968:	cbnz	x9, 40a95c <__fxstatat@plt+0x786c>
  40a96c:	b	40a97c <__fxstatat@plt+0x788c>
  40a970:	cbz	x9, 40a97c <__fxstatat@plt+0x788c>
  40a974:	ldr	x0, [x9]
  40a978:	b	40a9a0 <__fxstatat@plt+0x78b0>
  40a97c:	ldr	x9, [x19, #8]
  40a980:	add	x8, x8, x0, lsl #4
  40a984:	add	x8, x8, #0x10
  40a988:	cmp	x8, x9
  40a98c:	b.cs	40a99c <__fxstatat@plt+0x78ac>  // b.hs, b.nlast
  40a990:	ldr	x0, [x8], #16
  40a994:	cbz	x0, 40a988 <__fxstatat@plt+0x7898>
  40a998:	b	40a9a0 <__fxstatat@plt+0x78b0>
  40a99c:	mov	x0, xzr
  40a9a0:	ldp	x20, x19, [sp, #16]
  40a9a4:	ldp	x29, x30, [sp], #32
  40a9a8:	ret
  40a9ac:	bl	402cf0 <abort@plt>
  40a9b0:	ldp	x9, x10, [x0]
  40a9b4:	cmp	x9, x10
  40a9b8:	b.cs	40aa14 <__fxstatat@plt+0x7924>  // b.hs, b.nlast
  40a9bc:	mov	x11, xzr
  40a9c0:	ldr	x8, [x9]
  40a9c4:	cbz	x8, 40a9f8 <__fxstatat@plt+0x7908>
  40a9c8:	cbz	x9, 40a9f8 <__fxstatat@plt+0x7908>
  40a9cc:	mov	x10, x9
  40a9d0:	cmp	x11, x2
  40a9d4:	b.cs	40aa1c <__fxstatat@plt+0x792c>  // b.hs, b.nlast
  40a9d8:	ldr	x8, [x10]
  40a9dc:	str	x8, [x1, x11, lsl #3]
  40a9e0:	ldr	x10, [x10, #8]
  40a9e4:	add	x8, x11, #0x1
  40a9e8:	mov	x11, x8
  40a9ec:	cbnz	x10, 40a9d0 <__fxstatat@plt+0x78e0>
  40a9f0:	ldr	x10, [x0, #8]
  40a9f4:	b	40a9fc <__fxstatat@plt+0x790c>
  40a9f8:	mov	x8, x11
  40a9fc:	add	x9, x9, #0x10
  40aa00:	cmp	x9, x10
  40aa04:	mov	x11, x8
  40aa08:	b.cc	40a9c0 <__fxstatat@plt+0x78d0>  // b.lo, b.ul, b.last
  40aa0c:	mov	x0, x8
  40aa10:	ret
  40aa14:	mov	x0, xzr
  40aa18:	ret
  40aa1c:	mov	x0, x11
  40aa20:	ret
  40aa24:	stp	x29, x30, [sp, #-64]!
  40aa28:	stp	x24, x23, [sp, #16]
  40aa2c:	stp	x22, x21, [sp, #32]
  40aa30:	stp	x20, x19, [sp, #48]
  40aa34:	ldp	x23, x8, [x0]
  40aa38:	mov	x29, sp
  40aa3c:	cmp	x23, x8
  40aa40:	b.cs	40aa58 <__fxstatat@plt+0x7968>  // b.hs, b.nlast
  40aa44:	mov	x19, x2
  40aa48:	mov	x20, x0
  40aa4c:	mov	x21, x1
  40aa50:	mov	x22, xzr
  40aa54:	b	40aa70 <__fxstatat@plt+0x7980>
  40aa58:	mov	x22, xzr
  40aa5c:	b	40aaa8 <__fxstatat@plt+0x79b8>
  40aa60:	ldr	x8, [x20, #8]
  40aa64:	add	x23, x23, #0x10
  40aa68:	cmp	x23, x8
  40aa6c:	b.cs	40aaa8 <__fxstatat@plt+0x79b8>  // b.hs, b.nlast
  40aa70:	ldr	x0, [x23]
  40aa74:	cbz	x0, 40aa64 <__fxstatat@plt+0x7974>
  40aa78:	cbz	x23, 40aa64 <__fxstatat@plt+0x7974>
  40aa7c:	mov	x1, x19
  40aa80:	blr	x21
  40aa84:	tbz	w0, #0, 40aaa8 <__fxstatat@plt+0x79b8>
  40aa88:	mov	x24, x23
  40aa8c:	ldr	x24, [x24, #8]
  40aa90:	add	x22, x22, #0x1
  40aa94:	cbz	x24, 40aa60 <__fxstatat@plt+0x7970>
  40aa98:	ldr	x0, [x24]
  40aa9c:	mov	x1, x19
  40aaa0:	blr	x21
  40aaa4:	tbnz	w0, #0, 40aa8c <__fxstatat@plt+0x799c>
  40aaa8:	mov	x0, x22
  40aaac:	ldp	x20, x19, [sp, #48]
  40aab0:	ldp	x22, x21, [sp, #32]
  40aab4:	ldp	x24, x23, [sp, #16]
  40aab8:	ldp	x29, x30, [sp], #64
  40aabc:	ret
  40aac0:	ldrb	w9, [x0]
  40aac4:	cbz	w9, 40aaf4 <__fxstatat@plt+0x7a04>
  40aac8:	mov	x8, x0
  40aacc:	mov	x0, xzr
  40aad0:	add	x8, x8, #0x1
  40aad4:	lsl	x10, x0, #5
  40aad8:	sub	x10, x10, x0
  40aadc:	add	x10, x10, w9, uxtb
  40aae0:	ldrb	w9, [x8], #1
  40aae4:	udiv	x11, x10, x1
  40aae8:	msub	x0, x11, x1, x10
  40aaec:	cbnz	w9, 40aad4 <__fxstatat@plt+0x79e4>
  40aaf0:	ret
  40aaf4:	mov	x0, xzr
  40aaf8:	ret
  40aafc:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40ab00:	add	x8, x8, #0x41c
  40ab04:	ldr	w9, [x8, #16]
  40ab08:	ldr	q0, [x8]
  40ab0c:	str	w9, [x0, #16]
  40ab10:	str	q0, [x0]
  40ab14:	ret
  40ab18:	stp	x29, x30, [sp, #-64]!
  40ab1c:	adrp	x8, 40a000 <__fxstatat@plt+0x6f10>
  40ab20:	add	x8, x8, #0xd00
  40ab24:	cmp	x2, #0x0
  40ab28:	adrp	x9, 40a000 <__fxstatat@plt+0x6f10>
  40ab2c:	stp	x24, x23, [sp, #16]
  40ab30:	stp	x22, x21, [sp, #32]
  40ab34:	mov	x21, x0
  40ab38:	add	x9, x9, #0xd10
  40ab3c:	csel	x23, x8, x2, eq  // eq = none
  40ab40:	cmp	x3, #0x0
  40ab44:	mov	w0, #0x50                  	// #80
  40ab48:	stp	x20, x19, [sp, #48]
  40ab4c:	mov	x29, sp
  40ab50:	mov	x19, x4
  40ab54:	mov	x22, x1
  40ab58:	csel	x24, x9, x3, eq  // eq = none
  40ab5c:	bl	402b00 <malloc@plt>
  40ab60:	mov	x20, x0
  40ab64:	cbz	x0, 40ace8 <__fxstatat@plt+0x7bf8>
  40ab68:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40ab6c:	add	x9, x9, #0x41c
  40ab70:	cmp	x22, #0x0
  40ab74:	csel	x8, x9, x22, eq  // eq = none
  40ab78:	cmp	x8, x9
  40ab7c:	str	x8, [x20, #40]
  40ab80:	b.eq	40ac04 <__fxstatat@plt+0x7b14>  // b.none
  40ab84:	ldr	s0, [x8, #8]
  40ab88:	mov	w9, #0xcccd                	// #52429
  40ab8c:	movk	w9, #0x3dcc, lsl #16
  40ab90:	fmov	s1, w9
  40ab94:	fcmp	s0, s1
  40ab98:	b.le	40acdc <__fxstatat@plt+0x7bec>
  40ab9c:	mov	w9, #0x6666                	// #26214
  40aba0:	movk	w9, #0x3f66, lsl #16
  40aba4:	fmov	s1, w9
  40aba8:	fcmp	s0, s1
  40abac:	b.pl	40acdc <__fxstatat@plt+0x7bec>  // b.nfrst
  40abb0:	ldr	s1, [x8, #12]
  40abb4:	mov	w9, #0xcccd                	// #52429
  40abb8:	movk	w9, #0x3f8c, lsl #16
  40abbc:	fmov	s2, w9
  40abc0:	fcmp	s1, s2
  40abc4:	b.le	40acdc <__fxstatat@plt+0x7bec>
  40abc8:	ldr	s1, [x8]
  40abcc:	fcmp	s1, #0.0
  40abd0:	b.lt	40acdc <__fxstatat@plt+0x7bec>  // b.tstop
  40abd4:	mov	w9, #0xcccd                	// #52429
  40abd8:	movk	w9, #0x3dcc, lsl #16
  40abdc:	fmov	s2, w9
  40abe0:	fadd	s1, s1, s2
  40abe4:	fcmp	s1, s0
  40abe8:	b.pl	40acdc <__fxstatat@plt+0x7bec>  // b.nfrst
  40abec:	ldr	s0, [x8, #4]
  40abf0:	fmov	s2, #1.000000000000000000e+00
  40abf4:	fcmp	s0, s2
  40abf8:	b.hi	40acdc <__fxstatat@plt+0x7bec>  // b.pmore
  40abfc:	fcmp	s1, s0
  40ac00:	b.pl	40acdc <__fxstatat@plt+0x7bec>  // b.nfrst
  40ac04:	ldrb	w9, [x8, #16]
  40ac08:	cbnz	w9, 40ac2c <__fxstatat@plt+0x7b3c>
  40ac0c:	ldr	s0, [x8, #8]
  40ac10:	ucvtf	s1, x21
  40ac14:	mov	w8, #0x5f800000            	// #1602224128
  40ac18:	fdiv	s0, s1, s0
  40ac1c:	fmov	s1, w8
  40ac20:	fcmp	s0, s1
  40ac24:	b.ge	40acdc <__fxstatat@plt+0x7bec>  // b.tcont
  40ac28:	fcvtzu	x21, s0
  40ac2c:	cmp	x21, #0xa
  40ac30:	mov	w8, #0xa                   	// #10
  40ac34:	csel	x8, x21, x8, hi  // hi = pmore
  40ac38:	orr	x21, x8, #0x1
  40ac3c:	cmn	x21, #0x1
  40ac40:	b.eq	40acdc <__fxstatat@plt+0x7bec>  // b.none
  40ac44:	cmp	x21, #0xa
  40ac48:	b.cc	40ac80 <__fxstatat@plt+0x7b90>  // b.lo, b.ul, b.last
  40ac4c:	mov	w9, #0xc                   	// #12
  40ac50:	mov	w10, #0x9                   	// #9
  40ac54:	mov	w8, #0x3                   	// #3
  40ac58:	udiv	x11, x21, x8
  40ac5c:	msub	x11, x11, x8, x21
  40ac60:	cbz	x11, 40ac84 <__fxstatat@plt+0x7b94>
  40ac64:	add	x10, x10, x9
  40ac68:	add	x10, x10, #0x4
  40ac6c:	add	x8, x8, #0x2
  40ac70:	cmp	x10, x21
  40ac74:	add	x9, x9, #0x8
  40ac78:	b.cc	40ac58 <__fxstatat@plt+0x7b68>  // b.lo, b.ul, b.last
  40ac7c:	b	40ac84 <__fxstatat@plt+0x7b94>
  40ac80:	mov	w8, #0x3                   	// #3
  40ac84:	udiv	x9, x21, x8
  40ac88:	msub	x8, x9, x8, x21
  40ac8c:	cbnz	x8, 40aca0 <__fxstatat@plt+0x7bb0>
  40ac90:	add	x21, x21, #0x2
  40ac94:	cmn	x21, #0x1
  40ac98:	b.ne	40ac44 <__fxstatat@plt+0x7b54>  // b.any
  40ac9c:	b	40acdc <__fxstatat@plt+0x7bec>
  40aca0:	lsr	x8, x21, #60
  40aca4:	cbnz	x8, 40acdc <__fxstatat@plt+0x7bec>
  40aca8:	str	x21, [x20, #16]
  40acac:	cbz	x21, 40acdc <__fxstatat@plt+0x7bec>
  40acb0:	mov	w1, #0x10                  	// #16
  40acb4:	mov	x0, x21
  40acb8:	bl	40f830 <__fxstatat@plt+0xc740>
  40acbc:	str	x0, [x20]
  40acc0:	cbz	x0, 40acdc <__fxstatat@plt+0x7bec>
  40acc4:	add	x8, x0, x21, lsl #4
  40acc8:	stp	xzr, xzr, [x20, #24]
  40accc:	stp	x23, x24, [x20, #48]
  40acd0:	str	x8, [x20, #8]
  40acd4:	stp	x19, xzr, [x20, #64]
  40acd8:	b	40ace8 <__fxstatat@plt+0x7bf8>
  40acdc:	mov	x0, x20
  40ace0:	bl	402e10 <free@plt>
  40ace4:	mov	x20, xzr
  40ace8:	mov	x0, x20
  40acec:	ldp	x20, x19, [sp, #48]
  40acf0:	ldp	x22, x21, [sp, #32]
  40acf4:	ldp	x24, x23, [sp, #16]
  40acf8:	ldp	x29, x30, [sp], #64
  40acfc:	ret
  40ad00:	ror	x8, x0, #3
  40ad04:	udiv	x9, x8, x1
  40ad08:	msub	x0, x9, x1, x8
  40ad0c:	ret
  40ad10:	cmp	x0, x1
  40ad14:	cset	w0, eq  // eq = none
  40ad18:	ret
  40ad1c:	stp	x29, x30, [sp, #-48]!
  40ad20:	str	x21, [sp, #16]
  40ad24:	stp	x20, x19, [sp, #32]
  40ad28:	ldp	x20, x8, [x0]
  40ad2c:	mov	x19, x0
  40ad30:	mov	x29, sp
  40ad34:	b	40ad44 <__fxstatat@plt+0x7c54>
  40ad38:	stp	xzr, xzr, [x20]
  40ad3c:	ldr	x8, [x19, #8]
  40ad40:	add	x20, x20, #0x10
  40ad44:	cmp	x20, x8
  40ad48:	b.cs	40adb0 <__fxstatat@plt+0x7cc0>  // b.hs, b.nlast
  40ad4c:	ldr	x9, [x20]
  40ad50:	cbz	x9, 40ad40 <__fxstatat@plt+0x7c50>
  40ad54:	ldr	x8, [x19, #64]
  40ad58:	ldr	x21, [x20, #8]
  40ad5c:	cmp	x8, #0x0
  40ad60:	cset	w9, ne  // ne = any
  40ad64:	cbnz	x21, 40ad9c <__fxstatat@plt+0x7cac>
  40ad68:	cbz	w9, 40ad38 <__fxstatat@plt+0x7c48>
  40ad6c:	ldr	x0, [x20]
  40ad70:	blr	x8
  40ad74:	b	40ad38 <__fxstatat@plt+0x7c48>
  40ad78:	str	xzr, [x21]
  40ad7c:	ldr	x9, [x19, #72]
  40ad80:	ldr	x10, [x21, #8]
  40ad84:	cmp	x8, #0x0
  40ad88:	str	x9, [x21, #8]
  40ad8c:	str	x21, [x19, #72]
  40ad90:	cset	w9, ne  // ne = any
  40ad94:	mov	x21, x10
  40ad98:	cbz	x10, 40ad68 <__fxstatat@plt+0x7c78>
  40ad9c:	tbz	w9, #0, 40ad78 <__fxstatat@plt+0x7c88>
  40ada0:	ldr	x0, [x21]
  40ada4:	blr	x8
  40ada8:	ldr	x8, [x19, #64]
  40adac:	b	40ad78 <__fxstatat@plt+0x7c88>
  40adb0:	stp	xzr, xzr, [x19, #24]
  40adb4:	ldp	x20, x19, [sp, #32]
  40adb8:	ldr	x21, [sp, #16]
  40adbc:	ldp	x29, x30, [sp], #48
  40adc0:	ret
  40adc4:	stp	x29, x30, [sp, #-48]!
  40adc8:	stp	x20, x19, [sp, #32]
  40adcc:	ldr	x8, [x0, #64]
  40add0:	mov	x19, x0
  40add4:	str	x21, [sp, #16]
  40add8:	mov	x29, sp
  40addc:	cbz	x8, 40ae34 <__fxstatat@plt+0x7d44>
  40ade0:	ldr	x8, [x19, #32]
  40ade4:	cbz	x8, 40ae34 <__fxstatat@plt+0x7d44>
  40ade8:	ldp	x20, x8, [x19]
  40adec:	b	40adf8 <__fxstatat@plt+0x7d08>
  40adf0:	ldr	x8, [x19, #8]
  40adf4:	add	x20, x20, #0x10
  40adf8:	cmp	x20, x8
  40adfc:	b.cs	40ae34 <__fxstatat@plt+0x7d44>  // b.hs, b.nlast
  40ae00:	ldr	x0, [x20]
  40ae04:	cbz	x0, 40adf4 <__fxstatat@plt+0x7d04>
  40ae08:	cbz	x20, 40adf4 <__fxstatat@plt+0x7d04>
  40ae0c:	ldr	x8, [x19, #64]
  40ae10:	blr	x8
  40ae14:	ldr	x21, [x20, #8]
  40ae18:	cbz	x21, 40adf0 <__fxstatat@plt+0x7d00>
  40ae1c:	ldr	x0, [x21]
  40ae20:	ldr	x8, [x19, #64]
  40ae24:	blr	x8
  40ae28:	ldr	x21, [x21, #8]
  40ae2c:	cbnz	x21, 40ae1c <__fxstatat@plt+0x7d2c>
  40ae30:	b	40adf0 <__fxstatat@plt+0x7d00>
  40ae34:	ldp	x20, x8, [x19]
  40ae38:	b	40ae40 <__fxstatat@plt+0x7d50>
  40ae3c:	add	x20, x20, #0x10
  40ae40:	cmp	x20, x8
  40ae44:	b.cs	40ae68 <__fxstatat@plt+0x7d78>  // b.hs, b.nlast
  40ae48:	ldr	x0, [x20, #8]
  40ae4c:	cbz	x0, 40ae3c <__fxstatat@plt+0x7d4c>
  40ae50:	ldr	x21, [x0, #8]
  40ae54:	bl	402e10 <free@plt>
  40ae58:	mov	x0, x21
  40ae5c:	cbnz	x21, 40ae50 <__fxstatat@plt+0x7d60>
  40ae60:	ldr	x8, [x19, #8]
  40ae64:	b	40ae3c <__fxstatat@plt+0x7d4c>
  40ae68:	ldr	x0, [x19, #72]
  40ae6c:	cbz	x0, 40ae80 <__fxstatat@plt+0x7d90>
  40ae70:	ldr	x20, [x0, #8]
  40ae74:	bl	402e10 <free@plt>
  40ae78:	mov	x0, x20
  40ae7c:	cbnz	x20, 40ae70 <__fxstatat@plt+0x7d80>
  40ae80:	ldr	x0, [x19]
  40ae84:	bl	402e10 <free@plt>
  40ae88:	mov	x0, x19
  40ae8c:	ldp	x20, x19, [sp, #32]
  40ae90:	ldr	x21, [sp, #16]
  40ae94:	ldp	x29, x30, [sp], #48
  40ae98:	b	402e10 <free@plt>
  40ae9c:	sub	sp, sp, #0x90
  40aea0:	stp	x29, x30, [sp, #80]
  40aea4:	stp	x24, x23, [sp, #96]
  40aea8:	stp	x22, x21, [sp, #112]
  40aeac:	stp	x20, x19, [sp, #128]
  40aeb0:	ldr	x8, [x0, #40]
  40aeb4:	mov	x19, x0
  40aeb8:	add	x29, sp, #0x50
  40aebc:	ldrb	w9, [x8, #16]
  40aec0:	cbnz	w9, 40aee4 <__fxstatat@plt+0x7df4>
  40aec4:	ldr	s0, [x8, #8]
  40aec8:	ucvtf	s1, x1
  40aecc:	mov	w8, #0x5f800000            	// #1602224128
  40aed0:	fdiv	s0, s1, s0
  40aed4:	fmov	s1, w8
  40aed8:	fcmp	s0, s1
  40aedc:	b.ge	40af68 <__fxstatat@plt+0x7e78>  // b.tcont
  40aee0:	fcvtzu	x1, s0
  40aee4:	cmp	x1, #0xa
  40aee8:	mov	w8, #0xa                   	// #10
  40aeec:	csel	x8, x1, x8, hi  // hi = pmore
  40aef0:	orr	x20, x8, #0x1
  40aef4:	cmn	x20, #0x1
  40aef8:	b.eq	40af68 <__fxstatat@plt+0x7e78>  // b.none
  40aefc:	cmp	x20, #0xa
  40af00:	b.cc	40af38 <__fxstatat@plt+0x7e48>  // b.lo, b.ul, b.last
  40af04:	mov	w9, #0xc                   	// #12
  40af08:	mov	w10, #0x9                   	// #9
  40af0c:	mov	w8, #0x3                   	// #3
  40af10:	udiv	x11, x20, x8
  40af14:	msub	x11, x11, x8, x20
  40af18:	cbz	x11, 40af3c <__fxstatat@plt+0x7e4c>
  40af1c:	add	x10, x10, x9
  40af20:	add	x10, x10, #0x4
  40af24:	add	x8, x8, #0x2
  40af28:	cmp	x10, x20
  40af2c:	add	x9, x9, #0x8
  40af30:	b.cc	40af10 <__fxstatat@plt+0x7e20>  // b.lo, b.ul, b.last
  40af34:	b	40af3c <__fxstatat@plt+0x7e4c>
  40af38:	mov	w8, #0x3                   	// #3
  40af3c:	udiv	x9, x20, x8
  40af40:	msub	x8, x9, x8, x20
  40af44:	cbnz	x8, 40af58 <__fxstatat@plt+0x7e68>
  40af48:	add	x20, x20, #0x2
  40af4c:	cmn	x20, #0x1
  40af50:	b.ne	40aefc <__fxstatat@plt+0x7e0c>  // b.any
  40af54:	b	40af68 <__fxstatat@plt+0x7e78>
  40af58:	sub	x8, x20, #0x1
  40af5c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40af60:	cmp	x8, x9
  40af64:	b.ls	40af84 <__fxstatat@plt+0x7e94>  // b.plast
  40af68:	mov	w0, wzr
  40af6c:	ldp	x20, x19, [sp, #128]
  40af70:	ldp	x22, x21, [sp, #112]
  40af74:	ldp	x24, x23, [sp, #96]
  40af78:	ldp	x29, x30, [sp, #80]
  40af7c:	add	sp, sp, #0x90
  40af80:	ret
  40af84:	ldr	x8, [x19, #16]
  40af88:	cmp	x20, x8
  40af8c:	b.ne	40af98 <__fxstatat@plt+0x7ea8>  // b.any
  40af90:	mov	w0, #0x1                   	// #1
  40af94:	b	40af6c <__fxstatat@plt+0x7e7c>
  40af98:	mov	w1, #0x10                  	// #16
  40af9c:	mov	x0, x20
  40afa0:	bl	40f830 <__fxstatat@plt+0xc740>
  40afa4:	str	x0, [sp]
  40afa8:	cbz	x0, 40af6c <__fxstatat@plt+0x7e7c>
  40afac:	add	x8, x0, x20, lsl #4
  40afb0:	stp	x8, x20, [sp, #8]
  40afb4:	stp	xzr, xzr, [sp, #24]
  40afb8:	ldur	q0, [x19, #40]
  40afbc:	mov	x21, x19
  40afc0:	mov	x0, sp
  40afc4:	mov	x1, x19
  40afc8:	stur	q0, [sp, #40]
  40afcc:	ldur	q0, [x19, #56]
  40afd0:	mov	w2, wzr
  40afd4:	stur	q0, [sp, #56]
  40afd8:	ldr	x8, [x21, #72]!
  40afdc:	str	x8, [sp, #72]
  40afe0:	bl	40b0d0 <__fxstatat@plt+0x7fe0>
  40afe4:	tbz	w0, #0, 40b010 <__fxstatat@plt+0x7f20>
  40afe8:	ldr	x0, [x19]
  40afec:	bl	402e10 <free@plt>
  40aff0:	ldr	q0, [sp]
  40aff4:	mov	w0, #0x1                   	// #1
  40aff8:	str	q0, [x19]
  40affc:	ldr	q0, [sp, #16]
  40b000:	str	q0, [x19, #16]
  40b004:	ldr	x8, [sp, #72]
  40b008:	str	x8, [x19, #72]
  40b00c:	b	40af6c <__fxstatat@plt+0x7e7c>
  40b010:	ldr	x8, [sp, #72]
  40b014:	str	x8, [x21]
  40b018:	ldp	x22, x23, [sp]
  40b01c:	b	40b028 <__fxstatat@plt+0x7f38>
  40b020:	str	xzr, [x22, #8]
  40b024:	add	x22, x22, #0x10
  40b028:	cmp	x22, x23
  40b02c:	b.cs	40b0ac <__fxstatat@plt+0x7fbc>  // b.hs, b.nlast
  40b030:	ldr	x8, [x22]
  40b034:	cbz	x8, 40b024 <__fxstatat@plt+0x7f34>
  40b038:	ldr	x24, [x22, #8]
  40b03c:	cbz	x24, 40b020 <__fxstatat@plt+0x7f30>
  40b040:	ldr	x1, [x19, #16]
  40b044:	b	40b074 <__fxstatat@plt+0x7f84>
  40b048:	str	x20, [x9]
  40b04c:	ldr	x9, [x19, #24]
  40b050:	add	x9, x9, #0x1
  40b054:	str	x9, [x19, #24]
  40b058:	mov	x9, x21
  40b05c:	str	xzr, [x24]
  40b060:	ldr	x10, [x9]
  40b064:	str	x10, [x24, #8]
  40b068:	str	x24, [x9]
  40b06c:	mov	x24, x8
  40b070:	cbz	x8, 40b020 <__fxstatat@plt+0x7f30>
  40b074:	ldr	x20, [x24]
  40b078:	ldr	x8, [x19, #48]
  40b07c:	mov	x0, x20
  40b080:	blr	x8
  40b084:	ldr	x1, [x19, #16]
  40b088:	cmp	x0, x1
  40b08c:	b.cs	40b0cc <__fxstatat@plt+0x7fdc>  // b.hs, b.nlast
  40b090:	ldr	x8, [x19]
  40b094:	add	x9, x8, x0, lsl #4
  40b098:	ldr	x10, [x9]
  40b09c:	ldr	x8, [x24, #8]
  40b0a0:	cbz	x10, 40b048 <__fxstatat@plt+0x7f58>
  40b0a4:	add	x9, x9, #0x8
  40b0a8:	b	40b060 <__fxstatat@plt+0x7f70>
  40b0ac:	mov	x1, sp
  40b0b0:	mov	x0, x19
  40b0b4:	mov	w2, wzr
  40b0b8:	bl	40b0d0 <__fxstatat@plt+0x7fe0>
  40b0bc:	tbz	w0, #0, 40b0cc <__fxstatat@plt+0x7fdc>
  40b0c0:	ldr	x0, [sp]
  40b0c4:	bl	402e10 <free@plt>
  40b0c8:	b	40af68 <__fxstatat@plt+0x7e78>
  40b0cc:	bl	402cf0 <abort@plt>
  40b0d0:	stp	x29, x30, [sp, #-80]!
  40b0d4:	stp	x26, x25, [sp, #16]
  40b0d8:	stp	x24, x23, [sp, #32]
  40b0dc:	stp	x22, x21, [sp, #48]
  40b0e0:	stp	x20, x19, [sp, #64]
  40b0e4:	ldp	x24, x8, [x1]
  40b0e8:	mov	x29, sp
  40b0ec:	cmp	x24, x8
  40b0f0:	b.cs	40b228 <__fxstatat@plt+0x8138>  // b.hs, b.nlast
  40b0f4:	mov	w19, w2
  40b0f8:	mov	x20, x1
  40b0fc:	mov	x21, x0
  40b100:	add	x25, x0, #0x48
  40b104:	b	40b138 <__fxstatat@plt+0x8048>
  40b108:	str	x22, [x8]
  40b10c:	ldr	x8, [x21, #24]
  40b110:	add	x8, x8, #0x1
  40b114:	str	x8, [x21, #24]
  40b118:	str	xzr, [x24]
  40b11c:	ldr	x8, [x20, #24]
  40b120:	sub	x8, x8, #0x1
  40b124:	str	x8, [x20, #24]
  40b128:	ldr	x8, [x20, #8]
  40b12c:	add	x24, x24, #0x10
  40b130:	cmp	x24, x8
  40b134:	b.cs	40b228 <__fxstatat@plt+0x8138>  // b.hs, b.nlast
  40b138:	ldr	x22, [x24]
  40b13c:	cbz	x22, 40b128 <__fxstatat@plt+0x8038>
  40b140:	ldr	x23, [x24, #8]
  40b144:	cbz	x23, 40b1b8 <__fxstatat@plt+0x80c8>
  40b148:	ldr	x1, [x21, #16]
  40b14c:	b	40b17c <__fxstatat@plt+0x808c>
  40b150:	str	x22, [x9]
  40b154:	ldr	x9, [x21, #24]
  40b158:	add	x9, x9, #0x1
  40b15c:	str	x9, [x21, #24]
  40b160:	mov	x9, x25
  40b164:	str	xzr, [x23]
  40b168:	ldr	x10, [x9]
  40b16c:	str	x10, [x23, #8]
  40b170:	str	x23, [x9]
  40b174:	mov	x23, x8
  40b178:	cbz	x8, 40b1b4 <__fxstatat@plt+0x80c4>
  40b17c:	ldr	x22, [x23]
  40b180:	ldr	x8, [x21, #48]
  40b184:	mov	x0, x22
  40b188:	blr	x8
  40b18c:	ldr	x1, [x21, #16]
  40b190:	cmp	x0, x1
  40b194:	b.cs	40b244 <__fxstatat@plt+0x8154>  // b.hs, b.nlast
  40b198:	ldr	x8, [x21]
  40b19c:	add	x9, x8, x0, lsl #4
  40b1a0:	ldr	x10, [x9]
  40b1a4:	ldr	x8, [x23, #8]
  40b1a8:	cbz	x10, 40b150 <__fxstatat@plt+0x8060>
  40b1ac:	add	x9, x9, #0x8
  40b1b0:	b	40b168 <__fxstatat@plt+0x8078>
  40b1b4:	ldr	x22, [x24]
  40b1b8:	str	xzr, [x24, #8]
  40b1bc:	tbnz	w19, #0, 40b128 <__fxstatat@plt+0x8038>
  40b1c0:	ldr	x8, [x21, #48]
  40b1c4:	ldr	x1, [x21, #16]
  40b1c8:	mov	x0, x22
  40b1cc:	blr	x8
  40b1d0:	ldr	x8, [x21, #16]
  40b1d4:	cmp	x0, x8
  40b1d8:	b.cs	40b244 <__fxstatat@plt+0x8154>  // b.hs, b.nlast
  40b1dc:	ldr	x26, [x21]
  40b1e0:	mov	x23, x0
  40b1e4:	add	x8, x26, x0, lsl #4
  40b1e8:	ldr	x9, [x8]
  40b1ec:	cbz	x9, 40b108 <__fxstatat@plt+0x8018>
  40b1f0:	ldr	x0, [x25]
  40b1f4:	cbz	x0, 40b204 <__fxstatat@plt+0x8114>
  40b1f8:	ldr	x8, [x0, #8]
  40b1fc:	str	x8, [x25]
  40b200:	b	40b210 <__fxstatat@plt+0x8120>
  40b204:	mov	w0, #0x10                  	// #16
  40b208:	bl	402b00 <malloc@plt>
  40b20c:	cbz	x0, 40b22c <__fxstatat@plt+0x813c>
  40b210:	str	x22, [x0]
  40b214:	add	x8, x26, x23, lsl #4
  40b218:	ldr	x9, [x8, #8]
  40b21c:	str	x9, [x0, #8]
  40b220:	str	x0, [x8, #8]
  40b224:	b	40b118 <__fxstatat@plt+0x8028>
  40b228:	mov	w0, #0x1                   	// #1
  40b22c:	ldp	x20, x19, [sp, #64]
  40b230:	ldp	x22, x21, [sp, #48]
  40b234:	ldp	x24, x23, [sp, #32]
  40b238:	ldp	x26, x25, [sp, #16]
  40b23c:	ldp	x29, x30, [sp], #80
  40b240:	ret
  40b244:	bl	402cf0 <abort@plt>
  40b248:	stp	x29, x30, [sp, #-80]!
  40b24c:	str	x25, [sp, #16]
  40b250:	stp	x24, x23, [sp, #32]
  40b254:	stp	x22, x21, [sp, #48]
  40b258:	stp	x20, x19, [sp, #64]
  40b25c:	mov	x29, sp
  40b260:	cbz	x1, 40b52c <__fxstatat@plt+0x843c>
  40b264:	mov	x20, x1
  40b268:	ldr	x8, [x0, #48]
  40b26c:	ldr	x1, [x0, #16]
  40b270:	mov	x19, x0
  40b274:	mov	x0, x20
  40b278:	mov	x21, x2
  40b27c:	blr	x8
  40b280:	ldr	x8, [x19, #16]
  40b284:	cmp	x0, x8
  40b288:	b.cs	40b52c <__fxstatat@plt+0x843c>  // b.hs, b.nlast
  40b28c:	ldr	x25, [x19]
  40b290:	mov	x22, x0
  40b294:	add	x23, x25, x0, lsl #4
  40b298:	ldr	x1, [x23]
  40b29c:	cbz	x1, 40b2c4 <__fxstatat@plt+0x81d4>
  40b2a0:	cmp	x1, x20
  40b2a4:	b.eq	40b438 <__fxstatat@plt+0x8348>  // b.none
  40b2a8:	ldr	x8, [x19, #56]
  40b2ac:	mov	x0, x20
  40b2b0:	blr	x8
  40b2b4:	mov	x24, x23
  40b2b8:	tbz	w0, #0, 40b44c <__fxstatat@plt+0x835c>
  40b2bc:	ldr	x8, [x24]
  40b2c0:	cbnz	x8, 40b43c <__fxstatat@plt+0x834c>
  40b2c4:	ldr	x8, [x19, #40]
  40b2c8:	ldp	x10, x9, [x19, #16]
  40b2cc:	ldr	s1, [x8, #8]
  40b2d0:	ucvtf	s0, x10
  40b2d4:	ucvtf	s2, x9
  40b2d8:	fmul	s3, s1, s0
  40b2dc:	fcmp	s3, s2
  40b2e0:	b.pl	40b41c <__fxstatat@plt+0x832c>  // b.nfrst
  40b2e4:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40b2e8:	add	x9, x9, #0x41c
  40b2ec:	cmp	x8, x9
  40b2f0:	b.eq	40b380 <__fxstatat@plt+0x8290>  // b.none
  40b2f4:	mov	w10, #0xcccd                	// #52429
  40b2f8:	movk	w10, #0x3dcc, lsl #16
  40b2fc:	fmov	s3, w10
  40b300:	fcmp	s1, s3
  40b304:	b.le	40b370 <__fxstatat@plt+0x8280>
  40b308:	mov	w10, #0x6666                	// #26214
  40b30c:	movk	w10, #0x3f66, lsl #16
  40b310:	fmov	s3, w10
  40b314:	fcmp	s1, s3
  40b318:	b.pl	40b370 <__fxstatat@plt+0x8280>  // b.nfrst
  40b31c:	ldr	s3, [x8, #12]
  40b320:	mov	w10, #0xcccd                	// #52429
  40b324:	movk	w10, #0x3f8c, lsl #16
  40b328:	fmov	s4, w10
  40b32c:	fcmp	s3, s4
  40b330:	b.le	40b370 <__fxstatat@plt+0x8280>
  40b334:	ldr	s3, [x8]
  40b338:	fcmp	s3, #0.0
  40b33c:	b.lt	40b370 <__fxstatat@plt+0x8280>  // b.tstop
  40b340:	mov	w10, #0xcccd                	// #52429
  40b344:	movk	w10, #0x3dcc, lsl #16
  40b348:	fmov	s4, w10
  40b34c:	fadd	s3, s3, s4
  40b350:	fcmp	s3, s1
  40b354:	b.pl	40b370 <__fxstatat@plt+0x8280>  // b.nfrst
  40b358:	ldr	s4, [x8, #4]
  40b35c:	fmov	s5, #1.000000000000000000e+00
  40b360:	fcmp	s4, s5
  40b364:	b.hi	40b370 <__fxstatat@plt+0x8280>  // b.pmore
  40b368:	fcmp	s3, s4
  40b36c:	b.mi	40b384 <__fxstatat@plt+0x8294>  // b.first
  40b370:	mov	w8, #0xcccd                	// #52429
  40b374:	movk	w8, #0x3f4c, lsl #16
  40b378:	fmov	s1, w8
  40b37c:	str	x9, [x19, #40]
  40b380:	mov	x8, x9
  40b384:	fmul	s3, s1, s0
  40b388:	fcmp	s3, s2
  40b38c:	b.pl	40b41c <__fxstatat@plt+0x832c>  // b.nfrst
  40b390:	ldr	s2, [x8, #12]
  40b394:	ldrb	w8, [x8, #16]
  40b398:	fmul	s0, s2, s0
  40b39c:	cmp	w8, #0x0
  40b3a0:	fmul	s1, s1, s0
  40b3a4:	mov	w8, #0x5f800000            	// #1602224128
  40b3a8:	fcsel	s0, s1, s0, eq  // eq = none
  40b3ac:	fmov	s1, w8
  40b3b0:	fcmp	s0, s1
  40b3b4:	b.ge	40b4c8 <__fxstatat@plt+0x83d8>  // b.tcont
  40b3b8:	fcvtzu	x1, s0
  40b3bc:	mov	x0, x19
  40b3c0:	bl	40ae9c <__fxstatat@plt+0x7dac>
  40b3c4:	tbz	w0, #0, 40b4c8 <__fxstatat@plt+0x83d8>
  40b3c8:	ldr	x8, [x19, #48]
  40b3cc:	ldr	x1, [x19, #16]
  40b3d0:	mov	x0, x20
  40b3d4:	blr	x8
  40b3d8:	ldr	x8, [x19, #16]
  40b3dc:	cmp	x0, x8
  40b3e0:	b.cs	40b52c <__fxstatat@plt+0x843c>  // b.hs, b.nlast
  40b3e4:	ldr	x22, [x19]
  40b3e8:	mov	x21, x0
  40b3ec:	add	x23, x22, x0, lsl #4
  40b3f0:	ldr	x1, [x23]
  40b3f4:	cbz	x1, 40b41c <__fxstatat@plt+0x832c>
  40b3f8:	cmp	x1, x20
  40b3fc:	mov	x8, x20
  40b400:	b.eq	40b418 <__fxstatat@plt+0x8328>  // b.none
  40b404:	ldr	x8, [x19, #56]
  40b408:	mov	x0, x20
  40b40c:	blr	x8
  40b410:	tbz	w0, #0, 40b4f0 <__fxstatat@plt+0x8400>
  40b414:	ldr	x8, [x23]
  40b418:	cbnz	x8, 40b52c <__fxstatat@plt+0x843c>
  40b41c:	ldr	x8, [x23]
  40b420:	cbz	x8, 40b47c <__fxstatat@plt+0x838c>
  40b424:	ldr	x0, [x19, #72]
  40b428:	cbz	x0, 40b498 <__fxstatat@plt+0x83a8>
  40b42c:	ldr	x8, [x0, #8]
  40b430:	str	x8, [x19, #72]
  40b434:	b	40b4a4 <__fxstatat@plt+0x83b4>
  40b438:	mov	x8, x20
  40b43c:	mov	w0, wzr
  40b440:	cbz	x21, 40b4cc <__fxstatat@plt+0x83dc>
  40b444:	str	x8, [x21]
  40b448:	b	40b4cc <__fxstatat@plt+0x83dc>
  40b44c:	add	x24, x25, x22, lsl #4
  40b450:	ldr	x8, [x24, #8]!
  40b454:	cbz	x8, 40b2c4 <__fxstatat@plt+0x81d4>
  40b458:	ldr	x1, [x8]
  40b45c:	cmp	x1, x20
  40b460:	b.eq	40b4e4 <__fxstatat@plt+0x83f4>  // b.none
  40b464:	ldr	x8, [x19, #56]
  40b468:	mov	x0, x20
  40b46c:	blr	x8
  40b470:	ldr	x24, [x24]
  40b474:	tbz	w0, #0, 40b450 <__fxstatat@plt+0x8360>
  40b478:	b	40b2bc <__fxstatat@plt+0x81cc>
  40b47c:	str	x20, [x23]
  40b480:	ldur	q0, [x19, #24]
  40b484:	mov	w0, #0x1                   	// #1
  40b488:	dup	v1.2d, x0
  40b48c:	add	v0.2d, v0.2d, v1.2d
  40b490:	stur	q0, [x19, #24]
  40b494:	b	40b4cc <__fxstatat@plt+0x83dc>
  40b498:	mov	w0, #0x10                  	// #16
  40b49c:	bl	402b00 <malloc@plt>
  40b4a0:	cbz	x0, 40b4c8 <__fxstatat@plt+0x83d8>
  40b4a4:	str	x20, [x0]
  40b4a8:	ldr	x8, [x23, #8]
  40b4ac:	str	x8, [x0, #8]
  40b4b0:	str	x0, [x23, #8]
  40b4b4:	ldr	x8, [x19, #32]
  40b4b8:	mov	w0, #0x1                   	// #1
  40b4bc:	add	x8, x8, #0x1
  40b4c0:	str	x8, [x19, #32]
  40b4c4:	b	40b4cc <__fxstatat@plt+0x83dc>
  40b4c8:	mov	w0, #0xffffffff            	// #-1
  40b4cc:	ldp	x20, x19, [sp, #64]
  40b4d0:	ldp	x22, x21, [sp, #48]
  40b4d4:	ldp	x24, x23, [sp, #32]
  40b4d8:	ldr	x25, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #80
  40b4e0:	ret
  40b4e4:	mov	x8, x20
  40b4e8:	cbnz	x8, 40b43c <__fxstatat@plt+0x834c>
  40b4ec:	b	40b2c4 <__fxstatat@plt+0x81d4>
  40b4f0:	add	x21, x22, x21, lsl #4
  40b4f4:	ldr	x8, [x21, #8]!
  40b4f8:	cbz	x8, 40b41c <__fxstatat@plt+0x832c>
  40b4fc:	ldr	x1, [x8]
  40b500:	cmp	x1, x20
  40b504:	b.eq	40b524 <__fxstatat@plt+0x8434>  // b.none
  40b508:	ldr	x8, [x19, #56]
  40b50c:	mov	x0, x20
  40b510:	blr	x8
  40b514:	ldr	x21, [x21]
  40b518:	tbz	w0, #0, 40b4f4 <__fxstatat@plt+0x8404>
  40b51c:	ldr	x8, [x21]
  40b520:	b	40b418 <__fxstatat@plt+0x8328>
  40b524:	mov	x8, x20
  40b528:	b	40b418 <__fxstatat@plt+0x8328>
  40b52c:	bl	402cf0 <abort@plt>
  40b530:	stp	x29, x30, [sp, #-32]!
  40b534:	mov	x29, sp
  40b538:	add	x2, x29, #0x18
  40b53c:	str	x19, [sp, #16]
  40b540:	mov	x19, x1
  40b544:	bl	40b248 <__fxstatat@plt+0x8158>
  40b548:	ldr	x8, [x29, #24]
  40b54c:	cmp	w0, #0x0
  40b550:	csel	x8, x8, x19, eq  // eq = none
  40b554:	ldr	x19, [sp, #16]
  40b558:	cmn	w0, #0x1
  40b55c:	csel	x0, xzr, x8, eq  // eq = none
  40b560:	ldp	x29, x30, [sp], #32
  40b564:	ret
  40b568:	stp	x29, x30, [sp, #-64]!
  40b56c:	stp	x22, x21, [sp, #32]
  40b570:	stp	x20, x19, [sp, #48]
  40b574:	ldr	x8, [x0, #16]
  40b578:	ldr	x9, [x0, #48]
  40b57c:	mov	x20, x0
  40b580:	mov	x19, x1
  40b584:	mov	x0, x1
  40b588:	mov	x1, x8
  40b58c:	str	x23, [sp, #16]
  40b590:	mov	x29, sp
  40b594:	blr	x9
  40b598:	ldr	x8, [x20, #16]
  40b59c:	cmp	x0, x8
  40b5a0:	b.cs	40b79c <__fxstatat@plt+0x86ac>  // b.hs, b.nlast
  40b5a4:	ldr	x23, [x20]
  40b5a8:	mov	x21, x0
  40b5ac:	add	x22, x23, x0, lsl #4
  40b5b0:	ldr	x1, [x22]
  40b5b4:	cbz	x1, 40b624 <__fxstatat@plt+0x8534>
  40b5b8:	cmp	x1, x19
  40b5bc:	b.eq	40b5d4 <__fxstatat@plt+0x84e4>  // b.none
  40b5c0:	ldr	x8, [x20, #56]
  40b5c4:	mov	x0, x19
  40b5c8:	blr	x8
  40b5cc:	tbz	w0, #0, 40b5ec <__fxstatat@plt+0x84fc>
  40b5d0:	ldr	x19, [x22]
  40b5d4:	add	x8, x23, x21, lsl #4
  40b5d8:	ldr	x8, [x8, #8]
  40b5dc:	cbz	x8, 40b62c <__fxstatat@plt+0x853c>
  40b5e0:	ldr	q0, [x8]
  40b5e4:	str	q0, [x22]
  40b5e8:	b	40b64c <__fxstatat@plt+0x855c>
  40b5ec:	add	x21, x23, x21, lsl #4
  40b5f0:	ldr	x9, [x21, #8]!
  40b5f4:	cbz	x9, 40b624 <__fxstatat@plt+0x8534>
  40b5f8:	ldr	x1, [x9]
  40b5fc:	cmp	x1, x19
  40b600:	b.eq	40b638 <__fxstatat@plt+0x8548>  // b.none
  40b604:	ldr	x8, [x20, #56]
  40b608:	mov	x0, x19
  40b60c:	blr	x8
  40b610:	ldr	x8, [x21]
  40b614:	tbnz	w0, #0, 40b640 <__fxstatat@plt+0x8550>
  40b618:	ldr	x9, [x8, #8]!
  40b61c:	mov	x21, x8
  40b620:	cbnz	x9, 40b5f8 <__fxstatat@plt+0x8508>
  40b624:	mov	x19, xzr
  40b628:	b	40b784 <__fxstatat@plt+0x8694>
  40b62c:	str	xzr, [x22]
  40b630:	cbnz	x19, 40b660 <__fxstatat@plt+0x8570>
  40b634:	b	40b784 <__fxstatat@plt+0x8694>
  40b638:	mov	x8, x9
  40b63c:	b	40b644 <__fxstatat@plt+0x8554>
  40b640:	ldr	x19, [x8]
  40b644:	ldr	x9, [x8, #8]
  40b648:	str	x9, [x21]
  40b64c:	str	xzr, [x8]
  40b650:	ldr	x9, [x20, #72]
  40b654:	str	x9, [x8, #8]
  40b658:	str	x8, [x20, #72]
  40b65c:	cbz	x19, 40b784 <__fxstatat@plt+0x8694>
  40b660:	ldr	x8, [x20, #32]
  40b664:	sub	x8, x8, #0x1
  40b668:	str	x8, [x20, #32]
  40b66c:	ldr	x8, [x22]
  40b670:	cbnz	x8, 40b784 <__fxstatat@plt+0x8694>
  40b674:	ldp	x10, x9, [x20, #16]
  40b678:	ldr	x8, [x20, #40]
  40b67c:	sub	x9, x9, #0x1
  40b680:	str	x9, [x20, #24]
  40b684:	ldr	s2, [x8]
  40b688:	ucvtf	s0, x10
  40b68c:	ucvtf	s1, x9
  40b690:	fmul	s3, s2, s0
  40b694:	fcmp	s3, s1
  40b698:	b.le	40b784 <__fxstatat@plt+0x8694>
  40b69c:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40b6a0:	add	x9, x9, #0x41c
  40b6a4:	cmp	x8, x9
  40b6a8:	b.eq	40b730 <__fxstatat@plt+0x8640>  // b.none
  40b6ac:	ldr	s3, [x8, #8]
  40b6b0:	mov	w10, #0xcccd                	// #52429
  40b6b4:	movk	w10, #0x3dcc, lsl #16
  40b6b8:	fmov	s4, w10
  40b6bc:	fcmp	s3, s4
  40b6c0:	b.le	40b728 <__fxstatat@plt+0x8638>
  40b6c4:	mov	w10, #0x6666                	// #26214
  40b6c8:	movk	w10, #0x3f66, lsl #16
  40b6cc:	fmov	s4, w10
  40b6d0:	fcmp	s3, s4
  40b6d4:	b.pl	40b728 <__fxstatat@plt+0x8638>  // b.nfrst
  40b6d8:	fcmp	s2, #0.0
  40b6dc:	b.lt	40b728 <__fxstatat@plt+0x8638>  // b.tstop
  40b6e0:	ldr	s4, [x8, #12]
  40b6e4:	mov	w10, #0xcccd                	// #52429
  40b6e8:	movk	w10, #0x3f8c, lsl #16
  40b6ec:	fmov	s5, w10
  40b6f0:	fcmp	s4, s5
  40b6f4:	b.le	40b728 <__fxstatat@plt+0x8638>
  40b6f8:	mov	w10, #0xcccd                	// #52429
  40b6fc:	movk	w10, #0x3dcc, lsl #16
  40b700:	fmov	s4, w10
  40b704:	fadd	s4, s2, s4
  40b708:	fcmp	s4, s3
  40b70c:	b.pl	40b728 <__fxstatat@plt+0x8638>  // b.nfrst
  40b710:	ldr	s3, [x8, #4]
  40b714:	fmov	s5, #1.000000000000000000e+00
  40b718:	fcmp	s3, s5
  40b71c:	b.hi	40b728 <__fxstatat@plt+0x8638>  // b.pmore
  40b720:	fcmp	s4, s3
  40b724:	b.mi	40b734 <__fxstatat@plt+0x8644>  // b.first
  40b728:	fmov	s2, wzr
  40b72c:	str	x9, [x20, #40]
  40b730:	mov	x8, x9
  40b734:	fmul	s2, s2, s0
  40b738:	fcmp	s2, s1
  40b73c:	b.le	40b784 <__fxstatat@plt+0x8694>
  40b740:	ldr	s1, [x8, #4]
  40b744:	ldrb	w9, [x8, #16]
  40b748:	fmul	s0, s1, s0
  40b74c:	cbnz	w9, 40b758 <__fxstatat@plt+0x8668>
  40b750:	ldr	s1, [x8, #8]
  40b754:	fmul	s0, s0, s1
  40b758:	fcvtzu	x1, s0
  40b75c:	mov	x0, x20
  40b760:	bl	40ae9c <__fxstatat@plt+0x7dac>
  40b764:	tbnz	w0, #0, 40b784 <__fxstatat@plt+0x8694>
  40b768:	ldr	x0, [x20, #72]
  40b76c:	cbz	x0, 40b780 <__fxstatat@plt+0x8690>
  40b770:	ldr	x21, [x0, #8]
  40b774:	bl	402e10 <free@plt>
  40b778:	mov	x0, x21
  40b77c:	cbnz	x21, 40b770 <__fxstatat@plt+0x8680>
  40b780:	str	xzr, [x20, #72]
  40b784:	mov	x0, x19
  40b788:	ldp	x20, x19, [sp, #48]
  40b78c:	ldp	x22, x21, [sp, #32]
  40b790:	ldr	x23, [sp, #16]
  40b794:	ldp	x29, x30, [sp], #64
  40b798:	ret
  40b79c:	bl	402cf0 <abort@plt>
  40b7a0:	stp	x29, x30, [sp, #-32]!
  40b7a4:	stp	x20, x19, [sp, #16]
  40b7a8:	mov	x19, x0
  40b7ac:	ldr	x0, [x0]
  40b7b0:	mov	x29, sp
  40b7b4:	mov	x20, x1
  40b7b8:	bl	4125dc <__fxstatat@plt+0xf4ec>
  40b7bc:	ldr	x8, [x19, #8]
  40b7c0:	eor	x8, x8, x0
  40b7c4:	udiv	x9, x8, x20
  40b7c8:	msub	x0, x9, x20, x8
  40b7cc:	ldp	x20, x19, [sp, #16]
  40b7d0:	ldp	x29, x30, [sp], #32
  40b7d4:	ret
  40b7d8:	ldr	x8, [x0, #8]
  40b7dc:	udiv	x9, x8, x1
  40b7e0:	msub	x0, x9, x1, x8
  40b7e4:	ret
  40b7e8:	ldr	x8, [x0, #8]
  40b7ec:	ldr	x9, [x1, #8]
  40b7f0:	cmp	x8, x9
  40b7f4:	b.ne	40b814 <__fxstatat@plt+0x8724>  // b.any
  40b7f8:	ldr	x8, [x0, #16]
  40b7fc:	ldr	x9, [x1, #16]
  40b800:	cmp	x8, x9
  40b804:	b.ne	40b814 <__fxstatat@plt+0x8724>  // b.any
  40b808:	ldr	x0, [x0]
  40b80c:	ldr	x1, [x1]
  40b810:	b	40d570 <__fxstatat@plt+0xa480>
  40b814:	mov	w0, wzr
  40b818:	ret
  40b81c:	stp	x29, x30, [sp, #-16]!
  40b820:	ldr	x8, [x0, #8]
  40b824:	ldr	x9, [x1, #8]
  40b828:	mov	x29, sp
  40b82c:	cmp	x8, x9
  40b830:	b.ne	40b860 <__fxstatat@plt+0x8770>  // b.any
  40b834:	ldr	x8, [x0, #16]
  40b838:	ldr	x9, [x1, #16]
  40b83c:	cmp	x8, x9
  40b840:	b.ne	40b860 <__fxstatat@plt+0x8770>  // b.any
  40b844:	ldr	x0, [x0]
  40b848:	ldr	x1, [x1]
  40b84c:	bl	402da0 <strcmp@plt>
  40b850:	cmp	w0, #0x0
  40b854:	cset	w0, eq  // eq = none
  40b858:	ldp	x29, x30, [sp], #16
  40b85c:	ret
  40b860:	mov	w0, wzr
  40b864:	ldp	x29, x30, [sp], #16
  40b868:	ret
  40b86c:	stp	x29, x30, [sp, #-32]!
  40b870:	str	x19, [sp, #16]
  40b874:	mov	x19, x0
  40b878:	ldr	x0, [x0]
  40b87c:	mov	x29, sp
  40b880:	bl	402e10 <free@plt>
  40b884:	mov	x0, x19
  40b888:	ldr	x19, [sp, #16]
  40b88c:	ldp	x29, x30, [sp], #32
  40b890:	b	402e10 <free@plt>
  40b894:	stp	x29, x30, [sp, #-48]!
  40b898:	mov	w8, #0x4900                	// #18688
  40b89c:	movk	w8, #0x8, lsl #16
  40b8a0:	orr	w2, w2, w8
  40b8a4:	str	x21, [sp, #16]
  40b8a8:	stp	x20, x19, [sp, #32]
  40b8ac:	mov	x29, sp
  40b8b0:	mov	x19, x3
  40b8b4:	bl	41270c <__fxstatat@plt+0xf61c>
  40b8b8:	tbnz	w0, #31, 40b8d0 <__fxstatat@plt+0x87e0>
  40b8bc:	mov	w20, w0
  40b8c0:	bl	402cd0 <fdopendir@plt>
  40b8c4:	cbz	x0, 40b8d8 <__fxstatat@plt+0x87e8>
  40b8c8:	str	w20, [x19]
  40b8cc:	b	40b8f4 <__fxstatat@plt+0x8804>
  40b8d0:	mov	x0, xzr
  40b8d4:	b	40b8f4 <__fxstatat@plt+0x8804>
  40b8d8:	bl	403040 <__errno_location@plt>
  40b8dc:	ldr	w21, [x0]
  40b8e0:	mov	x19, x0
  40b8e4:	mov	w0, w20
  40b8e8:	bl	402ca0 <close@plt>
  40b8ec:	mov	x0, xzr
  40b8f0:	str	w21, [x19]
  40b8f4:	ldp	x20, x19, [sp, #32]
  40b8f8:	ldr	x21, [sp, #16]
  40b8fc:	ldp	x29, x30, [sp], #48
  40b900:	ret
  40b904:	stp	x29, x30, [sp, #-32]!
  40b908:	stp	x20, x19, [sp, #16]
  40b90c:	mov	x29, sp
  40b910:	cbz	x0, 40b990 <__fxstatat@plt+0x88a0>
  40b914:	mov	w1, #0x2f                  	// #47
  40b918:	mov	x19, x0
  40b91c:	bl	402cb0 <strrchr@plt>
  40b920:	cmp	x0, #0x0
  40b924:	csinc	x20, x19, x0, eq  // eq = none
  40b928:	sub	x8, x20, x19
  40b92c:	cmp	x8, #0x7
  40b930:	b.lt	40b974 <__fxstatat@plt+0x8884>  // b.tstop
  40b934:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40b938:	sub	x0, x20, #0x7
  40b93c:	add	x1, x1, #0x468
  40b940:	mov	w2, #0x7                   	// #7
  40b944:	bl	402b70 <strncmp@plt>
  40b948:	cbnz	w0, 40b974 <__fxstatat@plt+0x8884>
  40b94c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40b950:	add	x1, x1, #0x470
  40b954:	mov	w2, #0x3                   	// #3
  40b958:	mov	x0, x20
  40b95c:	bl	402b70 <strncmp@plt>
  40b960:	mov	x19, x20
  40b964:	cbnz	w0, 40b974 <__fxstatat@plt+0x8884>
  40b968:	add	x19, x20, #0x3
  40b96c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40b970:	str	x19, [x8, #1224]
  40b974:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40b978:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40b97c:	str	x19, [x8, #2360]
  40b980:	str	x19, [x9, #1176]
  40b984:	ldp	x20, x19, [sp, #16]
  40b988:	ldp	x29, x30, [sp], #32
  40b98c:	ret
  40b990:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40b994:	ldr	x3, [x8, #1184]
  40b998:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40b99c:	add	x0, x0, #0x430
  40b9a0:	mov	w1, #0x37                  	// #55
  40b9a4:	mov	w2, #0x1                   	// #1
  40b9a8:	bl	402eb0 <fwrite@plt>
  40b9ac:	bl	402cf0 <abort@plt>
  40b9b0:	sub	sp, sp, #0x40
  40b9b4:	stp	x20, x19, [sp, #48]
  40b9b8:	mov	w19, w3
  40b9bc:	mov	x20, x2
  40b9c0:	mov	x3, sp
  40b9c4:	mov	w2, w4
  40b9c8:	stp	x29, x30, [sp, #32]
  40b9cc:	add	x29, sp, #0x20
  40b9d0:	bl	411b6c <__fxstatat@plt+0xea7c>
  40b9d4:	cbz	w0, 40b9e0 <__fxstatat@plt+0x88f0>
  40b9d8:	mov	w19, #0xfffffffe            	// #-2
  40b9dc:	b	40b9fc <__fxstatat@plt+0x890c>
  40b9e0:	mov	x0, sp
  40b9e4:	mov	x1, x20
  40b9e8:	mov	w2, w19
  40b9ec:	bl	411c2c <__fxstatat@plt+0xeb3c>
  40b9f0:	mov	w19, w0
  40b9f4:	mov	x0, sp
  40b9f8:	bl	411b30 <__fxstatat@plt+0xea40>
  40b9fc:	mov	w0, w19
  40ba00:	ldp	x20, x19, [sp, #48]
  40ba04:	ldp	x29, x30, [sp, #32]
  40ba08:	add	sp, sp, #0x40
  40ba0c:	ret
  40ba10:	sub	sp, sp, #0x40
  40ba14:	mov	w8, w1
  40ba18:	movi	v0.2d, #0x0
  40ba1c:	mov	x1, x0
  40ba20:	stp	q0, q0, [sp]
  40ba24:	str	w2, [sp]
  40ba28:	mov	x0, sp
  40ba2c:	mov	w2, w8
  40ba30:	stp	x29, x30, [sp, #32]
  40ba34:	str	x19, [sp, #48]
  40ba38:	add	x29, sp, #0x20
  40ba3c:	bl	411c2c <__fxstatat@plt+0xeb3c>
  40ba40:	mov	w19, w0
  40ba44:	mov	x0, sp
  40ba48:	bl	411b30 <__fxstatat@plt+0xea40>
  40ba4c:	mov	w0, w19
  40ba50:	ldr	x19, [sp, #48]
  40ba54:	ldp	x29, x30, [sp, #32]
  40ba58:	add	sp, sp, #0x40
  40ba5c:	ret
  40ba60:	stp	x29, x30, [sp, #-48]!
  40ba64:	str	x21, [sp, #16]
  40ba68:	stp	x20, x19, [sp, #32]
  40ba6c:	mov	x29, sp
  40ba70:	mov	x19, x0
  40ba74:	bl	403040 <__errno_location@plt>
  40ba78:	ldr	w21, [x0]
  40ba7c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40ba80:	add	x8, x8, #0x940
  40ba84:	cmp	x19, #0x0
  40ba88:	mov	x20, x0
  40ba8c:	csel	x0, x8, x19, eq  // eq = none
  40ba90:	mov	w1, #0x38                  	// #56
  40ba94:	bl	40f474 <__fxstatat@plt+0xc384>
  40ba98:	str	w21, [x20]
  40ba9c:	ldp	x20, x19, [sp, #32]
  40baa0:	ldr	x21, [sp, #16]
  40baa4:	ldp	x29, x30, [sp], #48
  40baa8:	ret
  40baac:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bab0:	add	x8, x8, #0x940
  40bab4:	cmp	x0, #0x0
  40bab8:	csel	x8, x8, x0, eq  // eq = none
  40babc:	ldr	w0, [x8]
  40bac0:	ret
  40bac4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bac8:	add	x8, x8, #0x940
  40bacc:	cmp	x0, #0x0
  40bad0:	csel	x8, x8, x0, eq  // eq = none
  40bad4:	str	w1, [x8]
  40bad8:	ret
  40badc:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bae0:	add	x8, x8, #0x940
  40bae4:	cmp	x0, #0x0
  40bae8:	ubfx	w9, w1, #5, #3
  40baec:	csel	x8, x8, x0, eq  // eq = none
  40baf0:	add	x8, x8, w9, uxtw #2
  40baf4:	ldr	w9, [x8, #8]
  40baf8:	lsr	w10, w9, w1
  40bafc:	and	w0, w10, #0x1
  40bb00:	and	w10, w2, #0x1
  40bb04:	eor	w10, w0, w10
  40bb08:	lsl	w10, w10, w1
  40bb0c:	eor	w9, w10, w9
  40bb10:	str	w9, [x8, #8]
  40bb14:	ret
  40bb18:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bb1c:	add	x8, x8, #0x940
  40bb20:	cmp	x0, #0x0
  40bb24:	csel	x8, x8, x0, eq  // eq = none
  40bb28:	ldr	w0, [x8, #4]
  40bb2c:	str	w1, [x8, #4]
  40bb30:	ret
  40bb34:	stp	x29, x30, [sp, #-16]!
  40bb38:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bb3c:	add	x8, x8, #0x940
  40bb40:	cmp	x0, #0x0
  40bb44:	csel	x8, x8, x0, eq  // eq = none
  40bb48:	mov	w9, #0xa                   	// #10
  40bb4c:	mov	x29, sp
  40bb50:	str	w9, [x8]
  40bb54:	cbz	x1, 40bb68 <__fxstatat@plt+0x8a78>
  40bb58:	cbz	x2, 40bb68 <__fxstatat@plt+0x8a78>
  40bb5c:	stp	x1, x2, [x8, #40]
  40bb60:	ldp	x29, x30, [sp], #16
  40bb64:	ret
  40bb68:	bl	402cf0 <abort@plt>
  40bb6c:	sub	sp, sp, #0x60
  40bb70:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40bb74:	add	x8, x8, #0x940
  40bb78:	cmp	x4, #0x0
  40bb7c:	stp	x29, x30, [sp, #16]
  40bb80:	str	x25, [sp, #32]
  40bb84:	stp	x24, x23, [sp, #48]
  40bb88:	stp	x22, x21, [sp, #64]
  40bb8c:	stp	x20, x19, [sp, #80]
  40bb90:	add	x29, sp, #0x10
  40bb94:	mov	x19, x3
  40bb98:	mov	x20, x2
  40bb9c:	mov	x21, x1
  40bba0:	mov	x22, x0
  40bba4:	csel	x24, x8, x4, eq  // eq = none
  40bba8:	bl	403040 <__errno_location@plt>
  40bbac:	ldp	w4, w5, [x24]
  40bbb0:	ldp	x7, x8, [x24, #40]
  40bbb4:	ldr	w25, [x0]
  40bbb8:	mov	x23, x0
  40bbbc:	add	x6, x24, #0x8
  40bbc0:	mov	x0, x22
  40bbc4:	mov	x1, x21
  40bbc8:	mov	x2, x20
  40bbcc:	mov	x3, x19
  40bbd0:	str	x8, [sp]
  40bbd4:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40bbd8:	str	w25, [x23]
  40bbdc:	ldp	x20, x19, [sp, #80]
  40bbe0:	ldp	x22, x21, [sp, #64]
  40bbe4:	ldp	x24, x23, [sp, #48]
  40bbe8:	ldr	x25, [sp, #32]
  40bbec:	ldp	x29, x30, [sp, #16]
  40bbf0:	add	sp, sp, #0x60
  40bbf4:	ret
  40bbf8:	sub	sp, sp, #0x120
  40bbfc:	stp	x29, x30, [sp, #192]
  40bc00:	add	x29, sp, #0xc0
  40bc04:	ldr	x8, [x29, #96]
  40bc08:	stp	x28, x27, [sp, #208]
  40bc0c:	stp	x26, x25, [sp, #224]
  40bc10:	stp	x24, x23, [sp, #240]
  40bc14:	stp	x22, x21, [sp, #256]
  40bc18:	stp	x20, x19, [sp, #272]
  40bc1c:	str	x7, [sp, #88]
  40bc20:	stur	x6, [x29, #-40]
  40bc24:	mov	w19, w5
  40bc28:	mov	w22, w4
  40bc2c:	mov	x28, x3
  40bc30:	mov	x20, x2
  40bc34:	mov	x24, x1
  40bc38:	stur	x8, [x29, #-88]
  40bc3c:	mov	x21, x0
  40bc40:	bl	402e30 <__ctype_get_mb_cur_max@plt>
  40bc44:	mov	w4, w22
  40bc48:	mov	w8, wzr
  40bc4c:	mov	w14, wzr
  40bc50:	str	w19, [sp, #80]
  40bc54:	ubfx	w19, w19, #1, #1
  40bc58:	add	x9, x20, #0x1
  40bc5c:	mov	w25, #0x1                   	// #1
  40bc60:	str	x0, [sp, #48]
  40bc64:	str	xzr, [sp, #64]
  40bc68:	stur	xzr, [x29, #-64]
  40bc6c:	stur	xzr, [x29, #-32]
  40bc70:	str	wzr, [sp, #72]
  40bc74:	stur	x20, [x29, #-80]
  40bc78:	str	x9, [sp, #96]
  40bc7c:	cmp	w4, #0xa
  40bc80:	b.hi	40c84c <__fxstatat@plt+0x975c>  // b.pmore
  40bc84:	adrp	x12, 415000 <__fxstatat@plt+0x11f10>
  40bc88:	mov	w9, w4
  40bc8c:	add	x12, x12, #0x478
  40bc90:	mov	x22, x24
  40bc94:	adr	x10, 40bcb4 <__fxstatat@plt+0x8bc4>
  40bc98:	ldrb	w11, [x12, x9]
  40bc9c:	add	x10, x10, x11, lsl #2
  40bca0:	ldur	x24, [x29, #-80]
  40bca4:	mov	x20, xzr
  40bca8:	mov	w16, wzr
  40bcac:	mov	w9, #0x1                   	// #1
  40bcb0:	br	x10
  40bcb4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40bcb8:	add	x0, x0, #0x5d4
  40bcbc:	mov	w1, w4
  40bcc0:	mov	w20, w4
  40bcc4:	mov	w23, w14
  40bcc8:	bl	40d198 <__fxstatat@plt+0xa0a8>
  40bccc:	str	x0, [sp, #88]
  40bcd0:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40bcd4:	add	x0, x0, #0x5d6
  40bcd8:	mov	w1, w20
  40bcdc:	bl	40d198 <__fxstatat@plt+0xa0a8>
  40bce0:	mov	w14, w23
  40bce4:	mov	w4, w20
  40bce8:	stur	x0, [x29, #-88]
  40bcec:	tbnz	w19, #0, 40bd30 <__fxstatat@plt+0x8c40>
  40bcf0:	ldr	x8, [sp, #88]
  40bcf4:	ldrb	w9, [x8]
  40bcf8:	cbz	w9, 40bd30 <__fxstatat@plt+0x8c40>
  40bcfc:	mov	w27, w14
  40bd00:	mov	w26, w4
  40bd04:	mov	x10, xzr
  40bd08:	add	x8, x8, #0x1
  40bd0c:	b	40bd20 <__fxstatat@plt+0x8c30>
  40bd10:	ldrb	w9, [x8, x10]
  40bd14:	add	x20, x10, #0x1
  40bd18:	mov	x10, x20
  40bd1c:	cbz	w9, 40bd3c <__fxstatat@plt+0x8c4c>
  40bd20:	cmp	x10, x22
  40bd24:	b.cs	40bd10 <__fxstatat@plt+0x8c20>  // b.hs, b.nlast
  40bd28:	strb	w9, [x21, x10]
  40bd2c:	b	40bd10 <__fxstatat@plt+0x8c20>
  40bd30:	mov	w27, w14
  40bd34:	mov	w26, w4
  40bd38:	mov	x20, xzr
  40bd3c:	ldur	x23, [x29, #-88]
  40bd40:	mov	x0, x23
  40bd44:	bl	402920 <strlen@plt>
  40bd48:	stur	x0, [x29, #-32]
  40bd4c:	stur	x23, [x29, #-64]
  40bd50:	mov	w9, #0x1                   	// #1
  40bd54:	mov	w16, w19
  40bd58:	mov	w4, w26
  40bd5c:	mov	w14, w27
  40bd60:	b	40be08 <__fxstatat@plt+0x8d18>
  40bd64:	mov	w8, #0x1                   	// #1
  40bd68:	b	40bde4 <__fxstatat@plt+0x8cf4>
  40bd6c:	mov	w4, wzr
  40bd70:	mov	x20, xzr
  40bd74:	mov	w16, wzr
  40bd78:	mov	w9, w8
  40bd7c:	b	40be08 <__fxstatat@plt+0x8d18>
  40bd80:	tbnz	w19, #0, 40bde4 <__fxstatat@plt+0x8cf4>
  40bd84:	mov	w9, w8
  40bd88:	mov	w16, wzr
  40bd8c:	cbz	x22, 40bd98 <__fxstatat@plt+0x8ca8>
  40bd90:	mov	w8, #0x27                  	// #39
  40bd94:	strb	w8, [x21]
  40bd98:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40bd9c:	add	x8, x8, #0x5d6
  40bda0:	stur	x8, [x29, #-64]
  40bda4:	mov	w8, #0x1                   	// #1
  40bda8:	mov	w4, #0x2                   	// #2
  40bdac:	mov	w20, #0x1                   	// #1
  40bdb0:	stur	x8, [x29, #-32]
  40bdb4:	b	40be08 <__fxstatat@plt+0x8d18>
  40bdb8:	tbz	w19, #0, 40c6e4 <__fxstatat@plt+0x95f4>
  40bdbc:	mov	w8, #0x1                   	// #1
  40bdc0:	stur	x8, [x29, #-32]
  40bdc4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40bdc8:	add	x8, x8, #0x660
  40bdcc:	mov	x20, xzr
  40bdd0:	mov	w4, #0x5                   	// #5
  40bdd4:	stur	x8, [x29, #-64]
  40bdd8:	mov	w9, #0x1                   	// #1
  40bddc:	b	40be04 <__fxstatat@plt+0x8d14>
  40bde0:	tbz	w19, #0, 40c718 <__fxstatat@plt+0x9628>
  40bde4:	mov	w9, #0x1                   	// #1
  40bde8:	stur	x9, [x29, #-32]
  40bdec:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40bdf0:	add	x9, x9, #0x5d6
  40bdf4:	mov	x20, xzr
  40bdf8:	mov	w4, #0x2                   	// #2
  40bdfc:	stur	x9, [x29, #-64]
  40be00:	mov	w9, w8
  40be04:	mov	w16, #0x1                   	// #1
  40be08:	mov	w15, w9
  40be0c:	ldp	x8, x9, [x29, #-40]
  40be10:	eor	w17, w16, #0x1
  40be14:	stur	w17, [x29, #-68]
  40be18:	mov	x23, xzr
  40be1c:	cmp	x8, #0x0
  40be20:	cset	w8, eq  // eq = none
  40be24:	cmp	x9, #0x0
  40be28:	cset	w9, ne  // ne = any
  40be2c:	cmp	w4, #0x2
  40be30:	cset	w10, ne  // ne = any
  40be34:	and	w13, w10, w15
  40be38:	and	w12, w9, w16
  40be3c:	orr	w10, w10, w17
  40be40:	and	w17, w9, w13
  40be44:	orr	w9, w13, w16
  40be48:	eor	w9, w9, #0x1
  40be4c:	cset	w11, eq  // eq = none
  40be50:	orr	w8, w8, w9
  40be54:	and	w12, w15, w12
  40be58:	str	w10, [sp, #84]
  40be5c:	and	w10, w11, w16
  40be60:	stur	w8, [x29, #-24]
  40be64:	eor	w8, w15, #0x1
  40be68:	str	w12, [sp, #56]
  40be6c:	str	w10, [sp, #76]
  40be70:	stur	w15, [x29, #-72]
  40be74:	str	w8, [sp, #60]
  40be78:	stp	w16, w4, [x29, #-48]
  40be7c:	stur	w17, [x29, #-52]
  40be80:	cmn	x28, #0x1
  40be84:	b.eq	40be94 <__fxstatat@plt+0x8da4>  // b.none
  40be88:	cmp	x23, x28
  40be8c:	b.ne	40be9c <__fxstatat@plt+0x8dac>  // b.any
  40be90:	b	40c674 <__fxstatat@plt+0x9584>
  40be94:	ldrb	w8, [x24, x23]
  40be98:	cbz	w8, 40c67c <__fxstatat@plt+0x958c>
  40be9c:	cbz	w17, 40bedc <__fxstatat@plt+0x8dec>
  40bea0:	ldur	x8, [x29, #-32]
  40bea4:	cmp	x8, #0x2
  40bea8:	add	x19, x23, x8
  40beac:	b.cc	40bed4 <__fxstatat@plt+0x8de4>  // b.lo, b.ul, b.last
  40beb0:	cmn	x28, #0x1
  40beb4:	b.ne	40bed4 <__fxstatat@plt+0x8de4>  // b.any
  40beb8:	mov	x0, x24
  40bebc:	mov	w26, w14
  40bec0:	bl	402920 <strlen@plt>
  40bec4:	ldp	w17, w16, [x29, #-52]
  40bec8:	ldur	w4, [x29, #-44]
  40becc:	mov	w14, w26
  40bed0:	mov	x28, x0
  40bed4:	cmp	x19, x28
  40bed8:	b.ls	40bee4 <__fxstatat@plt+0x8df4>  // b.plast
  40bedc:	mov	w27, wzr
  40bee0:	b	40bf1c <__fxstatat@plt+0x8e2c>
  40bee4:	ldur	x1, [x29, #-64]
  40bee8:	ldur	x2, [x29, #-32]
  40beec:	add	x0, x24, x23
  40bef0:	mov	w19, w14
  40bef4:	bl	402c20 <bcmp@plt>
  40bef8:	ldur	w9, [x29, #-68]
  40befc:	cmp	w0, #0x0
  40bf00:	cset	w8, ne  // ne = any
  40bf04:	cset	w27, eq  // eq = none
  40bf08:	orr	w8, w8, w9
  40bf0c:	tbz	w8, #0, 40c750 <__fxstatat@plt+0x9660>
  40bf10:	ldp	w16, w4, [x29, #-48]
  40bf14:	ldur	w17, [x29, #-52]
  40bf18:	mov	w14, w19
  40bf1c:	ldrb	w19, [x24, x23]
  40bf20:	cmp	w19, #0x7e
  40bf24:	b.hi	40c164 <__fxstatat@plt+0x9074>  // b.pmore
  40bf28:	adrp	x13, 415000 <__fxstatat@plt+0x11f10>
  40bf2c:	add	x13, x13, #0x483
  40bf30:	adr	x12, 40bf54 <__fxstatat@plt+0x8e64>
  40bf34:	ldrb	w9, [x13, x19]
  40bf38:	add	x12, x12, x9, lsl #2
  40bf3c:	mov	w10, wzr
  40bf40:	mov	w8, wzr
  40bf44:	mov	w26, #0x1                   	// #1
  40bf48:	mov	w11, #0x6e                  	// #110
  40bf4c:	mov	w9, #0x61                  	// #97
  40bf50:	br	x12
  40bf54:	ldur	w9, [x29, #-24]
  40bf58:	tbnz	w9, #0, 40bf78 <__fxstatat@plt+0x8e88>
  40bf5c:	ldur	x10, [x29, #-40]
  40bf60:	lsr	w9, w19, #5
  40bf64:	ldr	w9, [x10, w9, uxtw #2]
  40bf68:	lsr	w9, w9, w19
  40bf6c:	tbz	w9, #0, 40bf78 <__fxstatat@plt+0x8e88>
  40bf70:	mov	w9, w19
  40bf74:	b	40bf80 <__fxstatat@plt+0x8e90>
  40bf78:	mov	w9, w19
  40bf7c:	cbz	w27, 40c1c8 <__fxstatat@plt+0x90d8>
  40bf80:	tbnz	w16, #0, 40c728 <__fxstatat@plt+0x9638>
  40bf84:	cmp	w4, #0x2
  40bf88:	cset	w8, ne  // ne = any
  40bf8c:	orr	w8, w8, w14
  40bf90:	tbnz	w8, #0, 40bfd4 <__fxstatat@plt+0x8ee4>
  40bf94:	cmp	x20, x22
  40bf98:	b.cs	40bfa4 <__fxstatat@plt+0x8eb4>  // b.hs, b.nlast
  40bf9c:	mov	w8, #0x27                  	// #39
  40bfa0:	strb	w8, [x21, x20]
  40bfa4:	add	x8, x20, #0x1
  40bfa8:	cmp	x8, x22
  40bfac:	b.cs	40bfb8 <__fxstatat@plt+0x8ec8>  // b.hs, b.nlast
  40bfb0:	mov	w10, #0x24                  	// #36
  40bfb4:	strb	w10, [x21, x8]
  40bfb8:	add	x8, x20, #0x2
  40bfbc:	cmp	x8, x22
  40bfc0:	b.cs	40bfcc <__fxstatat@plt+0x8edc>  // b.hs, b.nlast
  40bfc4:	mov	w10, #0x27                  	// #39
  40bfc8:	strb	w10, [x21, x8]
  40bfcc:	add	x20, x20, #0x3
  40bfd0:	mov	w14, #0x1                   	// #1
  40bfd4:	cmp	x20, x22
  40bfd8:	b.cs	40bfe4 <__fxstatat@plt+0x8ef4>  // b.hs, b.nlast
  40bfdc:	mov	w8, #0x5c                  	// #92
  40bfe0:	strb	w8, [x21, x20]
  40bfe4:	add	x20, x20, #0x1
  40bfe8:	cmp	x20, x22
  40bfec:	b.cs	40bff4 <__fxstatat@plt+0x8f04>  // b.hs, b.nlast
  40bff0:	strb	w9, [x21, x20]
  40bff4:	add	x20, x20, #0x1
  40bff8:	and	w25, w25, w26
  40bffc:	add	x23, x23, #0x1
  40c000:	cmn	x28, #0x1
  40c004:	b.ne	40be88 <__fxstatat@plt+0x8d98>  // b.any
  40c008:	b	40be94 <__fxstatat@plt+0x8da4>
  40c00c:	cmp	x28, #0x1
  40c010:	b.eq	40c034 <__fxstatat@plt+0x8f44>  // b.none
  40c014:	cmn	x28, #0x1
  40c018:	b.ne	40c038 <__fxstatat@plt+0x8f48>  // b.any
  40c01c:	ldrb	w8, [x24, #1]
  40c020:	cbz	w8, 40c034 <__fxstatat@plt+0x8f44>
  40c024:	mov	w8, wzr
  40c028:	mov	w26, wzr
  40c02c:	mov	x28, #0xffffffffffffffff    	// #-1
  40c030:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c034:	cbz	x23, 40c044 <__fxstatat@plt+0x8f54>
  40c038:	mov	w8, wzr
  40c03c:	mov	w26, wzr
  40c040:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c044:	mov	w10, #0x1                   	// #1
  40c048:	cmp	w4, #0x2
  40c04c:	b.ne	40c054 <__fxstatat@plt+0x8f64>  // b.any
  40c050:	tbnz	w16, #0, 40c728 <__fxstatat@plt+0x9638>
  40c054:	mov	w8, wzr
  40c058:	mov	w26, w10
  40c05c:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c060:	cmp	w4, #0x2
  40c064:	b.ne	40c1b0 <__fxstatat@plt+0x90c0>  // b.any
  40c068:	tbz	w16, #0, 40c1bc <__fxstatat@plt+0x90cc>
  40c06c:	b	40c728 <__fxstatat@plt+0x9638>
  40c070:	mov	w9, #0x66                  	// #102
  40c074:	b	40c20c <__fxstatat@plt+0x911c>
  40c078:	mov	w11, #0x74                  	// #116
  40c07c:	b	40c08c <__fxstatat@plt+0x8f9c>
  40c080:	mov	w9, #0x62                  	// #98
  40c084:	b	40c20c <__fxstatat@plt+0x911c>
  40c088:	mov	w11, #0x72                  	// #114
  40c08c:	ldr	w8, [sp, #84]
  40c090:	mov	w9, w11
  40c094:	tbnz	w8, #0, 40c20c <__fxstatat@plt+0x911c>
  40c098:	b	40c728 <__fxstatat@plt+0x9638>
  40c09c:	ldur	w8, [x29, #-72]
  40c0a0:	tbz	w8, #0, 40c220 <__fxstatat@plt+0x9130>
  40c0a4:	cmp	w4, #0x2
  40c0a8:	tbnz	w16, #0, 40c840 <__fxstatat@plt+0x9750>
  40c0ac:	cset	w8, ne  // ne = any
  40c0b0:	orr	w8, w8, w14
  40c0b4:	tbz	w8, #0, 40c550 <__fxstatat@plt+0x9460>
  40c0b8:	mov	x8, x20
  40c0bc:	cmp	x8, x22
  40c0c0:	b.cc	40c598 <__fxstatat@plt+0x94a8>  // b.lo, b.ul, b.last
  40c0c4:	b	40c5a0 <__fxstatat@plt+0x94b0>
  40c0c8:	cmp	w4, #0x5
  40c0cc:	b.eq	40c34c <__fxstatat@plt+0x925c>  // b.none
  40c0d0:	cmp	w4, #0x2
  40c0d4:	b.ne	40c3fc <__fxstatat@plt+0x930c>  // b.any
  40c0d8:	tbz	w16, #0, 40c3fc <__fxstatat@plt+0x930c>
  40c0dc:	b	40c728 <__fxstatat@plt+0x9638>
  40c0e0:	mov	w9, #0x76                  	// #118
  40c0e4:	b	40c20c <__fxstatat@plt+0x911c>
  40c0e8:	cmp	w4, #0x2
  40c0ec:	b.ne	40c230 <__fxstatat@plt+0x9140>  // b.any
  40c0f0:	tbnz	w16, #0, 40c728 <__fxstatat@plt+0x9638>
  40c0f4:	ldr	x10, [sp, #64]
  40c0f8:	cmp	x22, #0x0
  40c0fc:	cset	w8, eq  // eq = none
  40c100:	cmp	x10, #0x0
  40c104:	cset	w9, ne  // ne = any
  40c108:	orr	w8, w9, w8
  40c10c:	cmp	w8, #0x0
  40c110:	csel	x10, x10, x22, ne  // ne = any
  40c114:	csel	x22, x22, xzr, ne  // ne = any
  40c118:	cmp	x20, x22
  40c11c:	str	x10, [sp, #64]
  40c120:	b.cs	40c12c <__fxstatat@plt+0x903c>  // b.hs, b.nlast
  40c124:	mov	w8, #0x27                  	// #39
  40c128:	strb	w8, [x21, x20]
  40c12c:	add	x8, x20, #0x1
  40c130:	cmp	x8, x22
  40c134:	b.cs	40c140 <__fxstatat@plt+0x9050>  // b.hs, b.nlast
  40c138:	mov	w9, #0x5c                  	// #92
  40c13c:	strb	w9, [x21, x8]
  40c140:	add	x8, x20, #0x2
  40c144:	cmp	x8, x22
  40c148:	b.cs	40c154 <__fxstatat@plt+0x9064>  // b.hs, b.nlast
  40c14c:	mov	w9, #0x27                  	// #39
  40c150:	strb	w9, [x21, x8]
  40c154:	mov	w14, wzr
  40c158:	mov	w8, wzr
  40c15c:	add	x20, x20, #0x3
  40c160:	b	40c234 <__fxstatat@plt+0x9144>
  40c164:	ldr	x8, [sp, #48]
  40c168:	str	w14, [sp, #28]
  40c16c:	cmp	x8, #0x1
  40c170:	b.ne	40c248 <__fxstatat@plt+0x9158>  // b.any
  40c174:	bl	402db0 <__ctype_b_loc@plt>
  40c178:	ldr	x8, [x0]
  40c17c:	mov	w11, #0x1                   	// #1
  40c180:	ldrh	w8, [x8, x19, lsl #1]
  40c184:	ubfx	w26, w8, #14, #1
  40c188:	ldr	w8, [sp, #60]
  40c18c:	ldp	w16, w4, [x29, #-48]
  40c190:	ldr	w14, [sp, #28]
  40c194:	ldur	w17, [x29, #-52]
  40c198:	cmp	x11, #0x1
  40c19c:	orr	w8, w26, w8
  40c1a0:	b.hi	40c40c <__fxstatat@plt+0x931c>  // b.pmore
  40c1a4:	tbz	w8, #0, 40c40c <__fxstatat@plt+0x931c>
  40c1a8:	mov	w8, wzr
  40c1ac:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c1b0:	ldr	w8, [sp, #56]
  40c1b4:	mov	w9, #0x5c                  	// #92
  40c1b8:	tbz	w8, #0, 40c20c <__fxstatat@plt+0x911c>
  40c1bc:	mov	w8, wzr
  40c1c0:	mov	w26, wzr
  40c1c4:	mov	w19, #0x5c                  	// #92
  40c1c8:	tbnz	w8, #0, 40c1fc <__fxstatat@plt+0x910c>
  40c1cc:	tbz	w14, #0, 40c1fc <__fxstatat@plt+0x910c>
  40c1d0:	cmp	x20, x22
  40c1d4:	b.cs	40c1e0 <__fxstatat@plt+0x90f0>  // b.hs, b.nlast
  40c1d8:	mov	w8, #0x27                  	// #39
  40c1dc:	strb	w8, [x21, x20]
  40c1e0:	add	x8, x20, #0x1
  40c1e4:	cmp	x8, x22
  40c1e8:	b.cs	40c1f4 <__fxstatat@plt+0x9104>  // b.hs, b.nlast
  40c1ec:	mov	w9, #0x27                  	// #39
  40c1f0:	strb	w9, [x21, x8]
  40c1f4:	mov	w14, wzr
  40c1f8:	add	x20, x20, #0x2
  40c1fc:	mov	w9, w19
  40c200:	cmp	x20, x22
  40c204:	b.cc	40bff0 <__fxstatat@plt+0x8f00>  // b.lo, b.ul, b.last
  40c208:	b	40bff4 <__fxstatat@plt+0x8f04>
  40c20c:	ldur	w10, [x29, #-72]
  40c210:	mov	w8, wzr
  40c214:	mov	w26, wzr
  40c218:	tbz	w10, #0, 40bf54 <__fxstatat@plt+0x8e64>
  40c21c:	b	40bf80 <__fxstatat@plt+0x8e90>
  40c220:	ldr	w8, [sp, #80]
  40c224:	tbnz	w8, #0, 40bffc <__fxstatat@plt+0x8f0c>
  40c228:	mov	w19, wzr
  40c22c:	b	40c038 <__fxstatat@plt+0x8f48>
  40c230:	mov	w8, wzr
  40c234:	mov	w9, #0x1                   	// #1
  40c238:	mov	w19, #0x27                  	// #39
  40c23c:	str	w9, [sp, #72]
  40c240:	mov	w26, #0x1                   	// #1
  40c244:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c248:	cmn	x28, #0x1
  40c24c:	stur	xzr, [x29, #-16]
  40c250:	b.ne	40c260 <__fxstatat@plt+0x9170>  // b.any
  40c254:	mov	x0, x24
  40c258:	bl	402920 <strlen@plt>
  40c25c:	mov	x28, x0
  40c260:	ldr	x8, [sp, #96]
  40c264:	mov	x11, xzr
  40c268:	mov	w26, #0x1                   	// #1
  40c26c:	str	x21, [sp, #32]
  40c270:	add	x8, x8, x23
  40c274:	str	x8, [sp, #16]
  40c278:	b	40c2b0 <__fxstatat@plt+0x91c0>
  40c27c:	ldur	w0, [x29, #-20]
  40c280:	bl	402ff0 <iswprint@plt>
  40c284:	ldr	x21, [sp, #40]
  40c288:	cmp	w0, #0x0
  40c28c:	cset	w8, ne  // ne = any
  40c290:	sub	x0, x29, #0x10
  40c294:	and	w26, w26, w8
  40c298:	add	x21, x24, x21
  40c29c:	bl	402d10 <mbsinit@plt>
  40c2a0:	mov	x11, x21
  40c2a4:	ldr	x21, [sp, #32]
  40c2a8:	ldur	x24, [x29, #-80]
  40c2ac:	cbnz	w0, 40c188 <__fxstatat@plt+0x9098>
  40c2b0:	add	x21, x11, x23
  40c2b4:	add	x1, x24, x21
  40c2b8:	sub	x2, x28, x21
  40c2bc:	sub	x0, x29, #0x14
  40c2c0:	sub	x3, x29, #0x10
  40c2c4:	str	x11, [sp, #40]
  40c2c8:	bl	4119b8 <__fxstatat@plt+0xe8c8>
  40c2cc:	cbz	x0, 40c654 <__fxstatat@plt+0x9564>
  40c2d0:	mov	x24, x0
  40c2d4:	cmn	x0, #0x1
  40c2d8:	b.eq	40c650 <__fxstatat@plt+0x9560>  // b.none
  40c2dc:	cmn	x24, #0x2
  40c2e0:	b.eq	40c614 <__fxstatat@plt+0x9524>  // b.none
  40c2e4:	ldr	w9, [sp, #76]
  40c2e8:	ldr	x21, [sp, #32]
  40c2ec:	cmp	x24, #0x2
  40c2f0:	cset	w8, cc  // cc = lo, ul, last
  40c2f4:	eor	w9, w9, #0x1
  40c2f8:	mov	x12, #0x2b                  	// #43
  40c2fc:	orr	w8, w9, w8
  40c300:	mov	w11, #0x1                   	// #1
  40c304:	movk	x12, #0x2, lsl #32
  40c308:	tbnz	w8, #0, 40c27c <__fxstatat@plt+0x918c>
  40c30c:	ldr	x9, [sp, #40]
  40c310:	ldr	x10, [sp, #16]
  40c314:	sub	x8, x24, #0x1
  40c318:	add	x9, x10, x9
  40c31c:	b	40c32c <__fxstatat@plt+0x923c>
  40c320:	subs	x8, x8, #0x1
  40c324:	add	x9, x9, #0x1
  40c328:	b.eq	40c27c <__fxstatat@plt+0x918c>  // b.none
  40c32c:	ldrb	w10, [x9]
  40c330:	sub	w10, w10, #0x5b
  40c334:	cmp	w10, #0x21
  40c338:	b.hi	40c320 <__fxstatat@plt+0x9230>  // b.pmore
  40c33c:	lsl	x10, x11, x10
  40c340:	tst	x10, x12
  40c344:	b.eq	40c320 <__fxstatat@plt+0x9230>  // b.none
  40c348:	b	40c75c <__fxstatat@plt+0x966c>
  40c34c:	ldr	w8, [sp, #80]
  40c350:	tbz	w8, #2, 40c3fc <__fxstatat@plt+0x930c>
  40c354:	add	x9, x23, #0x2
  40c358:	cmp	x9, x28
  40c35c:	b.cs	40c3fc <__fxstatat@plt+0x930c>  // b.hs, b.nlast
  40c360:	add	x8, x23, x24
  40c364:	ldrb	w8, [x8, #1]
  40c368:	cmp	w8, #0x3f
  40c36c:	b.ne	40c3fc <__fxstatat@plt+0x930c>  // b.any
  40c370:	ldrb	w19, [x24, x9]
  40c374:	mov	w8, wzr
  40c378:	cmp	w19, #0x3e
  40c37c:	b.hi	40c668 <__fxstatat@plt+0x9578>  // b.pmore
  40c380:	mov	w10, #0x1                   	// #1
  40c384:	mov	x11, #0xa38200000000        	// #179778741075968
  40c388:	lsl	x10, x10, x19
  40c38c:	movk	x11, #0x7000, lsl #48
  40c390:	tst	x10, x11
  40c394:	b.eq	40c668 <__fxstatat@plt+0x9578>  // b.none
  40c398:	tbnz	w16, #0, 40c728 <__fxstatat@plt+0x9638>
  40c39c:	cmp	x20, x22
  40c3a0:	b.cs	40c3ac <__fxstatat@plt+0x92bc>  // b.hs, b.nlast
  40c3a4:	mov	w8, #0x3f                  	// #63
  40c3a8:	strb	w8, [x21, x20]
  40c3ac:	add	x8, x20, #0x1
  40c3b0:	cmp	x8, x22
  40c3b4:	b.cs	40c3c0 <__fxstatat@plt+0x92d0>  // b.hs, b.nlast
  40c3b8:	mov	w10, #0x22                  	// #34
  40c3bc:	strb	w10, [x21, x8]
  40c3c0:	add	x8, x20, #0x2
  40c3c4:	cmp	x8, x22
  40c3c8:	b.cs	40c3d4 <__fxstatat@plt+0x92e4>  // b.hs, b.nlast
  40c3cc:	mov	w10, #0x22                  	// #34
  40c3d0:	strb	w10, [x21, x8]
  40c3d4:	add	x8, x20, #0x3
  40c3d8:	cmp	x8, x22
  40c3dc:	b.cs	40c3e8 <__fxstatat@plt+0x92f8>  // b.hs, b.nlast
  40c3e0:	mov	w10, #0x3f                  	// #63
  40c3e4:	strb	w10, [x21, x8]
  40c3e8:	mov	w8, wzr
  40c3ec:	mov	w26, wzr
  40c3f0:	add	x20, x20, #0x4
  40c3f4:	mov	x23, x9
  40c3f8:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c3fc:	mov	w8, wzr
  40c400:	mov	w26, wzr
  40c404:	mov	w19, #0x3f                  	// #63
  40c408:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c40c:	mov	w10, wzr
  40c410:	add	x9, x11, x23
  40c414:	b	40c428 <__fxstatat@plt+0x9338>
  40c418:	ldr	x12, [sp, #96]
  40c41c:	add	x20, x20, #0x1
  40c420:	ldrb	w19, [x12, x23]
  40c424:	mov	x23, x11
  40c428:	tbz	w8, #0, 40c44c <__fxstatat@plt+0x935c>
  40c42c:	tbz	w27, #0, 40c4f8 <__fxstatat@plt+0x9408>
  40c430:	cmp	x20, x22
  40c434:	b.cs	40c440 <__fxstatat@plt+0x9350>  // b.hs, b.nlast
  40c438:	mov	w11, #0x5c                  	// #92
  40c43c:	strb	w11, [x21, x20]
  40c440:	mov	w27, wzr
  40c444:	add	x20, x20, #0x1
  40c448:	b	40c4fc <__fxstatat@plt+0x940c>
  40c44c:	tbnz	w16, #0, 40c728 <__fxstatat@plt+0x9638>
  40c450:	cmp	w4, #0x2
  40c454:	cset	w10, ne  // ne = any
  40c458:	orr	w10, w10, w14
  40c45c:	tbnz	w10, #0, 40c4a0 <__fxstatat@plt+0x93b0>
  40c460:	cmp	x20, x22
  40c464:	b.cs	40c470 <__fxstatat@plt+0x9380>  // b.hs, b.nlast
  40c468:	mov	w10, #0x27                  	// #39
  40c46c:	strb	w10, [x21, x20]
  40c470:	add	x10, x20, #0x1
  40c474:	cmp	x10, x22
  40c478:	b.cs	40c484 <__fxstatat@plt+0x9394>  // b.hs, b.nlast
  40c47c:	mov	w11, #0x24                  	// #36
  40c480:	strb	w11, [x21, x10]
  40c484:	add	x10, x20, #0x2
  40c488:	cmp	x10, x22
  40c48c:	b.cs	40c498 <__fxstatat@plt+0x93a8>  // b.hs, b.nlast
  40c490:	mov	w11, #0x27                  	// #39
  40c494:	strb	w11, [x21, x10]
  40c498:	add	x20, x20, #0x3
  40c49c:	mov	w14, #0x1                   	// #1
  40c4a0:	cmp	x20, x22
  40c4a4:	b.cs	40c4b0 <__fxstatat@plt+0x93c0>  // b.hs, b.nlast
  40c4a8:	mov	w10, #0x5c                  	// #92
  40c4ac:	strb	w10, [x21, x20]
  40c4b0:	add	x10, x20, #0x1
  40c4b4:	cmp	x10, x22
  40c4b8:	b.cs	40c4c8 <__fxstatat@plt+0x93d8>  // b.hs, b.nlast
  40c4bc:	mov	w11, #0x30                  	// #48
  40c4c0:	bfxil	w11, w19, #6, #2
  40c4c4:	strb	w11, [x21, x10]
  40c4c8:	add	x10, x20, #0x2
  40c4cc:	cmp	x10, x22
  40c4d0:	b.cs	40c4e0 <__fxstatat@plt+0x93f0>  // b.hs, b.nlast
  40c4d4:	mov	w11, #0x30                  	// #48
  40c4d8:	bfxil	w11, w19, #3, #3
  40c4dc:	strb	w11, [x21, x10]
  40c4e0:	mov	w11, #0x30                  	// #48
  40c4e4:	bfxil	w11, w19, #0, #3
  40c4e8:	add	x20, x20, #0x3
  40c4ec:	mov	w10, #0x1                   	// #1
  40c4f0:	mov	w19, w11
  40c4f4:	b	40c4fc <__fxstatat@plt+0x940c>
  40c4f8:	mov	w27, wzr
  40c4fc:	add	x11, x23, #0x1
  40c500:	cmp	x9, x11
  40c504:	b.ls	40c608 <__fxstatat@plt+0x9518>  // b.plast
  40c508:	and	w12, w10, #0x1
  40c50c:	orn	w12, w12, w14
  40c510:	tbnz	w12, #0, 40c540 <__fxstatat@plt+0x9450>
  40c514:	cmp	x20, x22
  40c518:	b.cs	40c524 <__fxstatat@plt+0x9434>  // b.hs, b.nlast
  40c51c:	mov	w12, #0x27                  	// #39
  40c520:	strb	w12, [x21, x20]
  40c524:	add	x12, x20, #0x1
  40c528:	cmp	x12, x22
  40c52c:	b.cs	40c538 <__fxstatat@plt+0x9448>  // b.hs, b.nlast
  40c530:	mov	w13, #0x27                  	// #39
  40c534:	strb	w13, [x21, x12]
  40c538:	mov	w14, wzr
  40c53c:	add	x20, x20, #0x2
  40c540:	cmp	x20, x22
  40c544:	b.cs	40c418 <__fxstatat@plt+0x9328>  // b.hs, b.nlast
  40c548:	strb	w19, [x21, x20]
  40c54c:	b	40c418 <__fxstatat@plt+0x9328>
  40c550:	cmp	x20, x22
  40c554:	b.cs	40c560 <__fxstatat@plt+0x9470>  // b.hs, b.nlast
  40c558:	mov	w8, #0x27                  	// #39
  40c55c:	strb	w8, [x21, x20]
  40c560:	add	x8, x20, #0x1
  40c564:	cmp	x8, x22
  40c568:	b.cs	40c574 <__fxstatat@plt+0x9484>  // b.hs, b.nlast
  40c56c:	mov	w9, #0x24                  	// #36
  40c570:	strb	w9, [x21, x8]
  40c574:	add	x8, x20, #0x2
  40c578:	cmp	x8, x22
  40c57c:	b.cs	40c588 <__fxstatat@plt+0x9498>  // b.hs, b.nlast
  40c580:	mov	w9, #0x27                  	// #39
  40c584:	strb	w9, [x21, x8]
  40c588:	add	x8, x20, #0x3
  40c58c:	mov	w14, #0x1                   	// #1
  40c590:	cmp	x8, x22
  40c594:	b.cs	40c5a0 <__fxstatat@plt+0x94b0>  // b.hs, b.nlast
  40c598:	mov	w9, #0x5c                  	// #92
  40c59c:	strb	w9, [x21, x8]
  40c5a0:	cmp	w4, #0x2
  40c5a4:	add	x20, x8, #0x1
  40c5a8:	b.eq	40c5f8 <__fxstatat@plt+0x9508>  // b.none
  40c5ac:	add	x9, x23, #0x1
  40c5b0:	cmp	x9, x28
  40c5b4:	b.cs	40c5f8 <__fxstatat@plt+0x9508>  // b.hs, b.nlast
  40c5b8:	ldrb	w9, [x24, x9]
  40c5bc:	sub	w9, w9, #0x30
  40c5c0:	cmp	w9, #0x9
  40c5c4:	b.hi	40c5f8 <__fxstatat@plt+0x9508>  // b.pmore
  40c5c8:	cmp	x20, x22
  40c5cc:	b.cs	40c5d8 <__fxstatat@plt+0x94e8>  // b.hs, b.nlast
  40c5d0:	mov	w9, #0x30                  	// #48
  40c5d4:	strb	w9, [x21, x20]
  40c5d8:	add	x9, x8, #0x2
  40c5dc:	cmp	x9, x22
  40c5e0:	b.cs	40c5ec <__fxstatat@plt+0x94fc>  // b.hs, b.nlast
  40c5e4:	mov	w10, #0x30                  	// #48
  40c5e8:	strb	w10, [x21, x9]
  40c5ec:	mov	w26, wzr
  40c5f0:	add	x20, x8, #0x3
  40c5f4:	b	40c5fc <__fxstatat@plt+0x950c>
  40c5f8:	mov	w26, wzr
  40c5fc:	mov	w8, #0x1                   	// #1
  40c600:	mov	w19, #0x30                  	// #48
  40c604:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c608:	and	w8, w10, #0x1
  40c60c:	tbz	w8, #0, 40c1cc <__fxstatat@plt+0x90dc>
  40c610:	b	40c1fc <__fxstatat@plt+0x910c>
  40c614:	cmp	x28, x21
  40c618:	b.ls	40c650 <__fxstatat@plt+0x9560>  // b.plast
  40c61c:	ldur	x24, [x29, #-80]
  40c620:	ldp	x21, x11, [sp, #32]
  40c624:	sub	x8, x28, x23
  40c628:	add	x9, x24, x23
  40c62c:	ldrb	w10, [x9, x11]
  40c630:	cbz	w10, 40c660 <__fxstatat@plt+0x9570>
  40c634:	add	x11, x11, #0x1
  40c638:	add	x10, x23, x11
  40c63c:	cmp	x10, x28
  40c640:	b.cc	40c62c <__fxstatat@plt+0x953c>  // b.lo, b.ul, b.last
  40c644:	mov	w26, wzr
  40c648:	mov	x11, x8
  40c64c:	b	40c188 <__fxstatat@plt+0x9098>
  40c650:	mov	w26, wzr
  40c654:	ldp	x21, x11, [sp, #32]
  40c658:	ldur	x24, [x29, #-80]
  40c65c:	b	40c188 <__fxstatat@plt+0x9098>
  40c660:	mov	w26, wzr
  40c664:	b	40c188 <__fxstatat@plt+0x9098>
  40c668:	mov	w19, #0x3f                  	// #63
  40c66c:	mov	w26, w8
  40c670:	b	40bf54 <__fxstatat@plt+0x8e64>
  40c674:	mov	x28, x23
  40c678:	b	40c680 <__fxstatat@plt+0x9590>
  40c67c:	mov	x28, #0xffffffffffffffff    	// #-1
  40c680:	cmp	w4, #0x2
  40c684:	ldur	w10, [x29, #-72]
  40c688:	cset	w8, eq  // eq = none
  40c68c:	cmp	x20, #0x0
  40c690:	cset	w9, eq  // eq = none
  40c694:	and	w8, w8, w9
  40c698:	and	w8, w16, w8
  40c69c:	tbnz	w8, #0, 40c72c <__fxstatat@plt+0x963c>
  40c6a0:	cmp	w4, #0x2
  40c6a4:	cset	w8, ne  // ne = any
  40c6a8:	orr	w8, w16, w8
  40c6ac:	tbnz	w8, #0, 40c7f8 <__fxstatat@plt+0x9708>
  40c6b0:	ldr	w8, [sp, #72]
  40c6b4:	eor	w8, w8, #0x1
  40c6b8:	tbnz	w8, #0, 40c7f8 <__fxstatat@plt+0x9708>
  40c6bc:	tbnz	w25, #0, 40c7c8 <__fxstatat@plt+0x96d8>
  40c6c0:	ldr	x24, [sp, #64]
  40c6c4:	mov	w19, wzr
  40c6c8:	cbz	x24, 40c7f4 <__fxstatat@plt+0x9704>
  40c6cc:	mov	w4, #0x2                   	// #2
  40c6d0:	mov	w8, w10
  40c6d4:	mov	w25, w19
  40c6d8:	mov	w16, w19
  40c6dc:	cbz	x22, 40bc7c <__fxstatat@plt+0x8b8c>
  40c6e0:	b	40c7f8 <__fxstatat@plt+0x9708>
  40c6e4:	mov	w16, wzr
  40c6e8:	cbz	x22, 40c6f4 <__fxstatat@plt+0x9604>
  40c6ec:	mov	w8, #0x22                  	// #34
  40c6f0:	strb	w8, [x21]
  40c6f4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c6f8:	add	x8, x8, #0x660
  40c6fc:	stur	x8, [x29, #-64]
  40c700:	mov	w8, #0x1                   	// #1
  40c704:	mov	w20, #0x1                   	// #1
  40c708:	mov	w4, #0x5                   	// #5
  40c70c:	stur	x8, [x29, #-32]
  40c710:	mov	w9, #0x1                   	// #1
  40c714:	b	40be08 <__fxstatat@plt+0x8d18>
  40c718:	mov	w9, #0x1                   	// #1
  40c71c:	mov	w16, wzr
  40c720:	cbnz	x22, 40bd90 <__fxstatat@plt+0x8ca0>
  40c724:	b	40bd98 <__fxstatat@plt+0x8ca8>
  40c728:	ldur	w10, [x29, #-72]
  40c72c:	tst	w10, #0x1
  40c730:	mov	w8, #0x2                   	// #2
  40c734:	mov	w9, #0x4                   	// #4
  40c738:	csel	w8, w9, w8, ne  // ne = any
  40c73c:	cmp	w4, #0x2
  40c740:	b.ne	40c748 <__fxstatat@plt+0x9658>  // b.any
  40c744:	mov	w4, w8
  40c748:	ldr	x7, [sp, #88]
  40c74c:	b	40c778 <__fxstatat@plt+0x9688>
  40c750:	ldr	x7, [sp, #88]
  40c754:	ldur	w4, [x29, #-44]
  40c758:	b	40c778 <__fxstatat@plt+0x9688>
  40c75c:	ldur	w8, [x29, #-72]
  40c760:	ldr	x7, [sp, #88]
  40c764:	ldur	x24, [x29, #-80]
  40c768:	mov	w9, #0x4                   	// #4
  40c76c:	tst	w8, #0x1
  40c770:	mov	w8, #0x2                   	// #2
  40c774:	csel	w4, w9, w8, ne  // ne = any
  40c778:	ldr	w8, [sp, #80]
  40c77c:	mov	x0, x21
  40c780:	mov	x1, x22
  40c784:	mov	x2, x24
  40c788:	and	w5, w8, #0xfffffffd
  40c78c:	ldur	x8, [x29, #-88]
  40c790:	mov	x3, x28
  40c794:	mov	x6, xzr
  40c798:	str	x8, [sp]
  40c79c:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40c7a0:	mov	x20, x0
  40c7a4:	mov	x0, x20
  40c7a8:	ldp	x20, x19, [sp, #272]
  40c7ac:	ldp	x22, x21, [sp, #256]
  40c7b0:	ldp	x24, x23, [sp, #240]
  40c7b4:	ldp	x26, x25, [sp, #224]
  40c7b8:	ldp	x28, x27, [sp, #208]
  40c7bc:	ldp	x29, x30, [sp, #192]
  40c7c0:	add	sp, sp, #0x120
  40c7c4:	ret
  40c7c8:	ldur	x8, [x29, #-88]
  40c7cc:	ldr	x1, [sp, #64]
  40c7d0:	ldur	x2, [x29, #-80]
  40c7d4:	ldr	w5, [sp, #80]
  40c7d8:	ldur	x6, [x29, #-40]
  40c7dc:	ldr	x7, [sp, #88]
  40c7e0:	mov	w4, #0x5                   	// #5
  40c7e4:	str	x8, [sp]
  40c7e8:	mov	x0, x21
  40c7ec:	mov	x3, x28
  40c7f0:	b	40c79c <__fxstatat@plt+0x96ac>
  40c7f4:	mov	w16, w19
  40c7f8:	ldur	x8, [x29, #-64]
  40c7fc:	cbz	x8, 40c830 <__fxstatat@plt+0x9740>
  40c800:	tbnz	w16, #0, 40c830 <__fxstatat@plt+0x9740>
  40c804:	ldrb	w9, [x8]
  40c808:	cbz	w9, 40c830 <__fxstatat@plt+0x9740>
  40c80c:	add	x8, x8, #0x1
  40c810:	b	40c820 <__fxstatat@plt+0x9730>
  40c814:	ldrb	w9, [x8], #1
  40c818:	add	x20, x20, #0x1
  40c81c:	cbz	w9, 40c830 <__fxstatat@plt+0x9740>
  40c820:	cmp	x20, x22
  40c824:	b.cs	40c814 <__fxstatat@plt+0x9724>  // b.hs, b.nlast
  40c828:	strb	w9, [x21, x20]
  40c82c:	b	40c814 <__fxstatat@plt+0x9724>
  40c830:	cmp	x20, x22
  40c834:	b.cs	40c7a4 <__fxstatat@plt+0x96b4>  // b.hs, b.nlast
  40c838:	strb	wzr, [x21, x20]
  40c83c:	b	40c7a4 <__fxstatat@plt+0x96b4>
  40c840:	b.ne	40c748 <__fxstatat@plt+0x9658>  // b.any
  40c844:	mov	w4, #0x4                   	// #4
  40c848:	b	40c748 <__fxstatat@plt+0x9658>
  40c84c:	bl	402cf0 <abort@plt>
  40c850:	sub	sp, sp, #0x60
  40c854:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40c858:	add	x8, x8, #0x940
  40c85c:	cmp	x2, #0x0
  40c860:	stp	x29, x30, [sp, #16]
  40c864:	stp	x26, x25, [sp, #32]
  40c868:	stp	x24, x23, [sp, #48]
  40c86c:	stp	x22, x21, [sp, #64]
  40c870:	stp	x20, x19, [sp, #80]
  40c874:	add	x29, sp, #0x10
  40c878:	mov	x19, x1
  40c87c:	mov	x20, x0
  40c880:	csel	x25, x8, x2, eq  // eq = none
  40c884:	bl	403040 <__errno_location@plt>
  40c888:	ldp	w4, w8, [x25]
  40c88c:	ldp	x7, x9, [x25, #40]
  40c890:	ldr	w26, [x0]
  40c894:	add	x23, x25, #0x8
  40c898:	orr	w22, w8, #0x1
  40c89c:	mov	x21, x0
  40c8a0:	mov	x0, xzr
  40c8a4:	mov	x1, xzr
  40c8a8:	mov	x2, x20
  40c8ac:	mov	x3, x19
  40c8b0:	mov	w5, w22
  40c8b4:	mov	x6, x23
  40c8b8:	str	x9, [sp]
  40c8bc:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40c8c0:	add	x24, x0, #0x1
  40c8c4:	mov	x0, x24
  40c8c8:	bl	40f20c <__fxstatat@plt+0xc11c>
  40c8cc:	ldr	w4, [x25]
  40c8d0:	ldp	x7, x8, [x25, #40]
  40c8d4:	mov	x1, x24
  40c8d8:	mov	x2, x20
  40c8dc:	mov	x3, x19
  40c8e0:	mov	w5, w22
  40c8e4:	mov	x6, x23
  40c8e8:	mov	x25, x0
  40c8ec:	str	x8, [sp]
  40c8f0:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40c8f4:	str	w26, [x21]
  40c8f8:	mov	x0, x25
  40c8fc:	ldp	x20, x19, [sp, #80]
  40c900:	ldp	x22, x21, [sp, #64]
  40c904:	ldp	x24, x23, [sp, #48]
  40c908:	ldp	x26, x25, [sp, #32]
  40c90c:	ldp	x29, x30, [sp, #16]
  40c910:	add	sp, sp, #0x60
  40c914:	ret
  40c918:	sub	sp, sp, #0x70
  40c91c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40c920:	add	x8, x8, #0x940
  40c924:	cmp	x3, #0x0
  40c928:	stp	x29, x30, [sp, #16]
  40c92c:	stp	x28, x27, [sp, #32]
  40c930:	stp	x26, x25, [sp, #48]
  40c934:	stp	x24, x23, [sp, #64]
  40c938:	stp	x22, x21, [sp, #80]
  40c93c:	stp	x20, x19, [sp, #96]
  40c940:	add	x29, sp, #0x10
  40c944:	mov	x19, x2
  40c948:	mov	x22, x1
  40c94c:	mov	x23, x0
  40c950:	csel	x21, x8, x3, eq  // eq = none
  40c954:	bl	403040 <__errno_location@plt>
  40c958:	ldp	w4, w8, [x21]
  40c95c:	cmp	x19, #0x0
  40c960:	ldp	x7, x9, [x21, #40]
  40c964:	ldr	w28, [x0]
  40c968:	cset	w10, eq  // eq = none
  40c96c:	orr	w25, w8, w10
  40c970:	add	x26, x21, #0x8
  40c974:	mov	x24, x0
  40c978:	mov	x0, xzr
  40c97c:	mov	x1, xzr
  40c980:	mov	x2, x23
  40c984:	mov	x3, x22
  40c988:	mov	w5, w25
  40c98c:	mov	x6, x26
  40c990:	str	x9, [sp]
  40c994:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40c998:	add	x27, x0, #0x1
  40c99c:	mov	x20, x0
  40c9a0:	mov	x0, x27
  40c9a4:	bl	40f20c <__fxstatat@plt+0xc11c>
  40c9a8:	ldr	w4, [x21]
  40c9ac:	ldp	x7, x8, [x21, #40]
  40c9b0:	mov	x1, x27
  40c9b4:	mov	x2, x23
  40c9b8:	mov	x3, x22
  40c9bc:	mov	w5, w25
  40c9c0:	mov	x6, x26
  40c9c4:	mov	x21, x0
  40c9c8:	str	x8, [sp]
  40c9cc:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40c9d0:	str	w28, [x24]
  40c9d4:	cbz	x19, 40c9dc <__fxstatat@plt+0x98ec>
  40c9d8:	str	x20, [x19]
  40c9dc:	mov	x0, x21
  40c9e0:	ldp	x20, x19, [sp, #96]
  40c9e4:	ldp	x22, x21, [sp, #80]
  40c9e8:	ldp	x24, x23, [sp, #64]
  40c9ec:	ldp	x26, x25, [sp, #48]
  40c9f0:	ldp	x28, x27, [sp, #32]
  40c9f4:	ldp	x29, x30, [sp, #16]
  40c9f8:	add	sp, sp, #0x70
  40c9fc:	ret
  40ca00:	stp	x29, x30, [sp, #-64]!
  40ca04:	stp	x20, x19, [sp, #48]
  40ca08:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  40ca0c:	stp	x22, x21, [sp, #32]
  40ca10:	ldr	w8, [x20, #1088]
  40ca14:	adrp	x21, 426000 <__fxstatat@plt+0x22f10>
  40ca18:	ldr	x19, [x21, #1080]
  40ca1c:	str	x23, [sp, #16]
  40ca20:	cmp	w8, #0x2
  40ca24:	mov	x29, sp
  40ca28:	b.lt	40ca4c <__fxstatat@plt+0x995c>  // b.tstop
  40ca2c:	add	x22, x19, #0x18
  40ca30:	mov	w23, #0x1                   	// #1
  40ca34:	ldr	x0, [x22], #16
  40ca38:	bl	402e10 <free@plt>
  40ca3c:	ldrsw	x8, [x20, #1088]
  40ca40:	add	x23, x23, #0x1
  40ca44:	cmp	x23, x8
  40ca48:	b.lt	40ca34 <__fxstatat@plt+0x9944>  // b.tstop
  40ca4c:	ldr	x0, [x19, #8]
  40ca50:	adrp	x23, 426000 <__fxstatat@plt+0x22f10>
  40ca54:	add	x23, x23, #0x978
  40ca58:	adrp	x22, 426000 <__fxstatat@plt+0x22f10>
  40ca5c:	cmp	x0, x23
  40ca60:	add	x22, x22, #0x448
  40ca64:	b.eq	40ca74 <__fxstatat@plt+0x9984>  // b.none
  40ca68:	bl	402e10 <free@plt>
  40ca6c:	mov	w8, #0x100                 	// #256
  40ca70:	stp	x8, x23, [x22]
  40ca74:	cmp	x19, x22
  40ca78:	b.eq	40ca88 <__fxstatat@plt+0x9998>  // b.none
  40ca7c:	mov	x0, x19
  40ca80:	bl	402e10 <free@plt>
  40ca84:	str	x22, [x21, #1080]
  40ca88:	mov	w8, #0x1                   	// #1
  40ca8c:	str	w8, [x20, #1088]
  40ca90:	ldp	x20, x19, [sp, #48]
  40ca94:	ldp	x22, x21, [sp, #32]
  40ca98:	ldr	x23, [sp, #16]
  40ca9c:	ldp	x29, x30, [sp], #64
  40caa0:	ret
  40caa4:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40caa8:	add	x3, x3, #0x940
  40caac:	mov	x2, #0xffffffffffffffff    	// #-1
  40cab0:	b	40cab4 <__fxstatat@plt+0x99c4>
  40cab4:	sub	sp, sp, #0x80
  40cab8:	stp	x29, x30, [sp, #32]
  40cabc:	add	x29, sp, #0x20
  40cac0:	stp	x28, x27, [sp, #48]
  40cac4:	stp	x26, x25, [sp, #64]
  40cac8:	stp	x24, x23, [sp, #80]
  40cacc:	stp	x22, x21, [sp, #96]
  40cad0:	stp	x20, x19, [sp, #112]
  40cad4:	mov	x22, x3
  40cad8:	stur	x2, [x29, #-8]
  40cadc:	mov	x21, x1
  40cae0:	mov	w23, w0
  40cae4:	bl	403040 <__errno_location@plt>
  40cae8:	tbnz	w23, #31, 40cc38 <__fxstatat@plt+0x9b48>
  40caec:	adrp	x25, 426000 <__fxstatat@plt+0x22f10>
  40caf0:	ldr	w8, [x25, #1088]
  40caf4:	adrp	x28, 426000 <__fxstatat@plt+0x22f10>
  40caf8:	ldr	w20, [x0]
  40cafc:	ldr	x27, [x28, #1080]
  40cb00:	mov	x19, x0
  40cb04:	cmp	w8, w23
  40cb08:	b.gt	40cb74 <__fxstatat@plt+0x9a84>
  40cb0c:	mov	w8, #0x7fffffff            	// #2147483647
  40cb10:	cmp	w23, w8
  40cb14:	stur	w20, [x29, #-12]
  40cb18:	b.eq	40cc3c <__fxstatat@plt+0x9b4c>  // b.none
  40cb1c:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  40cb20:	add	x20, x20, #0x448
  40cb24:	add	w26, w23, #0x1
  40cb28:	cmp	x27, x20
  40cb2c:	csel	x0, xzr, x27, eq  // eq = none
  40cb30:	sbfiz	x1, x26, #4, #32
  40cb34:	bl	40f28c <__fxstatat@plt+0xc19c>
  40cb38:	mov	x24, x0
  40cb3c:	cmp	x27, x20
  40cb40:	str	x0, [x28, #1080]
  40cb44:	b.ne	40cb50 <__fxstatat@plt+0x9a60>  // b.any
  40cb48:	ldr	q0, [x20]
  40cb4c:	str	q0, [x24]
  40cb50:	ldrsw	x8, [x25, #1088]
  40cb54:	mov	w1, wzr
  40cb58:	add	x0, x24, x8, lsl #4
  40cb5c:	sub	w8, w26, w8
  40cb60:	sbfiz	x2, x8, #4, #32
  40cb64:	bl	402bd0 <memset@plt>
  40cb68:	ldur	w20, [x29, #-12]
  40cb6c:	mov	x27, x24
  40cb70:	str	w26, [x25, #1088]
  40cb74:	add	x28, x27, w23, uxtw #4
  40cb78:	mov	x27, x28
  40cb7c:	ldr	x26, [x28]
  40cb80:	ldr	x23, [x27, #8]!
  40cb84:	ldp	w4, w8, [x22]
  40cb88:	ldp	x7, x9, [x22, #40]
  40cb8c:	ldur	x3, [x29, #-8]
  40cb90:	add	x24, x22, #0x8
  40cb94:	orr	w25, w8, #0x1
  40cb98:	mov	x0, x23
  40cb9c:	mov	x1, x26
  40cba0:	mov	x2, x21
  40cba4:	mov	w5, w25
  40cba8:	mov	x6, x24
  40cbac:	str	x9, [sp]
  40cbb0:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40cbb4:	cmp	x26, x0
  40cbb8:	b.hi	40cc10 <__fxstatat@plt+0x9b20>  // b.pmore
  40cbbc:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40cbc0:	add	x8, x8, #0x978
  40cbc4:	add	x26, x0, #0x1
  40cbc8:	cmp	x23, x8
  40cbcc:	str	x26, [x28]
  40cbd0:	b.eq	40cbdc <__fxstatat@plt+0x9aec>  // b.none
  40cbd4:	mov	x0, x23
  40cbd8:	bl	402e10 <free@plt>
  40cbdc:	mov	x0, x26
  40cbe0:	bl	40f20c <__fxstatat@plt+0xc11c>
  40cbe4:	str	x0, [x27]
  40cbe8:	ldr	w4, [x22]
  40cbec:	ldp	x7, x8, [x22, #40]
  40cbf0:	ldur	x3, [x29, #-8]
  40cbf4:	mov	x1, x26
  40cbf8:	mov	x2, x21
  40cbfc:	mov	w5, w25
  40cc00:	mov	x6, x24
  40cc04:	mov	x23, x0
  40cc08:	str	x8, [sp]
  40cc0c:	bl	40bbf8 <__fxstatat@plt+0x8b08>
  40cc10:	str	w20, [x19]
  40cc14:	mov	x0, x23
  40cc18:	ldp	x20, x19, [sp, #112]
  40cc1c:	ldp	x22, x21, [sp, #96]
  40cc20:	ldp	x24, x23, [sp, #80]
  40cc24:	ldp	x26, x25, [sp, #64]
  40cc28:	ldp	x28, x27, [sp, #48]
  40cc2c:	ldp	x29, x30, [sp, #32]
  40cc30:	add	sp, sp, #0x80
  40cc34:	ret
  40cc38:	bl	402cf0 <abort@plt>
  40cc3c:	bl	40f520 <__fxstatat@plt+0xc430>
  40cc40:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40cc44:	add	x3, x3, #0x940
  40cc48:	b	40cab4 <__fxstatat@plt+0x99c4>
  40cc4c:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40cc50:	add	x3, x3, #0x940
  40cc54:	mov	x2, #0xffffffffffffffff    	// #-1
  40cc58:	mov	x1, x0
  40cc5c:	mov	w0, wzr
  40cc60:	b	40cab4 <__fxstatat@plt+0x99c4>
  40cc64:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40cc68:	mov	x2, x1
  40cc6c:	add	x3, x3, #0x940
  40cc70:	mov	x1, x0
  40cc74:	mov	w0, wzr
  40cc78:	b	40cab4 <__fxstatat@plt+0x99c4>
  40cc7c:	sub	sp, sp, #0x50
  40cc80:	movi	v0.2d, #0x0
  40cc84:	cmp	w1, #0xa
  40cc88:	stp	x29, x30, [sp, #64]
  40cc8c:	add	x29, sp, #0x40
  40cc90:	str	xzr, [sp, #48]
  40cc94:	stp	q0, q0, [sp, #16]
  40cc98:	str	q0, [sp]
  40cc9c:	b.eq	40ccc4 <__fxstatat@plt+0x9bd4>  // b.none
  40cca0:	mov	x8, x2
  40cca4:	str	w1, [sp]
  40cca8:	mov	x3, sp
  40ccac:	mov	x2, #0xffffffffffffffff    	// #-1
  40ccb0:	mov	x1, x8
  40ccb4:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40ccb8:	ldp	x29, x30, [sp, #64]
  40ccbc:	add	sp, sp, #0x50
  40ccc0:	ret
  40ccc4:	bl	402cf0 <abort@plt>
  40ccc8:	sub	sp, sp, #0x50
  40cccc:	movi	v0.2d, #0x0
  40ccd0:	cmp	w1, #0xa
  40ccd4:	stp	x29, x30, [sp, #64]
  40ccd8:	add	x29, sp, #0x40
  40ccdc:	str	xzr, [sp, #48]
  40cce0:	stp	q0, q0, [sp, #16]
  40cce4:	str	q0, [sp]
  40cce8:	b.eq	40cd10 <__fxstatat@plt+0x9c20>  // b.none
  40ccec:	mov	x8, x3
  40ccf0:	str	w1, [sp]
  40ccf4:	mov	x3, sp
  40ccf8:	mov	x1, x2
  40ccfc:	mov	x2, x8
  40cd00:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cd04:	ldp	x29, x30, [sp, #64]
  40cd08:	add	sp, sp, #0x50
  40cd0c:	ret
  40cd10:	bl	402cf0 <abort@plt>
  40cd14:	sub	sp, sp, #0x50
  40cd18:	movi	v0.2d, #0x0
  40cd1c:	cmp	w0, #0xa
  40cd20:	stp	x29, x30, [sp, #64]
  40cd24:	add	x29, sp, #0x40
  40cd28:	str	xzr, [sp, #48]
  40cd2c:	stp	q0, q0, [sp, #16]
  40cd30:	str	q0, [sp]
  40cd34:	b.eq	40cd58 <__fxstatat@plt+0x9c68>  // b.none
  40cd38:	str	w0, [sp]
  40cd3c:	mov	x3, sp
  40cd40:	mov	x2, #0xffffffffffffffff    	// #-1
  40cd44:	mov	w0, wzr
  40cd48:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cd4c:	ldp	x29, x30, [sp, #64]
  40cd50:	add	sp, sp, #0x50
  40cd54:	ret
  40cd58:	bl	402cf0 <abort@plt>
  40cd5c:	sub	sp, sp, #0x50
  40cd60:	movi	v0.2d, #0x0
  40cd64:	cmp	w0, #0xa
  40cd68:	stp	x29, x30, [sp, #64]
  40cd6c:	add	x29, sp, #0x40
  40cd70:	str	xzr, [sp, #48]
  40cd74:	stp	q0, q0, [sp, #16]
  40cd78:	str	q0, [sp]
  40cd7c:	b.eq	40cd9c <__fxstatat@plt+0x9cac>  // b.none
  40cd80:	str	w0, [sp]
  40cd84:	mov	x3, sp
  40cd88:	mov	w0, wzr
  40cd8c:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cd90:	ldp	x29, x30, [sp, #64]
  40cd94:	add	sp, sp, #0x50
  40cd98:	ret
  40cd9c:	bl	402cf0 <abort@plt>
  40cda0:	sub	sp, sp, #0x50
  40cda4:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40cda8:	add	x9, x9, #0x940
  40cdac:	ldp	q0, q1, [x9]
  40cdb0:	ubfx	w10, w2, #5, #3
  40cdb4:	mov	x11, sp
  40cdb8:	mov	x8, x1
  40cdbc:	stp	q0, q1, [sp]
  40cdc0:	ldr	q0, [x9, #32]
  40cdc4:	ldr	x9, [x9, #48]
  40cdc8:	mov	x1, x0
  40cdcc:	mov	x3, sp
  40cdd0:	str	q0, [sp, #32]
  40cdd4:	str	x9, [sp, #48]
  40cdd8:	add	x9, x11, w10, uxtw #2
  40cddc:	ldr	w10, [x9, #8]
  40cde0:	mov	w0, wzr
  40cde4:	stp	x29, x30, [sp, #64]
  40cde8:	add	x29, sp, #0x40
  40cdec:	lsr	w11, w10, w2
  40cdf0:	mvn	w11, w11
  40cdf4:	and	w11, w11, #0x1
  40cdf8:	lsl	w11, w11, w2
  40cdfc:	eor	w10, w11, w10
  40ce00:	mov	x2, x8
  40ce04:	str	w10, [x9, #8]
  40ce08:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40ce0c:	ldp	x29, x30, [sp, #64]
  40ce10:	add	sp, sp, #0x50
  40ce14:	ret
  40ce18:	sub	sp, sp, #0x50
  40ce1c:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40ce20:	add	x9, x9, #0x940
  40ce24:	ldp	q0, q1, [x9]
  40ce28:	ubfx	w10, w1, #5, #3
  40ce2c:	mov	x11, sp
  40ce30:	mov	x8, x0
  40ce34:	stp	q0, q1, [sp]
  40ce38:	ldr	q0, [x9, #32]
  40ce3c:	ldr	x9, [x9, #48]
  40ce40:	mov	x3, sp
  40ce44:	mov	x2, #0xffffffffffffffff    	// #-1
  40ce48:	str	q0, [sp, #32]
  40ce4c:	str	x9, [sp, #48]
  40ce50:	add	x9, x11, w10, uxtw #2
  40ce54:	ldr	w10, [x9, #8]
  40ce58:	mov	w0, wzr
  40ce5c:	stp	x29, x30, [sp, #64]
  40ce60:	add	x29, sp, #0x40
  40ce64:	lsr	w11, w10, w1
  40ce68:	mvn	w11, w11
  40ce6c:	and	w11, w11, #0x1
  40ce70:	lsl	w11, w11, w1
  40ce74:	eor	w10, w11, w10
  40ce78:	mov	x1, x8
  40ce7c:	str	w10, [x9, #8]
  40ce80:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40ce84:	ldp	x29, x30, [sp, #64]
  40ce88:	add	sp, sp, #0x50
  40ce8c:	ret
  40ce90:	sub	sp, sp, #0x50
  40ce94:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40ce98:	add	x8, x8, #0x940
  40ce9c:	ldp	q0, q1, [x8]
  40cea0:	ldr	q2, [x8, #32]
  40cea4:	ldr	x8, [x8, #48]
  40cea8:	mov	x1, x0
  40ceac:	stp	q0, q1, [sp]
  40ceb0:	ldr	w9, [sp, #12]
  40ceb4:	str	x8, [sp, #48]
  40ceb8:	mov	x3, sp
  40cebc:	mov	x2, #0xffffffffffffffff    	// #-1
  40cec0:	orr	w8, w9, #0x4000000
  40cec4:	mov	w0, wzr
  40cec8:	stp	x29, x30, [sp, #64]
  40cecc:	add	x29, sp, #0x40
  40ced0:	str	q2, [sp, #32]
  40ced4:	str	w8, [sp, #12]
  40ced8:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cedc:	ldp	x29, x30, [sp, #64]
  40cee0:	add	sp, sp, #0x50
  40cee4:	ret
  40cee8:	sub	sp, sp, #0x50
  40ceec:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40cef0:	add	x8, x8, #0x940
  40cef4:	ldp	q0, q1, [x8]
  40cef8:	ldr	q2, [x8, #32]
  40cefc:	ldr	x8, [x8, #48]
  40cf00:	mov	x2, x1
  40cf04:	stp	q0, q1, [sp]
  40cf08:	ldr	w9, [sp, #12]
  40cf0c:	mov	x1, x0
  40cf10:	str	x8, [sp, #48]
  40cf14:	mov	x3, sp
  40cf18:	orr	w8, w9, #0x4000000
  40cf1c:	mov	w0, wzr
  40cf20:	stp	x29, x30, [sp, #64]
  40cf24:	add	x29, sp, #0x40
  40cf28:	str	q2, [sp, #32]
  40cf2c:	str	w8, [sp, #12]
  40cf30:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cf34:	ldp	x29, x30, [sp, #64]
  40cf38:	add	sp, sp, #0x50
  40cf3c:	ret
  40cf40:	sub	sp, sp, #0x80
  40cf44:	movi	v0.2d, #0x0
  40cf48:	cmp	w1, #0xa
  40cf4c:	stp	x29, x30, [sp, #112]
  40cf50:	add	x29, sp, #0x70
  40cf54:	str	wzr, [sp, #48]
  40cf58:	stp	q0, q0, [sp, #16]
  40cf5c:	str	q0, [sp]
  40cf60:	b.eq	40cfb0 <__fxstatat@plt+0x9ec0>  // b.none
  40cf64:	ldp	q0, q1, [sp]
  40cf68:	ldr	w9, [sp, #48]
  40cf6c:	ldr	q2, [sp, #32]
  40cf70:	mov	x8, x2
  40cf74:	stur	q0, [sp, #60]
  40cf78:	ldr	w10, [sp, #68]
  40cf7c:	str	w1, [sp, #56]
  40cf80:	str	w9, [sp, #108]
  40cf84:	add	x3, sp, #0x38
  40cf88:	orr	w9, w10, #0x4000000
  40cf8c:	mov	x2, #0xffffffffffffffff    	// #-1
  40cf90:	mov	x1, x8
  40cf94:	stur	q1, [sp, #76]
  40cf98:	stur	q2, [sp, #92]
  40cf9c:	str	w9, [sp, #68]
  40cfa0:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40cfa4:	ldp	x29, x30, [sp, #112]
  40cfa8:	add	sp, sp, #0x80
  40cfac:	ret
  40cfb0:	bl	402cf0 <abort@plt>
  40cfb4:	sub	sp, sp, #0x50
  40cfb8:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40cfbc:	add	x9, x9, #0x940
  40cfc0:	ldp	q0, q1, [x9]
  40cfc4:	ldr	q2, [x9, #32]
  40cfc8:	ldr	x9, [x9, #48]
  40cfcc:	mov	w10, #0xa                   	// #10
  40cfd0:	stp	x29, x30, [sp, #64]
  40cfd4:	add	x29, sp, #0x40
  40cfd8:	stp	q0, q1, [sp]
  40cfdc:	str	q2, [sp, #32]
  40cfe0:	str	x9, [sp, #48]
  40cfe4:	str	w10, [sp]
  40cfe8:	cbz	x1, 40d014 <__fxstatat@plt+0x9f24>
  40cfec:	cbz	x2, 40d014 <__fxstatat@plt+0x9f24>
  40cff0:	mov	x8, x3
  40cff4:	stp	x1, x2, [sp, #40]
  40cff8:	mov	x3, sp
  40cffc:	mov	x2, #0xffffffffffffffff    	// #-1
  40d000:	mov	x1, x8
  40d004:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40d008:	ldp	x29, x30, [sp, #64]
  40d00c:	add	sp, sp, #0x50
  40d010:	ret
  40d014:	bl	402cf0 <abort@plt>
  40d018:	sub	sp, sp, #0x50
  40d01c:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40d020:	add	x9, x9, #0x940
  40d024:	ldp	q0, q1, [x9]
  40d028:	ldr	x10, [x9, #48]
  40d02c:	stp	x29, x30, [sp, #64]
  40d030:	add	x29, sp, #0x40
  40d034:	stp	q0, q1, [sp]
  40d038:	ldr	q0, [x9, #32]
  40d03c:	mov	w9, #0xa                   	// #10
  40d040:	str	x10, [sp, #48]
  40d044:	str	w9, [sp]
  40d048:	str	q0, [sp, #32]
  40d04c:	cbz	x1, 40d078 <__fxstatat@plt+0x9f88>
  40d050:	cbz	x2, 40d078 <__fxstatat@plt+0x9f88>
  40d054:	mov	x8, x3
  40d058:	stp	x1, x2, [sp, #40]
  40d05c:	mov	x3, sp
  40d060:	mov	x1, x8
  40d064:	mov	x2, x4
  40d068:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40d06c:	ldp	x29, x30, [sp, #64]
  40d070:	add	sp, sp, #0x50
  40d074:	ret
  40d078:	bl	402cf0 <abort@plt>
  40d07c:	sub	sp, sp, #0x50
  40d080:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40d084:	add	x9, x9, #0x940
  40d088:	ldp	q0, q1, [x9]
  40d08c:	ldr	q2, [x9, #32]
  40d090:	ldr	x9, [x9, #48]
  40d094:	mov	w10, #0xa                   	// #10
  40d098:	stp	x29, x30, [sp, #64]
  40d09c:	add	x29, sp, #0x40
  40d0a0:	stp	q0, q1, [sp]
  40d0a4:	str	q2, [sp, #32]
  40d0a8:	str	x9, [sp, #48]
  40d0ac:	str	w10, [sp]
  40d0b0:	cbz	x0, 40d0e0 <__fxstatat@plt+0x9ff0>
  40d0b4:	cbz	x1, 40d0e0 <__fxstatat@plt+0x9ff0>
  40d0b8:	mov	x8, x2
  40d0bc:	stp	x0, x1, [sp, #40]
  40d0c0:	mov	x3, sp
  40d0c4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d0c8:	mov	w0, wzr
  40d0cc:	mov	x1, x8
  40d0d0:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40d0d4:	ldp	x29, x30, [sp, #64]
  40d0d8:	add	sp, sp, #0x50
  40d0dc:	ret
  40d0e0:	bl	402cf0 <abort@plt>
  40d0e4:	sub	sp, sp, #0x50
  40d0e8:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40d0ec:	add	x9, x9, #0x940
  40d0f0:	ldp	q0, q1, [x9]
  40d0f4:	ldr	q2, [x9, #32]
  40d0f8:	ldr	x9, [x9, #48]
  40d0fc:	mov	w10, #0xa                   	// #10
  40d100:	stp	x29, x30, [sp, #64]
  40d104:	add	x29, sp, #0x40
  40d108:	stp	q0, q1, [sp]
  40d10c:	str	q2, [sp, #32]
  40d110:	str	x9, [sp, #48]
  40d114:	str	w10, [sp]
  40d118:	cbz	x0, 40d148 <__fxstatat@plt+0xa058>
  40d11c:	cbz	x1, 40d148 <__fxstatat@plt+0xa058>
  40d120:	mov	x8, x3
  40d124:	stp	x0, x1, [sp, #40]
  40d128:	mov	x3, sp
  40d12c:	mov	w0, wzr
  40d130:	mov	x1, x2
  40d134:	mov	x2, x8
  40d138:	bl	40cab4 <__fxstatat@plt+0x99c4>
  40d13c:	ldp	x29, x30, [sp, #64]
  40d140:	add	sp, sp, #0x50
  40d144:	ret
  40d148:	bl	402cf0 <abort@plt>
  40d14c:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40d150:	add	x3, x3, #0x458
  40d154:	b	40cab4 <__fxstatat@plt+0x99c4>
  40d158:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40d15c:	mov	x2, x1
  40d160:	add	x3, x3, #0x458
  40d164:	mov	x1, x0
  40d168:	mov	w0, wzr
  40d16c:	b	40cab4 <__fxstatat@plt+0x99c4>
  40d170:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40d174:	add	x3, x3, #0x458
  40d178:	mov	x2, #0xffffffffffffffff    	// #-1
  40d17c:	b	40cab4 <__fxstatat@plt+0x99c4>
  40d180:	adrp	x3, 426000 <__fxstatat@plt+0x22f10>
  40d184:	add	x3, x3, #0x458
  40d188:	mov	x2, #0xffffffffffffffff    	// #-1
  40d18c:	mov	x1, x0
  40d190:	mov	w0, wzr
  40d194:	b	40cab4 <__fxstatat@plt+0x99c4>
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	stp	x20, x19, [sp, #16]
  40d1a0:	mov	x20, x0
  40d1a4:	mov	w19, w1
  40d1a8:	mov	w2, #0x5                   	// #5
  40d1ac:	mov	x0, xzr
  40d1b0:	mov	x1, x20
  40d1b4:	mov	x29, sp
  40d1b8:	bl	402f90 <dcgettext@plt>
  40d1bc:	cmp	x0, x20
  40d1c0:	b.ne	40d2a4 <__fxstatat@plt+0xa1b4>  // b.any
  40d1c4:	bl	4126d0 <__fxstatat@plt+0xf5e0>
  40d1c8:	ldrb	w8, [x0]
  40d1cc:	and	w8, w8, #0xffffffdf
  40d1d0:	cmp	w8, #0x47
  40d1d4:	b.eq	40d238 <__fxstatat@plt+0xa148>  // b.none
  40d1d8:	cmp	w8, #0x55
  40d1dc:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d1e0:	ldrb	w8, [x0, #1]
  40d1e4:	and	w8, w8, #0xffffffdf
  40d1e8:	cmp	w8, #0x54
  40d1ec:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d1f0:	ldrb	w8, [x0, #2]
  40d1f4:	and	w8, w8, #0xffffffdf
  40d1f8:	cmp	w8, #0x46
  40d1fc:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d200:	ldrb	w8, [x0, #3]
  40d204:	cmp	w8, #0x2d
  40d208:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d20c:	ldrb	w8, [x0, #4]
  40d210:	cmp	w8, #0x38
  40d214:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d218:	ldrb	w8, [x0, #5]
  40d21c:	cbnz	w8, 40d28c <__fxstatat@plt+0xa19c>
  40d220:	ldrb	w8, [x20]
  40d224:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40d228:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  40d22c:	add	x9, x9, #0x5dc
  40d230:	add	x10, x10, #0x5d8
  40d234:	b	40d2c4 <__fxstatat@plt+0xa1d4>
  40d238:	ldrb	w8, [x0, #1]
  40d23c:	and	w8, w8, #0xffffffdf
  40d240:	cmp	w8, #0x42
  40d244:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d248:	ldrb	w8, [x0, #2]
  40d24c:	cmp	w8, #0x31
  40d250:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d254:	ldrb	w8, [x0, #3]
  40d258:	cmp	w8, #0x38
  40d25c:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d260:	ldrb	w8, [x0, #4]
  40d264:	cmp	w8, #0x30
  40d268:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d26c:	ldrb	w8, [x0, #5]
  40d270:	cmp	w8, #0x33
  40d274:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d278:	ldrb	w8, [x0, #6]
  40d27c:	cmp	w8, #0x30
  40d280:	b.ne	40d28c <__fxstatat@plt+0xa19c>  // b.any
  40d284:	ldrb	w8, [x0, #7]
  40d288:	cbz	w8, 40d2b0 <__fxstatat@plt+0xa1c0>
  40d28c:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40d290:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40d294:	add	x8, x8, #0x5d6
  40d298:	add	x9, x9, #0x660
  40d29c:	cmp	w19, #0x9
  40d2a0:	csel	x0, x9, x8, eq  // eq = none
  40d2a4:	ldp	x20, x19, [sp, #16]
  40d2a8:	ldp	x29, x30, [sp], #32
  40d2ac:	ret
  40d2b0:	ldrb	w8, [x20]
  40d2b4:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40d2b8:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  40d2bc:	add	x9, x9, #0x5e4
  40d2c0:	add	x10, x10, #0x5e0
  40d2c4:	cmp	w8, #0x60
  40d2c8:	csel	x0, x10, x9, eq  // eq = none
  40d2cc:	b	40d2a4 <__fxstatat@plt+0xa1b4>
  40d2d0:	sub	sp, sp, #0x150
  40d2d4:	stp	x29, x30, [sp, #256]
  40d2d8:	stp	x28, x25, [sp, #272]
  40d2dc:	stp	x24, x23, [sp, #288]
  40d2e0:	stp	x22, x21, [sp, #304]
  40d2e4:	stp	x20, x19, [sp, #320]
  40d2e8:	add	x29, sp, #0x100
  40d2ec:	mov	w25, w4
  40d2f0:	mov	x19, x3
  40d2f4:	mov	w20, w2
  40d2f8:	mov	x21, x1
  40d2fc:	mov	w22, w0
  40d300:	bl	402e20 <renameat2@plt>
  40d304:	mov	w24, w0
  40d308:	bl	403040 <__errno_location@plt>
  40d30c:	tbz	w24, #31, 40d470 <__fxstatat@plt+0xa380>
  40d310:	ldr	w8, [x0]
  40d314:	mov	x23, x0
  40d318:	cmp	w8, #0x16
  40d31c:	b.eq	40d330 <__fxstatat@plt+0xa240>  // b.none
  40d320:	cmp	w8, #0x5f
  40d324:	b.eq	40d330 <__fxstatat@plt+0xa240>  // b.none
  40d328:	cmp	w8, #0x26
  40d32c:	b.ne	40d470 <__fxstatat@plt+0xa380>  // b.any
  40d330:	cbz	w25, 40d388 <__fxstatat@plt+0xa298>
  40d334:	cmp	w25, #0x1
  40d338:	b.ne	40d374 <__fxstatat@plt+0xa284>  // b.any
  40d33c:	mov	x3, sp
  40d340:	mov	w4, #0x100                 	// #256
  40d344:	mov	w0, wzr
  40d348:	mov	w1, w20
  40d34c:	mov	x2, x19
  40d350:	bl	4030f0 <__fxstatat@plt>
  40d354:	cbz	w0, 40d36c <__fxstatat@plt+0xa27c>
  40d358:	ldr	w8, [x23]
  40d35c:	cmp	w8, #0x2
  40d360:	b.eq	40d384 <__fxstatat@plt+0xa294>  // b.none
  40d364:	cmp	w8, #0x4b
  40d368:	b.ne	40d37c <__fxstatat@plt+0xa28c>  // b.any
  40d36c:	mov	w8, #0x11                  	// #17
  40d370:	b	40d378 <__fxstatat@plt+0xa288>
  40d374:	mov	w8, #0x5f                  	// #95
  40d378:	str	w8, [x23]
  40d37c:	mov	w24, #0xffffffff            	// #-1
  40d380:	b	40d470 <__fxstatat@plt+0xa380>
  40d384:	mov	w25, #0x1                   	// #1
  40d388:	mov	x0, x21
  40d38c:	bl	402920 <strlen@plt>
  40d390:	mov	x24, x0
  40d394:	mov	x0, x19
  40d398:	bl	402920 <strlen@plt>
  40d39c:	cbz	x24, 40d458 <__fxstatat@plt+0xa368>
  40d3a0:	cbz	x0, 40d458 <__fxstatat@plt+0xa368>
  40d3a4:	add	x8, x24, x21
  40d3a8:	ldurb	w8, [x8, #-1]
  40d3ac:	cmp	w8, #0x2f
  40d3b0:	b.eq	40d3c4 <__fxstatat@plt+0xa2d4>  // b.none
  40d3b4:	add	x8, x0, x19
  40d3b8:	ldurb	w8, [x8, #-1]
  40d3bc:	cmp	w8, #0x2f
  40d3c0:	b.ne	40d458 <__fxstatat@plt+0xa368>  // b.any
  40d3c4:	add	x3, sp, #0x80
  40d3c8:	mov	w4, #0x100                 	// #256
  40d3cc:	mov	w0, wzr
  40d3d0:	mov	w1, w22
  40d3d4:	mov	x2, x21
  40d3d8:	bl	4030f0 <__fxstatat@plt>
  40d3dc:	cbnz	w0, 40d37c <__fxstatat@plt+0xa28c>
  40d3e0:	cbz	w25, 40d3fc <__fxstatat@plt+0xa30c>
  40d3e4:	ldr	w8, [sp, #144]
  40d3e8:	and	w8, w8, #0xf000
  40d3ec:	cmp	w8, #0x4, lsl #12
  40d3f0:	b.eq	40d458 <__fxstatat@plt+0xa368>  // b.none
  40d3f4:	mov	w8, #0x2                   	// #2
  40d3f8:	b	40d378 <__fxstatat@plt+0xa288>
  40d3fc:	mov	x3, sp
  40d400:	mov	w4, #0x100                 	// #256
  40d404:	mov	w0, wzr
  40d408:	mov	w1, w20
  40d40c:	mov	x2, x19
  40d410:	bl	4030f0 <__fxstatat@plt>
  40d414:	cbz	w0, 40d438 <__fxstatat@plt+0xa348>
  40d418:	ldr	w8, [x23]
  40d41c:	cmp	w8, #0x2
  40d420:	b.ne	40d37c <__fxstatat@plt+0xa28c>  // b.any
  40d424:	ldr	w8, [sp, #144]
  40d428:	and	w8, w8, #0xf000
  40d42c:	cmp	w8, #0x4, lsl #12
  40d430:	b.ne	40d37c <__fxstatat@plt+0xa28c>  // b.any
  40d434:	b	40d458 <__fxstatat@plt+0xa368>
  40d438:	ldr	w8, [sp, #16]
  40d43c:	and	w8, w8, #0xf000
  40d440:	cmp	w8, #0x4, lsl #12
  40d444:	b.ne	40d490 <__fxstatat@plt+0xa3a0>  // b.any
  40d448:	ldr	w8, [sp, #144]
  40d44c:	and	w8, w8, #0xf000
  40d450:	cmp	w8, #0x4, lsl #12
  40d454:	b.ne	40d498 <__fxstatat@plt+0xa3a8>  // b.any
  40d458:	mov	w0, w22
  40d45c:	mov	x1, x21
  40d460:	mov	w2, w20
  40d464:	mov	x3, x19
  40d468:	bl	402e60 <renameat@plt>
  40d46c:	mov	w24, w0
  40d470:	mov	w0, w24
  40d474:	ldp	x20, x19, [sp, #320]
  40d478:	ldp	x22, x21, [sp, #304]
  40d47c:	ldp	x24, x23, [sp, #288]
  40d480:	ldp	x28, x25, [sp, #272]
  40d484:	ldp	x29, x30, [sp, #256]
  40d488:	add	sp, sp, #0x150
  40d48c:	ret
  40d490:	mov	w8, #0x14                  	// #20
  40d494:	b	40d378 <__fxstatat@plt+0xa288>
  40d498:	mov	w8, #0x15                  	// #21
  40d49c:	b	40d378 <__fxstatat@plt+0xa288>
  40d4a0:	sub	sp, sp, #0xa0
  40d4a4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40d4a8:	str	x19, [sp, #144]
  40d4ac:	mov	x19, x0
  40d4b0:	add	x1, x1, #0x46e
  40d4b4:	mov	x2, sp
  40d4b8:	mov	w0, wzr
  40d4bc:	stp	x29, x30, [sp, #128]
  40d4c0:	add	x29, sp, #0x80
  40d4c4:	bl	402f30 <__lxstat@plt>
  40d4c8:	cbz	w0, 40d4d4 <__fxstatat@plt+0xa3e4>
  40d4cc:	mov	x19, xzr
  40d4d0:	b	40d4e0 <__fxstatat@plt+0xa3f0>
  40d4d4:	ldr	q0, [sp]
  40d4d8:	ext	v0.16b, v0.16b, v0.16b, #8
  40d4dc:	str	q0, [x19]
  40d4e0:	mov	x0, x19
  40d4e4:	ldr	x19, [sp, #144]
  40d4e8:	ldp	x29, x30, [sp, #128]
  40d4ec:	add	sp, sp, #0xa0
  40d4f0:	ret
  40d4f4:	stp	x29, x30, [sp, #-64]!
  40d4f8:	str	x23, [sp, #16]
  40d4fc:	mov	w23, #0x1                   	// #1
  40d500:	stp	x22, x21, [sp, #32]
  40d504:	stp	x20, x19, [sp, #48]
  40d508:	mov	x21, x2
  40d50c:	mov	x19, x1
  40d510:	mov	w20, w0
  40d514:	movk	w23, #0x7ff0, lsl #16
  40d518:	mov	x29, sp
  40d51c:	mov	w0, w20
  40d520:	mov	x1, x19
  40d524:	mov	x2, x21
  40d528:	bl	402ce0 <write@plt>
  40d52c:	mov	x22, x0
  40d530:	tbz	x0, #63, 40d558 <__fxstatat@plt+0xa468>
  40d534:	bl	403040 <__errno_location@plt>
  40d538:	ldr	w8, [x0]
  40d53c:	cmp	w8, #0x4
  40d540:	b.eq	40d51c <__fxstatat@plt+0xa42c>  // b.none
  40d544:	cmp	x21, x23
  40d548:	b.cc	40d558 <__fxstatat@plt+0xa468>  // b.lo, b.ul, b.last
  40d54c:	cmp	w8, #0x16
  40d550:	mov	w21, #0x7ff00000            	// #2146435072
  40d554:	b.eq	40d51c <__fxstatat@plt+0xa42c>  // b.none
  40d558:	mov	x0, x22
  40d55c:	ldp	x20, x19, [sp, #48]
  40d560:	ldp	x22, x21, [sp, #32]
  40d564:	ldr	x23, [sp, #16]
  40d568:	ldp	x29, x30, [sp], #64
  40d56c:	ret
  40d570:	mov	x8, x0
  40d574:	mov	w0, #0xffffff9c            	// #-100
  40d578:	mov	w2, #0xffffff9c            	// #-100
  40d57c:	mov	x3, x1
  40d580:	mov	x1, x8
  40d584:	b	40d588 <__fxstatat@plt+0xa498>
  40d588:	sub	sp, sp, #0x150
  40d58c:	stp	x22, x21, [sp, #304]
  40d590:	mov	w21, w0
  40d594:	mov	x0, x1
  40d598:	stp	x29, x30, [sp, #256]
  40d59c:	stp	x28, x25, [sp, #272]
  40d5a0:	stp	x24, x23, [sp, #288]
  40d5a4:	stp	x20, x19, [sp, #320]
  40d5a8:	add	x29, sp, #0x100
  40d5ac:	mov	x20, x3
  40d5b0:	mov	w19, w2
  40d5b4:	mov	x22, x1
  40d5b8:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40d5bc:	mov	x23, x0
  40d5c0:	mov	x0, x20
  40d5c4:	bl	40a0ac <__fxstatat@plt+0x6fbc>
  40d5c8:	mov	x24, x0
  40d5cc:	mov	x0, x23
  40d5d0:	bl	40a0f8 <__fxstatat@plt+0x7008>
  40d5d4:	mov	x25, x0
  40d5d8:	mov	x0, x24
  40d5dc:	bl	40a0f8 <__fxstatat@plt+0x7008>
  40d5e0:	cmp	x25, x0
  40d5e4:	b.ne	40d5fc <__fxstatat@plt+0xa50c>  // b.any
  40d5e8:	mov	x0, x23
  40d5ec:	mov	x1, x24
  40d5f0:	mov	x2, x25
  40d5f4:	bl	402c20 <bcmp@plt>
  40d5f8:	cbz	w0, 40d620 <__fxstatat@plt+0xa530>
  40d5fc:	mov	w19, wzr
  40d600:	mov	w0, w19
  40d604:	ldp	x20, x19, [sp, #320]
  40d608:	ldp	x22, x21, [sp, #304]
  40d60c:	ldp	x24, x23, [sp, #288]
  40d610:	ldp	x28, x25, [sp, #272]
  40d614:	ldp	x29, x30, [sp, #256]
  40d618:	add	sp, sp, #0x150
  40d61c:	ret
  40d620:	mov	x0, x22
  40d624:	bl	409fa0 <__fxstatat@plt+0x6eb0>
  40d628:	mov	x22, x0
  40d62c:	add	x3, sp, #0x80
  40d630:	mov	w4, #0x100                 	// #256
  40d634:	mov	w0, wzr
  40d638:	mov	w1, w21
  40d63c:	mov	x2, x22
  40d640:	bl	4030f0 <__fxstatat@plt>
  40d644:	cbz	w0, 40d664 <__fxstatat@plt+0xa574>
  40d648:	bl	403040 <__errno_location@plt>
  40d64c:	ldr	w1, [x0]
  40d650:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40d654:	add	x2, x2, #0xcb9
  40d658:	mov	w0, #0x1                   	// #1
  40d65c:	mov	x3, x22
  40d660:	bl	402950 <error@plt>
  40d664:	mov	x0, x22
  40d668:	bl	402e10 <free@plt>
  40d66c:	mov	x0, x20
  40d670:	bl	409fa0 <__fxstatat@plt+0x6eb0>
  40d674:	mov	x20, x0
  40d678:	mov	x3, sp
  40d67c:	mov	w4, #0x100                 	// #256
  40d680:	mov	w0, wzr
  40d684:	mov	w1, w19
  40d688:	mov	x2, x20
  40d68c:	bl	4030f0 <__fxstatat@plt>
  40d690:	cbz	w0, 40d6b0 <__fxstatat@plt+0xa5c0>
  40d694:	bl	403040 <__errno_location@plt>
  40d698:	ldr	w1, [x0]
  40d69c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40d6a0:	add	x2, x2, #0xcb9
  40d6a4:	mov	w0, #0x1                   	// #1
  40d6a8:	mov	x3, x20
  40d6ac:	bl	402950 <error@plt>
  40d6b0:	ldp	x11, x8, [sp]
  40d6b4:	ldp	x10, x9, [sp, #128]
  40d6b8:	mov	x0, x20
  40d6bc:	cmp	x9, x8
  40d6c0:	cset	w8, eq  // eq = none
  40d6c4:	cmp	x10, x11
  40d6c8:	cset	w9, eq  // eq = none
  40d6cc:	and	w19, w8, w9
  40d6d0:	bl	402e10 <free@plt>
  40d6d4:	b	40d600 <__fxstatat@plt+0xa510>
  40d6d8:	sub	sp, sp, #0x90
  40d6dc:	stp	x29, x30, [sp, #48]
  40d6e0:	stp	x28, x27, [sp, #64]
  40d6e4:	stp	x26, x25, [sp, #80]
  40d6e8:	stp	x24, x23, [sp, #96]
  40d6ec:	stp	x22, x21, [sp, #112]
  40d6f0:	stp	x20, x19, [sp, #128]
  40d6f4:	add	x29, sp, #0x30
  40d6f8:	cbz	x0, 40d89c <__fxstatat@plt+0xa7ac>
  40d6fc:	mov	x24, x0
  40d700:	str	w1, [sp, #12]
  40d704:	mov	w22, w1
  40d708:	bl	403040 <__errno_location@plt>
  40d70c:	mov	x23, x0
  40d710:	str	wzr, [x0]
  40d714:	mov	x0, x24
  40d718:	bl	402c30 <readdir@plt>
  40d71c:	str	x22, [sp, #16]
  40d720:	cbz	x0, 40d8a4 <__fxstatat@plt+0xa7b4>
  40d724:	mov	x28, x0
  40d728:	mov	x19, xzr
  40d72c:	mov	x25, xzr
  40d730:	mov	x21, xzr
  40d734:	mov	x20, xzr
  40d738:	sub	x22, x22, #0x1
  40d73c:	stp	xzr, xzr, [x29, #-16]
  40d740:	str	x22, [sp, #24]
  40d744:	b	40d788 <__fxstatat@plt+0xa698>
  40d748:	cbz	x25, 40d894 <__fxstatat@plt+0xa7a4>
  40d74c:	tbnz	x25, #63, 40d9bc <__fxstatat@plt+0xa8cc>
  40d750:	mov	x0, x19
  40d754:	mov	x1, x25
  40d758:	bl	40f28c <__fxstatat@plt+0xc19c>
  40d75c:	mov	x19, x0
  40d760:	add	x0, x19, x20
  40d764:	mov	x1, x27
  40d768:	mov	x2, x26
  40d76c:	bl	4028f0 <memcpy@plt>
  40d770:	add	x20, x26, x20
  40d774:	mov	x0, x24
  40d778:	str	wzr, [x23]
  40d77c:	bl	402c30 <readdir@plt>
  40d780:	mov	x28, x0
  40d784:	cbz	x0, 40d8b8 <__fxstatat@plt+0xa7c8>
  40d788:	mov	x27, x28
  40d78c:	ldrb	w8, [x27, #19]!
  40d790:	cmp	w8, #0x2e
  40d794:	b.ne	40d7b0 <__fxstatat@plt+0xa6c0>  // b.any
  40d798:	ldrb	w8, [x28, #20]
  40d79c:	cmp	w8, #0x2e
  40d7a0:	mov	w8, #0x1                   	// #1
  40d7a4:	cinc	x8, x8, eq  // eq = none
  40d7a8:	add	x8, x28, x8
  40d7ac:	ldrb	w8, [x8, #19]
  40d7b0:	cbz	w8, 40d774 <__fxstatat@plt+0xa684>
  40d7b4:	mov	x0, x27
  40d7b8:	bl	402920 <strlen@plt>
  40d7bc:	cmp	x22, #0x1
  40d7c0:	add	x26, x0, #0x1
  40d7c4:	b.hi	40d7fc <__fxstatat@plt+0xa70c>  // b.pmore
  40d7c8:	ldur	x9, [x29, #-16]
  40d7cc:	cmp	x9, x21
  40d7d0:	b.ne	40d830 <__fxstatat@plt+0xa740>  // b.any
  40d7d4:	ldur	x8, [x29, #-8]
  40d7d8:	cbz	x8, 40d83c <__fxstatat@plt+0xa74c>
  40d7dc:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d7e0:	movk	x8, #0x555, lsl #48
  40d7e4:	cmp	x9, x8
  40d7e8:	b.cs	40d9bc <__fxstatat@plt+0xa8cc>  // b.hs, b.nlast
  40d7ec:	add	x8, x9, x9, lsr #1
  40d7f0:	mov	x22, x19
  40d7f4:	add	x9, x8, #0x1
  40d7f8:	b	40d854 <__fxstatat@plt+0xa764>
  40d7fc:	sub	x8, x25, x20
  40d800:	cmp	x8, x26
  40d804:	b.hi	40d760 <__fxstatat@plt+0xa670>  // b.pmore
  40d808:	adds	x25, x26, x20
  40d80c:	b.cs	40d9bc <__fxstatat@plt+0xa8cc>  // b.hs, b.nlast
  40d810:	cbz	x19, 40d748 <__fxstatat@plt+0xa658>
  40d814:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d818:	movk	x8, #0x5554
  40d81c:	cmp	x25, x8
  40d820:	b.cs	40d9bc <__fxstatat@plt+0xa8cc>  // b.hs, b.nlast
  40d824:	add	x8, x25, x25, lsr #1
  40d828:	add	x25, x8, #0x1
  40d82c:	b	40d750 <__fxstatat@plt+0xa660>
  40d830:	mov	x22, x19
  40d834:	ldur	x19, [x29, #-8]
  40d838:	b	40d868 <__fxstatat@plt+0xa778>
  40d83c:	mov	x22, x19
  40d840:	cbz	x9, 40d850 <__fxstatat@plt+0xa760>
  40d844:	lsr	x8, x9, #59
  40d848:	cbz	x8, 40d854 <__fxstatat@plt+0xa764>
  40d84c:	b	40d9bc <__fxstatat@plt+0xa8cc>
  40d850:	mov	w9, #0x8                   	// #8
  40d854:	ldur	x0, [x29, #-8]
  40d858:	lsl	x1, x9, #4
  40d85c:	stur	x9, [x29, #-16]
  40d860:	bl	40f28c <__fxstatat@plt+0xc19c>
  40d864:	mov	x19, x0
  40d868:	mov	x0, x27
  40d86c:	bl	40f4c8 <__fxstatat@plt+0xc3d8>
  40d870:	add	x8, x19, x21, lsl #4
  40d874:	str	x0, [x8]
  40d878:	ldr	x9, [x28]
  40d87c:	stur	x19, [x29, #-8]
  40d880:	mov	x19, x22
  40d884:	ldr	x22, [sp, #24]
  40d888:	str	x9, [x8, #8]
  40d88c:	add	x21, x21, #0x1
  40d890:	b	40d770 <__fxstatat@plt+0xa680>
  40d894:	mov	w25, #0x80                  	// #128
  40d898:	b	40d750 <__fxstatat@plt+0xa660>
  40d89c:	mov	x19, xzr
  40d8a0:	b	40d998 <__fxstatat@plt+0xa8a8>
  40d8a4:	mov	x20, xzr
  40d8a8:	mov	x21, xzr
  40d8ac:	stur	xzr, [x29, #-8]
  40d8b0:	mov	x25, xzr
  40d8b4:	mov	x19, xzr
  40d8b8:	ldr	w22, [x23]
  40d8bc:	cbz	w22, 40d8dc <__fxstatat@plt+0xa7ec>
  40d8c0:	ldur	x0, [x29, #-8]
  40d8c4:	bl	402e10 <free@plt>
  40d8c8:	mov	x0, x19
  40d8cc:	bl	402e10 <free@plt>
  40d8d0:	mov	x19, xzr
  40d8d4:	str	w22, [x23]
  40d8d8:	b	40d998 <__fxstatat@plt+0xa8a8>
  40d8dc:	ldr	x8, [sp, #16]
  40d8e0:	sub	x8, x8, #0x1
  40d8e4:	cmp	x8, #0x1
  40d8e8:	b.hi	40d95c <__fxstatat@plt+0xa86c>  // b.pmore
  40d8ec:	cbz	x21, 40d978 <__fxstatat@plt+0xa888>
  40d8f0:	ldr	w9, [sp, #12]
  40d8f4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40d8f8:	add	x8, x8, #0x5e8
  40d8fc:	ldur	x24, [x29, #-8]
  40d900:	ldr	x3, [x8, w9, uxtw #3]
  40d904:	mov	w2, #0x10                  	// #16
  40d908:	mov	x1, x21
  40d90c:	mov	x0, x24
  40d910:	bl	402a20 <qsort@plt>
  40d914:	add	x0, x20, #0x1
  40d918:	bl	40f20c <__fxstatat@plt+0xc11c>
  40d91c:	mov	x19, x0
  40d920:	mov	x20, xzr
  40d924:	mov	x23, x24
  40d928:	ldr	x1, [x23]
  40d92c:	add	x22, x19, x20
  40d930:	mov	x0, x22
  40d934:	bl	402a90 <stpcpy@plt>
  40d938:	ldr	x8, [x23], #16
  40d93c:	sub	x9, x20, x22
  40d940:	add	x9, x9, x0
  40d944:	add	x20, x9, #0x1
  40d948:	mov	x0, x8
  40d94c:	bl	402e10 <free@plt>
  40d950:	subs	x21, x21, #0x1
  40d954:	b.ne	40d928 <__fxstatat@plt+0xa838>  // b.any
  40d958:	b	40d98c <__fxstatat@plt+0xa89c>
  40d95c:	cmp	x25, x20
  40d960:	b.ne	40d994 <__fxstatat@plt+0xa8a4>  // b.any
  40d964:	add	x1, x20, #0x1
  40d968:	mov	x0, x19
  40d96c:	bl	40f28c <__fxstatat@plt+0xc19c>
  40d970:	mov	x19, x0
  40d974:	b	40d994 <__fxstatat@plt+0xa8a4>
  40d978:	add	x0, x20, #0x1
  40d97c:	bl	40f20c <__fxstatat@plt+0xc11c>
  40d980:	ldur	x24, [x29, #-8]
  40d984:	mov	x19, x0
  40d988:	mov	x20, xzr
  40d98c:	mov	x0, x24
  40d990:	bl	402e10 <free@plt>
  40d994:	strb	wzr, [x19, x20]
  40d998:	mov	x0, x19
  40d99c:	ldp	x20, x19, [sp, #128]
  40d9a0:	ldp	x22, x21, [sp, #112]
  40d9a4:	ldp	x24, x23, [sp, #96]
  40d9a8:	ldp	x26, x25, [sp, #80]
  40d9ac:	ldp	x28, x27, [sp, #64]
  40d9b0:	ldp	x29, x30, [sp, #48]
  40d9b4:	add	sp, sp, #0x90
  40d9b8:	ret
  40d9bc:	bl	40f520 <__fxstatat@plt+0xc430>
  40d9c0:	stp	x29, x30, [sp, #-48]!
  40d9c4:	str	x21, [sp, #16]
  40d9c8:	stp	x20, x19, [sp, #32]
  40d9cc:	mov	x29, sp
  40d9d0:	mov	w19, w1
  40d9d4:	bl	4124b0 <__fxstatat@plt+0xf3c0>
  40d9d8:	cbz	x0, 40da18 <__fxstatat@plt+0xa928>
  40d9dc:	mov	w1, w19
  40d9e0:	mov	x20, x0
  40d9e4:	bl	40d6d8 <__fxstatat@plt+0xa5e8>
  40d9e8:	mov	x19, x0
  40d9ec:	mov	x0, x20
  40d9f0:	bl	402c90 <closedir@plt>
  40d9f4:	cbz	w0, 40da1c <__fxstatat@plt+0xa92c>
  40d9f8:	bl	403040 <__errno_location@plt>
  40d9fc:	ldr	w21, [x0]
  40da00:	mov	x20, x0
  40da04:	mov	x0, x19
  40da08:	bl	402e10 <free@plt>
  40da0c:	mov	x19, xzr
  40da10:	str	w21, [x20]
  40da14:	b	40da1c <__fxstatat@plt+0xa92c>
  40da18:	mov	x19, xzr
  40da1c:	mov	x0, x19
  40da20:	ldp	x20, x19, [sp, #32]
  40da24:	ldr	x21, [sp, #16]
  40da28:	ldp	x29, x30, [sp], #48
  40da2c:	ret
  40da30:	ldr	x0, [x0]
  40da34:	ldr	x1, [x1]
  40da38:	b	402da0 <strcmp@plt>
  40da3c:	ldr	x8, [x0, #8]
  40da40:	ldr	x9, [x1, #8]
  40da44:	cmp	x8, x9
  40da48:	cset	w8, hi  // hi = pmore
  40da4c:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40da50:	ret
  40da54:	sub	sp, sp, #0x70
  40da58:	stp	x29, x30, [sp, #16]
  40da5c:	stp	x28, x27, [sp, #32]
  40da60:	stp	x26, x25, [sp, #48]
  40da64:	stp	x24, x23, [sp, #64]
  40da68:	stp	x22, x21, [sp, #80]
  40da6c:	stp	x20, x19, [sp, #96]
  40da70:	add	x29, sp, #0x10
  40da74:	mov	x20, x4
  40da78:	mov	x21, x3
  40da7c:	mov	x22, x2
  40da80:	mov	w24, w1
  40da84:	mov	x23, x0
  40da88:	bl	403040 <__errno_location@plt>
  40da8c:	ldr	w27, [x0]
  40da90:	mov	x19, x0
  40da94:	mov	x0, x23
  40da98:	bl	402920 <strlen@plt>
  40da9c:	sxtw	x26, w24
  40daa0:	add	x8, x26, x20
  40daa4:	subs	x8, x0, x8
  40daa8:	b.cc	40dac8 <__fxstatat@plt+0xa9d8>  // b.lo, b.ul, b.last
  40daac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40dab0:	mov	x25, x0
  40dab4:	add	x0, x23, x8
  40dab8:	add	x1, x1, #0x255
  40dabc:	bl	402e80 <strspn@plt>
  40dac0:	cmp	x0, x20
  40dac4:	b.cs	40daf8 <__fxstatat@plt+0xaa08>  // b.hs, b.nlast
  40dac8:	mov	w25, #0xffffffff            	// #-1
  40dacc:	mov	w20, #0x16                  	// #22
  40dad0:	str	w20, [x19]
  40dad4:	mov	w0, w25
  40dad8:	ldp	x20, x19, [sp, #96]
  40dadc:	ldp	x22, x21, [sp, #80]
  40dae0:	ldp	x24, x23, [sp, #64]
  40dae4:	ldp	x26, x25, [sp, #48]
  40dae8:	ldp	x28, x27, [sp, #32]
  40daec:	ldp	x29, x30, [sp, #16]
  40daf0:	add	sp, sp, #0x70
  40daf4:	ret
  40daf8:	mov	x0, xzr
  40dafc:	mov	x1, x20
  40db00:	bl	4127dc <__fxstatat@plt+0xf6ec>
  40db04:	cbz	x0, 40db94 <__fxstatat@plt+0xaaa4>
  40db08:	neg	x8, x20
  40db0c:	str	x8, [sp, #8]
  40db10:	sub	x8, x25, x26
  40db14:	adrp	x26, 415000 <__fxstatat@plt+0x11f10>
  40db18:	mov	x24, x0
  40db1c:	str	w27, [sp, #4]
  40db20:	mov	w27, wzr
  40db24:	add	x28, x23, x8
  40db28:	add	x26, x26, #0x600
  40db2c:	cbz	x20, 40db50 <__fxstatat@plt+0xaa60>
  40db30:	ldr	x25, [sp, #8]
  40db34:	mov	w1, #0x3d                  	// #61
  40db38:	mov	x0, x24
  40db3c:	bl	412818 <__fxstatat@plt+0xf728>
  40db40:	ldrb	w8, [x26, x0]
  40db44:	strb	w8, [x28, x25]
  40db48:	adds	x25, x25, #0x1
  40db4c:	b.cc	40db34 <__fxstatat@plt+0xaa44>  // b.lo, b.ul, b.last
  40db50:	mov	x0, x23
  40db54:	mov	x1, x22
  40db58:	blr	x21
  40db5c:	tbz	w0, #31, 40db9c <__fxstatat@plt+0xaaac>
  40db60:	ldr	w8, [x19]
  40db64:	cmp	w8, #0x11
  40db68:	b.ne	40dbac <__fxstatat@plt+0xaabc>  // b.any
  40db6c:	mov	w8, #0xa2f8                	// #41720
  40db70:	add	w27, w27, #0x1
  40db74:	movk	w8, #0x3, lsl #16
  40db78:	cmp	w27, w8
  40db7c:	b.ne	40db2c <__fxstatat@plt+0xaa3c>  // b.any
  40db80:	mov	x0, x24
  40db84:	bl	41292c <__fxstatat@plt+0xf83c>
  40db88:	mov	w25, #0xffffffff            	// #-1
  40db8c:	mov	w20, #0x11                  	// #17
  40db90:	b	40dad0 <__fxstatat@plt+0xa9e0>
  40db94:	mov	w25, #0xffffffff            	// #-1
  40db98:	b	40dad4 <__fxstatat@plt+0xa9e4>
  40db9c:	ldr	w20, [sp, #4]
  40dba0:	mov	w25, w0
  40dba4:	str	w20, [x19]
  40dba8:	b	40dbb4 <__fxstatat@plt+0xaac4>
  40dbac:	mov	w25, #0xffffffff            	// #-1
  40dbb0:	mov	w20, w8
  40dbb4:	mov	x0, x24
  40dbb8:	bl	41292c <__fxstatat@plt+0xf83c>
  40dbbc:	b	40dad0 <__fxstatat@plt+0xa9e0>
  40dbc0:	sub	sp, sp, #0x20
  40dbc4:	stp	x29, x30, [sp, #16]
  40dbc8:	add	x29, sp, #0x10
  40dbcc:	cmp	w3, #0x3
  40dbd0:	stur	w2, [x29, #-4]
  40dbd4:	b.cs	40dbf8 <__fxstatat@plt+0xab08>  // b.hs, b.nlast
  40dbd8:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40dbdc:	add	x8, x8, #0x6a8
  40dbe0:	ldr	x3, [x8, w3, sxtw #3]
  40dbe4:	sub	x2, x29, #0x4
  40dbe8:	bl	40da54 <__fxstatat@plt+0xa964>
  40dbec:	ldp	x29, x30, [sp, #16]
  40dbf0:	add	sp, sp, #0x20
  40dbf4:	ret
  40dbf8:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40dbfc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40dc00:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40dc04:	add	x0, x0, #0x63f
  40dc08:	add	x1, x1, #0x662
  40dc0c:	add	x3, x3, #0x671
  40dc10:	mov	w2, #0x147                 	// #327
  40dc14:	bl	403030 <__assert_fail@plt>
  40dc18:	ldr	w8, [x1]
  40dc1c:	mov	w9, #0xc2                  	// #194
  40dc20:	mov	w2, #0x180                 	// #384
  40dc24:	and	w8, w8, #0xfffffffc
  40dc28:	orr	w1, w8, w9
  40dc2c:	b	402b30 <open@plt>
  40dc30:	mov	w1, #0x1c0                 	// #448
  40dc34:	b	4030a0 <mkdir@plt>
  40dc38:	sub	sp, sp, #0xa0
  40dc3c:	mov	x1, x0
  40dc40:	mov	x2, sp
  40dc44:	mov	w0, wzr
  40dc48:	stp	x29, x30, [sp, #128]
  40dc4c:	str	x19, [sp, #144]
  40dc50:	add	x29, sp, #0x80
  40dc54:	bl	402f30 <__lxstat@plt>
  40dc58:	mov	w19, w0
  40dc5c:	bl	403040 <__errno_location@plt>
  40dc60:	cbz	w19, 40dc70 <__fxstatat@plt+0xab80>
  40dc64:	ldr	w8, [x0]
  40dc68:	cmp	w8, #0x4b
  40dc6c:	b.ne	40dc78 <__fxstatat@plt+0xab88>  // b.any
  40dc70:	mov	w8, #0x11                  	// #17
  40dc74:	str	w8, [x0]
  40dc78:	ldr	w8, [x0]
  40dc7c:	ldr	x19, [sp, #144]
  40dc80:	ldp	x29, x30, [sp, #128]
  40dc84:	cmp	w8, #0x2
  40dc88:	csetm	w0, ne  // ne = any
  40dc8c:	add	sp, sp, #0xa0
  40dc90:	ret
  40dc94:	sub	sp, sp, #0x20
  40dc98:	stp	x29, x30, [sp, #16]
  40dc9c:	add	x29, sp, #0x10
  40dca0:	cmp	w3, #0x3
  40dca4:	stur	w2, [x29, #-4]
  40dca8:	b.cs	40dcd0 <__fxstatat@plt+0xabe0>  // b.hs, b.nlast
  40dcac:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40dcb0:	add	x8, x8, #0x6a8
  40dcb4:	ldr	x3, [x8, w3, sxtw #3]
  40dcb8:	sub	x2, x29, #0x4
  40dcbc:	mov	w4, #0x6                   	// #6
  40dcc0:	bl	40da54 <__fxstatat@plt+0xa964>
  40dcc4:	ldp	x29, x30, [sp, #16]
  40dcc8:	add	sp, sp, #0x20
  40dccc:	ret
  40dcd0:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40dcd4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40dcd8:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40dcdc:	add	x0, x0, #0x63f
  40dce0:	add	x1, x1, #0x662
  40dce4:	add	x3, x3, #0x671
  40dce8:	mov	w2, #0x147                 	// #327
  40dcec:	bl	403030 <__assert_fail@plt>
  40dcf0:	mov	w4, #0x6                   	// #6
  40dcf4:	b	40da54 <__fxstatat@plt+0xa964>
  40dcf8:	stp	x29, x30, [sp, #-48]!
  40dcfc:	stp	x20, x19, [sp, #32]
  40dd00:	mov	w19, w0
  40dd04:	cmp	w0, #0x2
  40dd08:	stp	x22, x21, [sp, #16]
  40dd0c:	mov	x29, sp
  40dd10:	b.hi	40dd40 <__fxstatat@plt+0xac50>  // b.pmore
  40dd14:	mov	w0, w19
  40dd18:	bl	413220 <__fxstatat@plt+0x10130>
  40dd1c:	mov	w20, w0
  40dd20:	bl	403040 <__errno_location@plt>
  40dd24:	ldr	w22, [x0]
  40dd28:	mov	x21, x0
  40dd2c:	mov	w0, w19
  40dd30:	bl	402ca0 <close@plt>
  40dd34:	str	w22, [x21]
  40dd38:	mov	w0, w20
  40dd3c:	b	40dd44 <__fxstatat@plt+0xac54>
  40dd40:	mov	w0, w19
  40dd44:	ldp	x20, x19, [sp, #32]
  40dd48:	ldp	x22, x21, [sp, #16]
  40dd4c:	ldp	x29, x30, [sp], #48
  40dd50:	ret
  40dd54:	mov	x8, x0
  40dd58:	mov	w4, w3
  40dd5c:	mov	x3, x2
  40dd60:	mov	w0, #0xffffff9c            	// #-100
  40dd64:	mov	x2, x1
  40dd68:	mov	x1, x8
  40dd6c:	b	40dd70 <__fxstatat@plt+0xac80>
  40dd70:	sub	sp, sp, #0x120
  40dd74:	stp	x29, x30, [sp, #192]
  40dd78:	stp	x28, x27, [sp, #208]
  40dd7c:	stp	x26, x25, [sp, #224]
  40dd80:	stp	x24, x23, [sp, #240]
  40dd84:	stp	x22, x21, [sp, #256]
  40dd88:	stp	x20, x19, [sp, #272]
  40dd8c:	ldr	x25, [x3, #88]
  40dd90:	ldp	x26, x23, [x2, #88]
  40dd94:	ldr	w24, [x3, #96]
  40dd98:	add	x29, sp, #0xc0
  40dd9c:	tbnz	w4, #0, 40ddbc <__fxstatat@plt+0xaccc>
  40dda0:	cmp	x26, x25
  40dda4:	b.lt	40df68 <__fxstatat@plt+0xae78>  // b.tstop
  40dda8:	b.gt	40e084 <__fxstatat@plt+0xaf94>
  40ddac:	cmp	w24, w23
  40ddb0:	cset	w8, lt  // lt = tstop
  40ddb4:	csinv	w0, w8, wzr, le
  40ddb8:	b	40e088 <__fxstatat@plt+0xaf98>
  40ddbc:	mov	x22, x2
  40ddc0:	mov	x19, x1
  40ddc4:	mov	w20, w0
  40ddc8:	cmp	x26, x25
  40ddcc:	b.ne	40dde0 <__fxstatat@plt+0xacf0>  // b.any
  40ddd0:	cmp	w23, w24
  40ddd4:	b.ne	40dde0 <__fxstatat@plt+0xacf0>  // b.any
  40ddd8:	mov	w0, wzr
  40dddc:	b	40e088 <__fxstatat@plt+0xaf98>
  40dde0:	sub	x8, x25, #0x2
  40dde4:	cmp	x26, x8
  40dde8:	b.le	40df68 <__fxstatat@plt+0xae78>
  40ddec:	sub	x8, x26, #0x2
  40ddf0:	cmp	x25, x8
  40ddf4:	b.le	40e084 <__fxstatat@plt+0xaf94>
  40ddf8:	adrp	x28, 426000 <__fxstatat@plt+0x22f10>
  40ddfc:	ldr	x21, [x28, #2680]
  40de00:	cbnz	x21, 40de34 <__fxstatat@plt+0xad44>
  40de04:	adrp	x2, 40e000 <__fxstatat@plt+0xaf10>
  40de08:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40de0c:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  40de10:	add	x2, x2, #0x210
  40de14:	add	x3, x3, #0x220
  40de18:	add	x4, x4, #0xe10
  40de1c:	mov	w0, #0x10                  	// #16
  40de20:	mov	x1, xzr
  40de24:	bl	40ab18 <__fxstatat@plt+0x7a28>
  40de28:	mov	x21, x0
  40de2c:	str	x0, [x28, #2680]
  40de30:	cbz	x0, 40deb4 <__fxstatat@plt+0xadc4>
  40de34:	adrp	x27, 426000 <__fxstatat@plt+0x22f10>
  40de38:	ldr	x1, [x27, #2688]
  40de3c:	cbnz	x1, 40de64 <__fxstatat@plt+0xad74>
  40de40:	mov	w0, #0x10                  	// #16
  40de44:	bl	402b00 <malloc@plt>
  40de48:	str	x0, [x27, #2688]
  40de4c:	cbz	x0, 40de98 <__fxstatat@plt+0xada8>
  40de50:	mov	w8, #0x9400                	// #37888
  40de54:	mov	x1, x0
  40de58:	movk	w8, #0x7735, lsl #16
  40de5c:	str	w8, [x0, #8]
  40de60:	strb	wzr, [x0, #12]
  40de64:	ldr	x8, [x22]
  40de68:	mov	x0, x21
  40de6c:	str	x8, [x1]
  40de70:	bl	40b530 <__fxstatat@plt+0x8440>
  40de74:	cbz	x0, 40de90 <__fxstatat@plt+0xada0>
  40de78:	ldr	x8, [x27, #2688]
  40de7c:	mov	x21, x0
  40de80:	cmp	x8, x0
  40de84:	b.ne	40dec8 <__fxstatat@plt+0xadd8>  // b.any
  40de88:	str	xzr, [x27, #2688]
  40de8c:	b	40dec8 <__fxstatat@plt+0xadd8>
  40de90:	ldr	x21, [x28, #2680]
  40de94:	cbz	x21, 40deb4 <__fxstatat@plt+0xadc4>
  40de98:	ldr	x8, [x22]
  40de9c:	sub	x1, x29, #0x18
  40dea0:	mov	x0, x21
  40dea4:	stur	x8, [x29, #-24]
  40dea8:	bl	40a840 <__fxstatat@plt+0x7750>
  40deac:	mov	x21, x0
  40deb0:	cbnz	x0, 40dec8 <__fxstatat@plt+0xadd8>
  40deb4:	mov	w8, #0x9400                	// #37888
  40deb8:	movk	w8, #0x7735, lsl #16
  40debc:	sub	x21, x29, #0x18
  40dec0:	stur	w8, [x29, #-16]
  40dec4:	sturb	wzr, [x29, #-12]
  40dec8:	ldrb	w9, [x21, #12]
  40decc:	ldr	w8, [x21, #8]
  40ded0:	cbnz	w9, 40df44 <__fxstatat@plt+0xae54>
  40ded4:	ldr	x9, [x22, #80]
  40ded8:	mov	w10, #0x6667                	// #26215
  40dedc:	ldrsw	x11, [x22, #112]
  40dee0:	movk	w10, #0x6666, lsl #16
  40dee4:	smull	x13, w23, w10
  40dee8:	lsr	x14, x13, #63
  40deec:	asr	x13, x13, #34
  40def0:	add	w13, w13, w14
  40def4:	smull	x14, w9, w10
  40def8:	mul	x10, x11, x10
  40defc:	lsr	x15, x14, #63
  40df00:	asr	x14, x14, #34
  40df04:	add	w14, w14, w15
  40df08:	lsr	x15, x10, #63
  40df0c:	asr	x10, x10, #34
  40df10:	mov	w12, #0xa                   	// #10
  40df14:	add	w10, w10, w15
  40df18:	msub	w14, w14, w12, w9
  40df1c:	msub	w10, w10, w12, w11
  40df20:	msub	w12, w13, w12, w23
  40df24:	orr	w12, w14, w12
  40df28:	orr	w10, w12, w10
  40df2c:	cbz	w10, 40df70 <__fxstatat@plt+0xae80>
  40df30:	mov	w8, #0x1                   	// #1
  40df34:	str	w8, [x21, #8]
  40df38:	mov	w9, #0x1                   	// #1
  40df3c:	str	w8, [x21, #8]
  40df40:	strb	w9, [x21, #12]
  40df44:	mov	w9, #0x9400                	// #37888
  40df48:	movk	w9, #0x7735, lsl #16
  40df4c:	cmp	w8, w9
  40df50:	sdiv	w9, w24, w8
  40df54:	cset	w10, eq  // eq = none
  40df58:	bic	x25, x25, x10
  40df5c:	mul	w24, w9, w8
  40df60:	cmp	x26, x25
  40df64:	b.ge	40dda8 <__fxstatat@plt+0xacb8>  // b.tcont
  40df68:	mov	w0, #0xffffffff            	// #-1
  40df6c:	b	40e088 <__fxstatat@plt+0xaf98>
  40df70:	ldr	x10, [x22, #72]
  40df74:	cmp	w8, #0xb
  40df78:	mov	w12, #0xa                   	// #10
  40df7c:	b.lt	40e054 <__fxstatat@plt+0xaf64>  // b.tstop
  40df80:	ldr	x15, [x22, #104]
  40df84:	orr	x18, x10, x26
  40df88:	mov	w13, #0xca00                	// #51712
  40df8c:	mov	w14, #0x6667                	// #26215
  40df90:	movk	w13, #0x3b9a, lsl #16
  40df94:	movk	w14, #0x6666, lsl #16
  40df98:	mov	w16, w9
  40df9c:	mov	w17, w23
  40dfa0:	orr	x15, x18, x15
  40dfa4:	mov	w28, #0xa                   	// #10
  40dfa8:	smull	x16, w16, w14
  40dfac:	smull	x17, w17, w14
  40dfb0:	smull	x11, w11, w14
  40dfb4:	lsr	x1, x16, #63
  40dfb8:	asr	x16, x16, #34
  40dfbc:	lsr	x18, x17, #63
  40dfc0:	asr	x17, x17, #34
  40dfc4:	lsr	x0, x11, #63
  40dfc8:	asr	x11, x11, #34
  40dfcc:	add	w16, w16, w1
  40dfd0:	add	w17, w17, w18
  40dfd4:	add	w11, w11, w0
  40dfd8:	smull	x18, w16, w14
  40dfdc:	smull	x0, w11, w14
  40dfe0:	lsr	x2, x18, #63
  40dfe4:	asr	x18, x18, #34
  40dfe8:	smull	x1, w17, w14
  40dfec:	add	w18, w18, w2
  40dff0:	lsr	x2, x0, #63
  40dff4:	asr	x0, x0, #34
  40dff8:	add	w0, w0, w2
  40dffc:	lsr	x2, x1, #63
  40e000:	asr	x1, x1, #34
  40e004:	add	w1, w1, w2
  40e008:	msub	w18, w18, w12, w16
  40e00c:	msub	w0, w0, w12, w11
  40e010:	orr	w18, w0, w18
  40e014:	msub	w0, w1, w12, w17
  40e018:	orr	w18, w18, w0
  40e01c:	cbnz	w18, 40e038 <__fxstatat@plt+0xaf48>
  40e020:	cmp	w28, w13
  40e024:	b.eq	40e048 <__fxstatat@plt+0xaf58>  // b.none
  40e028:	add	w18, w28, w28, lsl #2
  40e02c:	lsl	w28, w18, #1
  40e030:	cmp	w28, w8
  40e034:	b.lt	40dfa8 <__fxstatat@plt+0xaeb8>  // b.tstop
  40e038:	str	w28, [x21, #8]
  40e03c:	cbnz	w28, 40e05c <__fxstatat@plt+0xaf6c>
  40e040:	mov	w8, wzr
  40e044:	b	40df38 <__fxstatat@plt+0xae48>
  40e048:	mvn	w8, w15
  40e04c:	and	w8, w8, #0x1
  40e050:	lsl	w12, w13, w8
  40e054:	mov	w28, w12
  40e058:	str	w12, [x21, #8]
  40e05c:	mov	w8, #0x9400                	// #37888
  40e060:	movk	w8, #0x7735, lsl #16
  40e064:	cmp	w28, w8
  40e068:	cset	w8, eq  // eq = none
  40e06c:	cmp	x25, x26
  40e070:	b.lt	40e084 <__fxstatat@plt+0xaf94>  // b.tstop
  40e074:	cmp	w24, w23
  40e078:	b.gt	40e0a8 <__fxstatat@plt+0xafb8>
  40e07c:	cmp	x26, x25
  40e080:	b.ne	40e0a8 <__fxstatat@plt+0xafb8>  // b.any
  40e084:	mov	w0, #0x1                   	// #1
  40e088:	ldp	x20, x19, [sp, #272]
  40e08c:	ldp	x22, x21, [sp, #256]
  40e090:	ldp	x24, x23, [sp, #240]
  40e094:	ldp	x26, x25, [sp, #224]
  40e098:	ldp	x28, x27, [sp, #208]
  40e09c:	ldp	x29, x30, [sp, #192]
  40e0a0:	add	sp, sp, #0x120
  40e0a4:	ret
  40e0a8:	bic	x11, x25, x8
  40e0ac:	cmp	x26, x11
  40e0b0:	b.lt	40df68 <__fxstatat@plt+0xae78>  // b.tstop
  40e0b4:	b.ne	40e0c8 <__fxstatat@plt+0xafd8>  // b.any
  40e0b8:	sdiv	w11, w24, w28
  40e0bc:	mul	w11, w11, w28
  40e0c0:	cmp	w11, w23
  40e0c4:	b.gt	40df68 <__fxstatat@plt+0xae78>
  40e0c8:	mov	w11, #0x8e39                	// #36409
  40e0cc:	sxtw	x9, w9
  40e0d0:	movk	w11, #0x38e3, lsl #16
  40e0d4:	stp	x10, x9, [x29, #-56]
  40e0d8:	umull	x9, w28, w11
  40e0dc:	lsr	x9, x9, #33
  40e0e0:	add	w9, w9, w23
  40e0e4:	orr	x8, x26, x8
  40e0e8:	sxtw	x9, w9
  40e0ec:	sub	x2, x29, #0x38
  40e0f0:	mov	w3, #0x100                 	// #256
  40e0f4:	mov	w0, w20
  40e0f8:	mov	x1, x19
  40e0fc:	stp	x8, x9, [x29, #-40]
  40e100:	bl	402e90 <utimensat@plt>
  40e104:	cbnz	w0, 40e15c <__fxstatat@plt+0xb06c>
  40e108:	add	x3, sp, #0x8
  40e10c:	mov	w4, #0x100                 	// #256
  40e110:	mov	w1, w20
  40e114:	mov	x2, x19
  40e118:	bl	4030f0 <__fxstatat@plt>
  40e11c:	ldp	x9, x11, [sp, #96]
  40e120:	mov	w22, w0
  40e124:	sxtw	x10, w22
  40e128:	sxtw	x8, w23
  40e12c:	eor	x9, x9, x26
  40e130:	orr	x9, x9, x10
  40e134:	eor	x10, x11, x8
  40e138:	orr	x9, x9, x10
  40e13c:	cbz	x9, 40e158 <__fxstatat@plt+0xb068>
  40e140:	sub	x2, x29, #0x38
  40e144:	mov	w3, #0x100                 	// #256
  40e148:	mov	w0, w20
  40e14c:	mov	x1, x19
  40e150:	stp	x26, x8, [x29, #-40]
  40e154:	bl	402e90 <utimensat@plt>
  40e158:	cbz	w22, 40e164 <__fxstatat@plt+0xb074>
  40e15c:	mov	w0, #0xfffffffe            	// #-2
  40e160:	b	40e088 <__fxstatat@plt+0xaf98>
  40e164:	ldr	w8, [sp, #96]
  40e168:	ldr	w10, [sp, #104]
  40e16c:	mov	w11, #0xca00                	// #51712
  40e170:	movk	w11, #0x3b9a, lsl #16
  40e174:	and	w8, w8, #0x1
  40e178:	mov	w9, #0xcccd                	// #52429
  40e17c:	madd	w11, w8, w11, w10
  40e180:	mov	w10, #0x9998                	// #39320
  40e184:	movk	w9, #0xcccc, lsl #16
  40e188:	movk	w10, #0x1999, lsl #16
  40e18c:	madd	w8, w11, w9, w10
  40e190:	ror	w8, w8, #1
  40e194:	cmp	w8, w10
  40e198:	b.ls	40e1a4 <__fxstatat@plt+0xb0b4>  // b.plast
  40e19c:	mov	w8, #0x1                   	// #1
  40e1a0:	b	40df38 <__fxstatat@plt+0xae48>
  40e1a4:	mov	w12, #0xca00                	// #51712
  40e1a8:	mov	w13, #0x6667                	// #26215
  40e1ac:	mov	w14, #0x9999                	// #39321
  40e1b0:	mov	w8, #0x1                   	// #1
  40e1b4:	movk	w12, #0x3b9a, lsl #16
  40e1b8:	movk	w13, #0x6666, lsl #16
  40e1bc:	movk	w14, #0x1999, lsl #16
  40e1c0:	cmp	w8, w12
  40e1c4:	b.eq	40e1fc <__fxstatat@plt+0xb10c>  // b.none
  40e1c8:	add	w8, w8, w8, lsl #2
  40e1cc:	lsl	w8, w8, #1
  40e1d0:	cmp	w8, w28
  40e1d4:	b.eq	40e208 <__fxstatat@plt+0xb118>  // b.none
  40e1d8:	smull	x11, w11, w13
  40e1dc:	lsr	x15, x11, #63
  40e1e0:	asr	x11, x11, #34
  40e1e4:	add	w11, w11, w15
  40e1e8:	madd	w15, w11, w9, w10
  40e1ec:	ror	w15, w15, #1
  40e1f0:	cmp	w15, w14
  40e1f4:	b.cc	40e1c0 <__fxstatat@plt+0xb0d0>  // b.lo, b.ul, b.last
  40e1f8:	b	40df38 <__fxstatat@plt+0xae48>
  40e1fc:	mov	w8, #0x9400                	// #37888
  40e200:	movk	w8, #0x7735, lsl #16
  40e204:	b	40df38 <__fxstatat@plt+0xae48>
  40e208:	mov	w8, w28
  40e20c:	b	40df38 <__fxstatat@plt+0xae48>
  40e210:	ldr	x8, [x0]
  40e214:	udiv	x9, x8, x1
  40e218:	msub	x0, x9, x1, x8
  40e21c:	ret
  40e220:	ldr	x8, [x0]
  40e224:	ldr	x9, [x1]
  40e228:	cmp	x8, x9
  40e22c:	cset	w0, eq  // eq = none
  40e230:	ret
  40e234:	mov	w3, #0x100                 	// #256
  40e238:	b	402e90 <utimensat@plt>
  40e23c:	sub	sp, sp, #0x140
  40e240:	stp	x29, x30, [sp, #224]
  40e244:	add	x29, sp, #0xe0
  40e248:	cmp	x2, #0x0
  40e24c:	sub	x8, x29, #0x20
  40e250:	stp	x22, x21, [sp, #288]
  40e254:	stp	x20, x19, [sp, #304]
  40e258:	mov	x22, x2
  40e25c:	mov	x20, x1
  40e260:	mov	w19, w0
  40e264:	csel	x21, xzr, x8, eq  // eq = none
  40e268:	str	x28, [sp, #240]
  40e26c:	stp	x26, x25, [sp, #256]
  40e270:	stp	x24, x23, [sp, #272]
  40e274:	cbz	x2, 40e2d4 <__fxstatat@plt+0xb1e4>
  40e278:	ldr	q0, [x22]
  40e27c:	mov	w9, #0xca00                	// #51712
  40e280:	movk	w9, #0x3b9a, lsl #16
  40e284:	stur	q0, [x29, #-32]
  40e288:	ldr	q0, [x22, #16]
  40e28c:	stur	q0, [x29, #-16]
  40e290:	ldr	x10, [x21, #8]
  40e294:	cmp	x10, x9
  40e298:	and	x11, x10, #0xfffffffffffffffe
  40e29c:	b.cc	40e2ac <__fxstatat@plt+0xb1bc>  // b.lo, b.ul, b.last
  40e2a0:	mov	w8, #0x3ffffffe            	// #1073741822
  40e2a4:	cmp	x11, x8
  40e2a8:	b.ne	40e2c8 <__fxstatat@plt+0xb1d8>  // b.any
  40e2ac:	ldr	x8, [x21, #24]
  40e2b0:	cmp	x8, x9
  40e2b4:	and	x9, x8, #0xfffffffffffffffe
  40e2b8:	b.cc	40e2e0 <__fxstatat@plt+0xb1f0>  // b.lo, b.ul, b.last
  40e2bc:	mov	w12, #0x3ffffffe            	// #1073741822
  40e2c0:	cmp	x9, x12
  40e2c4:	b.eq	40e2e0 <__fxstatat@plt+0xb1f0>  // b.none
  40e2c8:	bl	403040 <__errno_location@plt>
  40e2cc:	mov	w8, #0x16                  	// #22
  40e2d0:	b	40e344 <__fxstatat@plt+0xb254>
  40e2d4:	mov	w26, wzr
  40e2d8:	tbnz	w19, #31, 40e338 <__fxstatat@plt+0xb248>
  40e2dc:	b	40e370 <__fxstatat@plt+0xb280>
  40e2e0:	mov	w12, #0x3ffffffe            	// #1073741822
  40e2e4:	cmp	x11, x12
  40e2e8:	b.ne	40e304 <__fxstatat@plt+0xb214>  // b.any
  40e2ec:	mov	w11, #0x3ffffffe            	// #1073741822
  40e2f0:	cmp	x10, x11
  40e2f4:	cset	w10, eq  // eq = none
  40e2f8:	mov	w11, #0x1                   	// #1
  40e2fc:	str	xzr, [x21]
  40e300:	b	40e30c <__fxstatat@plt+0xb21c>
  40e304:	mov	w11, wzr
  40e308:	mov	w10, wzr
  40e30c:	mov	w12, #0x3ffffffe            	// #1073741822
  40e310:	cmp	x9, x12
  40e314:	b.ne	40e32c <__fxstatat@plt+0xb23c>  // b.any
  40e318:	mov	w9, #0x3ffffffe            	// #1073741822
  40e31c:	cmp	x8, x9
  40e320:	cinc	w10, w10, eq  // eq = none
  40e324:	mov	w11, #0x1                   	// #1
  40e328:	str	xzr, [x21, #16]
  40e32c:	cmp	w10, #0x1
  40e330:	cinc	w26, w11, eq  // eq = none
  40e334:	tbz	w19, #31, 40e370 <__fxstatat@plt+0xb280>
  40e338:	cbnz	x20, 40e370 <__fxstatat@plt+0xb280>
  40e33c:	bl	403040 <__errno_location@plt>
  40e340:	mov	w8, #0x9                   	// #9
  40e344:	str	w8, [x0]
  40e348:	mov	w23, #0xffffffff            	// #-1
  40e34c:	mov	w0, w23
  40e350:	ldp	x20, x19, [sp, #304]
  40e354:	ldp	x22, x21, [sp, #288]
  40e358:	ldp	x24, x23, [sp, #272]
  40e35c:	ldp	x26, x25, [sp, #256]
  40e360:	ldr	x28, [sp, #240]
  40e364:	ldp	x29, x30, [sp, #224]
  40e368:	add	sp, sp, #0x140
  40e36c:	ret
  40e370:	adrp	x25, 426000 <__fxstatat@plt+0x22f10>
  40e374:	ldr	w8, [x25, #2696]
  40e378:	add	x24, sp, #0x40
  40e37c:	tbnz	w8, #31, 40e438 <__fxstatat@plt+0xb348>
  40e380:	cmp	w26, #0x2
  40e384:	b.ne	40e3e8 <__fxstatat@plt+0xb2f8>  // b.any
  40e388:	add	x2, sp, #0x40
  40e38c:	mov	w0, wzr
  40e390:	tbnz	w19, #31, 40e3a4 <__fxstatat@plt+0xb2b4>
  40e394:	mov	w1, w19
  40e398:	bl	402f80 <__fxstat@plt>
  40e39c:	cbnz	w0, 40e348 <__fxstatat@plt+0xb258>
  40e3a0:	b	40e3b0 <__fxstatat@plt+0xb2c0>
  40e3a4:	mov	x1, x20
  40e3a8:	bl	403060 <__xstat@plt>
  40e3ac:	cbnz	w0, 40e348 <__fxstatat@plt+0xb258>
  40e3b0:	ldr	x8, [x21, #8]
  40e3b4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e3b8:	cmp	x8, x9
  40e3bc:	b.ne	40e3cc <__fxstatat@plt+0xb2dc>  // b.any
  40e3c0:	ldur	q0, [x24, #72]
  40e3c4:	str	q0, [x21]
  40e3c8:	b	40e3e4 <__fxstatat@plt+0xb2f4>
  40e3cc:	ldr	x8, [x21, #24]
  40e3d0:	mov	w9, #0x3ffffffe            	// #1073741822
  40e3d4:	cmp	x8, x9
  40e3d8:	b.ne	40e3e4 <__fxstatat@plt+0xb2f4>  // b.any
  40e3dc:	ldur	q0, [x24, #88]
  40e3e0:	str	q0, [x21, #16]
  40e3e4:	mov	w26, #0x3                   	// #3
  40e3e8:	tbz	w19, #31, 40e414 <__fxstatat@plt+0xb324>
  40e3ec:	mov	w0, #0xffffff9c            	// #-100
  40e3f0:	mov	x1, x20
  40e3f4:	mov	x2, x21
  40e3f8:	mov	w3, wzr
  40e3fc:	bl	402e90 <utimensat@plt>
  40e400:	cmp	w0, #0x1
  40e404:	b.lt	40e50c <__fxstatat@plt+0xb41c>  // b.tstop
  40e408:	bl	403040 <__errno_location@plt>
  40e40c:	mov	w8, #0x26                  	// #38
  40e410:	str	w8, [x0]
  40e414:	tbnz	w19, #31, 40e438 <__fxstatat@plt+0xb348>
  40e418:	mov	w0, w19
  40e41c:	mov	x1, x21
  40e420:	bl	402b60 <futimens@plt>
  40e424:	cmp	w0, #0x1
  40e428:	b.lt	40e4b4 <__fxstatat@plt+0xb3c4>  // b.tstop
  40e42c:	bl	403040 <__errno_location@plt>
  40e430:	mov	w8, #0x26                  	// #38
  40e434:	str	w8, [x0]
  40e438:	mov	w8, #0xffffffff            	// #-1
  40e43c:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40e440:	str	w8, [x25, #2696]
  40e444:	str	w8, [x9, #2700]
  40e448:	cbz	w26, 40e490 <__fxstatat@plt+0xb3a0>
  40e44c:	cmp	w26, #0x3
  40e450:	b.ne	40e498 <__fxstatat@plt+0xb3a8>  // b.any
  40e454:	cbz	x22, 40e4f0 <__fxstatat@plt+0xb400>
  40e458:	ldr	x8, [x21, #8]
  40e45c:	mov	w9, #0x3fffffff            	// #1073741823
  40e460:	cmp	x8, x9
  40e464:	b.eq	40e4e0 <__fxstatat@plt+0xb3f0>  // b.none
  40e468:	mov	w9, #0x3ffffffe            	// #1073741822
  40e46c:	cmp	x8, x9
  40e470:	b.ne	40e538 <__fxstatat@plt+0xb448>  // b.any
  40e474:	ldr	x8, [x21, #24]
  40e478:	mov	w9, #0x3ffffffe            	// #1073741822
  40e47c:	cmp	x8, x9
  40e480:	b.eq	40e6b0 <__fxstatat@plt+0xb5c0>  // b.none
  40e484:	ldur	q0, [x24, #72]
  40e488:	str	q0, [x21]
  40e48c:	b	40e538 <__fxstatat@plt+0xb448>
  40e490:	cbnz	x22, 40e56c <__fxstatat@plt+0xb47c>
  40e494:	b	40e4f0 <__fxstatat@plt+0xb400>
  40e498:	add	x2, sp, #0x40
  40e49c:	mov	w0, wzr
  40e4a0:	tbnz	w19, #31, 40e4d0 <__fxstatat@plt+0xb3e0>
  40e4a4:	mov	w1, w19
  40e4a8:	bl	402f80 <__fxstat@plt>
  40e4ac:	cbnz	w0, 40e348 <__fxstatat@plt+0xb258>
  40e4b0:	b	40e454 <__fxstatat@plt+0xb364>
  40e4b4:	mov	w23, w0
  40e4b8:	cbz	w0, 40e524 <__fxstatat@plt+0xb434>
  40e4bc:	bl	403040 <__errno_location@plt>
  40e4c0:	ldr	w8, [x0]
  40e4c4:	cmp	w8, #0x26
  40e4c8:	b.eq	40e438 <__fxstatat@plt+0xb348>  // b.none
  40e4cc:	b	40e524 <__fxstatat@plt+0xb434>
  40e4d0:	mov	x1, x20
  40e4d4:	bl	403060 <__xstat@plt>
  40e4d8:	cbnz	w0, 40e348 <__fxstatat@plt+0xb258>
  40e4dc:	b	40e454 <__fxstatat@plt+0xb364>
  40e4e0:	ldr	x8, [x21, #24]
  40e4e4:	mov	w9, #0x3fffffff            	// #1073741823
  40e4e8:	cmp	x8, x9
  40e4ec:	b.ne	40e530 <__fxstatat@plt+0xb440>  // b.any
  40e4f0:	mov	x21, xzr
  40e4f4:	tbz	w19, #31, 40e5bc <__fxstatat@plt+0xb4cc>
  40e4f8:	mov	w0, #0xffffff9c            	// #-100
  40e4fc:	mov	x1, x20
  40e500:	mov	x2, x21
  40e504:	bl	402b10 <futimesat@plt>
  40e508:	b	40e5e0 <__fxstatat@plt+0xb4f0>
  40e50c:	mov	w23, w0
  40e510:	cbz	w0, 40e524 <__fxstatat@plt+0xb434>
  40e514:	bl	403040 <__errno_location@plt>
  40e518:	ldr	w8, [x0]
  40e51c:	cmp	w8, #0x26
  40e520:	b.eq	40e414 <__fxstatat@plt+0xb324>  // b.none
  40e524:	mov	w8, #0x1                   	// #1
  40e528:	str	w8, [x25, #2696]
  40e52c:	b	40e34c <__fxstatat@plt+0xb25c>
  40e530:	mov	x0, x21
  40e534:	bl	412550 <__fxstatat@plt+0xf460>
  40e538:	ldr	x8, [x21, #24]
  40e53c:	mov	w9, #0x3fffffff            	// #1073741823
  40e540:	cmp	x8, x9
  40e544:	b.eq	40e560 <__fxstatat@plt+0xb470>  // b.none
  40e548:	mov	w9, #0x3ffffffe            	// #1073741822
  40e54c:	cmp	x8, x9
  40e550:	b.ne	40e568 <__fxstatat@plt+0xb478>  // b.any
  40e554:	ldur	q0, [x24, #88]
  40e558:	str	q0, [x21, #16]
  40e55c:	b	40e568 <__fxstatat@plt+0xb478>
  40e560:	add	x0, x21, #0x10
  40e564:	bl	412550 <__fxstatat@plt+0xf460>
  40e568:	sub	x21, x29, #0x20
  40e56c:	ldr	x8, [x21]
  40e570:	mov	x9, #0xf7cf                	// #63439
  40e574:	movk	x9, #0xe353, lsl #16
  40e578:	movk	x9, #0x9ba5, lsl #32
  40e57c:	str	x8, [sp, #32]
  40e580:	ldr	x8, [x21, #8]
  40e584:	movk	x9, #0x20c4, lsl #48
  40e588:	smulh	x8, x8, x9
  40e58c:	asr	x10, x8, #7
  40e590:	add	x8, x10, x8, lsr #63
  40e594:	str	x8, [sp, #40]
  40e598:	ldr	x8, [x21, #16]
  40e59c:	str	x8, [sp, #48]
  40e5a0:	ldr	x8, [x21, #24]
  40e5a4:	add	x21, sp, #0x20
  40e5a8:	smulh	x8, x8, x9
  40e5ac:	asr	x9, x8, #7
  40e5b0:	add	x8, x9, x8, lsr #63
  40e5b4:	str	x8, [sp, #56]
  40e5b8:	tbnz	w19, #31, 40e4f8 <__fxstatat@plt+0xb408>
  40e5bc:	mov	w0, w19
  40e5c0:	mov	x1, xzr
  40e5c4:	mov	x2, x21
  40e5c8:	bl	402b10 <futimesat@plt>
  40e5cc:	cbz	w0, 40e5e8 <__fxstatat@plt+0xb4f8>
  40e5d0:	cbz	x20, 40e348 <__fxstatat@plt+0xb258>
  40e5d4:	mov	x0, x20
  40e5d8:	mov	x1, x21
  40e5dc:	bl	402f70 <utimes@plt>
  40e5e0:	mov	w23, w0
  40e5e4:	b	40e34c <__fxstatat@plt+0xb25c>
  40e5e8:	cbz	x21, 40e6b0 <__fxstatat@plt+0xb5c0>
  40e5ec:	ldr	x24, [x21, #8]
  40e5f0:	ldr	x20, [x21, #24]
  40e5f4:	mov	w22, #0xa11f                	// #41247
  40e5f8:	movk	w22, #0x7, lsl #16
  40e5fc:	cmp	x24, x22
  40e600:	b.gt	40e60c <__fxstatat@plt+0xb51c>
  40e604:	cmp	x20, x22
  40e608:	b.le	40e6b0 <__fxstatat@plt+0xb5c0>
  40e60c:	add	x2, sp, #0x40
  40e610:	mov	w0, wzr
  40e614:	mov	w1, w19
  40e618:	bl	402f80 <__fxstat@plt>
  40e61c:	mov	w23, wzr
  40e620:	cbnz	w0, 40e34c <__fxstatat@plt+0xb25c>
  40e624:	ldr	q0, [x21]
  40e628:	add	x9, x21, #0x10
  40e62c:	ldr	x10, [x21]
  40e630:	ldr	x8, [x21, #16]
  40e634:	str	q0, [sp]
  40e638:	ldr	q0, [x9]
  40e63c:	ldr	x11, [sp, #136]
  40e640:	ldr	x9, [sp, #152]
  40e644:	mov	x2, xzr
  40e648:	cmp	x24, x22
  40e64c:	str	q0, [sp, #16]
  40e650:	b.le	40e678 <__fxstatat@plt+0xb588>
  40e654:	sub	x10, x11, x10
  40e658:	cmp	x10, #0x1
  40e65c:	b.ne	40e678 <__fxstatat@plt+0xb588>  // b.any
  40e660:	ldr	x10, [sp, #144]
  40e664:	cbz	x10, 40e670 <__fxstatat@plt+0xb580>
  40e668:	mov	x2, xzr
  40e66c:	b	40e678 <__fxstatat@plt+0xb588>
  40e670:	mov	x2, sp
  40e674:	str	xzr, [sp, #8]
  40e678:	cmp	x20, x22
  40e67c:	b.le	40e694 <__fxstatat@plt+0xb5a4>
  40e680:	sub	x8, x9, x8
  40e684:	cmp	x8, #0x1
  40e688:	b.ne	40e694 <__fxstatat@plt+0xb5a4>  // b.any
  40e68c:	ldr	x8, [sp, #160]
  40e690:	cbz	x8, 40e69c <__fxstatat@plt+0xb5ac>
  40e694:	cbnz	x2, 40e6a4 <__fxstatat@plt+0xb5b4>
  40e698:	b	40e6b0 <__fxstatat@plt+0xb5c0>
  40e69c:	mov	x2, sp
  40e6a0:	str	xzr, [sp, #24]
  40e6a4:	mov	w0, w19
  40e6a8:	mov	x1, xzr
  40e6ac:	bl	402b10 <futimesat@plt>
  40e6b0:	mov	w23, wzr
  40e6b4:	b	40e34c <__fxstatat@plt+0xb25c>
  40e6b8:	mov	x8, x0
  40e6bc:	mov	w0, #0xffffffff            	// #-1
  40e6c0:	mov	x2, x1
  40e6c4:	mov	x1, x8
  40e6c8:	b	40e23c <__fxstatat@plt+0xb14c>
  40e6cc:	sub	sp, sp, #0xe0
  40e6d0:	stp	x29, x30, [sp, #160]
  40e6d4:	add	x29, sp, #0xa0
  40e6d8:	cmp	x1, #0x0
  40e6dc:	sub	x8, x29, #0x20
  40e6e0:	stp	x22, x21, [sp, #192]
  40e6e4:	stp	x20, x19, [sp, #208]
  40e6e8:	mov	x21, x1
  40e6ec:	mov	x19, x0
  40e6f0:	csel	x20, xzr, x8, eq  // eq = none
  40e6f4:	stp	x24, x23, [sp, #176]
  40e6f8:	cbz	x1, 40e778 <__fxstatat@plt+0xb688>
  40e6fc:	ldr	q0, [x21]
  40e700:	mov	w9, #0xca00                	// #51712
  40e704:	movk	w9, #0x3b9a, lsl #16
  40e708:	stur	q0, [x29, #-32]
  40e70c:	ldr	q0, [x21, #16]
  40e710:	stur	q0, [x29, #-16]
  40e714:	ldr	x10, [x20, #8]
  40e718:	cmp	x10, x9
  40e71c:	and	x11, x10, #0xfffffffffffffffe
  40e720:	b.cc	40e730 <__fxstatat@plt+0xb640>  // b.lo, b.ul, b.last
  40e724:	mov	w8, #0x3ffffffe            	// #1073741822
  40e728:	cmp	x11, x8
  40e72c:	b.ne	40e74c <__fxstatat@plt+0xb65c>  // b.any
  40e730:	ldr	x8, [x20, #24]
  40e734:	cmp	x8, x9
  40e738:	and	x9, x8, #0xfffffffffffffffe
  40e73c:	b.cc	40e780 <__fxstatat@plt+0xb690>  // b.lo, b.ul, b.last
  40e740:	mov	w12, #0x3ffffffe            	// #1073741822
  40e744:	cmp	x9, x12
  40e748:	b.eq	40e780 <__fxstatat@plt+0xb690>  // b.none
  40e74c:	bl	403040 <__errno_location@plt>
  40e750:	mov	w8, #0x16                  	// #22
  40e754:	str	w8, [x0]
  40e758:	mov	w22, #0xffffffff            	// #-1
  40e75c:	mov	w0, w22
  40e760:	ldp	x20, x19, [sp, #208]
  40e764:	ldp	x22, x21, [sp, #192]
  40e768:	ldp	x24, x23, [sp, #176]
  40e76c:	ldp	x29, x30, [sp, #160]
  40e770:	add	sp, sp, #0xe0
  40e774:	ret
  40e778:	mov	w24, wzr
  40e77c:	b	40e7d4 <__fxstatat@plt+0xb6e4>
  40e780:	mov	w12, #0x3ffffffe            	// #1073741822
  40e784:	cmp	x11, x12
  40e788:	b.ne	40e7a4 <__fxstatat@plt+0xb6b4>  // b.any
  40e78c:	mov	w11, #0x3ffffffe            	// #1073741822
  40e790:	cmp	x10, x11
  40e794:	cset	w10, eq  // eq = none
  40e798:	mov	w11, #0x1                   	// #1
  40e79c:	str	xzr, [x20]
  40e7a0:	b	40e7ac <__fxstatat@plt+0xb6bc>
  40e7a4:	mov	w11, wzr
  40e7a8:	mov	w10, wzr
  40e7ac:	mov	w12, #0x3ffffffe            	// #1073741822
  40e7b0:	cmp	x9, x12
  40e7b4:	b.ne	40e7cc <__fxstatat@plt+0xb6dc>  // b.any
  40e7b8:	mov	w9, #0x3ffffffe            	// #1073741822
  40e7bc:	cmp	x8, x9
  40e7c0:	cinc	w10, w10, eq  // eq = none
  40e7c4:	mov	w11, #0x1                   	// #1
  40e7c8:	str	xzr, [x20, #16]
  40e7cc:	cmp	w10, #0x1
  40e7d0:	cinc	w24, w11, eq  // eq = none
  40e7d4:	adrp	x23, 426000 <__fxstatat@plt+0x22f10>
  40e7d8:	ldr	w8, [x23, #2700]
  40e7dc:	tbnz	w8, #31, 40e85c <__fxstatat@plt+0xb76c>
  40e7e0:	cmp	w24, #0x2
  40e7e4:	b.ne	40e834 <__fxstatat@plt+0xb744>  // b.any
  40e7e8:	mov	x2, sp
  40e7ec:	mov	w0, wzr
  40e7f0:	mov	x1, x19
  40e7f4:	bl	402f30 <__lxstat@plt>
  40e7f8:	cbnz	w0, 40e758 <__fxstatat@plt+0xb668>
  40e7fc:	ldr	x8, [x20, #8]
  40e800:	mov	w9, #0x3ffffffe            	// #1073741822
  40e804:	cmp	x8, x9
  40e808:	b.ne	40e818 <__fxstatat@plt+0xb728>  // b.any
  40e80c:	ldur	q0, [sp, #72]
  40e810:	str	q0, [x20]
  40e814:	b	40e830 <__fxstatat@plt+0xb740>
  40e818:	ldr	x8, [x20, #24]
  40e81c:	mov	w9, #0x3ffffffe            	// #1073741822
  40e820:	cmp	x8, x9
  40e824:	b.ne	40e830 <__fxstatat@plt+0xb740>  // b.any
  40e828:	ldur	q0, [sp, #88]
  40e82c:	str	q0, [x20, #16]
  40e830:	mov	w24, #0x3                   	// #3
  40e834:	mov	w0, #0xffffff9c            	// #-100
  40e838:	mov	w3, #0x100                 	// #256
  40e83c:	mov	x1, x19
  40e840:	mov	x2, x20
  40e844:	bl	402e90 <utimensat@plt>
  40e848:	cmp	w0, #0x1
  40e84c:	b.lt	40e8d4 <__fxstatat@plt+0xb7e4>  // b.tstop
  40e850:	bl	403040 <__errno_location@plt>
  40e854:	mov	w8, #0x26                  	// #38
  40e858:	str	w8, [x0]
  40e85c:	mov	w8, #0xffffffff            	// #-1
  40e860:	str	w8, [x23, #2700]
  40e864:	cbz	w24, 40e8bc <__fxstatat@plt+0xb7cc>
  40e868:	cmp	w24, #0x3
  40e86c:	b.eq	40e884 <__fxstatat@plt+0xb794>  // b.none
  40e870:	mov	x2, sp
  40e874:	mov	w0, wzr
  40e878:	mov	x1, x19
  40e87c:	bl	402f30 <__lxstat@plt>
  40e880:	cbnz	w0, 40e758 <__fxstatat@plt+0xb668>
  40e884:	cbz	x21, 40e910 <__fxstatat@plt+0xb820>
  40e888:	ldr	x8, [x20, #8]
  40e88c:	mov	w9, #0x3fffffff            	// #1073741823
  40e890:	cmp	x8, x9
  40e894:	b.eq	40e900 <__fxstatat@plt+0xb810>  // b.none
  40e898:	mov	w9, #0x3ffffffe            	// #1073741822
  40e89c:	cmp	x8, x9
  40e8a0:	b.ne	40e92c <__fxstatat@plt+0xb83c>  // b.any
  40e8a4:	ldr	x8, [x20, #24]
  40e8a8:	mov	w9, #0x3ffffffe            	// #1073741822
  40e8ac:	cmp	x8, x9
  40e8b0:	b.ne	40e918 <__fxstatat@plt+0xb828>  // b.any
  40e8b4:	mov	w22, wzr
  40e8b8:	b	40e75c <__fxstatat@plt+0xb66c>
  40e8bc:	mov	x2, sp
  40e8c0:	mov	w0, wzr
  40e8c4:	mov	x1, x19
  40e8c8:	bl	402f30 <__lxstat@plt>
  40e8cc:	cbnz	w0, 40e758 <__fxstatat@plt+0xb668>
  40e8d0:	b	40e960 <__fxstatat@plt+0xb870>
  40e8d4:	mov	w22, w0
  40e8d8:	cbz	w0, 40e8ec <__fxstatat@plt+0xb7fc>
  40e8dc:	bl	403040 <__errno_location@plt>
  40e8e0:	ldr	w8, [x0]
  40e8e4:	cmp	w8, #0x26
  40e8e8:	b.eq	40e85c <__fxstatat@plt+0xb76c>  // b.none
  40e8ec:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40e8f0:	mov	w9, #0x1                   	// #1
  40e8f4:	str	w9, [x8, #2696]
  40e8f8:	str	w9, [x23, #2700]
  40e8fc:	b	40e75c <__fxstatat@plt+0xb66c>
  40e900:	ldr	x8, [x20, #24]
  40e904:	mov	w9, #0x3fffffff            	// #1073741823
  40e908:	cmp	x8, x9
  40e90c:	b.ne	40e924 <__fxstatat@plt+0xb834>  // b.any
  40e910:	mov	x20, xzr
  40e914:	b	40e960 <__fxstatat@plt+0xb870>
  40e918:	ldur	q0, [sp, #72]
  40e91c:	str	q0, [x20]
  40e920:	b	40e92c <__fxstatat@plt+0xb83c>
  40e924:	mov	x0, x20
  40e928:	bl	412550 <__fxstatat@plt+0xf460>
  40e92c:	ldr	x8, [x20, #24]
  40e930:	mov	w9, #0x3fffffff            	// #1073741823
  40e934:	cmp	x8, x9
  40e938:	b.eq	40e954 <__fxstatat@plt+0xb864>  // b.none
  40e93c:	mov	w9, #0x3ffffffe            	// #1073741822
  40e940:	cmp	x8, x9
  40e944:	b.ne	40e95c <__fxstatat@plt+0xb86c>  // b.any
  40e948:	ldur	q0, [sp, #88]
  40e94c:	str	q0, [x20, #16]
  40e950:	b	40e95c <__fxstatat@plt+0xb86c>
  40e954:	add	x0, x20, #0x10
  40e958:	bl	412550 <__fxstatat@plt+0xf460>
  40e95c:	sub	x20, x29, #0x20
  40e960:	ldr	w8, [sp, #16]
  40e964:	and	w8, w8, #0xf000
  40e968:	cmp	w8, #0xa, lsl #12
  40e96c:	b.ne	40e97c <__fxstatat@plt+0xb88c>  // b.any
  40e970:	bl	403040 <__errno_location@plt>
  40e974:	mov	w8, #0x26                  	// #38
  40e978:	b	40e754 <__fxstatat@plt+0xb664>
  40e97c:	mov	w0, #0xffffffff            	// #-1
  40e980:	mov	x1, x19
  40e984:	mov	x2, x20
  40e988:	bl	40e23c <__fxstatat@plt+0xb14c>
  40e98c:	mov	w22, w0
  40e990:	b	40e75c <__fxstatat@plt+0xb66c>
  40e994:	sub	sp, sp, #0x30
  40e998:	stp	x29, x30, [sp, #32]
  40e99c:	ldp	q1, q0, [x3]
  40e9a0:	mov	x4, x2
  40e9a4:	mov	x5, sp
  40e9a8:	mov	x2, xzr
  40e9ac:	mov	w3, wzr
  40e9b0:	add	x29, sp, #0x20
  40e9b4:	stp	q1, q0, [sp]
  40e9b8:	bl	40e9c8 <__fxstatat@plt+0xb8d8>
  40e9bc:	ldp	x29, x30, [sp, #32]
  40e9c0:	add	sp, sp, #0x30
  40e9c4:	ret
  40e9c8:	sub	sp, sp, #0x60
  40e9cc:	stp	x29, x30, [sp, #32]
  40e9d0:	str	x23, [sp, #48]
  40e9d4:	stp	x22, x21, [sp, #64]
  40e9d8:	stp	x20, x19, [sp, #80]
  40e9dc:	ldp	q1, q0, [x5]
  40e9e0:	mov	w20, w1
  40e9e4:	mov	w23, w0
  40e9e8:	mov	x1, sp
  40e9ec:	mov	x0, x4
  40e9f0:	add	x29, sp, #0x20
  40e9f4:	mov	w21, w3
  40e9f8:	mov	x22, x2
  40e9fc:	stp	q1, q0, [sp]
  40ea00:	bl	40f5f0 <__fxstatat@plt+0xc500>
  40ea04:	cbz	x0, 40ea6c <__fxstatat@plt+0xb97c>
  40ea08:	mov	x19, x0
  40ea0c:	cbz	x22, 40ea34 <__fxstatat@plt+0xb944>
  40ea10:	adrp	x4, 414000 <__fxstatat@plt+0x10f10>
  40ea14:	add	x4, x4, #0xcb9
  40ea18:	mov	w0, w23
  40ea1c:	mov	w1, w20
  40ea20:	mov	x2, x22
  40ea24:	mov	w3, w21
  40ea28:	mov	x5, x19
  40ea2c:	bl	4030b0 <error_at_line@plt>
  40ea30:	b	40ea4c <__fxstatat@plt+0xb95c>
  40ea34:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40ea38:	add	x2, x2, #0xcb9
  40ea3c:	mov	w0, w23
  40ea40:	mov	w1, w20
  40ea44:	mov	x3, x19
  40ea48:	bl	402950 <error@plt>
  40ea4c:	mov	x0, x19
  40ea50:	bl	402e10 <free@plt>
  40ea54:	ldp	x20, x19, [sp, #80]
  40ea58:	ldp	x22, x21, [sp, #64]
  40ea5c:	ldr	x23, [sp, #48]
  40ea60:	ldp	x29, x30, [sp, #32]
  40ea64:	add	sp, sp, #0x60
  40ea68:	ret
  40ea6c:	bl	403040 <__errno_location@plt>
  40ea70:	ldr	w19, [x0]
  40ea74:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ea78:	add	x1, x1, #0x6c0
  40ea7c:	mov	w2, #0x5                   	// #5
  40ea80:	mov	x0, xzr
  40ea84:	bl	402f90 <dcgettext@plt>
  40ea88:	mov	x2, x0
  40ea8c:	mov	w0, wzr
  40ea90:	mov	w1, w19
  40ea94:	bl	402950 <error@plt>
  40ea98:	bl	402cf0 <abort@plt>
  40ea9c:	sub	sp, sp, #0x50
  40eaa0:	str	x21, [sp, #48]
  40eaa4:	stp	x20, x19, [sp, #64]
  40eaa8:	mov	x21, x5
  40eaac:	mov	x20, x4
  40eab0:	mov	x5, x3
  40eab4:	mov	x4, x2
  40eab8:	mov	x19, x0
  40eabc:	stp	x29, x30, [sp, #32]
  40eac0:	add	x29, sp, #0x20
  40eac4:	cbz	x1, 40eae4 <__fxstatat@plt+0xb9f4>
  40eac8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40eacc:	mov	x3, x1
  40ead0:	add	x2, x2, #0x6ea
  40ead4:	mov	w1, #0x1                   	// #1
  40ead8:	mov	x0, x19
  40eadc:	bl	402d90 <__fprintf_chk@plt>
  40eae0:	b	40eb00 <__fxstatat@plt+0xba10>
  40eae4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40eae8:	add	x2, x2, #0x6f6
  40eaec:	mov	w1, #0x1                   	// #1
  40eaf0:	mov	x0, x19
  40eaf4:	mov	x3, x4
  40eaf8:	mov	x4, x5
  40eafc:	bl	402d90 <__fprintf_chk@plt>
  40eb00:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eb04:	add	x1, x1, #0x6fd
  40eb08:	mov	w2, #0x5                   	// #5
  40eb0c:	mov	x0, xzr
  40eb10:	bl	402f90 <dcgettext@plt>
  40eb14:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40eb18:	mov	x3, x0
  40eb1c:	add	x2, x2, #0x9b2
  40eb20:	mov	w1, #0x1                   	// #1
  40eb24:	mov	w4, #0x7e3                 	// #2019
  40eb28:	mov	x0, x19
  40eb2c:	bl	402d90 <__fprintf_chk@plt>
  40eb30:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eb34:	add	x1, x1, #0x701
  40eb38:	mov	w2, #0x5                   	// #5
  40eb3c:	mov	x0, xzr
  40eb40:	bl	402f90 <dcgettext@plt>
  40eb44:	mov	x1, x19
  40eb48:	bl	402fa0 <fputs_unlocked@plt>
  40eb4c:	cmp	x21, #0x9
  40eb50:	b.hi	40eba4 <__fxstatat@plt+0xbab4>  // b.pmore
  40eb54:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40eb58:	add	x8, x8, #0x6e0
  40eb5c:	adr	x9, 40eb6c <__fxstatat@plt+0xba7c>
  40eb60:	ldrb	w10, [x8, x21]
  40eb64:	add	x9, x9, x10, lsl #2
  40eb68:	br	x9
  40eb6c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eb70:	add	x1, x1, #0x7cd
  40eb74:	mov	w2, #0x5                   	// #5
  40eb78:	mov	x0, xzr
  40eb7c:	bl	402f90 <dcgettext@plt>
  40eb80:	ldr	x3, [x20]
  40eb84:	mov	x2, x0
  40eb88:	mov	x0, x19
  40eb8c:	ldp	x20, x19, [sp, #64]
  40eb90:	ldr	x21, [sp, #48]
  40eb94:	ldp	x29, x30, [sp, #32]
  40eb98:	mov	w1, #0x1                   	// #1
  40eb9c:	add	sp, sp, #0x50
  40eba0:	b	402d90 <__fprintf_chk@plt>
  40eba4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eba8:	add	x1, x1, #0x90c
  40ebac:	b	40ed08 <__fxstatat@plt+0xbc18>
  40ebb0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ebb4:	add	x1, x1, #0x7dd
  40ebb8:	mov	w2, #0x5                   	// #5
  40ebbc:	mov	x0, xzr
  40ebc0:	bl	402f90 <dcgettext@plt>
  40ebc4:	ldp	x3, x4, [x20]
  40ebc8:	mov	x2, x0
  40ebcc:	mov	x0, x19
  40ebd0:	ldp	x20, x19, [sp, #64]
  40ebd4:	ldr	x21, [sp, #48]
  40ebd8:	ldp	x29, x30, [sp, #32]
  40ebdc:	mov	w1, #0x1                   	// #1
  40ebe0:	add	sp, sp, #0x50
  40ebe4:	b	402d90 <__fprintf_chk@plt>
  40ebe8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ebec:	add	x1, x1, #0x7f4
  40ebf0:	mov	w2, #0x5                   	// #5
  40ebf4:	mov	x0, xzr
  40ebf8:	bl	402f90 <dcgettext@plt>
  40ebfc:	ldp	x3, x4, [x20]
  40ec00:	ldr	x5, [x20, #16]
  40ec04:	mov	x2, x0
  40ec08:	mov	x0, x19
  40ec0c:	ldp	x20, x19, [sp, #64]
  40ec10:	ldr	x21, [sp, #48]
  40ec14:	ldp	x29, x30, [sp, #32]
  40ec18:	mov	w1, #0x1                   	// #1
  40ec1c:	add	sp, sp, #0x50
  40ec20:	b	402d90 <__fprintf_chk@plt>
  40ec24:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ec28:	add	x1, x1, #0x810
  40ec2c:	mov	w2, #0x5                   	// #5
  40ec30:	mov	x0, xzr
  40ec34:	bl	402f90 <dcgettext@plt>
  40ec38:	ldp	x3, x4, [x20]
  40ec3c:	ldp	x5, x6, [x20, #16]
  40ec40:	mov	x2, x0
  40ec44:	mov	x0, x19
  40ec48:	ldp	x20, x19, [sp, #64]
  40ec4c:	ldr	x21, [sp, #48]
  40ec50:	ldp	x29, x30, [sp, #32]
  40ec54:	mov	w1, #0x1                   	// #1
  40ec58:	add	sp, sp, #0x50
  40ec5c:	b	402d90 <__fprintf_chk@plt>
  40ec60:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ec64:	add	x1, x1, #0x830
  40ec68:	mov	w2, #0x5                   	// #5
  40ec6c:	mov	x0, xzr
  40ec70:	bl	402f90 <dcgettext@plt>
  40ec74:	ldp	x3, x4, [x20]
  40ec78:	ldp	x5, x6, [x20, #16]
  40ec7c:	ldr	x7, [x20, #32]
  40ec80:	mov	x2, x0
  40ec84:	mov	x0, x19
  40ec88:	ldp	x20, x19, [sp, #64]
  40ec8c:	ldr	x21, [sp, #48]
  40ec90:	ldp	x29, x30, [sp, #32]
  40ec94:	mov	w1, #0x1                   	// #1
  40ec98:	add	sp, sp, #0x50
  40ec9c:	b	402d90 <__fprintf_chk@plt>
  40eca0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eca4:	add	x1, x1, #0x854
  40eca8:	mov	w2, #0x5                   	// #5
  40ecac:	mov	x0, xzr
  40ecb0:	bl	402f90 <dcgettext@plt>
  40ecb4:	ldp	x3, x4, [x20]
  40ecb8:	ldp	x5, x6, [x20, #16]
  40ecbc:	ldp	x7, x8, [x20, #32]
  40ecc0:	mov	x2, x0
  40ecc4:	b	40ecf4 <__fxstatat@plt+0xbc04>
  40ecc8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40eccc:	add	x1, x1, #0x87c
  40ecd0:	mov	w2, #0x5                   	// #5
  40ecd4:	mov	x0, xzr
  40ecd8:	bl	402f90 <dcgettext@plt>
  40ecdc:	ldr	x9, [x20, #48]
  40ece0:	ldp	x3, x4, [x20]
  40ece4:	ldp	x5, x6, [x20, #16]
  40ece8:	ldp	x7, x8, [x20, #32]
  40ecec:	mov	x2, x0
  40ecf0:	str	x9, [sp, #8]
  40ecf4:	mov	w1, #0x1                   	// #1
  40ecf8:	str	x8, [sp]
  40ecfc:	b	40ed6c <__fxstatat@plt+0xbc7c>
  40ed00:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ed04:	add	x1, x1, #0x8d8
  40ed08:	mov	w2, #0x5                   	// #5
  40ed0c:	mov	x0, xzr
  40ed10:	bl	402f90 <dcgettext@plt>
  40ed14:	ldp	x8, x9, [x20, #56]
  40ed18:	ldp	x3, x4, [x20]
  40ed1c:	ldp	x5, x6, [x20, #16]
  40ed20:	ldr	x7, [x20, #32]
  40ed24:	ldur	q0, [x20, #40]
  40ed28:	mov	x2, x0
  40ed2c:	str	x9, [sp, #24]
  40ed30:	b	40ed60 <__fxstatat@plt+0xbc70>
  40ed34:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40ed38:	add	x1, x1, #0x8a8
  40ed3c:	mov	w2, #0x5                   	// #5
  40ed40:	mov	x0, xzr
  40ed44:	bl	402f90 <dcgettext@plt>
  40ed48:	ldp	x3, x4, [x20]
  40ed4c:	ldp	x5, x6, [x20, #16]
  40ed50:	ldr	x7, [x20, #32]
  40ed54:	ldur	q0, [x20, #40]
  40ed58:	ldr	x8, [x20, #56]
  40ed5c:	mov	x2, x0
  40ed60:	str	x8, [sp, #16]
  40ed64:	mov	w1, #0x1                   	// #1
  40ed68:	str	q0, [sp]
  40ed6c:	mov	x0, x19
  40ed70:	bl	402d90 <__fprintf_chk@plt>
  40ed74:	ldp	x20, x19, [sp, #64]
  40ed78:	ldr	x21, [sp, #48]
  40ed7c:	ldp	x29, x30, [sp, #32]
  40ed80:	add	sp, sp, #0x50
  40ed84:	ret
  40ed88:	mov	x8, xzr
  40ed8c:	ldr	x9, [x4, x8, lsl #3]
  40ed90:	add	x8, x8, #0x1
  40ed94:	cbnz	x9, 40ed8c <__fxstatat@plt+0xbc9c>
  40ed98:	sub	x5, x8, #0x1
  40ed9c:	b	40ea9c <__fxstatat@plt+0xb9ac>
  40eda0:	sub	sp, sp, #0x60
  40eda4:	stp	x29, x30, [sp, #80]
  40eda8:	ldr	w9, [x4, #24]
  40edac:	add	x29, sp, #0x50
  40edb0:	mov	w8, w9
  40edb4:	tbz	w9, #31, 40edd8 <__fxstatat@plt+0xbce8>
  40edb8:	add	w8, w9, #0x8
  40edbc:	cmn	w9, #0x8
  40edc0:	str	w8, [x4, #24]
  40edc4:	b.gt	40edd8 <__fxstatat@plt+0xbce8>
  40edc8:	ldr	x10, [x4, #8]
  40edcc:	sxtw	x9, w9
  40edd0:	add	x9, x10, x9
  40edd4:	b	40ede4 <__fxstatat@plt+0xbcf4>
  40edd8:	ldr	x9, [x4]
  40eddc:	add	x10, x9, #0x8
  40ede0:	str	x10, [x4]
  40ede4:	ldr	x9, [x9]
  40ede8:	str	x9, [sp]
  40edec:	cbz	x9, 40edfc <__fxstatat@plt+0xbd0c>
  40edf0:	tbnz	w8, #31, 40ee04 <__fxstatat@plt+0xbd14>
  40edf4:	mov	w9, w8
  40edf8:	b	40ee20 <__fxstatat@plt+0xbd30>
  40edfc:	mov	x5, xzr
  40ee00:	b	40f078 <__fxstatat@plt+0xbf88>
  40ee04:	add	w9, w8, #0x8
  40ee08:	cmn	w8, #0x8
  40ee0c:	str	w9, [x4, #24]
  40ee10:	b.gt	40ee20 <__fxstatat@plt+0xbd30>
  40ee14:	ldr	x10, [x4, #8]
  40ee18:	add	x8, x10, w8, sxtw
  40ee1c:	b	40ee2c <__fxstatat@plt+0xbd3c>
  40ee20:	ldr	x8, [x4]
  40ee24:	add	x10, x8, #0x8
  40ee28:	str	x10, [x4]
  40ee2c:	ldr	x8, [x8]
  40ee30:	str	x8, [sp, #8]
  40ee34:	cbz	x8, 40ee44 <__fxstatat@plt+0xbd54>
  40ee38:	tbnz	w9, #31, 40ee4c <__fxstatat@plt+0xbd5c>
  40ee3c:	mov	w8, w9
  40ee40:	b	40ee68 <__fxstatat@plt+0xbd78>
  40ee44:	mov	w5, #0x1                   	// #1
  40ee48:	b	40f078 <__fxstatat@plt+0xbf88>
  40ee4c:	add	w8, w9, #0x8
  40ee50:	cmn	w9, #0x8
  40ee54:	str	w8, [x4, #24]
  40ee58:	b.gt	40ee68 <__fxstatat@plt+0xbd78>
  40ee5c:	ldr	x10, [x4, #8]
  40ee60:	add	x9, x10, w9, sxtw
  40ee64:	b	40ee74 <__fxstatat@plt+0xbd84>
  40ee68:	ldr	x9, [x4]
  40ee6c:	add	x10, x9, #0x8
  40ee70:	str	x10, [x4]
  40ee74:	ldr	x9, [x9]
  40ee78:	str	x9, [sp, #16]
  40ee7c:	cbz	x9, 40ee8c <__fxstatat@plt+0xbd9c>
  40ee80:	tbnz	w8, #31, 40ee94 <__fxstatat@plt+0xbda4>
  40ee84:	mov	w9, w8
  40ee88:	b	40eeb0 <__fxstatat@plt+0xbdc0>
  40ee8c:	mov	w5, #0x2                   	// #2
  40ee90:	b	40f078 <__fxstatat@plt+0xbf88>
  40ee94:	add	w9, w8, #0x8
  40ee98:	cmn	w8, #0x8
  40ee9c:	str	w9, [x4, #24]
  40eea0:	b.gt	40eeb0 <__fxstatat@plt+0xbdc0>
  40eea4:	ldr	x10, [x4, #8]
  40eea8:	add	x8, x10, w8, sxtw
  40eeac:	b	40eebc <__fxstatat@plt+0xbdcc>
  40eeb0:	ldr	x8, [x4]
  40eeb4:	add	x10, x8, #0x8
  40eeb8:	str	x10, [x4]
  40eebc:	ldr	x8, [x8]
  40eec0:	str	x8, [sp, #24]
  40eec4:	cbz	x8, 40eed4 <__fxstatat@plt+0xbde4>
  40eec8:	tbnz	w9, #31, 40eedc <__fxstatat@plt+0xbdec>
  40eecc:	mov	w8, w9
  40eed0:	b	40eef8 <__fxstatat@plt+0xbe08>
  40eed4:	mov	w5, #0x3                   	// #3
  40eed8:	b	40f078 <__fxstatat@plt+0xbf88>
  40eedc:	add	w8, w9, #0x8
  40eee0:	cmn	w9, #0x8
  40eee4:	str	w8, [x4, #24]
  40eee8:	b.gt	40eef8 <__fxstatat@plt+0xbe08>
  40eeec:	ldr	x10, [x4, #8]
  40eef0:	add	x9, x10, w9, sxtw
  40eef4:	b	40ef04 <__fxstatat@plt+0xbe14>
  40eef8:	ldr	x9, [x4]
  40eefc:	add	x10, x9, #0x8
  40ef00:	str	x10, [x4]
  40ef04:	ldr	x9, [x9]
  40ef08:	str	x9, [sp, #32]
  40ef0c:	cbz	x9, 40ef1c <__fxstatat@plt+0xbe2c>
  40ef10:	tbnz	w8, #31, 40ef24 <__fxstatat@plt+0xbe34>
  40ef14:	mov	w9, w8
  40ef18:	b	40ef40 <__fxstatat@plt+0xbe50>
  40ef1c:	mov	w5, #0x4                   	// #4
  40ef20:	b	40f078 <__fxstatat@plt+0xbf88>
  40ef24:	add	w9, w8, #0x8
  40ef28:	cmn	w8, #0x8
  40ef2c:	str	w9, [x4, #24]
  40ef30:	b.gt	40ef40 <__fxstatat@plt+0xbe50>
  40ef34:	ldr	x10, [x4, #8]
  40ef38:	add	x8, x10, w8, sxtw
  40ef3c:	b	40ef4c <__fxstatat@plt+0xbe5c>
  40ef40:	ldr	x8, [x4]
  40ef44:	add	x10, x8, #0x8
  40ef48:	str	x10, [x4]
  40ef4c:	ldr	x8, [x8]
  40ef50:	str	x8, [sp, #40]
  40ef54:	cbz	x8, 40ef64 <__fxstatat@plt+0xbe74>
  40ef58:	tbnz	w9, #31, 40ef6c <__fxstatat@plt+0xbe7c>
  40ef5c:	mov	w8, w9
  40ef60:	b	40ef88 <__fxstatat@plt+0xbe98>
  40ef64:	mov	w5, #0x5                   	// #5
  40ef68:	b	40f078 <__fxstatat@plt+0xbf88>
  40ef6c:	add	w8, w9, #0x8
  40ef70:	cmn	w9, #0x8
  40ef74:	str	w8, [x4, #24]
  40ef78:	b.gt	40ef88 <__fxstatat@plt+0xbe98>
  40ef7c:	ldr	x10, [x4, #8]
  40ef80:	add	x9, x10, w9, sxtw
  40ef84:	b	40ef94 <__fxstatat@plt+0xbea4>
  40ef88:	ldr	x9, [x4]
  40ef8c:	add	x10, x9, #0x8
  40ef90:	str	x10, [x4]
  40ef94:	ldr	x9, [x9]
  40ef98:	str	x9, [sp, #48]
  40ef9c:	cbz	x9, 40efac <__fxstatat@plt+0xbebc>
  40efa0:	tbnz	w8, #31, 40efb4 <__fxstatat@plt+0xbec4>
  40efa4:	mov	w9, w8
  40efa8:	b	40efd0 <__fxstatat@plt+0xbee0>
  40efac:	mov	w5, #0x6                   	// #6
  40efb0:	b	40f078 <__fxstatat@plt+0xbf88>
  40efb4:	add	w9, w8, #0x8
  40efb8:	cmn	w8, #0x8
  40efbc:	str	w9, [x4, #24]
  40efc0:	b.gt	40efd0 <__fxstatat@plt+0xbee0>
  40efc4:	ldr	x10, [x4, #8]
  40efc8:	add	x8, x10, w8, sxtw
  40efcc:	b	40efdc <__fxstatat@plt+0xbeec>
  40efd0:	ldr	x8, [x4]
  40efd4:	add	x10, x8, #0x8
  40efd8:	str	x10, [x4]
  40efdc:	ldr	x8, [x8]
  40efe0:	str	x8, [sp, #56]
  40efe4:	cbz	x8, 40eff4 <__fxstatat@plt+0xbf04>
  40efe8:	tbnz	w9, #31, 40effc <__fxstatat@plt+0xbf0c>
  40efec:	mov	w8, w9
  40eff0:	b	40f018 <__fxstatat@plt+0xbf28>
  40eff4:	mov	w5, #0x7                   	// #7
  40eff8:	b	40f078 <__fxstatat@plt+0xbf88>
  40effc:	add	w8, w9, #0x8
  40f000:	cmn	w9, #0x8
  40f004:	str	w8, [x4, #24]
  40f008:	b.gt	40f018 <__fxstatat@plt+0xbf28>
  40f00c:	ldr	x10, [x4, #8]
  40f010:	add	x9, x10, w9, sxtw
  40f014:	b	40f024 <__fxstatat@plt+0xbf34>
  40f018:	ldr	x9, [x4]
  40f01c:	add	x10, x9, #0x8
  40f020:	str	x10, [x4]
  40f024:	ldr	x9, [x9]
  40f028:	str	x9, [sp, #64]
  40f02c:	cbz	x9, 40f074 <__fxstatat@plt+0xbf84>
  40f030:	tbz	w8, #31, 40f050 <__fxstatat@plt+0xbf60>
  40f034:	add	w9, w8, #0x8
  40f038:	cmn	w8, #0x8
  40f03c:	str	w9, [x4, #24]
  40f040:	b.gt	40f050 <__fxstatat@plt+0xbf60>
  40f044:	ldr	x9, [x4, #8]
  40f048:	add	x8, x9, w8, sxtw
  40f04c:	b	40f05c <__fxstatat@plt+0xbf6c>
  40f050:	ldr	x8, [x4]
  40f054:	add	x9, x8, #0x8
  40f058:	str	x9, [x4]
  40f05c:	ldr	x8, [x8]
  40f060:	str	x8, [sp, #72]
  40f064:	cmp	x8, #0x0
  40f068:	mov	w8, #0x9                   	// #9
  40f06c:	cinc	x5, x8, ne  // ne = any
  40f070:	b	40f078 <__fxstatat@plt+0xbf88>
  40f074:	mov	w5, #0x8                   	// #8
  40f078:	mov	x4, sp
  40f07c:	bl	40ea9c <__fxstatat@plt+0xb9ac>
  40f080:	ldp	x29, x30, [sp, #80]
  40f084:	add	sp, sp, #0x60
  40f088:	ret
  40f08c:	sub	sp, sp, #0xf0
  40f090:	stp	x29, x30, [sp, #224]
  40f094:	add	x29, sp, #0xe0
  40f098:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f09c:	mov	x9, sp
  40f0a0:	sub	x10, x29, #0x60
  40f0a4:	movk	x8, #0xff80, lsl #32
  40f0a8:	add	x11, x29, #0x10
  40f0ac:	add	x9, x9, #0x80
  40f0b0:	add	x10, x10, #0x20
  40f0b4:	stp	x9, x8, [x29, #-16]
  40f0b8:	stp	x11, x10, [x29, #-32]
  40f0bc:	stp	x4, x5, [x29, #-96]
  40f0c0:	stp	x6, x7, [x29, #-80]
  40f0c4:	stp	q0, q1, [sp]
  40f0c8:	ldp	q0, q1, [x29, #-32]
  40f0cc:	sub	x4, x29, #0x40
  40f0d0:	stp	q2, q3, [sp, #32]
  40f0d4:	stp	q4, q5, [sp, #64]
  40f0d8:	stp	q6, q7, [sp, #96]
  40f0dc:	stp	q0, q1, [x29, #-64]
  40f0e0:	bl	40eda0 <__fxstatat@plt+0xbcb0>
  40f0e4:	ldp	x29, x30, [sp, #224]
  40f0e8:	add	sp, sp, #0xf0
  40f0ec:	ret
  40f0f0:	stp	x29, x30, [sp, #-16]!
  40f0f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f0f8:	add	x1, x1, #0x948
  40f0fc:	mov	w2, #0x5                   	// #5
  40f100:	mov	x0, xzr
  40f104:	mov	x29, sp
  40f108:	bl	402f90 <dcgettext@plt>
  40f10c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40f110:	mov	x1, x0
  40f114:	add	x2, x2, #0x8e1
  40f118:	mov	w0, #0x1                   	// #1
  40f11c:	bl	402ba0 <__printf_chk@plt>
  40f120:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f124:	add	x1, x1, #0x95d
  40f128:	mov	w2, #0x5                   	// #5
  40f12c:	mov	x0, xzr
  40f130:	bl	402f90 <dcgettext@plt>
  40f134:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40f138:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  40f13c:	mov	x1, x0
  40f140:	add	x2, x2, #0x8b
  40f144:	add	x3, x3, #0x446
  40f148:	mov	w0, #0x1                   	// #1
  40f14c:	bl	402ba0 <__printf_chk@plt>
  40f150:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f154:	add	x1, x1, #0x971
  40f158:	mov	w2, #0x5                   	// #5
  40f15c:	mov	x0, xzr
  40f160:	bl	402f90 <dcgettext@plt>
  40f164:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40f168:	ldr	x1, [x8, #1208]
  40f16c:	ldp	x29, x30, [sp], #16
  40f170:	b	402fa0 <fputs_unlocked@plt>
  40f174:	stp	x29, x30, [sp, #-32]!
  40f178:	str	x19, [sp, #16]
  40f17c:	adrp	x19, 426000 <__fxstatat@plt+0x22f10>
  40f180:	ldrb	w8, [x19, #2704]
  40f184:	mov	x29, sp
  40f188:	cmp	w8, #0x1
  40f18c:	b.ne	40f19c <__fxstatat@plt+0xc0ac>  // b.any
  40f190:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40f194:	ldrb	w8, [x8, #2708]
  40f198:	b	40f1b8 <__fxstatat@plt+0xc0c8>
  40f19c:	bl	402990 <geteuid@plt>
  40f1a0:	cmp	w0, #0x0
  40f1a4:	adrp	x9, 426000 <__fxstatat@plt+0x22f10>
  40f1a8:	mov	w10, #0x1                   	// #1
  40f1ac:	cset	w8, eq  // eq = none
  40f1b0:	strb	w8, [x9, #2708]
  40f1b4:	strb	w10, [x19, #2704]
  40f1b8:	ldr	x19, [sp, #16]
  40f1bc:	cmp	w8, #0x0
  40f1c0:	cset	w0, ne  // ne = any
  40f1c4:	ldp	x29, x30, [sp], #32
  40f1c8:	ret
  40f1cc:	stp	x29, x30, [sp, #-32]!
  40f1d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f1d4:	udiv	x8, x8, x1
  40f1d8:	cmp	x8, x0
  40f1dc:	str	x19, [sp, #16]
  40f1e0:	mov	x29, sp
  40f1e4:	b.cc	40f208 <__fxstatat@plt+0xc118>  // b.lo, b.ul, b.last
  40f1e8:	mul	x19, x1, x0
  40f1ec:	mov	x0, x19
  40f1f0:	bl	402b00 <malloc@plt>
  40f1f4:	cbz	x19, 40f1fc <__fxstatat@plt+0xc10c>
  40f1f8:	cbz	x0, 40f208 <__fxstatat@plt+0xc118>
  40f1fc:	ldr	x19, [sp, #16]
  40f200:	ldp	x29, x30, [sp], #32
  40f204:	ret
  40f208:	bl	40f520 <__fxstatat@plt+0xc430>
  40f20c:	stp	x29, x30, [sp, #-32]!
  40f210:	str	x19, [sp, #16]
  40f214:	mov	x29, sp
  40f218:	mov	x19, x0
  40f21c:	bl	402b00 <malloc@plt>
  40f220:	cbz	x19, 40f228 <__fxstatat@plt+0xc138>
  40f224:	cbz	x0, 40f234 <__fxstatat@plt+0xc144>
  40f228:	ldr	x19, [sp, #16]
  40f22c:	ldp	x29, x30, [sp], #32
  40f230:	ret
  40f234:	bl	40f520 <__fxstatat@plt+0xc430>
  40f238:	stp	x29, x30, [sp, #-32]!
  40f23c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f240:	udiv	x8, x8, x2
  40f244:	cmp	x8, x1
  40f248:	str	x19, [sp, #16]
  40f24c:	mov	x29, sp
  40f250:	b.cc	40f288 <__fxstatat@plt+0xc198>  // b.lo, b.ul, b.last
  40f254:	mul	x19, x2, x1
  40f258:	cbz	x0, 40f26c <__fxstatat@plt+0xc17c>
  40f25c:	cbnz	x19, 40f26c <__fxstatat@plt+0xc17c>
  40f260:	bl	402e10 <free@plt>
  40f264:	mov	x0, xzr
  40f268:	b	40f27c <__fxstatat@plt+0xc18c>
  40f26c:	mov	x1, x19
  40f270:	bl	402c40 <realloc@plt>
  40f274:	cbz	x19, 40f27c <__fxstatat@plt+0xc18c>
  40f278:	cbz	x0, 40f288 <__fxstatat@plt+0xc198>
  40f27c:	ldr	x19, [sp, #16]
  40f280:	ldp	x29, x30, [sp], #32
  40f284:	ret
  40f288:	bl	40f520 <__fxstatat@plt+0xc430>
  40f28c:	stp	x29, x30, [sp, #-32]!
  40f290:	str	x19, [sp, #16]
  40f294:	mov	x19, x1
  40f298:	mov	x29, sp
  40f29c:	cbz	x0, 40f2b0 <__fxstatat@plt+0xc1c0>
  40f2a0:	cbnz	x19, 40f2b0 <__fxstatat@plt+0xc1c0>
  40f2a4:	bl	402e10 <free@plt>
  40f2a8:	mov	x0, xzr
  40f2ac:	b	40f2c0 <__fxstatat@plt+0xc1d0>
  40f2b0:	mov	x1, x19
  40f2b4:	bl	402c40 <realloc@plt>
  40f2b8:	cbz	x19, 40f2c0 <__fxstatat@plt+0xc1d0>
  40f2bc:	cbz	x0, 40f2cc <__fxstatat@plt+0xc1dc>
  40f2c0:	ldr	x19, [sp, #16]
  40f2c4:	ldp	x29, x30, [sp], #32
  40f2c8:	ret
  40f2cc:	bl	40f520 <__fxstatat@plt+0xc430>
  40f2d0:	stp	x29, x30, [sp, #-32]!
  40f2d4:	ldr	x8, [x1]
  40f2d8:	str	x19, [sp, #16]
  40f2dc:	mov	x29, sp
  40f2e0:	cbz	x0, 40f318 <__fxstatat@plt+0xc228>
  40f2e4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40f2e8:	movk	x9, #0x5554
  40f2ec:	udiv	x9, x9, x2
  40f2f0:	cmp	x9, x8
  40f2f4:	b.ls	40f360 <__fxstatat@plt+0xc270>  // b.plast
  40f2f8:	add	x8, x8, x8, lsr #1
  40f2fc:	add	x8, x8, #0x1
  40f300:	mul	x19, x8, x2
  40f304:	str	x8, [x1]
  40f308:	cbnz	x19, 40f344 <__fxstatat@plt+0xc254>
  40f30c:	bl	402e10 <free@plt>
  40f310:	mov	x0, xzr
  40f314:	b	40f354 <__fxstatat@plt+0xc264>
  40f318:	cbnz	x8, 40f32c <__fxstatat@plt+0xc23c>
  40f31c:	mov	w8, #0x80                  	// #128
  40f320:	udiv	x8, x8, x2
  40f324:	cmp	x2, #0x80
  40f328:	cinc	x8, x8, hi  // hi = pmore
  40f32c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40f330:	udiv	x9, x9, x2
  40f334:	cmp	x9, x8
  40f338:	b.cc	40f360 <__fxstatat@plt+0xc270>  // b.lo, b.ul, b.last
  40f33c:	mul	x19, x8, x2
  40f340:	str	x8, [x1]
  40f344:	mov	x1, x19
  40f348:	bl	402c40 <realloc@plt>
  40f34c:	cbz	x19, 40f354 <__fxstatat@plt+0xc264>
  40f350:	cbz	x0, 40f360 <__fxstatat@plt+0xc270>
  40f354:	ldr	x19, [sp, #16]
  40f358:	ldp	x29, x30, [sp], #32
  40f35c:	ret
  40f360:	bl	40f520 <__fxstatat@plt+0xc430>
  40f364:	stp	x29, x30, [sp, #-32]!
  40f368:	str	x19, [sp, #16]
  40f36c:	mov	x29, sp
  40f370:	mov	x19, x0
  40f374:	bl	402b00 <malloc@plt>
  40f378:	cbz	x19, 40f380 <__fxstatat@plt+0xc290>
  40f37c:	cbz	x0, 40f38c <__fxstatat@plt+0xc29c>
  40f380:	ldr	x19, [sp, #16]
  40f384:	ldp	x29, x30, [sp], #32
  40f388:	ret
  40f38c:	bl	40f520 <__fxstatat@plt+0xc430>
  40f390:	stp	x29, x30, [sp, #-32]!
  40f394:	str	x19, [sp, #16]
  40f398:	ldr	x19, [x1]
  40f39c:	mov	x29, sp
  40f3a0:	cbz	x0, 40f3d0 <__fxstatat@plt+0xc2e0>
  40f3a4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40f3a8:	movk	x8, #0x5554
  40f3ac:	cmp	x19, x8
  40f3b0:	b.cs	40f400 <__fxstatat@plt+0xc310>  // b.hs, b.nlast
  40f3b4:	add	x8, x19, x19, lsr #1
  40f3b8:	adds	x19, x8, #0x1
  40f3bc:	str	x19, [x1]
  40f3c0:	b.ne	40f3e4 <__fxstatat@plt+0xc2f4>  // b.any
  40f3c4:	bl	402e10 <free@plt>
  40f3c8:	mov	x0, xzr
  40f3cc:	b	40f3f4 <__fxstatat@plt+0xc304>
  40f3d0:	cbz	x19, 40f3dc <__fxstatat@plt+0xc2ec>
  40f3d4:	tbz	x19, #63, 40f3e0 <__fxstatat@plt+0xc2f0>
  40f3d8:	b	40f400 <__fxstatat@plt+0xc310>
  40f3dc:	mov	w19, #0x80                  	// #128
  40f3e0:	str	x19, [x1]
  40f3e4:	mov	x1, x19
  40f3e8:	bl	402c40 <realloc@plt>
  40f3ec:	cbz	x19, 40f3f4 <__fxstatat@plt+0xc304>
  40f3f0:	cbz	x0, 40f400 <__fxstatat@plt+0xc310>
  40f3f4:	ldr	x19, [sp, #16]
  40f3f8:	ldp	x29, x30, [sp], #32
  40f3fc:	ret
  40f400:	bl	40f520 <__fxstatat@plt+0xc430>
  40f404:	stp	x29, x30, [sp, #-32]!
  40f408:	stp	x20, x19, [sp, #16]
  40f40c:	mov	x29, sp
  40f410:	mov	x19, x0
  40f414:	bl	402b00 <malloc@plt>
  40f418:	mov	x20, x0
  40f41c:	cbz	x19, 40f424 <__fxstatat@plt+0xc334>
  40f420:	cbz	x20, 40f444 <__fxstatat@plt+0xc354>
  40f424:	mov	x0, x20
  40f428:	mov	w1, wzr
  40f42c:	mov	x2, x19
  40f430:	bl	402bd0 <memset@plt>
  40f434:	mov	x0, x20
  40f438:	ldp	x20, x19, [sp, #16]
  40f43c:	ldp	x29, x30, [sp], #32
  40f440:	ret
  40f444:	bl	40f520 <__fxstatat@plt+0xc430>
  40f448:	stp	x29, x30, [sp, #-16]!
  40f44c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f450:	udiv	x8, x8, x1
  40f454:	cmp	x8, x0
  40f458:	mov	x29, sp
  40f45c:	b.cc	40f470 <__fxstatat@plt+0xc380>  // b.lo, b.ul, b.last
  40f460:	bl	40f830 <__fxstatat@plt+0xc740>
  40f464:	cbz	x0, 40f470 <__fxstatat@plt+0xc380>
  40f468:	ldp	x29, x30, [sp], #16
  40f46c:	ret
  40f470:	bl	40f520 <__fxstatat@plt+0xc430>
  40f474:	stp	x29, x30, [sp, #-48]!
  40f478:	stp	x20, x19, [sp, #32]
  40f47c:	mov	x20, x0
  40f480:	mov	x0, x1
  40f484:	str	x21, [sp, #16]
  40f488:	mov	x29, sp
  40f48c:	mov	x19, x1
  40f490:	bl	402b00 <malloc@plt>
  40f494:	mov	x21, x0
  40f498:	cbz	x19, 40f4a0 <__fxstatat@plt+0xc3b0>
  40f49c:	cbz	x21, 40f4c4 <__fxstatat@plt+0xc3d4>
  40f4a0:	mov	x0, x21
  40f4a4:	mov	x1, x20
  40f4a8:	mov	x2, x19
  40f4ac:	bl	4028f0 <memcpy@plt>
  40f4b0:	mov	x0, x21
  40f4b4:	ldp	x20, x19, [sp, #32]
  40f4b8:	ldr	x21, [sp, #16]
  40f4bc:	ldp	x29, x30, [sp], #48
  40f4c0:	ret
  40f4c4:	bl	40f520 <__fxstatat@plt+0xc430>
  40f4c8:	stp	x29, x30, [sp, #-48]!
  40f4cc:	str	x21, [sp, #16]
  40f4d0:	stp	x20, x19, [sp, #32]
  40f4d4:	mov	x29, sp
  40f4d8:	mov	x19, x0
  40f4dc:	bl	402920 <strlen@plt>
  40f4e0:	add	x20, x0, #0x1
  40f4e4:	mov	x0, x20
  40f4e8:	bl	402b00 <malloc@plt>
  40f4ec:	mov	x21, x0
  40f4f0:	cbz	x20, 40f4f8 <__fxstatat@plt+0xc408>
  40f4f4:	cbz	x21, 40f51c <__fxstatat@plt+0xc42c>
  40f4f8:	mov	x0, x21
  40f4fc:	mov	x1, x19
  40f500:	mov	x2, x20
  40f504:	bl	4028f0 <memcpy@plt>
  40f508:	mov	x0, x21
  40f50c:	ldp	x20, x19, [sp, #32]
  40f510:	ldr	x21, [sp, #16]
  40f514:	ldp	x29, x30, [sp], #48
  40f518:	ret
  40f51c:	bl	40f520 <__fxstatat@plt+0xc430>
  40f520:	stp	x29, x30, [sp, #-32]!
  40f524:	str	x19, [sp, #16]
  40f528:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40f52c:	ldr	w19, [x8, #1072]
  40f530:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f534:	add	x1, x1, #0x9e1
  40f538:	mov	w2, #0x5                   	// #5
  40f53c:	mov	x0, xzr
  40f540:	mov	x29, sp
  40f544:	bl	402f90 <dcgettext@plt>
  40f548:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40f54c:	mov	x3, x0
  40f550:	add	x2, x2, #0xcb9
  40f554:	mov	w0, w19
  40f558:	mov	w1, wzr
  40f55c:	bl	402950 <error@plt>
  40f560:	bl	402cf0 <abort@plt>
  40f564:	stp	x29, x30, [sp, #-16]!
  40f568:	orr	w1, w1, #0x200
  40f56c:	mov	x29, sp
  40f570:	bl	40f9a0 <__fxstatat@plt+0xc8b0>
  40f574:	cbz	x0, 40f580 <__fxstatat@plt+0xc490>
  40f578:	ldp	x29, x30, [sp], #16
  40f57c:	ret
  40f580:	bl	403040 <__errno_location@plt>
  40f584:	ldr	w8, [x0]
  40f588:	cmp	w8, #0x16
  40f58c:	b.ne	40f5b0 <__fxstatat@plt+0xc4c0>  // b.any
  40f590:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40f594:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f598:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40f59c:	add	x0, x0, #0x9f2
  40f5a0:	add	x1, x1, #0xa02
  40f5a4:	add	x3, x3, #0xa0d
  40f5a8:	mov	w2, #0x29                  	// #41
  40f5ac:	bl	403030 <__assert_fail@plt>
  40f5b0:	bl	40f520 <__fxstatat@plt+0xc430>
  40f5b4:	ldr	w8, [x0, #72]
  40f5b8:	mov	w9, #0x11                  	// #17
  40f5bc:	and	w8, w8, w9
  40f5c0:	cmp	w8, #0x10
  40f5c4:	b.eq	40f5e0 <__fxstatat@plt+0xc4f0>  // b.none
  40f5c8:	cmp	w8, #0x11
  40f5cc:	b.ne	40f5e8 <__fxstatat@plt+0xc4f8>  // b.any
  40f5d0:	ldr	x8, [x1, #88]
  40f5d4:	cmp	x8, #0x0
  40f5d8:	cset	w0, ne  // ne = any
  40f5dc:	ret
  40f5e0:	mov	w0, #0x1                   	// #1
  40f5e4:	ret
  40f5e8:	mov	w0, wzr
  40f5ec:	ret
  40f5f0:	sub	sp, sp, #0x80
  40f5f4:	str	x23, [sp, #80]
  40f5f8:	mov	x2, x0
  40f5fc:	mov	x23, xzr
  40f600:	mov	x8, x0
  40f604:	stp	x29, x30, [sp, #64]
  40f608:	stp	x22, x21, [sp, #96]
  40f60c:	stp	x20, x19, [sp, #112]
  40f610:	add	x29, sp, #0x40
  40f614:	ldrb	w9, [x8]
  40f618:	cmp	w9, #0x25
  40f61c:	b.ne	40f638 <__fxstatat@plt+0xc548>  // b.any
  40f620:	ldrb	w9, [x8, #1]
  40f624:	cmp	w9, #0x73
  40f628:	b.ne	40f6ac <__fxstatat@plt+0xc5bc>  // b.any
  40f62c:	sub	x23, x23, #0x1
  40f630:	add	x8, x8, #0x2
  40f634:	b	40f614 <__fxstatat@plt+0xc524>
  40f638:	cbnz	w9, 40f6ac <__fxstatat@plt+0xc5bc>
  40f63c:	ldp	q1, q0, [x1]
  40f640:	stp	q1, q0, [sp]
  40f644:	stp	q1, q0, [sp, #32]
  40f648:	cbz	x23, 40f704 <__fxstatat@plt+0xc614>
  40f64c:	ldr	x20, [sp, #40]
  40f650:	ldr	w8, [sp, #56]
  40f654:	mov	x19, xzr
  40f658:	mov	x21, x23
  40f65c:	b	40f680 <__fxstatat@plt+0xc590>
  40f660:	add	x8, x20, w8, sxtw
  40f664:	ldr	x0, [x8]
  40f668:	bl	402920 <strlen@plt>
  40f66c:	adds	x8, x19, x0
  40f670:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40f674:	adds	x21, x21, #0x1
  40f678:	mov	w8, w22
  40f67c:	b.cs	40f6e8 <__fxstatat@plt+0xc5f8>  // b.hs, b.nlast
  40f680:	tbnz	w8, #31, 40f68c <__fxstatat@plt+0xc59c>
  40f684:	mov	w22, w8
  40f688:	b	40f69c <__fxstatat@plt+0xc5ac>
  40f68c:	add	w22, w8, #0x8
  40f690:	cmn	w8, #0x8
  40f694:	str	w22, [sp, #56]
  40f698:	b.le	40f660 <__fxstatat@plt+0xc570>
  40f69c:	ldr	x8, [sp, #32]
  40f6a0:	add	x9, x8, #0x8
  40f6a4:	str	x9, [sp, #32]
  40f6a8:	b	40f664 <__fxstatat@plt+0xc574>
  40f6ac:	ldp	q1, q0, [x1]
  40f6b0:	mov	x0, sp
  40f6b4:	add	x3, sp, #0x20
  40f6b8:	mov	w1, #0x1                   	// #1
  40f6bc:	stp	q1, q0, [sp, #32]
  40f6c0:	bl	402b40 <__vasprintf_chk@plt>
  40f6c4:	tbnz	w0, #31, 40f6d0 <__fxstatat@plt+0xc5e0>
  40f6c8:	ldr	x19, [sp]
  40f6cc:	b	40f790 <__fxstatat@plt+0xc6a0>
  40f6d0:	bl	403040 <__errno_location@plt>
  40f6d4:	ldr	w8, [x0]
  40f6d8:	cmp	w8, #0xc
  40f6dc:	b.eq	40f7ac <__fxstatat@plt+0xc6bc>  // b.none
  40f6e0:	mov	x19, xzr
  40f6e4:	b	40f790 <__fxstatat@plt+0xc6a0>
  40f6e8:	lsr	x8, x19, #31
  40f6ec:	cbz	x8, 40f71c <__fxstatat@plt+0xc62c>
  40f6f0:	bl	403040 <__errno_location@plt>
  40f6f4:	mov	w8, #0x4b                  	// #75
  40f6f8:	mov	x19, xzr
  40f6fc:	str	w8, [x0]
  40f700:	b	40f790 <__fxstatat@plt+0xc6a0>
  40f704:	mov	w0, #0x1                   	// #1
  40f708:	bl	40f20c <__fxstatat@plt+0xc11c>
  40f70c:	mov	x19, x0
  40f710:	mov	x20, x0
  40f714:	strb	wzr, [x0]
  40f718:	b	40f790 <__fxstatat@plt+0xc6a0>
  40f71c:	add	x0, x19, #0x1
  40f720:	bl	40f20c <__fxstatat@plt+0xc11c>
  40f724:	mov	x19, x0
  40f728:	mov	x20, x0
  40f72c:	b	40f768 <__fxstatat@plt+0xc678>
  40f730:	ldr	x8, [sp]
  40f734:	add	x9, x8, #0x8
  40f738:	str	x9, [sp]
  40f73c:	ldr	x21, [x8]
  40f740:	mov	x0, x21
  40f744:	bl	402920 <strlen@plt>
  40f748:	mov	x22, x0
  40f74c:	mov	x0, x20
  40f750:	mov	x1, x21
  40f754:	mov	x2, x22
  40f758:	bl	4028f0 <memcpy@plt>
  40f75c:	adds	x23, x23, #0x1
  40f760:	add	x20, x20, x22
  40f764:	b.cs	40f78c <__fxstatat@plt+0xc69c>  // b.hs, b.nlast
  40f768:	ldrsw	x8, [sp, #24]
  40f76c:	tbz	w8, #31, 40f730 <__fxstatat@plt+0xc640>
  40f770:	add	w9, w8, #0x8
  40f774:	cmn	w8, #0x8
  40f778:	str	w9, [sp, #24]
  40f77c:	b.gt	40f730 <__fxstatat@plt+0xc640>
  40f780:	ldr	x9, [sp, #8]
  40f784:	add	x8, x9, x8
  40f788:	b	40f73c <__fxstatat@plt+0xc64c>
  40f78c:	strb	wzr, [x20]
  40f790:	mov	x0, x19
  40f794:	ldp	x20, x19, [sp, #112]
  40f798:	ldp	x22, x21, [sp, #96]
  40f79c:	ldr	x23, [sp, #80]
  40f7a0:	ldp	x29, x30, [sp, #64]
  40f7a4:	add	sp, sp, #0x80
  40f7a8:	ret
  40f7ac:	bl	40f520 <__fxstatat@plt+0xc430>
  40f7b0:	sub	sp, sp, #0x30
  40f7b4:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  40f7b8:	ldr	x3, [x8, #1216]
  40f7bc:	stp	x29, x30, [sp, #16]
  40f7c0:	add	x29, sp, #0x10
  40f7c4:	add	x0, x29, #0x18
  40f7c8:	add	x1, sp, #0x8
  40f7cc:	mov	w2, #0xa                   	// #10
  40f7d0:	str	x19, [sp, #32]
  40f7d4:	str	xzr, [x29, #24]
  40f7d8:	str	xzr, [sp, #8]
  40f7dc:	bl	403070 <__getdelim@plt>
  40f7e0:	subs	x8, x0, #0x1
  40f7e4:	b.lt	40f810 <__fxstatat@plt+0xc720>  // b.tstop
  40f7e8:	ldr	x0, [x29, #24]
  40f7ec:	ldrb	w9, [x0, x8]
  40f7f0:	cmp	w9, #0xa
  40f7f4:	b.ne	40f800 <__fxstatat@plt+0xc710>  // b.any
  40f7f8:	strb	wzr, [x0, x8]
  40f7fc:	ldr	x0, [x29, #24]
  40f800:	bl	402970 <rpmatch@plt>
  40f804:	cmp	w0, #0x0
  40f808:	cset	w19, gt
  40f80c:	b	40f814 <__fxstatat@plt+0xc724>
  40f810:	mov	w19, wzr
  40f814:	ldr	x0, [x29, #24]
  40f818:	bl	402e10 <free@plt>
  40f81c:	mov	w0, w19
  40f820:	ldr	x19, [sp, #32]
  40f824:	ldp	x29, x30, [sp, #16]
  40f828:	add	sp, sp, #0x30
  40f82c:	ret
  40f830:	mov	x8, x1
  40f834:	mov	w1, #0x1                   	// #1
  40f838:	mov	w9, #0x1                   	// #1
  40f83c:	cbz	x0, 40f874 <__fxstatat@plt+0xc784>
  40f840:	cbz	x8, 40f874 <__fxstatat@plt+0xc784>
  40f844:	umulh	x10, x8, x0
  40f848:	mov	x1, x8
  40f84c:	mov	x9, x0
  40f850:	cbz	x10, 40f874 <__fxstatat@plt+0xc784>
  40f854:	stp	x29, x30, [sp, #-16]!
  40f858:	mov	x29, sp
  40f85c:	bl	403040 <__errno_location@plt>
  40f860:	mov	w8, #0xc                   	// #12
  40f864:	str	w8, [x0]
  40f868:	mov	x0, xzr
  40f86c:	ldp	x29, x30, [sp], #16
  40f870:	ret
  40f874:	mov	x0, x9
  40f878:	b	402c10 <calloc@plt>
  40f87c:	stp	x29, x30, [sp, #-32]!
  40f880:	str	x19, [sp, #16]
  40f884:	mov	x19, x0
  40f888:	mov	x29, sp
  40f88c:	cbz	x0, 40f8b4 <__fxstatat@plt+0xc7c4>
  40f890:	mov	x0, x19
  40f894:	bl	402fb0 <__freading@plt>
  40f898:	cbz	w0, 40f8b4 <__fxstatat@plt+0xc7c4>
  40f89c:	ldrb	w8, [x19, #1]
  40f8a0:	tbz	w8, #0, 40f8b4 <__fxstatat@plt+0xc7c4>
  40f8a4:	mov	w2, #0x1                   	// #1
  40f8a8:	mov	x0, x19
  40f8ac:	mov	x1, xzr
  40f8b0:	bl	40f904 <__fxstatat@plt+0xc814>
  40f8b4:	mov	x0, x19
  40f8b8:	ldr	x19, [sp, #16]
  40f8bc:	ldp	x29, x30, [sp], #32
  40f8c0:	b	402ee0 <fflush@plt>
  40f8c4:	ldp	x9, x8, [x0, #32]
  40f8c8:	cmp	x8, x9
  40f8cc:	b.ls	40f8d8 <__fxstatat@plt+0xc7e8>  // b.plast
  40f8d0:	mov	x0, xzr
  40f8d4:	ret
  40f8d8:	ldp	x9, x8, [x0, #8]
  40f8dc:	ldrb	w10, [x0, #1]
  40f8e0:	sub	x8, x8, x9
  40f8e4:	tbnz	w10, #0, 40f8f0 <__fxstatat@plt+0xc800>
  40f8e8:	add	x0, x8, xzr
  40f8ec:	ret
  40f8f0:	ldr	x9, [x0, #88]
  40f8f4:	ldr	x10, [x0, #72]
  40f8f8:	sub	x9, x9, x10
  40f8fc:	add	x0, x8, x9
  40f900:	ret
  40f904:	stp	x29, x30, [sp, #-48]!
  40f908:	str	x21, [sp, #16]
  40f90c:	stp	x20, x19, [sp, #32]
  40f910:	ldp	x9, x8, [x0, #8]
  40f914:	mov	w20, w2
  40f918:	mov	x19, x0
  40f91c:	mov	x21, x1
  40f920:	cmp	x8, x9
  40f924:	mov	x29, sp
  40f928:	b.ne	40f940 <__fxstatat@plt+0xc850>  // b.any
  40f92c:	ldp	x9, x8, [x19, #32]
  40f930:	cmp	x8, x9
  40f934:	b.ne	40f940 <__fxstatat@plt+0xc850>  // b.any
  40f938:	ldr	x8, [x19, #72]
  40f93c:	cbz	x8, 40f95c <__fxstatat@plt+0xc86c>
  40f940:	mov	x0, x19
  40f944:	mov	x1, x21
  40f948:	mov	w2, w20
  40f94c:	ldp	x20, x19, [sp, #32]
  40f950:	ldr	x21, [sp, #16]
  40f954:	ldp	x29, x30, [sp], #48
  40f958:	b	402e00 <fseeko@plt>
  40f95c:	mov	x0, x19
  40f960:	bl	402aa0 <fileno@plt>
  40f964:	mov	x1, x21
  40f968:	mov	w2, w20
  40f96c:	bl	402a60 <lseek@plt>
  40f970:	cmn	x0, #0x1
  40f974:	b.eq	40f990 <__fxstatat@plt+0xc8a0>  // b.none
  40f978:	ldr	w9, [x19]
  40f97c:	mov	x8, x0
  40f980:	mov	w0, wzr
  40f984:	str	x8, [x19, #144]
  40f988:	and	w9, w9, #0xffffffef
  40f98c:	str	w9, [x19]
  40f990:	ldp	x20, x19, [sp, #32]
  40f994:	ldr	x21, [sp, #16]
  40f998:	ldp	x29, x30, [sp], #48
  40f99c:	ret
  40f9a0:	sub	sp, sp, #0x80
  40f9a4:	cmp	w1, #0x1, lsl #12
  40f9a8:	stp	x29, x30, [sp, #32]
  40f9ac:	stp	x28, x27, [sp, #48]
  40f9b0:	stp	x26, x25, [sp, #64]
  40f9b4:	stp	x24, x23, [sp, #80]
  40f9b8:	stp	x22, x21, [sp, #96]
  40f9bc:	stp	x20, x19, [sp, #112]
  40f9c0:	add	x29, sp, #0x20
  40f9c4:	b.cs	40fa70 <__fxstatat@plt+0xc980>  // b.hs, b.nlast
  40f9c8:	mov	w8, #0x204                 	// #516
  40f9cc:	mov	w22, w1
  40f9d0:	bics	wzr, w8, w1
  40f9d4:	b.eq	40fa70 <__fxstatat@plt+0xc980>  // b.none
  40f9d8:	mov	w8, #0x12                  	// #18
  40f9dc:	tst	w22, w8
  40f9e0:	b.eq	40fa70 <__fxstatat@plt+0xc980>  // b.none
  40f9e4:	mov	x23, x0
  40f9e8:	mov	w0, #0x80                  	// #128
  40f9ec:	mov	x21, x2
  40f9f0:	bl	402b00 <malloc@plt>
  40f9f4:	mov	x19, x0
  40f9f8:	cbz	x0, 40fa80 <__fxstatat@plt+0xc990>
  40f9fc:	and	w8, w22, #0xfffffdff
  40fa00:	tst	w22, #0x2
  40fa04:	orr	w8, w8, #0x4
  40fa08:	movi	v0.2d, #0x0
  40fa0c:	csel	w8, w22, w8, eq  // eq = none
  40fa10:	stp	q0, q0, [x19, #64]
  40fa14:	str	w8, [x19, #72]
  40fa18:	mov	w8, #0xffffff9c            	// #-100
  40fa1c:	stp	q0, q0, [x19, #96]
  40fa20:	stp	q0, q0, [x19, #32]
  40fa24:	stp	q0, q0, [x19]
  40fa28:	str	x21, [x19, #64]
  40fa2c:	str	w8, [x19, #44]
  40fa30:	ldr	x8, [x23]
  40fa34:	cbz	x8, 40faa4 <__fxstatat@plt+0xc9b4>
  40fa38:	mov	x20, xzr
  40fa3c:	add	x24, x23, #0x8
  40fa40:	mov	x0, x8
  40fa44:	bl	402920 <strlen@plt>
  40fa48:	ldr	x8, [x24], #8
  40fa4c:	cmp	x0, x20
  40fa50:	csel	x20, x0, x20, hi  // hi = pmore
  40fa54:	cbnz	x8, 40fa40 <__fxstatat@plt+0xc950>
  40fa58:	add	x8, x20, #0x1
  40fa5c:	cmp	x8, #0x1, lsl #12
  40fa60:	mov	w8, #0x1000                	// #4096
  40fa64:	csinc	x8, x8, x20, ls  // ls = plast
  40fa68:	add	x0, x8, #0x100
  40fa6c:	b	40faa8 <__fxstatat@plt+0xc9b8>
  40fa70:	bl	403040 <__errno_location@plt>
  40fa74:	mov	w8, #0x16                  	// #22
  40fa78:	mov	x19, xzr
  40fa7c:	str	w8, [x0]
  40fa80:	mov	x0, x19
  40fa84:	ldp	x20, x19, [sp, #112]
  40fa88:	ldp	x22, x21, [sp, #96]
  40fa8c:	ldp	x24, x23, [sp, #80]
  40fa90:	ldp	x26, x25, [sp, #64]
  40fa94:	ldp	x28, x27, [sp, #48]
  40fa98:	ldp	x29, x30, [sp, #32]
  40fa9c:	add	sp, sp, #0x80
  40faa0:	ret
  40faa4:	mov	w0, #0x1100                	// #4352
  40faa8:	str	x0, [x19, #48]
  40faac:	bl	402b00 <malloc@plt>
  40fab0:	cbz	x0, 40fd28 <__fxstatat@plt+0xcc38>
  40fab4:	str	x0, [x19, #32]
  40fab8:	ldr	x26, [x23]
  40fabc:	mov	x24, x0
  40fac0:	cbz	x26, 40fb08 <__fxstatat@plt+0xca18>
  40fac4:	mov	w0, #0x100                 	// #256
  40fac8:	bl	402b00 <malloc@plt>
  40facc:	cbz	x0, 40fd2c <__fxstatat@plt+0xcc3c>
  40fad0:	mov	x28, x0
  40fad4:	mov	w8, #0x30000               	// #196608
  40fad8:	mov	x9, #0xffffffffffffffff    	// #-1
  40fadc:	mov	w10, #0xffffffff            	// #-1
  40fae0:	strb	wzr, [x0, #248]
  40fae4:	str	x24, [x0, #56]
  40fae8:	str	wzr, [x0, #64]
  40faec:	stp	xzr, xzr, [x0, #32]
  40faf0:	str	xzr, [x0, #24]
  40faf4:	stur	w8, [x0, #110]
  40faf8:	str	x19, [x0, #80]
  40fafc:	stp	x9, xzr, [x0, #88]
  40fb00:	str	w10, [x0, #104]
  40fb04:	b	40fb0c <__fxstatat@plt+0xca1c>
  40fb08:	mov	x28, xzr
  40fb0c:	cbz	x21, 40fb24 <__fxstatat@plt+0xca34>
  40fb10:	ldrb	w8, [x19, #73]
  40fb14:	ubfx	w8, w8, #2, #1
  40fb18:	mov	x24, xzr
  40fb1c:	cbnz	x26, 40fb30 <__fxstatat@plt+0xca40>
  40fb20:	b	40fc94 <__fxstatat@plt+0xcba4>
  40fb24:	mov	w8, #0x1                   	// #1
  40fb28:	mov	x24, xzr
  40fb2c:	cbz	x26, 40fc94 <__fxstatat@plt+0xcba4>
  40fb30:	mov	x25, xzr
  40fb34:	eor	w8, w8, #0x1
  40fb38:	str	xzr, [sp, #8]
  40fb3c:	stur	w8, [x29, #-4]
  40fb40:	str	x21, [sp, #16]
  40fb44:	b	40fb68 <__fxstatat@plt+0xca78>
  40fb48:	str	xzr, [x27, #16]
  40fb4c:	cbz	x24, 40fc64 <__fxstatat@plt+0xcb74>
  40fb50:	ldr	x8, [sp, #8]
  40fb54:	str	x27, [sp, #8]
  40fb58:	str	x27, [x8, #16]
  40fb5c:	ldr	x26, [x23, #8]!
  40fb60:	add	x25, x25, #0x1
  40fb64:	cbz	x26, 40fc74 <__fxstatat@plt+0xcb84>
  40fb68:	mov	x0, x26
  40fb6c:	mov	x21, x28
  40fb70:	bl	402920 <strlen@plt>
  40fb74:	mov	x28, x0
  40fb78:	tbnz	w22, #11, 40fbb4 <__fxstatat@plt+0xcac4>
  40fb7c:	cmp	x28, #0x3
  40fb80:	b.cc	40fbb4 <__fxstatat@plt+0xcac4>  // b.lo, b.ul, b.last
  40fb84:	add	x8, x28, x26
  40fb88:	ldurb	w8, [x8, #-1]
  40fb8c:	cmp	w8, #0x2f
  40fb90:	b.ne	40fbb4 <__fxstatat@plt+0xcac4>  // b.any
  40fb94:	sub	x8, x26, #0x2
  40fb98:	ldrb	w9, [x8, x28]
  40fb9c:	cmp	w9, #0x2f
  40fba0:	b.ne	40fbb4 <__fxstatat@plt+0xcac4>  // b.any
  40fba4:	sub	x28, x28, #0x1
  40fba8:	cmp	x28, #0x1
  40fbac:	b.hi	40fb98 <__fxstatat@plt+0xcaa8>  // b.pmore
  40fbb0:	mov	w28, #0x1                   	// #1
  40fbb4:	add	x8, x28, #0x100
  40fbb8:	and	x0, x8, #0xfffffffffffffff8
  40fbbc:	bl	402b00 <malloc@plt>
  40fbc0:	cbz	x0, 40fc6c <__fxstatat@plt+0xcb7c>
  40fbc4:	add	x20, x0, #0xf8
  40fbc8:	mov	x27, x0
  40fbcc:	mov	x0, x20
  40fbd0:	mov	x1, x26
  40fbd4:	mov	x2, x28
  40fbd8:	bl	4028f0 <memcpy@plt>
  40fbdc:	ldr	x8, [x19, #32]
  40fbe0:	mov	w9, #0x30000               	// #196608
  40fbe4:	strb	wzr, [x20, x28]
  40fbe8:	stur	w9, [x27, #110]
  40fbec:	ldur	w9, [x29, #-4]
  40fbf0:	cmp	x24, #0x0
  40fbf4:	stp	x20, x8, [x27, #48]
  40fbf8:	cset	w8, eq  // eq = none
  40fbfc:	stp	xzr, x28, [x27, #88]
  40fc00:	mov	x28, x21
  40fc04:	orr	w8, w9, w8
  40fc08:	str	wzr, [x27, #64]
  40fc0c:	stp	xzr, xzr, [x27, #24]
  40fc10:	str	x19, [x27, #80]
  40fc14:	str	x21, [x27, #8]
  40fc18:	str	xzr, [x27, #40]
  40fc1c:	tbnz	w8, #0, 40fc3c <__fxstatat@plt+0xcb4c>
  40fc20:	mov	w8, #0xb                   	// #11
  40fc24:	strh	w8, [x27, #108]
  40fc28:	mov	w8, #0x2                   	// #2
  40fc2c:	str	x8, [x27, #168]
  40fc30:	ldr	x21, [sp, #16]
  40fc34:	cbnz	x21, 40fc58 <__fxstatat@plt+0xcb68>
  40fc38:	b	40fb48 <__fxstatat@plt+0xca58>
  40fc3c:	mov	x0, x19
  40fc40:	mov	x1, x27
  40fc44:	mov	w2, wzr
  40fc48:	bl	40fde4 <__fxstatat@plt+0xccf4>
  40fc4c:	strh	w0, [x27, #108]
  40fc50:	ldr	x21, [sp, #16]
  40fc54:	cbz	x21, 40fb48 <__fxstatat@plt+0xca58>
  40fc58:	str	x24, [x27, #16]
  40fc5c:	mov	x24, x27
  40fc60:	b	40fb5c <__fxstatat@plt+0xca6c>
  40fc64:	str	x27, [sp, #8]
  40fc68:	b	40fc5c <__fxstatat@plt+0xcb6c>
  40fc6c:	mov	x28, x21
  40fc70:	b	40fd1c <__fxstatat@plt+0xcc2c>
  40fc74:	cbz	x21, 40fc94 <__fxstatat@plt+0xcba4>
  40fc78:	cmp	x25, #0x2
  40fc7c:	b.cc	40fc94 <__fxstatat@plt+0xcba4>  // b.lo, b.ul, b.last
  40fc80:	mov	x0, x19
  40fc84:	mov	x1, x24
  40fc88:	mov	x2, x25
  40fc8c:	bl	40ff74 <__fxstatat@plt+0xce84>
  40fc90:	mov	x24, x0
  40fc94:	mov	w0, #0x100                 	// #256
  40fc98:	bl	402b00 <malloc@plt>
  40fc9c:	cbz	x0, 40fd18 <__fxstatat@plt+0xcc28>
  40fca0:	ldrh	w8, [x19, #72]
  40fca4:	mov	w9, #0x102                 	// #258
  40fca8:	strb	wzr, [x0, #248]
  40fcac:	str	wzr, [x0, #64]
  40fcb0:	tst	w8, w9
  40fcb4:	mov	w8, #0x30000               	// #196608
  40fcb8:	stur	w8, [x0, #110]
  40fcbc:	mov	w8, #0x9                   	// #9
  40fcc0:	strh	w8, [x0, #108]
  40fcc4:	ldr	x8, [x19, #32]
  40fcc8:	stp	xzr, xzr, [x0, #32]
  40fccc:	str	x0, [x19]
  40fcd0:	stp	x24, xzr, [x0, #16]
  40fcd4:	str	x8, [x0, #56]
  40fcd8:	mov	w8, #0x1                   	// #1
  40fcdc:	str	x19, [x0, #80]
  40fce0:	stp	x8, xzr, [x0, #88]
  40fce4:	b.eq	40fd64 <__fxstatat@plt+0xcc74>  // b.none
  40fce8:	adrp	x2, 411000 <__fxstatat@plt+0xdf10>
  40fcec:	adrp	x3, 411000 <__fxstatat@plt+0xdf10>
  40fcf0:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  40fcf4:	add	x2, x2, #0x82c
  40fcf8:	add	x3, x3, #0x83c
  40fcfc:	add	x4, x4, #0xe10
  40fd00:	mov	w0, #0x1f                  	// #31
  40fd04:	mov	x1, xzr
  40fd08:	bl	40ab18 <__fxstatat@plt+0x7a28>
  40fd0c:	str	x0, [x19, #88]
  40fd10:	cbnz	x0, 40fd78 <__fxstatat@plt+0xcc88>
  40fd14:	b	40fd1c <__fxstatat@plt+0xcc2c>
  40fd18:	str	xzr, [x19]
  40fd1c:	cbnz	x24, 40fd54 <__fxstatat@plt+0xcc64>
  40fd20:	mov	x0, x28
  40fd24:	bl	402e10 <free@plt>
  40fd28:	ldr	x24, [x19, #32]
  40fd2c:	mov	x0, x24
  40fd30:	bl	402e10 <free@plt>
  40fd34:	mov	x0, x19
  40fd38:	bl	402e10 <free@plt>
  40fd3c:	mov	x19, xzr
  40fd40:	b	40fa80 <__fxstatat@plt+0xc990>
  40fd44:	mov	x0, x24
  40fd48:	bl	402e10 <free@plt>
  40fd4c:	mov	x24, x20
  40fd50:	cbz	x20, 40fd20 <__fxstatat@plt+0xcc30>
  40fd54:	ldp	x20, x0, [x24, #16]
  40fd58:	cbz	x0, 40fd44 <__fxstatat@plt+0xcc54>
  40fd5c:	bl	402c90 <closedir@plt>
  40fd60:	b	40fd44 <__fxstatat@plt+0xcc54>
  40fd64:	mov	w0, #0x20                  	// #32
  40fd68:	bl	402b00 <malloc@plt>
  40fd6c:	str	x0, [x19, #88]
  40fd70:	cbz	x0, 40fd1c <__fxstatat@plt+0xcc2c>
  40fd74:	bl	4123f8 <__fxstatat@plt+0xf308>
  40fd78:	ldr	w8, [x19, #72]
  40fd7c:	mov	w9, #0x204                 	// #516
  40fd80:	tst	w8, w9
  40fd84:	b.ne	40fdd4 <__fxstatat@plt+0xcce4>  // b.any
  40fd88:	mov	w2, #0x4900                	// #18688
  40fd8c:	lsr	w9, w8, #4
  40fd90:	movk	w2, #0x8, lsl #16
  40fd94:	bfi	w2, w9, #15, #1
  40fd98:	tbnz	w8, #9, 40fdb0 <__fxstatat@plt+0xccc0>
  40fd9c:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  40fda0:	add	x0, x0, #0x6ce
  40fda4:	mov	w1, w2
  40fda8:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  40fdac:	b	40fdc0 <__fxstatat@plt+0xccd0>
  40fdb0:	ldr	w0, [x19, #44]
  40fdb4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40fdb8:	add	x1, x1, #0x6ce
  40fdbc:	bl	41270c <__fxstatat@plt+0xf61c>
  40fdc0:	str	w0, [x19, #40]
  40fdc4:	tbz	w0, #31, 40fdd4 <__fxstatat@plt+0xcce4>
  40fdc8:	ldr	w8, [x19, #72]
  40fdcc:	orr	w8, w8, #0x4
  40fdd0:	str	w8, [x19, #72]
  40fdd4:	add	x0, x19, #0x60
  40fdd8:	mov	w1, #0xffffffff            	// #-1
  40fddc:	bl	412610 <__fxstatat@plt+0xf520>
  40fde0:	b	40fa80 <__fxstatat@plt+0xc990>
  40fde4:	stp	x29, x30, [sp, #-48]!
  40fde8:	stp	x20, x19, [sp, #32]
  40fdec:	ldr	x9, [x1, #88]
  40fdf0:	ldr	w8, [x0, #72]
  40fdf4:	str	x21, [sp, #16]
  40fdf8:	mov	x19, x1
  40fdfc:	mov	x21, x0
  40fe00:	mov	x29, sp
  40fe04:	cbz	x9, 40fe14 <__fxstatat@plt+0xcd24>
  40fe08:	add	x20, x19, #0x78
  40fe0c:	tbz	w2, #0, 40fe24 <__fxstatat@plt+0xcd34>
  40fe10:	b	40fe50 <__fxstatat@plt+0xcd60>
  40fe14:	and	w9, w8, #0x1
  40fe18:	orr	w2, w9, w2
  40fe1c:	add	x20, x19, #0x78
  40fe20:	tbnz	w2, #0, 40fe50 <__fxstatat@plt+0xcd60>
  40fe24:	tbnz	w8, #1, 40fe50 <__fxstatat@plt+0xcd60>
  40fe28:	ldr	w1, [x21, #44]
  40fe2c:	ldr	x2, [x19, #48]
  40fe30:	mov	w4, #0x100                 	// #256
  40fe34:	mov	w0, wzr
  40fe38:	mov	x3, x20
  40fe3c:	bl	4030f0 <__fxstatat@plt>
  40fe40:	cbz	w0, 40febc <__fxstatat@plt+0xcdcc>
  40fe44:	bl	403040 <__errno_location@plt>
  40fe48:	mov	x21, x0
  40fe4c:	b	40fe8c <__fxstatat@plt+0xcd9c>
  40fe50:	ldr	x1, [x19, #48]
  40fe54:	mov	w0, wzr
  40fe58:	mov	x2, x20
  40fe5c:	bl	403060 <__xstat@plt>
  40fe60:	cbz	w0, 40febc <__fxstatat@plt+0xcdcc>
  40fe64:	bl	403040 <__errno_location@plt>
  40fe68:	ldr	w8, [x0]
  40fe6c:	cmp	w8, #0x2
  40fe70:	b.ne	40fe90 <__fxstatat@plt+0xcda0>  // b.any
  40fe74:	ldr	x1, [x19, #48]
  40fe78:	mov	x21, x0
  40fe7c:	mov	w0, wzr
  40fe80:	mov	x2, x20
  40fe84:	bl	402f30 <__lxstat@plt>
  40fe88:	cbz	w0, 40ff54 <__fxstatat@plt+0xce64>
  40fe8c:	ldr	w8, [x21]
  40fe90:	movi	v0.2d, #0x0
  40fe94:	str	w8, [x19, #64]
  40fe98:	stp	q0, q0, [x20, #96]
  40fe9c:	stp	q0, q0, [x20, #64]
  40fea0:	stp	q0, q0, [x20, #32]
  40fea4:	stp	q0, q0, [x20]
  40fea8:	mov	w0, #0xa                   	// #10
  40feac:	ldp	x20, x19, [sp, #32]
  40feb0:	ldr	x21, [sp, #16]
  40feb4:	ldp	x29, x30, [sp], #48
  40feb8:	ret
  40febc:	ldr	w8, [x19, #136]
  40fec0:	and	w8, w8, #0xf000
  40fec4:	cmp	w8, #0xa, lsl #12
  40fec8:	b.eq	40ff08 <__fxstatat@plt+0xce18>  // b.none
  40fecc:	cmp	w8, #0x8, lsl #12
  40fed0:	b.eq	40ff10 <__fxstatat@plt+0xce20>  // b.none
  40fed4:	cmp	w8, #0x4, lsl #12
  40fed8:	b.ne	40ff18 <__fxstatat@plt+0xce28>  // b.any
  40fedc:	ldr	w8, [x19, #140]
  40fee0:	cmp	w8, #0x2
  40fee4:	b.cc	40ff20 <__fxstatat@plt+0xce30>  // b.lo, b.ul, b.last
  40fee8:	ldr	x9, [x19, #88]
  40feec:	cmp	x9, #0x1
  40fef0:	b.lt	40ff20 <__fxstatat@plt+0xce30>  // b.tstop
  40fef4:	ldr	w9, [x21, #72]
  40fef8:	mov	w10, #0x2                   	// #2
  40fefc:	bic	w9, w10, w9, lsr #4
  40ff00:	sub	w8, w8, w9
  40ff04:	b	40ff24 <__fxstatat@plt+0xce34>
  40ff08:	mov	w0, #0xc                   	// #12
  40ff0c:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff10:	mov	w0, #0x8                   	// #8
  40ff14:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff18:	mov	w0, #0x3                   	// #3
  40ff1c:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff20:	mov	w8, #0xffffffff            	// #-1
  40ff24:	ldrb	w9, [x19, #248]
  40ff28:	str	w8, [x19, #104]
  40ff2c:	cmp	w9, #0x2e
  40ff30:	b.ne	40ff4c <__fxstatat@plt+0xce5c>  // b.any
  40ff34:	ldrb	w8, [x19, #249]
  40ff38:	cbz	w8, 40ff60 <__fxstatat@plt+0xce70>
  40ff3c:	cmp	w8, #0x2e
  40ff40:	b.ne	40ff4c <__fxstatat@plt+0xce5c>  // b.any
  40ff44:	ldrb	w8, [x19, #250]
  40ff48:	cbz	w8, 40ff60 <__fxstatat@plt+0xce70>
  40ff4c:	mov	w0, #0x1                   	// #1
  40ff50:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff54:	str	wzr, [x21]
  40ff58:	mov	w0, #0xd                   	// #13
  40ff5c:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff60:	ldr	x8, [x19, #88]
  40ff64:	cmp	x8, #0x0
  40ff68:	mov	w8, #0x5                   	// #5
  40ff6c:	csinc	w0, w8, wzr, ne  // ne = any
  40ff70:	b	40feac <__fxstatat@plt+0xcdbc>
  40ff74:	stp	x29, x30, [sp, #-48]!
  40ff78:	stp	x22, x21, [sp, #16]
  40ff7c:	stp	x20, x19, [sp, #32]
  40ff80:	ldp	x8, x22, [x0, #56]
  40ff84:	mov	x21, x0
  40ff88:	mov	x20, x2
  40ff8c:	mov	x19, x1
  40ff90:	cmp	x8, x2
  40ff94:	mov	x29, sp
  40ff98:	b.cs	40ffc8 <__fxstatat@plt+0xced8>  // b.hs, b.nlast
  40ff9c:	add	x8, x20, #0x28
  40ffa0:	lsr	x9, x8, #61
  40ffa4:	str	x8, [x21, #56]
  40ffa8:	cbnz	x9, 410034 <__fxstatat@plt+0xcf44>
  40ffac:	ldr	x0, [x21, #16]
  40ffb0:	lsl	x1, x8, #3
  40ffb4:	bl	402c40 <realloc@plt>
  40ffb8:	cbz	x0, 410034 <__fxstatat@plt+0xcf44>
  40ffbc:	str	x0, [x21, #16]
  40ffc0:	cbnz	x19, 40ffd0 <__fxstatat@plt+0xcee0>
  40ffc4:	b	40ffe0 <__fxstatat@plt+0xcef0>
  40ffc8:	ldr	x0, [x21, #16]
  40ffcc:	cbz	x19, 40ffe0 <__fxstatat@plt+0xcef0>
  40ffd0:	str	x19, [x0], #8
  40ffd4:	ldr	x19, [x19, #16]
  40ffd8:	cbnz	x19, 40ffd0 <__fxstatat@plt+0xcee0>
  40ffdc:	ldr	x0, [x21, #16]
  40ffe0:	mov	w2, #0x8                   	// #8
  40ffe4:	mov	x1, x20
  40ffe8:	mov	x3, x22
  40ffec:	bl	402a20 <qsort@plt>
  40fff0:	ldr	x8, [x21, #16]
  40fff4:	cmp	x20, #0x1
  40fff8:	ldr	x19, [x8]
  40fffc:	mov	x9, x19
  410000:	b.eq	41002c <__fxstatat@plt+0xcf3c>  // b.none
  410004:	ldr	x10, [x8, #8]!
  410008:	subs	x9, x20, #0x2
  41000c:	str	x10, [x19, #16]
  410010:	b.eq	410028 <__fxstatat@plt+0xcf38>  // b.none
  410014:	ldr	x10, [x8]
  410018:	ldr	x11, [x8, #8]!
  41001c:	subs	x9, x9, #0x1
  410020:	str	x11, [x10, #16]
  410024:	b.ne	410014 <__fxstatat@plt+0xcf24>  // b.any
  410028:	ldr	x9, [x8]
  41002c:	str	xzr, [x9, #16]
  410030:	b	410044 <__fxstatat@plt+0xcf54>
  410034:	ldr	x0, [x21, #16]
  410038:	bl	402e10 <free@plt>
  41003c:	str	xzr, [x21, #16]
  410040:	str	xzr, [x21, #56]
  410044:	mov	x0, x19
  410048:	ldp	x20, x19, [sp, #32]
  41004c:	ldp	x22, x21, [sp, #16]
  410050:	ldp	x29, x30, [sp], #48
  410054:	ret
  410058:	stp	x29, x30, [sp, #-48]!
  41005c:	stp	x20, x19, [sp, #32]
  410060:	mov	x19, x0
  410064:	ldr	x0, [x0]
  410068:	str	x21, [sp, #16]
  41006c:	mov	x29, sp
  410070:	cbz	x0, 410088 <__fxstatat@plt+0xcf98>
  410074:	ldr	x8, [x0, #88]
  410078:	tbz	x8, #63, 4100f4 <__fxstatat@plt+0xd004>
  41007c:	mov	x20, x0
  410080:	mov	x0, x20
  410084:	bl	402e10 <free@plt>
  410088:	ldr	x20, [x19, #8]
  41008c:	cbnz	x20, 4100d4 <__fxstatat@plt+0xcfe4>
  410090:	ldr	x0, [x19, #16]
  410094:	bl	402e10 <free@plt>
  410098:	ldr	x0, [x19, #32]
  41009c:	bl	402e10 <free@plt>
  4100a0:	ldr	w8, [x19, #72]
  4100a4:	tbnz	w8, #9, 410104 <__fxstatat@plt+0xd014>
  4100a8:	tbnz	w8, #2, 410114 <__fxstatat@plt+0xd024>
  4100ac:	ldr	w0, [x19, #40]
  4100b0:	bl	402960 <fchdir@plt>
  4100b4:	cbz	w0, 41011c <__fxstatat@plt+0xd02c>
  4100b8:	bl	403040 <__errno_location@plt>
  4100bc:	ldr	w21, [x0]
  4100c0:	b	410120 <__fxstatat@plt+0xd030>
  4100c4:	mov	x0, x20
  4100c8:	bl	402e10 <free@plt>
  4100cc:	mov	x20, x21
  4100d0:	cbz	x21, 410090 <__fxstatat@plt+0xcfa0>
  4100d4:	ldp	x21, x0, [x20, #16]
  4100d8:	cbz	x0, 4100c4 <__fxstatat@plt+0xcfd4>
  4100dc:	bl	402c90 <closedir@plt>
  4100e0:	b	4100c4 <__fxstatat@plt+0xcfd4>
  4100e4:	bl	402e10 <free@plt>
  4100e8:	ldr	x8, [x20, #88]
  4100ec:	mov	x0, x20
  4100f0:	tbnz	x8, #63, 410080 <__fxstatat@plt+0xcf90>
  4100f4:	ldr	x20, [x0, #16]
  4100f8:	cbnz	x20, 4100e4 <__fxstatat@plt+0xcff4>
  4100fc:	ldr	x20, [x0, #8]
  410100:	b	4100e4 <__fxstatat@plt+0xcff4>
  410104:	ldr	w0, [x19, #44]
  410108:	tbnz	w0, #31, 410114 <__fxstatat@plt+0xd024>
  41010c:	bl	402ca0 <close@plt>
  410110:	cbnz	w0, 410130 <__fxstatat@plt+0xd040>
  410114:	mov	w21, wzr
  410118:	b	410138 <__fxstatat@plt+0xd048>
  41011c:	mov	w21, wzr
  410120:	ldr	w0, [x19, #40]
  410124:	bl	402ca0 <close@plt>
  410128:	cbnz	w21, 410138 <__fxstatat@plt+0xd048>
  41012c:	cbz	w0, 410138 <__fxstatat@plt+0xd048>
  410130:	bl	403040 <__errno_location@plt>
  410134:	ldr	w21, [x0]
  410138:	add	x20, x19, #0x60
  41013c:	mov	x0, x20
  410140:	bl	41262c <__fxstatat@plt+0xf53c>
  410144:	tbnz	w0, #0, 41015c <__fxstatat@plt+0xd06c>
  410148:	mov	x0, x20
  41014c:	bl	41267c <__fxstatat@plt+0xf58c>
  410150:	tbnz	w0, #31, 41013c <__fxstatat@plt+0xd04c>
  410154:	bl	402ca0 <close@plt>
  410158:	b	41013c <__fxstatat@plt+0xd04c>
  41015c:	ldr	x0, [x19, #80]
  410160:	cbz	x0, 410168 <__fxstatat@plt+0xd078>
  410164:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  410168:	ldrh	w8, [x19, #72]
  41016c:	mov	w9, #0x102                 	// #258
  410170:	tst	w8, w9
  410174:	b.eq	410188 <__fxstatat@plt+0xd098>  // b.none
  410178:	ldr	x0, [x19, #88]
  41017c:	cbz	x0, 410190 <__fxstatat@plt+0xd0a0>
  410180:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  410184:	b	410190 <__fxstatat@plt+0xd0a0>
  410188:	ldr	x0, [x19, #88]
  41018c:	bl	402e10 <free@plt>
  410190:	mov	x0, x19
  410194:	bl	402e10 <free@plt>
  410198:	cbz	w21, 4101ac <__fxstatat@plt+0xd0bc>
  41019c:	bl	403040 <__errno_location@plt>
  4101a0:	str	w21, [x0]
  4101a4:	mov	w0, #0xffffffff            	// #-1
  4101a8:	b	4101b0 <__fxstatat@plt+0xd0c0>
  4101ac:	mov	w0, wzr
  4101b0:	ldp	x20, x19, [sp, #32]
  4101b4:	ldr	x21, [sp, #16]
  4101b8:	ldp	x29, x30, [sp], #48
  4101bc:	ret
  4101c0:	stp	x29, x30, [sp, #-64]!
  4101c4:	stp	x22, x21, [sp, #32]
  4101c8:	stp	x20, x19, [sp, #48]
  4101cc:	ldr	x20, [x0]
  4101d0:	str	x23, [sp, #16]
  4101d4:	mov	x29, sp
  4101d8:	cbz	x20, 410564 <__fxstatat@plt+0xd474>
  4101dc:	ldr	w8, [x0, #72]
  4101e0:	mov	x19, x0
  4101e4:	tbnz	w8, #13, 410560 <__fxstatat@plt+0xd470>
  4101e8:	ldrh	w9, [x20, #112]
  4101ec:	mov	w10, #0x3                   	// #3
  4101f0:	strh	w10, [x20, #112]
  4101f4:	cmp	w9, #0x1
  4101f8:	b.eq	410264 <__fxstatat@plt+0xd174>  // b.none
  4101fc:	cmp	w9, #0x2
  410200:	b.ne	41027c <__fxstatat@plt+0xd18c>  // b.any
  410204:	ldrh	w10, [x20, #108]
  410208:	and	w11, w10, #0xfffe
  41020c:	cmp	w11, #0xc
  410210:	b.ne	410280 <__fxstatat@plt+0xd190>  // b.any
  410214:	mov	w2, #0x1                   	// #1
  410218:	mov	x0, x19
  41021c:	mov	x1, x20
  410220:	bl	40fde4 <__fxstatat@plt+0xccf4>
  410224:	and	w8, w0, #0xffff
  410228:	cmp	w8, #0x1
  41022c:	strh	w0, [x20, #108]
  410230:	b.ne	410758 <__fxstatat@plt+0xd668>  // b.any
  410234:	ldr	w8, [x19, #72]
  410238:	tbnz	w8, #2, 410758 <__fxstatat@plt+0xd668>
  41023c:	mov	w2, #0x4900                	// #18688
  410240:	lsr	w9, w8, #4
  410244:	movk	w2, #0x8, lsl #16
  410248:	bfi	w2, w9, #15, #1
  41024c:	tbnz	w8, #9, 4104c8 <__fxstatat@plt+0xd3d8>
  410250:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  410254:	add	x0, x0, #0x6ce
  410258:	mov	w1, w2
  41025c:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  410260:	b	4104d8 <__fxstatat@plt+0xd3e8>
  410264:	mov	x0, x19
  410268:	mov	x1, x20
  41026c:	mov	w2, wzr
  410270:	bl	40fde4 <__fxstatat@plt+0xccf4>
  410274:	strh	w0, [x20, #108]
  410278:	b	410564 <__fxstatat@plt+0xd474>
  41027c:	ldrh	w10, [x20, #108]
  410280:	cmp	w10, #0x1
  410284:	b.ne	4102cc <__fxstatat@plt+0xd1dc>  // b.any
  410288:	cmp	w9, #0x4
  41028c:	b.ne	410350 <__fxstatat@plt+0xd260>  // b.any
  410290:	ldrb	w8, [x20, #110]
  410294:	tbz	w8, #1, 4102a0 <__fxstatat@plt+0xd1b0>
  410298:	ldr	w0, [x20, #68]
  41029c:	bl	402ca0 <close@plt>
  4102a0:	ldr	x21, [x19, #8]
  4102a4:	cbnz	x21, 4102bc <__fxstatat@plt+0xd1cc>
  4102a8:	b	4103c4 <__fxstatat@plt+0xd2d4>
  4102ac:	mov	x0, x21
  4102b0:	bl	402e10 <free@plt>
  4102b4:	mov	x21, x22
  4102b8:	cbz	x22, 4103c0 <__fxstatat@plt+0xd2d0>
  4102bc:	ldp	x22, x0, [x21, #16]
  4102c0:	cbz	x0, 4102ac <__fxstatat@plt+0xd1bc>
  4102c4:	bl	402c90 <closedir@plt>
  4102c8:	b	4102ac <__fxstatat@plt+0xd1bc>
  4102cc:	ldr	x21, [x20, #16]
  4102d0:	cbz	x21, 4103dc <__fxstatat@plt+0xd2ec>
  4102d4:	mov	x0, x20
  4102d8:	str	x21, [x19]
  4102dc:	bl	402e10 <free@plt>
  4102e0:	ldr	x8, [x21, #88]
  4102e4:	cbz	x8, 410418 <__fxstatat@plt+0xd328>
  4102e8:	ldrh	w8, [x21, #112]
  4102ec:	mov	x20, x21
  4102f0:	cmp	w8, #0x4
  4102f4:	b.eq	4102cc <__fxstatat@plt+0xd1dc>  // b.none
  4102f8:	cmp	w8, #0x2
  4102fc:	b.ne	410718 <__fxstatat@plt+0xd628>  // b.any
  410300:	mov	w2, #0x1                   	// #1
  410304:	mov	x0, x19
  410308:	mov	x1, x21
  41030c:	bl	40fde4 <__fxstatat@plt+0xccf4>
  410310:	and	w8, w0, #0xffff
  410314:	cmp	w8, #0x1
  410318:	strh	w0, [x21, #108]
  41031c:	b.ne	410710 <__fxstatat@plt+0xd620>  // b.any
  410320:	ldr	w8, [x19, #72]
  410324:	tbnz	w8, #2, 410710 <__fxstatat@plt+0xd620>
  410328:	mov	w2, #0x4900                	// #18688
  41032c:	lsr	w9, w8, #4
  410330:	movk	w2, #0x8, lsl #16
  410334:	bfi	w2, w9, #15, #1
  410338:	tbnz	w8, #9, 4106d4 <__fxstatat@plt+0xd5e4>
  41033c:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  410340:	add	x0, x0, #0x6ce
  410344:	mov	w1, w2
  410348:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  41034c:	b	4106e4 <__fxstatat@plt+0xd5f4>
  410350:	tbz	w8, #6, 410364 <__fxstatat@plt+0xd274>
  410354:	ldr	x9, [x20, #120]
  410358:	ldr	x10, [x19, #24]
  41035c:	cmp	x9, x10
  410360:	b.ne	410290 <__fxstatat@plt+0xd1a0>  // b.any
  410364:	ldr	x21, [x19, #8]
  410368:	cbz	x21, 410484 <__fxstatat@plt+0xd394>
  41036c:	tbnz	w8, #12, 410454 <__fxstatat@plt+0xd364>
  410370:	ldr	x3, [x20, #48]
  410374:	mov	w2, #0xffffffff            	// #-1
  410378:	mov	x0, x19
  41037c:	mov	x1, x20
  410380:	bl	41095c <__fxstatat@plt+0xd86c>
  410384:	cbz	w0, 410498 <__fxstatat@plt+0xd3a8>
  410388:	bl	403040 <__errno_location@plt>
  41038c:	ldr	w8, [x0]
  410390:	ldrh	w9, [x20, #110]
  410394:	str	w8, [x20, #64]
  410398:	orr	w8, w9, #0x1
  41039c:	strh	w8, [x20, #110]
  4103a0:	ldr	x8, [x19, #8]
  4103a4:	cbz	x8, 410498 <__fxstatat@plt+0xd3a8>
  4103a8:	ldr	x9, [x8, #8]
  4103ac:	ldr	x9, [x9, #48]
  4103b0:	str	x9, [x8, #48]
  4103b4:	ldr	x8, [x8, #16]
  4103b8:	cbnz	x8, 4103a8 <__fxstatat@plt+0xd2b8>
  4103bc:	b	410498 <__fxstatat@plt+0xd3a8>
  4103c0:	str	xzr, [x19, #8]
  4103c4:	mov	w8, #0x6                   	// #6
  4103c8:	strh	w8, [x20, #108]
  4103cc:	mov	x0, x19
  4103d0:	mov	x1, x20
  4103d4:	bl	4108c0 <__fxstatat@plt+0xd7d0>
  4103d8:	b	410564 <__fxstatat@plt+0xd474>
  4103dc:	ldr	x21, [x20, #8]
  4103e0:	ldr	x8, [x21, #24]
  4103e4:	cbz	x8, 4104fc <__fxstatat@plt+0xd40c>
  4103e8:	str	x21, [x19]
  4103ec:	ldr	x8, [x19, #32]
  4103f0:	ldr	x9, [x21, #72]
  4103f4:	mov	w1, #0x3                   	// #3
  4103f8:	mov	x0, x19
  4103fc:	strb	wzr, [x8, x9]
  410400:	bl	410b90 <__fxstatat@plt+0xdaa0>
  410404:	cbz	x0, 4104f0 <__fxstatat@plt+0xd400>
  410408:	mov	x21, x0
  41040c:	mov	x0, x20
  410410:	bl	402e10 <free@plt>
  410414:	b	410718 <__fxstatat@plt+0xd628>
  410418:	mov	x0, x19
  41041c:	bl	4114e0 <__fxstatat@plt+0xe3f0>
  410420:	ldr	w8, [x19, #72]
  410424:	cbz	w0, 410438 <__fxstatat@plt+0xd348>
  410428:	orr	w8, w8, #0x2000
  41042c:	mov	x20, xzr
  410430:	str	w8, [x19, #72]
  410434:	b	410564 <__fxstatat@plt+0xd474>
  410438:	mov	w9, #0x102                 	// #258
  41043c:	tst	w8, w9
  410440:	b.eq	4105b0 <__fxstatat@plt+0xd4c0>  // b.none
  410444:	ldr	x0, [x19, #88]
  410448:	cbz	x0, 4105b8 <__fxstatat@plt+0xd4c8>
  41044c:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  410450:	b	4105b8 <__fxstatat@plt+0xd4c8>
  410454:	and	w8, w8, #0xffffefff
  410458:	str	w8, [x19, #72]
  41045c:	b	410470 <__fxstatat@plt+0xd380>
  410460:	mov	x0, x21
  410464:	bl	402e10 <free@plt>
  410468:	mov	x21, x22
  41046c:	cbz	x22, 410480 <__fxstatat@plt+0xd390>
  410470:	ldp	x22, x0, [x21, #16]
  410474:	cbz	x0, 410460 <__fxstatat@plt+0xd370>
  410478:	bl	402c90 <closedir@plt>
  41047c:	b	410460 <__fxstatat@plt+0xd370>
  410480:	str	xzr, [x19, #8]
  410484:	mov	w1, #0x3                   	// #3
  410488:	mov	x0, x19
  41048c:	bl	410b90 <__fxstatat@plt+0xdaa0>
  410490:	str	x0, [x19, #8]
  410494:	cbz	x0, 4104a4 <__fxstatat@plt+0xd3b4>
  410498:	ldr	x21, [x19, #8]
  41049c:	str	xzr, [x19, #8]
  4104a0:	b	410718 <__fxstatat@plt+0xd628>
  4104a4:	ldrb	w8, [x19, #73]
  4104a8:	tbnz	w8, #5, 410560 <__fxstatat@plt+0xd470>
  4104ac:	ldr	w8, [x20, #64]
  4104b0:	cbz	w8, 4103cc <__fxstatat@plt+0xd2dc>
  4104b4:	ldrh	w8, [x20, #108]
  4104b8:	cmp	w8, #0x4
  4104bc:	b.eq	4103cc <__fxstatat@plt+0xd2dc>  // b.none
  4104c0:	mov	w8, #0x7                   	// #7
  4104c4:	b	4103c8 <__fxstatat@plt+0xd2d8>
  4104c8:	ldr	w0, [x19, #44]
  4104cc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4104d0:	add	x1, x1, #0x6ce
  4104d4:	bl	41270c <__fxstatat@plt+0xf61c>
  4104d8:	str	w0, [x20, #68]
  4104dc:	tbnz	w0, #31, 410598 <__fxstatat@plt+0xd4a8>
  4104e0:	ldrh	w8, [x20, #110]
  4104e4:	orr	w8, w8, #0x2
  4104e8:	strh	w8, [x20, #110]
  4104ec:	b	410758 <__fxstatat@plt+0xd668>
  4104f0:	ldrb	w8, [x19, #73]
  4104f4:	tbnz	w8, #5, 410560 <__fxstatat@plt+0xd470>
  4104f8:	ldr	x21, [x20, #8]
  4104fc:	mov	x0, x20
  410500:	str	x21, [x19]
  410504:	bl	402e10 <free@plt>
  410508:	ldr	x8, [x21, #88]
  41050c:	cmn	x8, #0x1
  410510:	b.eq	41057c <__fxstatat@plt+0xd48c>  // b.none
  410514:	ldrh	w8, [x21, #108]
  410518:	cmp	w8, #0xb
  41051c:	b.eq	4108bc <__fxstatat@plt+0xd7cc>  // b.none
  410520:	ldr	x8, [x19, #32]
  410524:	ldr	x9, [x21, #72]
  410528:	strb	wzr, [x8, x9]
  41052c:	ldr	x8, [x21, #88]
  410530:	cbz	x8, 410674 <__fxstatat@plt+0xd584>
  410534:	ldrh	w8, [x21, #110]
  410538:	tbnz	w8, #1, 41069c <__fxstatat@plt+0xd5ac>
  41053c:	tbnz	w8, #0, 41087c <__fxstatat@plt+0xd78c>
  410540:	ldr	x1, [x21, #8]
  410544:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  410548:	add	x3, x3, #0x6cd
  41054c:	mov	w2, #0xffffffff            	// #-1
  410550:	mov	x0, x19
  410554:	bl	41095c <__fxstatat@plt+0xd86c>
  410558:	cbnz	w0, 410680 <__fxstatat@plt+0xd590>
  41055c:	b	41087c <__fxstatat@plt+0xd78c>
  410560:	mov	x20, xzr
  410564:	mov	x0, x20
  410568:	ldp	x20, x19, [sp, #48]
  41056c:	ldp	x22, x21, [sp, #32]
  410570:	ldr	x23, [sp, #16]
  410574:	ldp	x29, x30, [sp], #64
  410578:	ret
  41057c:	mov	x0, x21
  410580:	bl	402e10 <free@plt>
  410584:	bl	403040 <__errno_location@plt>
  410588:	mov	x20, xzr
  41058c:	str	wzr, [x0]
  410590:	str	xzr, [x19]
  410594:	b	410564 <__fxstatat@plt+0xd474>
  410598:	bl	403040 <__errno_location@plt>
  41059c:	ldr	w8, [x0]
  4105a0:	mov	w9, #0x7                   	// #7
  4105a4:	strh	w9, [x20, #108]
  4105a8:	str	w8, [x20, #64]
  4105ac:	b	410758 <__fxstatat@plt+0xd668>
  4105b0:	ldr	x0, [x19, #88]
  4105b4:	bl	402e10 <free@plt>
  4105b8:	ldr	x8, [x21, #96]
  4105bc:	add	x20, x21, #0xf8
  4105c0:	mov	x1, x20
  4105c4:	str	x8, [x21, #72]
  4105c8:	ldr	x0, [x19, #32]
  4105cc:	add	x2, x8, #0x1
  4105d0:	bl	402900 <memmove@plt>
  4105d4:	mov	w1, #0x2f                  	// #47
  4105d8:	mov	x0, x20
  4105dc:	bl	402cb0 <strrchr@plt>
  4105e0:	cbz	x0, 410618 <__fxstatat@plt+0xd528>
  4105e4:	cmp	x0, x20
  4105e8:	b.ne	4105f4 <__fxstatat@plt+0xd504>  // b.any
  4105ec:	ldrb	w8, [x21, #249]
  4105f0:	cbz	w8, 410618 <__fxstatat@plt+0xd528>
  4105f4:	add	x22, x0, #0x1
  4105f8:	mov	x0, x22
  4105fc:	bl	402920 <strlen@plt>
  410600:	mov	x23, x0
  410604:	add	x2, x0, #0x1
  410608:	mov	x0, x20
  41060c:	mov	x1, x22
  410610:	bl	402900 <memmove@plt>
  410614:	str	x23, [x21, #96]
  410618:	ldr	x8, [x19, #32]
  41061c:	mov	w9, #0x102                 	// #258
  410620:	stp	x8, x8, [x21, #48]
  410624:	ldrh	w8, [x19, #72]
  410628:	tst	w8, w9
  41062c:	b.eq	41065c <__fxstatat@plt+0xd56c>  // b.none
  410630:	adrp	x2, 411000 <__fxstatat@plt+0xdf10>
  410634:	adrp	x3, 411000 <__fxstatat@plt+0xdf10>
  410638:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  41063c:	add	x2, x2, #0x82c
  410640:	add	x3, x3, #0x83c
  410644:	add	x4, x4, #0xe10
  410648:	mov	w0, #0x1f                  	// #31
  41064c:	mov	x1, xzr
  410650:	bl	40ab18 <__fxstatat@plt+0x7a28>
  410654:	str	x0, [x19, #88]
  410658:	b	410754 <__fxstatat@plt+0xd664>
  41065c:	mov	w0, #0x20                  	// #32
  410660:	bl	402b00 <malloc@plt>
  410664:	str	x0, [x19, #88]
  410668:	cbz	x0, 410754 <__fxstatat@plt+0xd664>
  41066c:	bl	4123f8 <__fxstatat@plt+0xf308>
  410670:	b	410754 <__fxstatat@plt+0xd664>
  410674:	mov	x0, x19
  410678:	bl	4114e0 <__fxstatat@plt+0xe3f0>
  41067c:	cbz	w0, 41087c <__fxstatat@plt+0xd78c>
  410680:	bl	403040 <__errno_location@plt>
  410684:	ldr	w8, [x0]
  410688:	str	w8, [x21, #64]
  41068c:	ldr	w8, [x19, #72]
  410690:	orr	w8, w8, #0x2000
  410694:	str	w8, [x19, #72]
  410698:	b	41087c <__fxstatat@plt+0xd78c>
  41069c:	ldr	w8, [x19, #72]
  4106a0:	tbnz	w8, #2, 410874 <__fxstatat@plt+0xd784>
  4106a4:	ldr	w20, [x21, #68]
  4106a8:	tbnz	w8, #9, 41084c <__fxstatat@plt+0xd75c>
  4106ac:	mov	w0, w20
  4106b0:	bl	402960 <fchdir@plt>
  4106b4:	cbz	w0, 410874 <__fxstatat@plt+0xd784>
  4106b8:	bl	403040 <__errno_location@plt>
  4106bc:	ldr	w8, [x0]
  4106c0:	str	w8, [x21, #64]
  4106c4:	ldr	w8, [x19, #72]
  4106c8:	orr	w8, w8, #0x2000
  4106cc:	str	w8, [x19, #72]
  4106d0:	b	410874 <__fxstatat@plt+0xd784>
  4106d4:	ldr	w0, [x19, #44]
  4106d8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4106dc:	add	x1, x1, #0x6ce
  4106e0:	bl	41270c <__fxstatat@plt+0xf61c>
  4106e4:	str	w0, [x21, #68]
  4106e8:	tbnz	w0, #31, 4106fc <__fxstatat@plt+0xd60c>
  4106ec:	ldrh	w8, [x21, #110]
  4106f0:	orr	w8, w8, #0x2
  4106f4:	strh	w8, [x21, #110]
  4106f8:	b	410710 <__fxstatat@plt+0xd620>
  4106fc:	bl	403040 <__errno_location@plt>
  410700:	ldr	w8, [x0]
  410704:	mov	w9, #0x7                   	// #7
  410708:	strh	w9, [x21, #108]
  41070c:	str	w8, [x21, #64]
  410710:	mov	w8, #0x3                   	// #3
  410714:	strh	w8, [x21, #112]
  410718:	ldr	x8, [x21, #8]
  41071c:	ldr	x11, [x19, #32]
  410720:	add	x1, x21, #0xf8
  410724:	ldr	x9, [x8, #72]
  410728:	ldr	x8, [x8, #56]
  41072c:	sub	x10, x9, #0x1
  410730:	ldrb	w8, [x8, x10]
  410734:	cmp	w8, #0x2f
  410738:	csel	x8, x10, x9, eq  // eq = none
  41073c:	add	x0, x11, x8
  410740:	mov	w8, #0x2f                  	// #47
  410744:	strb	w8, [x0], #1
  410748:	ldr	x8, [x21, #96]
  41074c:	add	x2, x8, #0x1
  410750:	bl	402900 <memmove@plt>
  410754:	mov	x20, x21
  410758:	str	x20, [x19]
  41075c:	ldrh	w0, [x20, #108]
  410760:	cmp	w0, #0xb
  410764:	b.ne	41080c <__fxstatat@plt+0xd71c>  // b.any
  410768:	ldr	x8, [x20, #168]
  41076c:	cmp	x8, #0x1
  410770:	b.eq	410564 <__fxstatat@plt+0xd474>  // b.none
  410774:	cmp	x8, #0x2
  410778:	b.ne	4108bc <__fxstatat@plt+0xd7cc>  // b.any
  41077c:	ldr	x21, [x20, #8]
  410780:	ldr	w8, [x21, #104]
  410784:	cbnz	w8, 4107c4 <__fxstatat@plt+0xd6d4>
  410788:	ldr	w8, [x19, #72]
  41078c:	mvn	w8, w8
  410790:	tst	w8, #0x18
  410794:	b.ne	4107c4 <__fxstatat@plt+0xd6d4>  // b.any
  410798:	ldr	w1, [x19, #44]
  41079c:	mov	x0, x21
  4107a0:	bl	411868 <__fxstatat@plt+0xe778>
  4107a4:	mov	w8, #0x4973                	// #18803
  4107a8:	movk	w8, #0x5265, lsl #16
  4107ac:	cmp	x0, x8
  4107b0:	b.eq	410808 <__fxstatat@plt+0xd718>  // b.none
  4107b4:	mov	w8, #0x5342                	// #21314
  4107b8:	movk	w8, #0x5846, lsl #16
  4107bc:	cmp	x0, x8
  4107c0:	b.eq	410808 <__fxstatat@plt+0xd718>  // b.none
  4107c4:	mov	x0, x19
  4107c8:	mov	x1, x20
  4107cc:	mov	w2, wzr
  4107d0:	bl	40fde4 <__fxstatat@plt+0xccf4>
  4107d4:	ldr	w8, [x20, #136]
  4107d8:	strh	w0, [x20, #108]
  4107dc:	and	w8, w8, #0xf000
  4107e0:	cmp	w8, #0x4, lsl #12
  4107e4:	b.ne	41080c <__fxstatat@plt+0xd71c>  // b.any
  4107e8:	ldr	x8, [x20, #88]
  4107ec:	cbz	x8, 410808 <__fxstatat@plt+0xd718>
  4107f0:	ldr	w8, [x21, #104]
  4107f4:	add	w9, w8, #0x1
  4107f8:	cmp	w9, #0x2
  4107fc:	b.cc	410808 <__fxstatat@plt+0xd718>  // b.lo, b.ul, b.last
  410800:	sub	w8, w8, #0x1
  410804:	str	w8, [x21, #104]
  410808:	ldrh	w0, [x20, #108]
  41080c:	and	w8, w0, #0xffff
  410810:	cmp	w8, #0x1
  410814:	b.ne	410564 <__fxstatat@plt+0xd474>  // b.any
  410818:	ldr	x8, [x20, #88]
  41081c:	cbnz	x8, 410828 <__fxstatat@plt+0xd738>
  410820:	ldr	x8, [x20, #120]
  410824:	str	x8, [x19, #24]
  410828:	mov	x0, x19
  41082c:	mov	x1, x20
  410830:	bl	41156c <__fxstatat@plt+0xe47c>
  410834:	tbnz	w0, #0, 410564 <__fxstatat@plt+0xd474>
  410838:	bl	403040 <__errno_location@plt>
  41083c:	mov	w8, #0xc                   	// #12
  410840:	mov	x20, xzr
  410844:	str	w8, [x0]
  410848:	b	410564 <__fxstatat@plt+0xd474>
  41084c:	ldr	w1, [x19, #44]
  410850:	cmp	w1, w20
  410854:	b.ne	410860 <__fxstatat@plt+0xd770>  // b.any
  410858:	cmn	w1, #0x64
  41085c:	b.ne	4108bc <__fxstatat@plt+0xd7cc>  // b.any
  410860:	add	x0, x19, #0x60
  410864:	bl	412634 <__fxstatat@plt+0xf544>
  410868:	tbnz	w0, #31, 410870 <__fxstatat@plt+0xd780>
  41086c:	bl	402ca0 <close@plt>
  410870:	str	w20, [x19, #44]
  410874:	ldr	w0, [x21, #68]
  410878:	bl	402ca0 <close@plt>
  41087c:	ldrh	w8, [x21, #108]
  410880:	cmp	w8, #0x2
  410884:	b.eq	4108ac <__fxstatat@plt+0xd7bc>  // b.none
  410888:	ldr	w8, [x21, #64]
  41088c:	mov	w9, #0x6                   	// #6
  410890:	cmp	w8, #0x0
  410894:	cinc	w9, w9, ne  // ne = any
  410898:	strh	w9, [x21, #108]
  41089c:	cbnz	w8, 4108ac <__fxstatat@plt+0xd7bc>
  4108a0:	mov	x0, x19
  4108a4:	mov	x1, x21
  4108a8:	bl	4108c0 <__fxstatat@plt+0xd7d0>
  4108ac:	ldrb	w8, [x19, #73]
  4108b0:	tst	w8, #0x20
  4108b4:	csel	x20, x21, xzr, eq  // eq = none
  4108b8:	b	410564 <__fxstatat@plt+0xd474>
  4108bc:	bl	402cf0 <abort@plt>
  4108c0:	sub	sp, sp, #0x30
  4108c4:	stp	x29, x30, [sp, #32]
  4108c8:	ldrh	w8, [x0, #72]
  4108cc:	mov	w9, #0x102                 	// #258
  4108d0:	add	x29, sp, #0x20
  4108d4:	tst	w8, w9
  4108d8:	b.eq	410904 <__fxstatat@plt+0xd814>  // b.none
  4108dc:	ldur	q0, [x1, #120]
  4108e0:	mov	x1, sp
  4108e4:	str	q0, [sp]
  4108e8:	ldr	x0, [x0, #88]
  4108ec:	bl	40b568 <__fxstatat@plt+0x8478>
  4108f0:	cbz	x0, 410958 <__fxstatat@plt+0xd868>
  4108f4:	bl	402e10 <free@plt>
  4108f8:	ldp	x29, x30, [sp, #32]
  4108fc:	add	sp, sp, #0x30
  410900:	ret
  410904:	ldr	x8, [x1, #8]
  410908:	cbz	x8, 4108f8 <__fxstatat@plt+0xd808>
  41090c:	ldr	x9, [x8, #88]
  410910:	tbnz	x9, #63, 4108f8 <__fxstatat@plt+0xd808>
  410914:	ldr	x9, [x0, #88]
  410918:	ldr	x10, [x9, #16]
  41091c:	cbz	x10, 410958 <__fxstatat@plt+0xd868>
  410920:	ldr	x10, [x9]
  410924:	ldr	x11, [x1, #128]
  410928:	cmp	x10, x11
  41092c:	b.ne	4108f8 <__fxstatat@plt+0xd808>  // b.any
  410930:	ldr	x10, [x9, #8]
  410934:	ldr	x11, [x1, #120]
  410938:	cmp	x10, x11
  41093c:	b.ne	4108f8 <__fxstatat@plt+0xd808>  // b.any
  410940:	ldr	x10, [x8, #120]
  410944:	str	x10, [x9, #8]
  410948:	ldr	x8, [x8, #128]
  41094c:	ldr	x9, [x0, #88]
  410950:	str	x8, [x9]
  410954:	b	4108f8 <__fxstatat@plt+0xd808>
  410958:	bl	402cf0 <abort@plt>
  41095c:	sub	sp, sp, #0xd0
  410960:	stp	x22, x21, [sp, #176]
  410964:	stp	x20, x19, [sp, #192]
  410968:	mov	x22, x3
  41096c:	mov	w20, w2
  410970:	mov	x21, x1
  410974:	mov	x19, x0
  410978:	stp	x29, x30, [sp, #128]
  41097c:	str	x25, [sp, #144]
  410980:	stp	x24, x23, [sp, #160]
  410984:	add	x29, sp, #0x80
  410988:	cbz	x3, 4109f4 <__fxstatat@plt+0xd904>
  41098c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  410990:	add	x1, x1, #0x6cd
  410994:	mov	x0, x22
  410998:	bl	402da0 <strcmp@plt>
  41099c:	cmp	w0, #0x0
  4109a0:	cset	w23, eq  // eq = none
  4109a4:	ldr	w8, [x19, #72]
  4109a8:	tbnz	w8, #2, 410a00 <__fxstatat@plt+0xd910>
  4109ac:	tbz	w20, #31, 410a1c <__fxstatat@plt+0xd92c>
  4109b0:	eor	w9, w23, #0x1
  4109b4:	tbnz	w9, #0, 410a1c <__fxstatat@plt+0xd92c>
  4109b8:	tbz	w8, #9, 410a1c <__fxstatat@plt+0xd92c>
  4109bc:	add	x20, x19, #0x60
  4109c0:	mov	x0, x20
  4109c4:	bl	41262c <__fxstatat@plt+0xf53c>
  4109c8:	tbnz	w0, #0, 410a30 <__fxstatat@plt+0xd940>
  4109cc:	mov	x0, x20
  4109d0:	bl	41267c <__fxstatat@plt+0xf58c>
  4109d4:	mov	w23, #0x1                   	// #1
  4109d8:	tbnz	w0, #31, 410a30 <__fxstatat@plt+0xd940>
  4109dc:	mov	w20, w0
  4109e0:	mov	w24, wzr
  4109e4:	mov	x22, xzr
  4109e8:	ldr	w25, [x19, #72]
  4109ec:	tbz	w25, #1, 410a68 <__fxstatat@plt+0xd978>
  4109f0:	b	410a98 <__fxstatat@plt+0xd9a8>
  4109f4:	mov	w23, wzr
  4109f8:	ldr	w8, [x19, #72]
  4109fc:	tbz	w8, #2, 4109ac <__fxstatat@plt+0xd8bc>
  410a00:	mov	w21, wzr
  410a04:	tbnz	w20, #31, 410b6c <__fxstatat@plt+0xda7c>
  410a08:	tbz	w8, #9, 410b6c <__fxstatat@plt+0xda7c>
  410a0c:	mov	w0, w20
  410a10:	bl	402ca0 <close@plt>
  410a14:	mov	w21, wzr
  410a18:	b	410b6c <__fxstatat@plt+0xda7c>
  410a1c:	tbnz	w20, #31, 410a30 <__fxstatat@plt+0xd940>
  410a20:	mov	w24, wzr
  410a24:	ldr	w25, [x19, #72]
  410a28:	tbz	w25, #1, 410a68 <__fxstatat@plt+0xd978>
  410a2c:	b	410a98 <__fxstatat@plt+0xd9a8>
  410a30:	ldr	w8, [x19, #72]
  410a34:	mov	w2, #0x4900                	// #18688
  410a38:	movk	w2, #0x8, lsl #16
  410a3c:	lsr	w9, w8, #4
  410a40:	bfi	w2, w9, #15, #1
  410a44:	tbnz	w8, #9, 410ab8 <__fxstatat@plt+0xd9c8>
  410a48:	mov	x0, x22
  410a4c:	mov	w1, w2
  410a50:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  410a54:	mov	w20, w0
  410a58:	tbnz	w0, #31, 410acc <__fxstatat@plt+0xd9dc>
  410a5c:	mov	w24, #0x1                   	// #1
  410a60:	ldr	w25, [x19, #72]
  410a64:	tbnz	w25, #1, 410a98 <__fxstatat@plt+0xd9a8>
  410a68:	cbz	x22, 410a80 <__fxstatat@plt+0xd990>
  410a6c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  410a70:	add	x1, x1, #0x6cd
  410a74:	mov	x0, x22
  410a78:	bl	402da0 <strcmp@plt>
  410a7c:	cbz	w0, 410a98 <__fxstatat@plt+0xd9a8>
  410a80:	tbnz	w25, #9, 410afc <__fxstatat@plt+0xda0c>
  410a84:	mov	w0, w20
  410a88:	bl	402960 <fchdir@plt>
  410a8c:	mov	w21, w0
  410a90:	cbnz	w24, 410b38 <__fxstatat@plt+0xda48>
  410a94:	b	410b6c <__fxstatat@plt+0xda7c>
  410a98:	mov	x2, sp
  410a9c:	mov	w0, wzr
  410aa0:	mov	w1, w20
  410aa4:	bl	402f80 <__fxstat@plt>
  410aa8:	cbz	w0, 410ad4 <__fxstatat@plt+0xd9e4>
  410aac:	mov	w21, #0xffffffff            	// #-1
  410ab0:	cbnz	w24, 410b38 <__fxstatat@plt+0xda48>
  410ab4:	b	410b6c <__fxstatat@plt+0xda7c>
  410ab8:	ldr	w0, [x19, #44]
  410abc:	mov	x1, x22
  410ac0:	bl	41270c <__fxstatat@plt+0xf61c>
  410ac4:	mov	w20, w0
  410ac8:	tbz	w0, #31, 410a5c <__fxstatat@plt+0xd96c>
  410acc:	mov	w21, #0xffffffff            	// #-1
  410ad0:	b	410b6c <__fxstatat@plt+0xda7c>
  410ad4:	ldr	x8, [x21, #120]
  410ad8:	ldr	x9, [sp]
  410adc:	cmp	x8, x9
  410ae0:	b.ne	410b24 <__fxstatat@plt+0xda34>  // b.any
  410ae4:	ldr	x8, [x21, #128]
  410ae8:	ldr	x9, [sp, #8]
  410aec:	cmp	x8, x9
  410af0:	b.ne	410b24 <__fxstatat@plt+0xda34>  // b.any
  410af4:	ldr	w25, [x19, #72]
  410af8:	tbz	w25, #9, 410a84 <__fxstatat@plt+0xd994>
  410afc:	ldr	w1, [x19, #44]
  410b00:	cmp	w1, w20
  410b04:	b.ne	410b10 <__fxstatat@plt+0xda20>  // b.any
  410b08:	cmn	w1, #0x64
  410b0c:	b.ne	410b8c <__fxstatat@plt+0xda9c>  // b.any
  410b10:	tbz	w23, #0, 410b54 <__fxstatat@plt+0xda64>
  410b14:	tbnz	w25, #2, 410b64 <__fxstatat@plt+0xda74>
  410b18:	tbnz	w1, #31, 410b64 <__fxstatat@plt+0xda74>
  410b1c:	mov	w0, w1
  410b20:	b	410b60 <__fxstatat@plt+0xda70>
  410b24:	bl	403040 <__errno_location@plt>
  410b28:	mov	w8, #0x2                   	// #2
  410b2c:	str	w8, [x0]
  410b30:	mov	w21, #0xffffffff            	// #-1
  410b34:	cbz	w24, 410b6c <__fxstatat@plt+0xda7c>
  410b38:	bl	403040 <__errno_location@plt>
  410b3c:	ldr	w22, [x0]
  410b40:	mov	x19, x0
  410b44:	mov	w0, w20
  410b48:	bl	402ca0 <close@plt>
  410b4c:	str	w22, [x19]
  410b50:	b	410b6c <__fxstatat@plt+0xda7c>
  410b54:	add	x0, x19, #0x60
  410b58:	bl	412634 <__fxstatat@plt+0xf544>
  410b5c:	tbnz	w0, #31, 410b64 <__fxstatat@plt+0xda74>
  410b60:	bl	402ca0 <close@plt>
  410b64:	mov	w21, wzr
  410b68:	str	w20, [x19, #44]
  410b6c:	mov	w0, w21
  410b70:	ldp	x20, x19, [sp, #192]
  410b74:	ldp	x22, x21, [sp, #176]
  410b78:	ldp	x24, x23, [sp, #160]
  410b7c:	ldr	x25, [sp, #144]
  410b80:	ldp	x29, x30, [sp, #128]
  410b84:	add	sp, sp, #0xd0
  410b88:	ret
  410b8c:	bl	402cf0 <abort@plt>
  410b90:	sub	sp, sp, #0xc0
  410b94:	stp	x29, x30, [sp, #96]
  410b98:	stp	x28, x27, [sp, #112]
  410b9c:	stp	x26, x25, [sp, #128]
  410ba0:	stp	x24, x23, [sp, #144]
  410ba4:	stp	x22, x21, [sp, #160]
  410ba8:	stp	x20, x19, [sp, #176]
  410bac:	ldr	x22, [x0]
  410bb0:	mov	x20, x0
  410bb4:	mov	w24, w1
  410bb8:	add	x29, sp, #0x60
  410bbc:	ldr	x23, [x22, #24]
  410bc0:	cbz	x23, 410bfc <__fxstatat@plt+0xdb0c>
  410bc4:	mov	x0, x23
  410bc8:	bl	402f10 <dirfd@plt>
  410bcc:	stur	w0, [x29, #-4]
  410bd0:	tbnz	w0, #31, 410c20 <__fxstatat@plt+0xdb30>
  410bd4:	str	wzr, [sp]
  410bd8:	mov	x9, x20
  410bdc:	ldr	x8, [x9, #64]!
  410be0:	cmp	x8, #0x0
  410be4:	mov	w8, #0x86a0                	// #34464
  410be8:	movk	w8, #0x1, lsl #16
  410bec:	csinv	x8, x8, xzr, eq  // eq = none
  410bf0:	str	x9, [sp, #24]
  410bf4:	str	x8, [sp, #48]
  410bf8:	b	410e50 <__fxstatat@plt+0xdd60>
  410bfc:	ldr	w8, [x20, #72]
  410c00:	mov	w9, #0x204                 	// #516
  410c04:	and	w9, w8, w9
  410c08:	cmp	w9, #0x200
  410c0c:	b.ne	410c40 <__fxstatat@plt+0xdb50>  // b.any
  410c10:	ldr	w0, [x20, #44]
  410c14:	ldr	x1, [x22, #48]
  410c18:	tbz	w8, #4, 410c60 <__fxstatat@plt+0xdb70>
  410c1c:	b	410c4c <__fxstatat@plt+0xdb5c>
  410c20:	ldr	x0, [x22, #24]
  410c24:	bl	402c90 <closedir@plt>
  410c28:	mov	x8, xzr
  410c2c:	cmp	w24, #0x3
  410c30:	mov	x24, x8
  410c34:	str	xzr, [x22, #24]
  410c38:	b.eq	410ca0 <__fxstatat@plt+0xdbb0>  // b.none
  410c3c:	b	41149c <__fxstatat@plt+0xe3ac>
  410c40:	mov	w0, #0xffffff9c            	// #-100
  410c44:	ldr	x1, [x22, #48]
  410c48:	tbz	w8, #4, 410c60 <__fxstatat@plt+0xdb70>
  410c4c:	tbz	w8, #0, 410c58 <__fxstatat@plt+0xdb68>
  410c50:	ldr	x8, [x22, #88]
  410c54:	cbz	x8, 410c60 <__fxstatat@plt+0xdb70>
  410c58:	mov	w2, #0x8000                	// #32768
  410c5c:	b	410c64 <__fxstatat@plt+0xdb74>
  410c60:	mov	w2, wzr
  410c64:	sub	x3, x29, #0x4
  410c68:	bl	40b894 <__fxstatat@plt+0x87a4>
  410c6c:	str	x0, [x22, #24]
  410c70:	cbz	x0, 410c98 <__fxstatat@plt+0xdba8>
  410c74:	ldrh	w8, [x22, #108]
  410c78:	cmp	w8, #0xb
  410c7c:	b.ne	410cbc <__fxstatat@plt+0xdbcc>  // b.any
  410c80:	mov	x0, x20
  410c84:	mov	x1, x22
  410c88:	mov	w2, wzr
  410c8c:	bl	40fde4 <__fxstatat@plt+0xccf4>
  410c90:	strh	w0, [x22, #108]
  410c94:	b	410cf0 <__fxstatat@plt+0xdc00>
  410c98:	cmp	w24, #0x3
  410c9c:	b.ne	410d88 <__fxstatat@plt+0xdc98>  // b.any
  410ca0:	mov	w8, #0x4                   	// #4
  410ca4:	strh	w8, [x22, #108]
  410ca8:	bl	403040 <__errno_location@plt>
  410cac:	ldr	w8, [x0]
  410cb0:	mov	x24, xzr
  410cb4:	str	w8, [x22, #64]
  410cb8:	b	41149c <__fxstatat@plt+0xe3ac>
  410cbc:	ldrb	w8, [x20, #73]
  410cc0:	tbz	w8, #0, 410cf0 <__fxstatat@plt+0xdc00>
  410cc4:	mov	x0, x20
  410cc8:	mov	x1, x22
  410ccc:	bl	4108c0 <__fxstatat@plt+0xd7d0>
  410cd0:	mov	x0, x20
  410cd4:	mov	x1, x22
  410cd8:	mov	w2, wzr
  410cdc:	bl	40fde4 <__fxstatat@plt+0xccf4>
  410ce0:	mov	x0, x20
  410ce4:	mov	x1, x22
  410ce8:	bl	41156c <__fxstatat@plt+0xe47c>
  410cec:	tbz	w0, #0, 410d90 <__fxstatat@plt+0xdca0>
  410cf0:	mov	x9, x20
  410cf4:	ldr	x8, [x9, #64]!
  410cf8:	str	x9, [sp, #24]
  410cfc:	mov	w9, #0x86a0                	// #34464
  410d00:	movk	w9, #0x1, lsl #16
  410d04:	cmp	x8, #0x0
  410d08:	csinv	x8, x9, xzr, eq  // eq = none
  410d0c:	cmp	w24, #0x2
  410d10:	str	x8, [sp, #48]
  410d14:	b.ne	410d2c <__fxstatat@plt+0xdc3c>  // b.any
  410d18:	cmp	w24, #0x3
  410d1c:	cset	w19, eq  // eq = none
  410d20:	b.ne	410e48 <__fxstatat@plt+0xdd58>  // b.any
  410d24:	mov	w21, wzr
  410d28:	b	410dc0 <__fxstatat@plt+0xdcd0>
  410d2c:	ldr	w8, [x20, #72]
  410d30:	and	w8, w8, #0x38
  410d34:	cmp	w8, #0x18
  410d38:	b.ne	410db4 <__fxstatat@plt+0xdcc4>  // b.any
  410d3c:	ldr	w8, [x22, #140]
  410d40:	cmp	w8, #0x2
  410d44:	b.ne	410db4 <__fxstatat@plt+0xdcc4>  // b.any
  410d48:	ldur	w1, [x29, #-4]
  410d4c:	mov	x0, x22
  410d50:	bl	411868 <__fxstatat@plt+0xe778>
  410d54:	mov	w8, #0x9f9f                	// #40863
  410d58:	cmp	x0, x8
  410d5c:	b.le	410da4 <__fxstatat@plt+0xdcb4>
  410d60:	mov	w8, #0x9fa0                	// #40864
  410d64:	cmp	x0, x8
  410d68:	b.eq	410db4 <__fxstatat@plt+0xdcc4>  // b.none
  410d6c:	mov	w8, #0x4d42                	// #19778
  410d70:	movk	w8, #0xff53, lsl #16
  410d74:	cmp	x0, x8
  410d78:	b.eq	410db4 <__fxstatat@plt+0xdcc4>  // b.none
  410d7c:	mov	w8, #0x414f                	// #16719
  410d80:	movk	w8, #0x5346, lsl #16
  410d84:	b	410dac <__fxstatat@plt+0xdcbc>
  410d88:	mov	x24, xzr
  410d8c:	b	41149c <__fxstatat@plt+0xe3ac>
  410d90:	bl	403040 <__errno_location@plt>
  410d94:	mov	w8, #0xc                   	// #12
  410d98:	mov	x24, xzr
  410d9c:	str	w8, [x0]
  410da0:	b	41149c <__fxstatat@plt+0xe3ac>
  410da4:	cbz	x0, 410db4 <__fxstatat@plt+0xdcc4>
  410da8:	mov	w8, #0x6969                	// #26985
  410dac:	cmp	x0, x8
  410db0:	b.ne	410d18 <__fxstatat@plt+0xdc28>  // b.any
  410db4:	cmp	w24, #0x3
  410db8:	cset	w19, eq  // eq = none
  410dbc:	mov	w21, #0x1                   	// #1
  410dc0:	ldrb	w9, [x20, #73]
  410dc4:	ldur	w8, [x29, #-4]
  410dc8:	tbz	w9, #1, 410de4 <__fxstatat@plt+0xdcf4>
  410dcc:	mov	w1, #0x406                 	// #1030
  410dd0:	mov	w2, #0x3                   	// #3
  410dd4:	mov	w0, w8
  410dd8:	bl	4132c0 <__fxstatat@plt+0x101d0>
  410ddc:	mov	w8, w0
  410de0:	stur	w0, [x29, #-4]
  410de4:	tbnz	w8, #31, 410e00 <__fxstatat@plt+0xdd10>
  410de8:	mov	x0, x20
  410dec:	mov	x1, x22
  410df0:	mov	w2, w8
  410df4:	mov	x3, xzr
  410df8:	bl	41095c <__fxstatat@plt+0xd86c>
  410dfc:	cbz	w0, 411420 <__fxstatat@plt+0xe330>
  410e00:	and	w8, w19, w21
  410e04:	cmp	w8, #0x1
  410e08:	b.ne	410e18 <__fxstatat@plt+0xdd28>  // b.any
  410e0c:	bl	403040 <__errno_location@plt>
  410e10:	ldr	w8, [x0]
  410e14:	str	w8, [x22, #64]
  410e18:	ldrh	w8, [x22, #110]
  410e1c:	ldr	x0, [x22, #24]
  410e20:	orr	w8, w8, #0x1
  410e24:	strh	w8, [x22, #110]
  410e28:	bl	402c90 <closedir@plt>
  410e2c:	str	xzr, [x22, #24]
  410e30:	ldrb	w8, [x20, #73]
  410e34:	tbz	w8, #1, 410e44 <__fxstatat@plt+0xdd54>
  410e38:	ldur	w0, [x29, #-4]
  410e3c:	tbnz	w0, #31, 410e44 <__fxstatat@plt+0xdd54>
  410e40:	bl	402ca0 <close@plt>
  410e44:	str	xzr, [x22, #24]
  410e48:	mov	w8, #0x1                   	// #1
  410e4c:	str	w8, [sp]
  410e50:	ldr	x8, [x22, #72]
  410e54:	ldr	x9, [x22, #56]
  410e58:	ldrb	w11, [x20, #72]
  410e5c:	str	w24, [sp, #4]
  410e60:	sub	x10, x8, #0x1
  410e64:	ldrb	w9, [x9, x10]
  410e68:	cmp	w9, #0x2f
  410e6c:	csel	x8, x10, x8, eq  // eq = none
  410e70:	tbnz	w11, #2, 410e7c <__fxstatat@plt+0xdd8c>
  410e74:	stur	xzr, [x29, #-40]
  410e78:	b	410e90 <__fxstatat@plt+0xdda0>
  410e7c:	ldr	x9, [x20, #32]
  410e80:	add	x10, x9, x8
  410e84:	mov	w9, #0x2f                  	// #47
  410e88:	strb	w9, [x10], #1
  410e8c:	stur	x10, [x29, #-40]
  410e90:	ldr	x21, [x22, #24]
  410e94:	add	x25, x8, #0x1
  410e98:	str	x23, [sp, #8]
  410e9c:	cbz	x21, 411178 <__fxstatat@plt+0xe088>
  410ea0:	ldr	x8, [x22, #88]
  410ea4:	ldr	x9, [x20, #48]
  410ea8:	add	x8, x8, #0x1
  410eac:	str	x8, [sp, #32]
  410eb0:	sub	x26, x9, x25
  410eb4:	bl	403040 <__errno_location@plt>
  410eb8:	mov	x24, xzr
  410ebc:	mov	x23, xzr
  410ec0:	mov	x27, xzr
  410ec4:	stur	x0, [x29, #-32]
  410ec8:	str	xzr, [sp, #16]
  410ecc:	str	x22, [sp, #40]
  410ed0:	ldur	x8, [x29, #-32]
  410ed4:	mov	x0, x21
  410ed8:	str	wzr, [x8]
  410edc:	bl	402c30 <readdir@plt>
  410ee0:	cbz	x0, 411188 <__fxstatat@plt+0xe098>
  410ee4:	ldrb	w8, [x20, #72]
  410ee8:	mov	x28, x0
  410eec:	tbnz	w8, #5, 410f14 <__fxstatat@plt+0xde24>
  410ef0:	ldrb	w8, [x28, #19]
  410ef4:	cmp	w8, #0x2e
  410ef8:	b.ne	410f14 <__fxstatat@plt+0xde24>  // b.any
  410efc:	ldrb	w8, [x28, #20]
  410f00:	cbz	w8, 411124 <__fxstatat@plt+0xe034>
  410f04:	cmp	w8, #0x2e
  410f08:	b.ne	410f14 <__fxstatat@plt+0xde24>  // b.any
  410f0c:	ldrb	w8, [x28, #21]
  410f10:	cbz	w8, 411124 <__fxstatat@plt+0xe034>
  410f14:	mov	x21, x20
  410f18:	mov	x20, x25
  410f1c:	add	x25, x28, #0x13
  410f20:	mov	x0, x25
  410f24:	stur	x27, [x29, #-24]
  410f28:	bl	402920 <strlen@plt>
  410f2c:	add	x8, x0, #0x100
  410f30:	mov	x22, x0
  410f34:	and	x0, x8, #0xfffffffffffffff8
  410f38:	bl	402b00 <malloc@plt>
  410f3c:	mov	x27, x0
  410f40:	cbz	x0, 411454 <__fxstatat@plt+0xe364>
  410f44:	add	x19, x27, #0xf8
  410f48:	mov	x0, x19
  410f4c:	mov	x1, x25
  410f50:	mov	x2, x22
  410f54:	stur	x24, [x29, #-16]
  410f58:	bl	4028f0 <memcpy@plt>
  410f5c:	strb	wzr, [x19, x22]
  410f60:	str	x22, [x27, #96]
  410f64:	str	x21, [x27, #80]
  410f68:	ldr	x25, [x21, #32]
  410f6c:	mov	x24, x21
  410f70:	cmp	x22, x26
  410f74:	mov	w8, #0x30000               	// #196608
  410f78:	add	x22, x22, x20
  410f7c:	str	wzr, [x27, #64]
  410f80:	stur	w8, [x27, #110]
  410f84:	stp	xzr, xzr, [x27, #24]
  410f88:	str	xzr, [x27, #40]
  410f8c:	str	x25, [x27, #56]
  410f90:	b.cs	410f9c <__fxstatat@plt+0xdeac>  // b.hs, b.nlast
  410f94:	mov	x25, x20
  410f98:	b	410ffc <__fxstatat@plt+0xdf0c>
  410f9c:	ldr	x8, [x24, #48]
  410fa0:	add	x9, x22, #0x101
  410fa4:	adds	x1, x9, x8
  410fa8:	b.cs	411428 <__fxstatat@plt+0xe338>  // b.hs, b.nlast
  410fac:	mov	x0, x25
  410fb0:	str	x1, [x24, #48]
  410fb4:	bl	402c40 <realloc@plt>
  410fb8:	cbz	x0, 411444 <__fxstatat@plt+0xe354>
  410fbc:	cmp	x0, x25
  410fc0:	str	x0, [x24, #32]
  410fc4:	b.eq	410ff0 <__fxstatat@plt+0xdf00>  // b.none
  410fc8:	ldrb	w8, [x24, #72]
  410fcc:	add	x9, x0, x20
  410fd0:	mov	x25, x20
  410fd4:	tst	w8, #0x4
  410fd8:	ldur	x8, [x29, #-40]
  410fdc:	csel	x8, x8, x9, eq  // eq = none
  410fe0:	stur	x8, [x29, #-40]
  410fe4:	mov	w8, #0x1                   	// #1
  410fe8:	str	w8, [sp, #16]
  410fec:	b	410ff4 <__fxstatat@plt+0xdf04>
  410ff0:	mov	x25, x20
  410ff4:	ldr	x8, [x24, #48]
  410ff8:	sub	x26, x8, x25
  410ffc:	mov	x20, x24
  411000:	ldur	x24, [x29, #-16]
  411004:	cmp	x22, x25
  411008:	b.cc	411374 <__fxstatat@plt+0xe284>  // b.lo, b.ul, b.last
  41100c:	ldr	x8, [sp, #32]
  411010:	str	x8, [x27, #88]
  411014:	ldr	x8, [x20]
  411018:	str	x22, [x27, #72]
  41101c:	str	x8, [x27, #8]
  411020:	ldr	x8, [x28]
  411024:	str	x8, [x27, #128]
  411028:	ldrb	w8, [x20, #72]
  41102c:	tbnz	w8, #2, 411038 <__fxstatat@plt+0xdf48>
  411030:	str	x19, [x27, #48]
  411034:	b	411054 <__fxstatat@plt+0xdf64>
  411038:	ldr	x9, [x27, #96]
  41103c:	ldr	x8, [x27, #56]
  411040:	ldur	x0, [x29, #-40]
  411044:	mov	x1, x19
  411048:	add	x2, x9, #0x1
  41104c:	str	x8, [x27, #48]
  411050:	bl	402900 <memmove@plt>
  411054:	ldr	x9, [x20, #64]
  411058:	ldr	w8, [x20, #72]
  41105c:	ldr	x22, [sp, #40]
  411060:	cbz	x9, 411090 <__fxstatat@plt+0xdfa0>
  411064:	tbnz	w8, #10, 411090 <__fxstatat@plt+0xdfa0>
  411068:	mov	x0, x20
  41106c:	mov	x1, x27
  411070:	mov	w2, wzr
  411074:	bl	40fde4 <__fxstatat@plt+0xccf4>
  411078:	strh	w0, [x27, #108]
  41107c:	str	xzr, [x27, #16]
  411080:	cbz	x24, 4110f8 <__fxstatat@plt+0xe008>
  411084:	ldur	x8, [x29, #-24]
  411088:	str	x27, [x8, #16]
  41108c:	b	4110fc <__fxstatat@plt+0xe00c>
  411090:	ldrb	w9, [x28, #18]
  411094:	mov	w10, #0x18                  	// #24
  411098:	bics	wzr, w10, w8
  41109c:	mov	w10, #0xfb                  	// #251
  4110a0:	cset	w8, eq  // eq = none
  4110a4:	tst	w9, w10
  4110a8:	sub	w9, w9, #0x1
  4110ac:	cset	w10, ne  // ne = any
  4110b0:	cmp	w9, #0xb
  4110b4:	and	w8, w8, w10
  4110b8:	mov	w10, #0xb                   	// #11
  4110bc:	strh	w10, [x27, #108]
  4110c0:	b.hi	4110d8 <__fxstatat@plt+0xdfe8>  // b.pmore
  4110c4:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  4110c8:	sxtb	x9, w9
  4110cc:	add	x10, x10, #0xa5c
  4110d0:	ldr	w9, [x10, x9, lsl #2]
  4110d4:	b	4110dc <__fxstatat@plt+0xdfec>
  4110d8:	mov	w9, wzr
  4110dc:	cmp	w8, #0x0
  4110e0:	mov	w8, #0x1                   	// #1
  4110e4:	cinc	x8, x8, eq  // eq = none
  4110e8:	str	w9, [x27, #136]
  4110ec:	str	x8, [x27, #168]
  4110f0:	str	xzr, [x27, #16]
  4110f4:	cbnz	x24, 411084 <__fxstatat@plt+0xdf94>
  4110f8:	mov	x24, x27
  4110fc:	mov	w8, #0x2710                	// #10000
  411100:	cmp	x23, x8
  411104:	b.ne	411114 <__fxstatat@plt+0xe024>  // b.any
  411108:	ldr	x8, [sp, #24]
  41110c:	ldr	x8, [x8]
  411110:	cbz	x8, 411130 <__fxstatat@plt+0xe040>
  411114:	ldr	x8, [sp, #48]
  411118:	add	x23, x23, #0x1
  41111c:	cmp	x8, x23
  411120:	b.ls	4111c4 <__fxstatat@plt+0xe0d4>  // b.plast
  411124:	ldr	x21, [x22, #24]
  411128:	cbnz	x21, 410ed0 <__fxstatat@plt+0xdde0>
  41112c:	b	4111c4 <__fxstatat@plt+0xe0d4>
  411130:	ldur	w1, [x29, #-4]
  411134:	mov	x0, x22
  411138:	bl	411868 <__fxstatat@plt+0xe778>
  41113c:	mov	w8, #0x6969                	// #26985
  411140:	cmp	x0, x8
  411144:	str	wzr, [sp, #20]
  411148:	b.eq	411114 <__fxstatat@plt+0xe024>  // b.none
  41114c:	mov	w8, #0x1994                	// #6548
  411150:	movk	w8, #0x102, lsl #16
  411154:	cmp	x0, x8
  411158:	b.eq	411114 <__fxstatat@plt+0xe024>  // b.none
  41115c:	mov	w8, #0x4d42                	// #19778
  411160:	movk	w8, #0xff53, lsl #16
  411164:	cmp	x0, x8
  411168:	b.eq	411114 <__fxstatat@plt+0xe024>  // b.none
  41116c:	mov	w8, #0x1                   	// #1
  411170:	str	w8, [sp, #20]
  411174:	b	411114 <__fxstatat@plt+0xe024>
  411178:	mov	x24, xzr
  41117c:	mov	x23, xzr
  411180:	str	wzr, [sp, #20]
  411184:	b	411258 <__fxstatat@plt+0xe168>
  411188:	ldur	x8, [x29, #-32]
  41118c:	ldr	w8, [x8]
  411190:	cbz	w8, 4111b4 <__fxstatat@plt+0xe0c4>
  411194:	ldr	x9, [sp, #8]
  411198:	str	w8, [x22, #64]
  41119c:	mov	w8, #0x4                   	// #4
  4111a0:	orr	x9, x9, x23
  4111a4:	cmp	x9, #0x0
  4111a8:	mov	w9, #0x7                   	// #7
  4111ac:	csel	w8, w9, w8, ne  // ne = any
  4111b0:	strh	w8, [x22, #108]
  4111b4:	ldr	x0, [x22, #24]
  4111b8:	cbz	x0, 4111c4 <__fxstatat@plt+0xe0d4>
  4111bc:	bl	402c90 <closedir@plt>
  4111c0:	str	xzr, [x22, #24]
  4111c4:	ldr	w8, [sp, #16]
  4111c8:	tbz	w8, #0, 411258 <__fxstatat@plt+0xe168>
  4111cc:	ldr	x9, [x20, #8]
  4111d0:	ldr	x8, [x20, #32]
  4111d4:	cbnz	x9, 4111f4 <__fxstatat@plt+0xe104>
  4111d8:	ldr	x9, [x24, #88]
  4111dc:	tbnz	x9, #63, 411258 <__fxstatat@plt+0xe168>
  4111e0:	mov	x9, x24
  4111e4:	b	411224 <__fxstatat@plt+0xe134>
  4111e8:	str	x8, [x9, #56]
  4111ec:	ldr	x9, [x9, #16]
  4111f0:	cbz	x9, 4111d8 <__fxstatat@plt+0xe0e8>
  4111f4:	ldr	x10, [x9, #48]
  4111f8:	add	x11, x9, #0xf8
  4111fc:	cmp	x10, x11
  411200:	b.eq	4111e8 <__fxstatat@plt+0xe0f8>  // b.none
  411204:	ldr	x11, [x9, #56]
  411208:	sub	x10, x10, x11
  41120c:	add	x10, x8, x10
  411210:	str	x10, [x9, #48]
  411214:	b	4111e8 <__fxstatat@plt+0xe0f8>
  411218:	ldr	x11, [x10, #88]
  41121c:	mov	x9, x10
  411220:	tbnz	x11, #63, 411258 <__fxstatat@plt+0xe168>
  411224:	ldr	x10, [x9, #48]
  411228:	add	x11, x9, #0xf8
  41122c:	cmp	x10, x11
  411230:	b.eq	411244 <__fxstatat@plt+0xe154>  // b.none
  411234:	ldr	x11, [x9, #56]
  411238:	sub	x10, x10, x11
  41123c:	add	x10, x8, x10
  411240:	str	x10, [x9, #48]
  411244:	ldr	x10, [x9, #16]
  411248:	str	x8, [x9, #56]
  41124c:	cbnz	x10, 411218 <__fxstatat@plt+0xe128>
  411250:	ldr	x10, [x9, #8]
  411254:	b	411218 <__fxstatat@plt+0xe128>
  411258:	ldrb	w8, [x20, #72]
  41125c:	tbz	w8, #2, 41127c <__fxstatat@plt+0xe18c>
  411260:	ldr	x8, [x20, #48]
  411264:	ldur	x10, [x29, #-40]
  411268:	cmp	x25, x8
  41126c:	sub	x9, x10, #0x1
  411270:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  411274:	csel	x8, x9, x10, eq  // eq = none
  411278:	strb	wzr, [x8]
  41127c:	ldr	x8, [sp, #8]
  411280:	ldp	w9, w19, [sp]
  411284:	cmp	x8, #0x0
  411288:	cset	w8, ne  // ne = any
  41128c:	orr	w8, w8, w9
  411290:	tbz	w8, #0, 4112e4 <__fxstatat@plt+0xe1f4>
  411294:	cbnz	x23, 4112f0 <__fxstatat@plt+0xe200>
  411298:	cmp	w19, #0x3
  41129c:	b.ne	4112bc <__fxstatat@plt+0xe1cc>  // b.any
  4112a0:	ldrh	w8, [x22, #108]
  4112a4:	cmp	w8, #0x4
  4112a8:	b.eq	4112bc <__fxstatat@plt+0xe1cc>  // b.none
  4112ac:	cmp	w8, #0x7
  4112b0:	b.eq	4112bc <__fxstatat@plt+0xe1cc>  // b.none
  4112b4:	mov	w8, #0x6                   	// #6
  4112b8:	strh	w8, [x22, #108]
  4112bc:	cbnz	x24, 4112d4 <__fxstatat@plt+0xe1e4>
  4112c0:	b	41149c <__fxstatat@plt+0xe3ac>
  4112c4:	mov	x0, x24
  4112c8:	bl	402e10 <free@plt>
  4112cc:	mov	x24, x19
  4112d0:	cbz	x19, 41149c <__fxstatat@plt+0xe3ac>
  4112d4:	ldp	x19, x0, [x24, #16]
  4112d8:	cbz	x0, 4112c4 <__fxstatat@plt+0xe1d4>
  4112dc:	bl	402c90 <closedir@plt>
  4112e0:	b	4112c4 <__fxstatat@plt+0xe1d4>
  4112e4:	cmp	w19, #0x1
  4112e8:	b.eq	41134c <__fxstatat@plt+0xe25c>  // b.none
  4112ec:	cbz	x23, 41134c <__fxstatat@plt+0xe25c>
  4112f0:	ldr	w8, [sp, #20]
  4112f4:	tbz	w8, #0, 411320 <__fxstatat@plt+0xe230>
  4112f8:	adrp	x8, 411000 <__fxstatat@plt+0xdf10>
  4112fc:	add	x8, x8, #0x994
  411300:	mov	x0, x20
  411304:	mov	x1, x24
  411308:	mov	x2, x23
  41130c:	str	x8, [x20, #64]
  411310:	bl	40ff74 <__fxstatat@plt+0xce84>
  411314:	mov	x24, x0
  411318:	str	xzr, [x20, #64]
  41131c:	b	41149c <__fxstatat@plt+0xe3ac>
  411320:	cmp	x23, #0x2
  411324:	b.cc	41149c <__fxstatat@plt+0xe3ac>  // b.lo, b.ul, b.last
  411328:	ldr	x8, [sp, #24]
  41132c:	ldr	x8, [x8]
  411330:	cbz	x8, 41149c <__fxstatat@plt+0xe3ac>
  411334:	mov	x0, x20
  411338:	mov	x1, x24
  41133c:	mov	x2, x23
  411340:	bl	40ff74 <__fxstatat@plt+0xce84>
  411344:	mov	x24, x0
  411348:	b	41149c <__fxstatat@plt+0xe3ac>
  41134c:	ldr	x8, [x22, #88]
  411350:	cbz	x8, 4113d8 <__fxstatat@plt+0xe2e8>
  411354:	ldr	x1, [x22, #8]
  411358:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  41135c:	add	x3, x3, #0x6cd
  411360:	mov	w2, #0xffffffff            	// #-1
  411364:	mov	x0, x20
  411368:	bl	41095c <__fxstatat@plt+0xd86c>
  41136c:	cbnz	w0, 4113e4 <__fxstatat@plt+0xe2f4>
  411370:	b	411294 <__fxstatat@plt+0xe1a4>
  411374:	mov	x0, x27
  411378:	bl	402e10 <free@plt>
  41137c:	ldr	x21, [sp, #40]
  411380:	cbnz	x24, 4113c8 <__fxstatat@plt+0xe2d8>
  411384:	ldr	x0, [x21, #24]
  411388:	bl	402c90 <closedir@plt>
  41138c:	mov	w8, #0x7                   	// #7
  411390:	str	xzr, [x21, #24]
  411394:	strh	w8, [x21, #108]
  411398:	ldr	w8, [x20, #72]
  41139c:	mov	w9, #0x24                  	// #36
  4113a0:	mov	x24, xzr
  4113a4:	orr	w8, w8, #0x2000
  4113a8:	str	w8, [x20, #72]
  4113ac:	ldur	x8, [x29, #-32]
  4113b0:	str	w9, [x8]
  4113b4:	b	41149c <__fxstatat@plt+0xe3ac>
  4113b8:	mov	x0, x24
  4113bc:	bl	402e10 <free@plt>
  4113c0:	mov	x24, x19
  4113c4:	cbz	x19, 411384 <__fxstatat@plt+0xe294>
  4113c8:	ldp	x19, x0, [x24, #16]
  4113cc:	cbz	x0, 4113b8 <__fxstatat@plt+0xe2c8>
  4113d0:	bl	402c90 <closedir@plt>
  4113d4:	b	4113b8 <__fxstatat@plt+0xe2c8>
  4113d8:	mov	x0, x20
  4113dc:	bl	4114e0 <__fxstatat@plt+0xe3f0>
  4113e0:	cbz	w0, 411294 <__fxstatat@plt+0xe1a4>
  4113e4:	mov	w8, #0x7                   	// #7
  4113e8:	strh	w8, [x22, #108]
  4113ec:	ldr	w8, [x20, #72]
  4113f0:	orr	w8, w8, #0x2000
  4113f4:	str	w8, [x20, #72]
  4113f8:	cbnz	x24, 411410 <__fxstatat@plt+0xe320>
  4113fc:	b	41149c <__fxstatat@plt+0xe3ac>
  411400:	mov	x0, x24
  411404:	bl	402e10 <free@plt>
  411408:	mov	x24, x19
  41140c:	cbz	x19, 41149c <__fxstatat@plt+0xe3ac>
  411410:	ldp	x19, x0, [x24, #16]
  411414:	cbz	x0, 411400 <__fxstatat@plt+0xe310>
  411418:	bl	402c90 <closedir@plt>
  41141c:	b	411400 <__fxstatat@plt+0xe310>
  411420:	str	wzr, [sp]
  411424:	b	410e50 <__fxstatat@plt+0xdd60>
  411428:	mov	x0, x25
  41142c:	bl	402e10 <free@plt>
  411430:	ldur	x9, [x29, #-32]
  411434:	mov	w8, #0x24                  	// #36
  411438:	str	xzr, [x24, #32]
  41143c:	str	w8, [x9]
  411440:	b	411450 <__fxstatat@plt+0xe360>
  411444:	ldr	x0, [x24, #32]
  411448:	bl	402e10 <free@plt>
  41144c:	str	xzr, [x24, #32]
  411450:	ldur	x24, [x29, #-16]
  411454:	ldur	x8, [x29, #-32]
  411458:	mov	x0, x27
  41145c:	ldr	w22, [x8]
  411460:	bl	402e10 <free@plt>
  411464:	ldr	x19, [sp, #40]
  411468:	mov	x23, x21
  41146c:	cbnz	x24, 4114d0 <__fxstatat@plt+0xe3e0>
  411470:	ldr	x0, [x19, #24]
  411474:	bl	402c90 <closedir@plt>
  411478:	mov	w8, #0x7                   	// #7
  41147c:	str	xzr, [x19, #24]
  411480:	strh	w8, [x19, #108]
  411484:	ldr	w8, [x23, #72]
  411488:	mov	x24, xzr
  41148c:	orr	w8, w8, #0x2000
  411490:	str	w8, [x23, #72]
  411494:	ldur	x8, [x29, #-32]
  411498:	str	w22, [x8]
  41149c:	mov	x0, x24
  4114a0:	ldp	x20, x19, [sp, #176]
  4114a4:	ldp	x22, x21, [sp, #160]
  4114a8:	ldp	x24, x23, [sp, #144]
  4114ac:	ldp	x26, x25, [sp, #128]
  4114b0:	ldp	x28, x27, [sp, #112]
  4114b4:	ldp	x29, x30, [sp, #96]
  4114b8:	add	sp, sp, #0xc0
  4114bc:	ret
  4114c0:	mov	x0, x24
  4114c4:	bl	402e10 <free@plt>
  4114c8:	mov	x24, x21
  4114cc:	cbz	x21, 411470 <__fxstatat@plt+0xe380>
  4114d0:	ldp	x21, x0, [x24, #16]
  4114d4:	cbz	x0, 4114c0 <__fxstatat@plt+0xe3d0>
  4114d8:	bl	402c90 <closedir@plt>
  4114dc:	b	4114c0 <__fxstatat@plt+0xe3d0>
  4114e0:	stp	x29, x30, [sp, #-32]!
  4114e4:	stp	x20, x19, [sp, #16]
  4114e8:	ldr	w8, [x0, #72]
  4114ec:	mov	x19, x0
  4114f0:	mov	x29, sp
  4114f4:	tbnz	w8, #2, 411510 <__fxstatat@plt+0xe420>
  4114f8:	tbnz	w8, #9, 411518 <__fxstatat@plt+0xe428>
  4114fc:	ldr	w0, [x19, #40]
  411500:	bl	402960 <fchdir@plt>
  411504:	cmp	w0, #0x0
  411508:	cset	w20, ne  // ne = any
  41150c:	b	411538 <__fxstatat@plt+0xe448>
  411510:	mov	w20, wzr
  411514:	b	411538 <__fxstatat@plt+0xe448>
  411518:	ldr	w1, [x19, #44]
  41151c:	add	x0, x19, #0x60
  411520:	bl	412634 <__fxstatat@plt+0xf544>
  411524:	tbnz	w0, #31, 41152c <__fxstatat@plt+0xe43c>
  411528:	bl	402ca0 <close@plt>
  41152c:	mov	w8, #0xffffff9c            	// #-100
  411530:	mov	w20, wzr
  411534:	str	w8, [x19, #44]
  411538:	add	x19, x19, #0x60
  41153c:	mov	x0, x19
  411540:	bl	41262c <__fxstatat@plt+0xf53c>
  411544:	tbnz	w0, #0, 41155c <__fxstatat@plt+0xe46c>
  411548:	mov	x0, x19
  41154c:	bl	41267c <__fxstatat@plt+0xf58c>
  411550:	tbnz	w0, #31, 41153c <__fxstatat@plt+0xe44c>
  411554:	bl	402ca0 <close@plt>
  411558:	b	41153c <__fxstatat@plt+0xe44c>
  41155c:	mov	w0, w20
  411560:	ldp	x20, x19, [sp, #16]
  411564:	ldp	x29, x30, [sp], #32
  411568:	ret
  41156c:	stp	x29, x30, [sp, #-48]!
  411570:	stp	x20, x19, [sp, #32]
  411574:	ldrh	w8, [x0, #72]
  411578:	mov	w9, #0x102                 	// #258
  41157c:	mov	x20, x0
  411580:	mov	x19, x1
  411584:	tst	w8, w9
  411588:	str	x21, [sp, #16]
  41158c:	mov	x29, sp
  411590:	b.eq	4115e8 <__fxstatat@plt+0xe4f8>  // b.none
  411594:	mov	w0, #0x18                  	// #24
  411598:	bl	402b00 <malloc@plt>
  41159c:	cbz	x0, 411608 <__fxstatat@plt+0xe518>
  4115a0:	ldur	q0, [x19, #120]
  4115a4:	str	x19, [x0, #16]
  4115a8:	mov	x21, x0
  4115ac:	mov	x1, x21
  4115b0:	str	q0, [x0]
  4115b4:	ldr	x0, [x20, #88]
  4115b8:	bl	40b530 <__fxstatat@plt+0x8440>
  4115bc:	cmp	x0, x21
  4115c0:	b.eq	411604 <__fxstatat@plt+0xe514>  // b.none
  4115c4:	mov	x20, x0
  4115c8:	mov	x0, x21
  4115cc:	bl	402e10 <free@plt>
  4115d0:	cbz	x20, 411618 <__fxstatat@plt+0xe528>
  4115d4:	ldr	x8, [x20, #16]
  4115d8:	mov	w9, #0x2                   	// #2
  4115dc:	strh	w9, [x19, #108]
  4115e0:	str	x8, [x19]
  4115e4:	b	411604 <__fxstatat@plt+0xe514>
  4115e8:	ldr	x0, [x20, #88]
  4115ec:	add	x1, x19, #0x78
  4115f0:	bl	41240c <__fxstatat@plt+0xf31c>
  4115f4:	tbz	w0, #0, 411604 <__fxstatat@plt+0xe514>
  4115f8:	mov	w8, #0x2                   	// #2
  4115fc:	str	x19, [x19]
  411600:	strh	w8, [x19, #108]
  411604:	mov	w0, #0x1                   	// #1
  411608:	ldp	x20, x19, [sp, #32]
  41160c:	ldr	x21, [sp, #16]
  411610:	ldp	x29, x30, [sp], #48
  411614:	ret
  411618:	mov	w0, wzr
  41161c:	b	411608 <__fxstatat@plt+0xe518>
  411620:	stp	x29, x30, [sp, #-16]!
  411624:	cmp	w2, #0x5
  411628:	mov	x29, sp
  41162c:	b.cc	411648 <__fxstatat@plt+0xe558>  // b.lo, b.ul, b.last
  411630:	bl	403040 <__errno_location@plt>
  411634:	mov	w8, #0x16                  	// #22
  411638:	str	w8, [x0]
  41163c:	mov	w0, #0x1                   	// #1
  411640:	ldp	x29, x30, [sp], #16
  411644:	ret
  411648:	mov	w0, wzr
  41164c:	strh	w2, [x1, #112]
  411650:	ldp	x29, x30, [sp], #16
  411654:	ret
  411658:	stp	x29, x30, [sp, #-64]!
  41165c:	tst	w1, #0xffffefff
  411660:	stp	x24, x23, [sp, #16]
  411664:	stp	x22, x21, [sp, #32]
  411668:	stp	x20, x19, [sp, #48]
  41166c:	mov	x29, sp
  411670:	b.eq	41168c <__fxstatat@plt+0xe59c>  // b.none
  411674:	bl	403040 <__errno_location@plt>
  411678:	mov	x8, x0
  41167c:	mov	w9, #0x16                  	// #22
  411680:	mov	x0, xzr
  411684:	str	w9, [x8]
  411688:	b	4116c8 <__fxstatat@plt+0xe5d8>
  41168c:	ldr	x23, [x0]
  411690:	mov	w21, w1
  411694:	mov	x19, x0
  411698:	bl	403040 <__errno_location@plt>
  41169c:	str	wzr, [x0]
  4116a0:	ldrb	w8, [x19, #73]
  4116a4:	tbnz	w8, #5, 4116c4 <__fxstatat@plt+0xe5d4>
  4116a8:	ldrh	w8, [x23, #108]
  4116ac:	cmp	w8, #0x1
  4116b0:	b.eq	4116dc <__fxstatat@plt+0xe5ec>  // b.none
  4116b4:	cmp	w8, #0x9
  4116b8:	b.ne	4116c4 <__fxstatat@plt+0xe5d4>  // b.any
  4116bc:	ldr	x0, [x23, #16]
  4116c0:	b	4116c8 <__fxstatat@plt+0xe5d8>
  4116c4:	mov	x0, xzr
  4116c8:	ldp	x20, x19, [sp, #48]
  4116cc:	ldp	x22, x21, [sp, #32]
  4116d0:	ldp	x24, x23, [sp, #16]
  4116d4:	ldp	x29, x30, [sp], #64
  4116d8:	ret
  4116dc:	ldr	x22, [x19, #8]
  4116e0:	mov	x20, x0
  4116e4:	cbnz	x22, 41171c <__fxstatat@plt+0xe62c>
  4116e8:	cmp	w21, #0x1, lsl #12
  4116ec:	b.ne	41172c <__fxstatat@plt+0xe63c>  // b.any
  4116f0:	ldr	w8, [x19, #72]
  4116f4:	mov	w21, #0x2                   	// #2
  4116f8:	orr	w8, w8, #0x1000
  4116fc:	str	w8, [x19, #72]
  411700:	ldr	x8, [x23, #88]
  411704:	cbnz	x8, 411778 <__fxstatat@plt+0xe688>
  411708:	b	411738 <__fxstatat@plt+0xe648>
  41170c:	mov	x0, x22
  411710:	bl	402e10 <free@plt>
  411714:	mov	x22, x24
  411718:	cbz	x24, 4116e8 <__fxstatat@plt+0xe5f8>
  41171c:	ldp	x24, x0, [x22, #16]
  411720:	cbz	x0, 41170c <__fxstatat@plt+0xe61c>
  411724:	bl	402c90 <closedir@plt>
  411728:	b	41170c <__fxstatat@plt+0xe61c>
  41172c:	mov	w21, #0x1                   	// #1
  411730:	ldr	x8, [x23, #88]
  411734:	cbnz	x8, 411778 <__fxstatat@plt+0xe688>
  411738:	ldr	x8, [x23, #48]
  41173c:	ldrb	w8, [x8]
  411740:	cmp	w8, #0x2f
  411744:	b.eq	411778 <__fxstatat@plt+0xe688>  // b.none
  411748:	ldr	w8, [x19, #72]
  41174c:	tbnz	w8, #2, 411778 <__fxstatat@plt+0xe688>
  411750:	mov	w2, #0x4900                	// #18688
  411754:	lsr	w9, w8, #4
  411758:	movk	w2, #0x8, lsl #16
  41175c:	bfi	w2, w9, #15, #1
  411760:	tbnz	w8, #9, 41178c <__fxstatat@plt+0xe69c>
  411764:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  411768:	add	x0, x0, #0x6ce
  41176c:	mov	w1, w2
  411770:	bl	40a1b8 <__fxstatat@plt+0x70c8>
  411774:	b	41179c <__fxstatat@plt+0xe6ac>
  411778:	mov	x0, x19
  41177c:	mov	w1, w21
  411780:	bl	410b90 <__fxstatat@plt+0xdaa0>
  411784:	str	x0, [x19, #8]
  411788:	b	4116c8 <__fxstatat@plt+0xe5d8>
  41178c:	ldr	w0, [x19, #44]
  411790:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  411794:	add	x1, x1, #0x6ce
  411798:	bl	41270c <__fxstatat@plt+0xf61c>
  41179c:	mov	w22, w0
  4117a0:	tbnz	w0, #31, 4117e0 <__fxstatat@plt+0xe6f0>
  4117a4:	mov	x0, x19
  4117a8:	mov	w1, w21
  4117ac:	bl	410b90 <__fxstatat@plt+0xdaa0>
  4117b0:	ldrb	w8, [x19, #73]
  4117b4:	str	x0, [x19, #8]
  4117b8:	tbnz	w8, #1, 4117ec <__fxstatat@plt+0xe6fc>
  4117bc:	mov	w0, w22
  4117c0:	bl	402960 <fchdir@plt>
  4117c4:	cbz	w0, 411818 <__fxstatat@plt+0xe728>
  4117c8:	ldr	w19, [x20]
  4117cc:	mov	w0, w22
  4117d0:	bl	402ca0 <close@plt>
  4117d4:	mov	x0, xzr
  4117d8:	str	w19, [x20]
  4117dc:	b	4116c8 <__fxstatat@plt+0xe5d8>
  4117e0:	mov	x0, xzr
  4117e4:	str	xzr, [x19, #8]
  4117e8:	b	4116c8 <__fxstatat@plt+0xe5d8>
  4117ec:	ldr	w1, [x19, #44]
  4117f0:	cmp	w1, w22
  4117f4:	b.ne	411800 <__fxstatat@plt+0xe710>  // b.any
  4117f8:	cmn	w1, #0x64
  4117fc:	b.ne	411828 <__fxstatat@plt+0xe738>  // b.any
  411800:	add	x0, x19, #0x60
  411804:	bl	412634 <__fxstatat@plt+0xf544>
  411808:	tbnz	w0, #31, 411810 <__fxstatat@plt+0xe720>
  41180c:	bl	402ca0 <close@plt>
  411810:	str	w22, [x19, #44]
  411814:	b	411820 <__fxstatat@plt+0xe730>
  411818:	mov	w0, w22
  41181c:	bl	402ca0 <close@plt>
  411820:	ldr	x0, [x19, #8]
  411824:	b	4116c8 <__fxstatat@plt+0xe5d8>
  411828:	bl	402cf0 <abort@plt>
  41182c:	ldr	x8, [x0, #8]
  411830:	udiv	x9, x8, x1
  411834:	msub	x0, x9, x1, x8
  411838:	ret
  41183c:	ldr	x8, [x0, #8]
  411840:	ldr	x9, [x1, #8]
  411844:	cmp	x8, x9
  411848:	b.ne	411860 <__fxstatat@plt+0xe770>  // b.any
  41184c:	ldr	x8, [x0]
  411850:	ldr	x9, [x1]
  411854:	cmp	x8, x9
  411858:	cset	w0, eq  // eq = none
  41185c:	ret
  411860:	mov	w0, wzr
  411864:	ret
  411868:	sub	sp, sp, #0xb0
  41186c:	stp	x29, x30, [sp, #128]
  411870:	stp	x22, x21, [sp, #144]
  411874:	stp	x20, x19, [sp, #160]
  411878:	ldr	x22, [x0, #80]
  41187c:	add	x29, sp, #0x80
  411880:	ldrb	w8, [x22, #73]
  411884:	tbnz	w8, #1, 411890 <__fxstatat@plt+0xe7a0>
  411888:	mov	x0, xzr
  41188c:	b	4118ec <__fxstatat@plt+0xe7fc>
  411890:	ldr	x20, [x22, #80]
  411894:	mov	x19, x0
  411898:	mov	w21, w1
  41189c:	cbnz	x20, 4118d0 <__fxstatat@plt+0xe7e0>
  4118a0:	adrp	x2, 411000 <__fxstatat@plt+0xdf10>
  4118a4:	adrp	x3, 411000 <__fxstatat@plt+0xdf10>
  4118a8:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4118ac:	add	x2, x2, #0x970
  4118b0:	add	x3, x3, #0x980
  4118b4:	add	x4, x4, #0xe10
  4118b8:	mov	w0, #0xd                   	// #13
  4118bc:	mov	x1, xzr
  4118c0:	bl	40ab18 <__fxstatat@plt+0x7a28>
  4118c4:	mov	x20, x0
  4118c8:	str	x0, [x22, #80]
  4118cc:	cbz	x0, 41190c <__fxstatat@plt+0xe81c>
  4118d0:	ldr	x8, [x19, #120]
  4118d4:	add	x1, sp, #0x8
  4118d8:	mov	x0, x20
  4118dc:	str	x8, [sp, #8]
  4118e0:	bl	40a840 <__fxstatat@plt+0x7750>
  4118e4:	cbz	x0, 411900 <__fxstatat@plt+0xe810>
  4118e8:	ldr	x0, [x0, #8]
  4118ec:	ldp	x20, x19, [sp, #160]
  4118f0:	ldp	x22, x21, [sp, #144]
  4118f4:	ldp	x29, x30, [sp, #128]
  4118f8:	add	sp, sp, #0xb0
  4118fc:	ret
  411900:	mov	w22, #0x1                   	// #1
  411904:	tbz	w21, #31, 411914 <__fxstatat@plt+0xe824>
  411908:	b	411888 <__fxstatat@plt+0xe798>
  41190c:	mov	w22, wzr
  411910:	tbnz	w21, #31, 411888 <__fxstatat@plt+0xe798>
  411914:	add	x1, sp, #0x8
  411918:	mov	w0, w21
  41191c:	bl	402bc0 <fstatfs@plt>
  411920:	cbnz	w0, 411888 <__fxstatat@plt+0xe798>
  411924:	cbz	w22, 411968 <__fxstatat@plt+0xe878>
  411928:	mov	w0, #0x10                  	// #16
  41192c:	bl	402b00 <malloc@plt>
  411930:	cbz	x0, 411968 <__fxstatat@plt+0xe878>
  411934:	ldr	x8, [x19, #120]
  411938:	ldr	x9, [sp, #8]
  41193c:	mov	x21, x0
  411940:	mov	x1, x21
  411944:	stp	x8, x9, [x0]
  411948:	mov	x0, x20
  41194c:	bl	40b530 <__fxstatat@plt+0x8440>
  411950:	cbz	x0, 411960 <__fxstatat@plt+0xe870>
  411954:	cmp	x0, x21
  411958:	b.eq	411968 <__fxstatat@plt+0xe878>  // b.none
  41195c:	bl	402cf0 <abort@plt>
  411960:	mov	x0, x21
  411964:	bl	402e10 <free@plt>
  411968:	ldr	x0, [sp, #8]
  41196c:	b	4118ec <__fxstatat@plt+0xe7fc>
  411970:	ldr	x8, [x0]
  411974:	udiv	x9, x8, x1
  411978:	msub	x0, x9, x1, x8
  41197c:	ret
  411980:	ldr	x8, [x0]
  411984:	ldr	x9, [x1]
  411988:	cmp	x8, x9
  41198c:	cset	w0, eq  // eq = none
  411990:	ret
  411994:	ldr	x8, [x0]
  411998:	ldr	x9, [x1]
  41199c:	ldr	x8, [x8, #128]
  4119a0:	ldr	x9, [x9, #128]
  4119a4:	cmp	x9, x8
  4119a8:	cset	w10, cc  // cc = lo, ul, last
  4119ac:	cmp	x8, x9
  4119b0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4119b4:	ret
  4119b8:	sub	sp, sp, #0x40
  4119bc:	stp	x29, x30, [sp, #16]
  4119c0:	add	x29, sp, #0x10
  4119c4:	cmp	x0, #0x0
  4119c8:	sub	x8, x29, #0x4
  4119cc:	stp	x20, x19, [sp, #48]
  4119d0:	csel	x20, x8, x0, eq  // eq = none
  4119d4:	mov	x0, x20
  4119d8:	stp	x22, x21, [sp, #32]
  4119dc:	mov	x22, x2
  4119e0:	mov	x19, x1
  4119e4:	bl	4028e0 <mbrtowc@plt>
  4119e8:	mov	x21, x0
  4119ec:	cbz	x22, 411a10 <__fxstatat@plt+0xe920>
  4119f0:	cmn	x21, #0x2
  4119f4:	b.cc	411a10 <__fxstatat@plt+0xe920>  // b.lo, b.ul, b.last
  4119f8:	mov	w0, wzr
  4119fc:	bl	412584 <__fxstatat@plt+0xf494>
  411a00:	tbnz	w0, #0, 411a10 <__fxstatat@plt+0xe920>
  411a04:	ldrb	w8, [x19]
  411a08:	mov	w21, #0x1                   	// #1
  411a0c:	str	w8, [x20]
  411a10:	mov	x0, x21
  411a14:	ldp	x20, x19, [sp, #48]
  411a18:	ldp	x22, x21, [sp, #32]
  411a1c:	ldp	x29, x30, [sp, #16]
  411a20:	add	sp, sp, #0x40
  411a24:	ret
  411a28:	and	w9, w1, #0xf000
  411a2c:	mov	w8, w1
  411a30:	cmp	w9, #0x1, lsl #12
  411a34:	mov	x9, x0
  411a38:	b.ne	411a4c <__fxstatat@plt+0xe95c>  // b.any
  411a3c:	cbnz	x2, 411a4c <__fxstatat@plt+0xe95c>
  411a40:	and	w1, w8, #0xffffefff
  411a44:	mov	x0, x9
  411a48:	b	402a70 <mkfifo@plt>
  411a4c:	sub	sp, sp, #0x20
  411a50:	str	x2, [sp, #8]
  411a54:	add	x3, sp, #0x8
  411a58:	mov	w0, wzr
  411a5c:	mov	x1, x9
  411a60:	mov	w2, w8
  411a64:	stp	x29, x30, [sp, #16]
  411a68:	add	x29, sp, #0x10
  411a6c:	bl	4029a0 <__xmknod@plt>
  411a70:	ldp	x29, x30, [sp, #16]
  411a74:	add	sp, sp, #0x20
  411a78:	ret
  411a7c:	sub	sp, sp, #0x40
  411a80:	stp	x29, x30, [sp, #16]
  411a84:	add	x29, sp, #0x10
  411a88:	add	x2, x29, #0x18
  411a8c:	mov	w1, wzr
  411a90:	str	x21, [sp, #32]
  411a94:	stp	x20, x19, [sp, #48]
  411a98:	mov	x19, x0
  411a9c:	bl	402e70 <acl_get_entry@plt>
  411aa0:	cmp	w0, #0x1
  411aa4:	b.lt	411b00 <__fxstatat@plt+0xea10>  // b.tstop
  411aa8:	mov	x21, #0x12                  	// #18
  411aac:	mov	w20, #0x1                   	// #1
  411ab0:	movk	x21, #0x1, lsl #32
  411ab4:	ldr	x0, [x29, #24]
  411ab8:	sub	x1, x29, #0x4
  411abc:	bl	402bb0 <acl_get_tag_type@plt>
  411ac0:	tbnz	w0, #31, 411afc <__fxstatat@plt+0xea0c>
  411ac4:	ldur	w8, [x29, #-4]
  411ac8:	mov	w0, #0x1                   	// #1
  411acc:	cmp	w8, #0x20
  411ad0:	b.hi	411b00 <__fxstatat@plt+0xea10>  // b.pmore
  411ad4:	lsl	x8, x20, x8
  411ad8:	tst	x8, x21
  411adc:	b.eq	411b00 <__fxstatat@plt+0xea10>  // b.none
  411ae0:	add	x2, x29, #0x18
  411ae4:	mov	w1, #0x1                   	// #1
  411ae8:	mov	x0, x19
  411aec:	bl	402e70 <acl_get_entry@plt>
  411af0:	cmp	w0, #0x0
  411af4:	b.gt	411ab4 <__fxstatat@plt+0xe9c4>
  411af8:	b	411b00 <__fxstatat@plt+0xea10>
  411afc:	mov	w0, #0xffffffff            	// #-1
  411b00:	ldp	x20, x19, [sp, #48]
  411b04:	ldr	x21, [sp, #32]
  411b08:	ldp	x29, x30, [sp, #16]
  411b0c:	add	sp, sp, #0x40
  411b10:	ret
  411b14:	stp	x29, x30, [sp, #-16]!
  411b18:	mov	x29, sp
  411b1c:	bl	402980 <acl_entries@plt>
  411b20:	cmp	w0, #0x0
  411b24:	cset	w0, gt
  411b28:	ldp	x29, x30, [sp], #16
  411b2c:	ret
  411b30:	stp	x29, x30, [sp, #-32]!
  411b34:	str	x19, [sp, #16]
  411b38:	mov	x19, x0
  411b3c:	ldr	x0, [x0, #8]
  411b40:	mov	x29, sp
  411b44:	cbz	x0, 411b4c <__fxstatat@plt+0xea5c>
  411b48:	bl	4030e0 <acl_free@plt>
  411b4c:	ldr	x0, [x19, #16]
  411b50:	cbz	x0, 411b60 <__fxstatat@plt+0xea70>
  411b54:	ldr	x19, [sp, #16]
  411b58:	ldp	x29, x30, [sp], #32
  411b5c:	b	4030e0 <acl_free@plt>
  411b60:	ldr	x19, [sp, #16]
  411b64:	ldp	x29, x30, [sp], #32
  411b68:	ret
  411b6c:	stp	x29, x30, [sp, #-48]!
  411b70:	str	x21, [sp, #16]
  411b74:	stp	x20, x19, [sp, #32]
  411b78:	mov	x19, x3
  411b7c:	mov	w21, w2
  411b80:	mov	x20, x0
  411b84:	movi	v0.2d, #0x0
  411b88:	cmn	w1, #0x1
  411b8c:	mov	x29, sp
  411b90:	stp	q0, q0, [x3]
  411b94:	str	w2, [x3]
  411b98:	b.eq	411bd4 <__fxstatat@plt+0xeae4>  // b.none
  411b9c:	mov	w0, w1
  411ba0:	bl	402c80 <acl_get_fd@plt>
  411ba4:	str	x0, [x19, #8]
  411ba8:	cbz	x0, 411be8 <__fxstatat@plt+0xeaf8>
  411bac:	and	w8, w21, #0xf000
  411bb0:	cmp	w8, #0x4, lsl #12
  411bb4:	b.ne	411bcc <__fxstatat@plt+0xeadc>  // b.any
  411bb8:	mov	w1, #0x4000                	// #16384
  411bbc:	mov	x0, x20
  411bc0:	bl	402df0 <acl_get_file@plt>
  411bc4:	str	x0, [x19, #16]
  411bc8:	cbz	x0, 411bfc <__fxstatat@plt+0xeb0c>
  411bcc:	mov	w0, wzr
  411bd0:	b	411c00 <__fxstatat@plt+0xeb10>
  411bd4:	mov	w1, #0x8000                	// #32768
  411bd8:	mov	x0, x20
  411bdc:	bl	402df0 <acl_get_file@plt>
  411be0:	str	x0, [x19, #8]
  411be4:	cbnz	x0, 411bac <__fxstatat@plt+0xeabc>
  411be8:	bl	403040 <__errno_location@plt>
  411bec:	ldr	w0, [x0]
  411bf0:	bl	41356c <__fxstatat@plt+0x1047c>
  411bf4:	sbfx	w0, w0, #0, #1
  411bf8:	b	411c00 <__fxstatat@plt+0xeb10>
  411bfc:	mov	w0, #0xffffffff            	// #-1
  411c00:	ldp	x20, x19, [sp, #32]
  411c04:	ldr	x21, [sp, #16]
  411c08:	ldp	x29, x30, [sp], #48
  411c0c:	ret
  411c10:	cmn	w1, #0x1
  411c14:	b.eq	411c24 <__fxstatat@plt+0xeb34>  // b.none
  411c18:	mov	w0, w1
  411c1c:	mov	w1, w2
  411c20:	b	402c00 <fchmod@plt>
  411c24:	mov	w1, w2
  411c28:	b	402b20 <chmod@plt>
  411c2c:	sub	sp, sp, #0x50
  411c30:	stp	x29, x30, [sp, #16]
  411c34:	add	x29, sp, #0x10
  411c38:	stp	x24, x23, [sp, #32]
  411c3c:	stp	x22, x21, [sp, #48]
  411c40:	stp	x20, x19, [sp, #64]
  411c44:	sturb	wzr, [x29, #-4]
  411c48:	ldr	w8, [x0]
  411c4c:	mov	w19, w2
  411c50:	mov	x21, x0
  411c54:	mov	x20, x1
  411c58:	ands	w22, w8, #0xe00
  411c5c:	b.eq	411c8c <__fxstatat@plt+0xeb9c>  // b.none
  411c60:	cmn	w19, #0x1
  411c64:	b.eq	411c7c <__fxstatat@plt+0xeb8c>  // b.none
  411c68:	mov	w0, w19
  411c6c:	mov	w1, w8
  411c70:	bl	402c00 <fchmod@plt>
  411c74:	cbnz	w0, 411d58 <__fxstatat@plt+0xec68>
  411c78:	b	411c8c <__fxstatat@plt+0xeb9c>
  411c7c:	mov	x0, x20
  411c80:	mov	w1, w8
  411c84:	bl	402b20 <chmod@plt>
  411c88:	cbnz	w0, 411d58 <__fxstatat@plt+0xec68>
  411c8c:	sub	x4, x29, #0x4
  411c90:	mov	x0, x21
  411c94:	mov	x1, x20
  411c98:	mov	w2, w19
  411c9c:	mov	w3, wzr
  411ca0:	bl	411d74 <__fxstatat@plt+0xec84>
  411ca4:	ldurb	w8, [x29, #-4]
  411ca8:	cbnz	w8, 411d5c <__fxstatat@plt+0xec6c>
  411cac:	cbz	w0, 411cec <__fxstatat@plt+0xebfc>
  411cb0:	bl	403040 <__errno_location@plt>
  411cb4:	ldr	w24, [x0]
  411cb8:	sub	x4, x29, #0x4
  411cbc:	mov	w3, #0x1                   	// #1
  411cc0:	mov	x0, x21
  411cc4:	mov	x1, x20
  411cc8:	mov	w2, w19
  411ccc:	bl	411d74 <__fxstatat@plt+0xec84>
  411cd0:	ldurb	w23, [x29, #-4]
  411cd4:	cbz	w24, 411ce4 <__fxstatat@plt+0xebf4>
  411cd8:	bl	403040 <__errno_location@plt>
  411cdc:	str	w24, [x0]
  411ce0:	mov	w0, #0xffffffff            	// #-1
  411ce4:	cbz	w22, 411d0c <__fxstatat@plt+0xec1c>
  411ce8:	b	411d5c <__fxstatat@plt+0xec6c>
  411cec:	sub	x4, x29, #0x4
  411cf0:	mov	w3, #0x1                   	// #1
  411cf4:	mov	x0, x21
  411cf8:	mov	x1, x20
  411cfc:	mov	w2, w19
  411d00:	bl	411d74 <__fxstatat@plt+0xec84>
  411d04:	ldurb	w23, [x29, #-4]
  411d08:	cbnz	w22, 411d5c <__fxstatat@plt+0xec6c>
  411d0c:	cmp	w23, #0x1
  411d10:	b.eq	411d5c <__fxstatat@plt+0xec6c>  // b.none
  411d14:	cbz	w0, 411d24 <__fxstatat@plt+0xec34>
  411d18:	bl	403040 <__errno_location@plt>
  411d1c:	ldr	w22, [x0]
  411d20:	b	411d28 <__fxstatat@plt+0xec38>
  411d24:	mov	w22, wzr
  411d28:	ldr	w1, [x21]
  411d2c:	cmn	w19, #0x1
  411d30:	b.eq	411d44 <__fxstatat@plt+0xec54>  // b.none
  411d34:	mov	w0, w19
  411d38:	bl	402c00 <fchmod@plt>
  411d3c:	cbnz	w22, 411d50 <__fxstatat@plt+0xec60>
  411d40:	b	411d5c <__fxstatat@plt+0xec6c>
  411d44:	mov	x0, x20
  411d48:	bl	402b20 <chmod@plt>
  411d4c:	cbz	w22, 411d5c <__fxstatat@plt+0xec6c>
  411d50:	bl	403040 <__errno_location@plt>
  411d54:	str	w22, [x0]
  411d58:	mov	w0, #0xffffffff            	// #-1
  411d5c:	ldp	x20, x19, [sp, #64]
  411d60:	ldp	x22, x21, [sp, #48]
  411d64:	ldp	x24, x23, [sp, #32]
  411d68:	ldp	x29, x30, [sp, #16]
  411d6c:	add	sp, sp, #0x50
  411d70:	ret
  411d74:	stp	x29, x30, [sp, #-64]!
  411d78:	stp	x22, x21, [sp, #32]
  411d7c:	stp	x20, x19, [sp, #48]
  411d80:	ldrb	w8, [x0, #24]
  411d84:	str	x23, [sp, #16]
  411d88:	mov	x29, sp
  411d8c:	cbz	w8, 411dac <__fxstatat@plt+0xecbc>
  411d90:	mov	w23, wzr
  411d94:	mov	w0, w23
  411d98:	ldp	x20, x19, [sp, #48]
  411d9c:	ldp	x22, x21, [sp, #32]
  411da0:	ldr	x23, [sp, #16]
  411da4:	ldp	x29, x30, [sp], #64
  411da8:	ret
  411dac:	mov	w23, w2
  411db0:	ldr	x2, [x0, #8]
  411db4:	mov	x22, x4
  411db8:	mov	w21, w3
  411dbc:	mov	x19, x0
  411dc0:	mov	x20, x1
  411dc4:	cbz	w3, 411df0 <__fxstatat@plt+0xed00>
  411dc8:	cbz	x2, 411dd4 <__fxstatat@plt+0xece4>
  411dcc:	mov	x0, x2
  411dd0:	bl	4030e0 <acl_free@plt>
  411dd4:	ldr	w0, [x19]
  411dd8:	bl	402c70 <acl_from_mode@plt>
  411ddc:	mov	x2, x0
  411de0:	str	x0, [x19, #8]
  411de4:	cbnz	x0, 411df4 <__fxstatat@plt+0xed04>
  411de8:	mov	w23, #0xffffffff            	// #-1
  411dec:	b	411d94 <__fxstatat@plt+0xeca4>
  411df0:	cbz	x2, 411d90 <__fxstatat@plt+0xeca0>
  411df4:	cmn	w23, #0x1
  411df8:	b.eq	411e3c <__fxstatat@plt+0xed4c>  // b.none
  411dfc:	mov	w0, w23
  411e00:	mov	x1, x2
  411e04:	bl	402930 <acl_set_fd@plt>
  411e08:	mov	w23, w0
  411e0c:	cbz	w0, 411e50 <__fxstatat@plt+0xed60>
  411e10:	bl	403040 <__errno_location@plt>
  411e14:	ldr	w0, [x0]
  411e18:	bl	41356c <__fxstatat@plt+0x1047c>
  411e1c:	tbnz	w0, #0, 411d94 <__fxstatat@plt+0xeca4>
  411e20:	mov	w8, #0x1                   	// #1
  411e24:	strb	w8, [x19, #24]
  411e28:	cbnz	w21, 411d90 <__fxstatat@plt+0xeca0>
  411e2c:	ldr	x0, [x19, #8]
  411e30:	bl	411a7c <__fxstatat@plt+0xe98c>
  411e34:	cbnz	w0, 411d94 <__fxstatat@plt+0xeca4>
  411e38:	b	411d90 <__fxstatat@plt+0xeca0>
  411e3c:	mov	w1, #0x8000                	// #32768
  411e40:	mov	x0, x20
  411e44:	bl	402c50 <acl_set_file@plt>
  411e48:	mov	w23, w0
  411e4c:	cbnz	w0, 411e10 <__fxstatat@plt+0xed20>
  411e50:	mov	w8, #0x1                   	// #1
  411e54:	strb	w8, [x22]
  411e58:	ldr	w8, [x19]
  411e5c:	and	w8, w8, #0xf000
  411e60:	cmp	w8, #0x4, lsl #12
  411e64:	b.ne	411d90 <__fxstatat@plt+0xeca0>  // b.any
  411e68:	cbz	w21, 411e84 <__fxstatat@plt+0xed94>
  411e6c:	mov	x0, x20
  411e70:	ldp	x20, x19, [sp, #48]
  411e74:	ldp	x22, x21, [sp, #32]
  411e78:	ldr	x23, [sp, #16]
  411e7c:	ldp	x29, x30, [sp], #64
  411e80:	b	402ab0 <acl_delete_def_file@plt>
  411e84:	ldr	x0, [x19, #16]
  411e88:	cbz	x0, 411e6c <__fxstatat@plt+0xed7c>
  411e8c:	bl	411b14 <__fxstatat@plt+0xea24>
  411e90:	cbz	w0, 411e6c <__fxstatat@plt+0xed7c>
  411e94:	ldr	x2, [x19, #16]
  411e98:	mov	x0, x20
  411e9c:	ldp	x20, x19, [sp, #48]
  411ea0:	ldp	x22, x21, [sp, #32]
  411ea4:	ldr	x23, [sp, #16]
  411ea8:	mov	w1, #0x4000                	// #16384
  411eac:	ldp	x29, x30, [sp], #64
  411eb0:	b	402c50 <acl_set_file@plt>
  411eb4:	mov	w0, #0x1                   	// #1
  411eb8:	b	40320c <__fxstatat@plt+0x11c>
  411ebc:	stp	x29, x30, [sp, #-96]!
  411ec0:	stp	x28, x27, [sp, #16]
  411ec4:	stp	x26, x25, [sp, #32]
  411ec8:	stp	x24, x23, [sp, #48]
  411ecc:	stp	x22, x21, [sp, #64]
  411ed0:	stp	x20, x19, [sp, #80]
  411ed4:	mov	x29, sp
  411ed8:	mov	x19, x3
  411edc:	mov	x20, x2
  411ee0:	mov	x24, x1
  411ee4:	mov	x21, x0
  411ee8:	bl	402920 <strlen@plt>
  411eec:	ldr	x25, [x24]
  411ef0:	cbz	x25, 411f80 <__fxstatat@plt+0xee90>
  411ef4:	mov	x22, x0
  411ef8:	mov	w26, wzr
  411efc:	mov	x23, xzr
  411f00:	add	x27, x24, #0x8
  411f04:	mov	x28, #0xffffffffffffffff    	// #-1
  411f08:	mov	x24, x20
  411f0c:	b	411f24 <__fxstatat@plt+0xee34>
  411f10:	mov	x28, x23
  411f14:	ldr	x25, [x27, x23, lsl #3]
  411f18:	add	x23, x23, #0x1
  411f1c:	add	x24, x24, x19
  411f20:	cbz	x25, 411f70 <__fxstatat@plt+0xee80>
  411f24:	mov	x0, x25
  411f28:	mov	x1, x21
  411f2c:	mov	x2, x22
  411f30:	bl	402b70 <strncmp@plt>
  411f34:	cbnz	w0, 411f14 <__fxstatat@plt+0xee24>
  411f38:	mov	x0, x25
  411f3c:	bl	402920 <strlen@plt>
  411f40:	cmp	x0, x22
  411f44:	b.eq	411f84 <__fxstatat@plt+0xee94>  // b.none
  411f48:	cmn	x28, #0x1
  411f4c:	b.eq	411f10 <__fxstatat@plt+0xee20>  // b.none
  411f50:	cbz	x20, 411f68 <__fxstatat@plt+0xee78>
  411f54:	madd	x0, x28, x19, x20
  411f58:	mov	x1, x24
  411f5c:	mov	x2, x19
  411f60:	bl	402c20 <bcmp@plt>
  411f64:	cbz	w0, 411f14 <__fxstatat@plt+0xee24>
  411f68:	mov	w26, #0x1                   	// #1
  411f6c:	b	411f14 <__fxstatat@plt+0xee24>
  411f70:	tst	w26, #0x1
  411f74:	mov	x8, #0xfffffffffffffffe    	// #-2
  411f78:	csel	x0, x8, x28, ne  // ne = any
  411f7c:	b	411f88 <__fxstatat@plt+0xee98>
  411f80:	mov	x23, #0xffffffffffffffff    	// #-1
  411f84:	mov	x0, x23
  411f88:	ldp	x20, x19, [sp, #80]
  411f8c:	ldp	x22, x21, [sp, #64]
  411f90:	ldp	x24, x23, [sp, #48]
  411f94:	ldp	x26, x25, [sp, #32]
  411f98:	ldp	x28, x27, [sp, #16]
  411f9c:	ldp	x29, x30, [sp], #96
  411fa0:	ret
  411fa4:	stp	x29, x30, [sp, #-48]!
  411fa8:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  411fac:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  411fb0:	add	x8, x8, #0xaa7
  411fb4:	add	x9, x9, #0xa8c
  411fb8:	cmn	x2, #0x1
  411fbc:	stp	x20, x19, [sp, #32]
  411fc0:	mov	x19, x1
  411fc4:	mov	x20, x0
  411fc8:	csel	x1, x9, x8, eq  // eq = none
  411fcc:	mov	w2, #0x5                   	// #5
  411fd0:	mov	x0, xzr
  411fd4:	str	x21, [sp, #16]
  411fd8:	mov	x29, sp
  411fdc:	bl	402f90 <dcgettext@plt>
  411fe0:	mov	x21, x0
  411fe4:	mov	w1, #0x8                   	// #8
  411fe8:	mov	w0, wzr
  411fec:	mov	x2, x19
  411ff0:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  411ff4:	mov	x19, x0
  411ff8:	mov	w0, #0x1                   	// #1
  411ffc:	mov	x1, x20
  412000:	bl	40d170 <__fxstatat@plt+0xa080>
  412004:	mov	x2, x21
  412008:	mov	x3, x19
  41200c:	ldp	x20, x19, [sp, #32]
  412010:	ldr	x21, [sp, #16]
  412014:	mov	x4, x0
  412018:	mov	w0, wzr
  41201c:	mov	w1, wzr
  412020:	ldp	x29, x30, [sp], #48
  412024:	b	402950 <error@plt>
  412028:	stp	x29, x30, [sp, #-96]!
  41202c:	stp	x20, x19, [sp, #80]
  412030:	mov	x20, x1
  412034:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  412038:	stp	x22, x21, [sp, #64]
  41203c:	mov	x19, x2
  412040:	mov	x21, x0
  412044:	add	x1, x1, #0xac4
  412048:	mov	w2, #0x5                   	// #5
  41204c:	mov	x0, xzr
  412050:	stp	x28, x27, [sp, #16]
  412054:	stp	x26, x25, [sp, #32]
  412058:	stp	x24, x23, [sp, #48]
  41205c:	mov	x29, sp
  412060:	bl	402f90 <dcgettext@plt>
  412064:	adrp	x26, 426000 <__fxstatat@plt+0x22f10>
  412068:	ldr	x1, [x26, #1184]
  41206c:	bl	402fa0 <fputs_unlocked@plt>
  412070:	ldr	x24, [x21]
  412074:	cbz	x24, 412110 <__fxstatat@plt+0xf020>
  412078:	add	x28, x21, #0x8
  41207c:	adrp	x21, 415000 <__fxstatat@plt+0x11f10>
  412080:	mov	x27, xzr
  412084:	mov	x23, xzr
  412088:	mov	x22, xzr
  41208c:	add	x21, x21, #0xad9
  412090:	b	4120cc <__fxstatat@plt+0xefdc>
  412094:	mov	x25, xzr
  412098:	ldr	x23, [x26, #1184]
  41209c:	mov	x0, x24
  4120a0:	bl	40d180 <__fxstatat@plt+0xa090>
  4120a4:	mov	x3, x0
  4120a8:	mov	w1, #0x1                   	// #1
  4120ac:	mov	x0, x23
  4120b0:	mov	x2, x21
  4120b4:	bl	402d90 <__fprintf_chk@plt>
  4120b8:	add	x23, x20, x25
  4120bc:	ldr	x24, [x28, x22, lsl #3]
  4120c0:	add	x22, x22, #0x1
  4120c4:	add	x27, x27, x19
  4120c8:	cbz	x24, 412110 <__fxstatat@plt+0xf020>
  4120cc:	cbz	x22, 412094 <__fxstatat@plt+0xefa4>
  4120d0:	add	x1, x20, x27
  4120d4:	mov	x0, x23
  4120d8:	mov	x2, x19
  4120dc:	bl	402c20 <bcmp@plt>
  4120e0:	mov	x25, x27
  4120e4:	cbnz	w0, 412098 <__fxstatat@plt+0xefa8>
  4120e8:	ldr	x25, [x26, #1184]
  4120ec:	mov	x0, x24
  4120f0:	bl	40d180 <__fxstatat@plt+0xa090>
  4120f4:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4120f8:	mov	x3, x0
  4120fc:	mov	w1, #0x1                   	// #1
  412100:	mov	x0, x25
  412104:	add	x2, x2, #0xcb7
  412108:	bl	402d90 <__fprintf_chk@plt>
  41210c:	b	4120bc <__fxstatat@plt+0xefcc>
  412110:	ldr	x0, [x26, #1184]
  412114:	ldp	x8, x9, [x0, #40]
  412118:	cmp	x8, x9
  41211c:	b.cs	41214c <__fxstatat@plt+0xf05c>  // b.hs, b.nlast
  412120:	add	x9, x8, #0x1
  412124:	mov	w10, #0xa                   	// #10
  412128:	str	x9, [x0, #40]
  41212c:	strb	w10, [x8]
  412130:	ldp	x20, x19, [sp, #80]
  412134:	ldp	x22, x21, [sp, #64]
  412138:	ldp	x24, x23, [sp, #48]
  41213c:	ldp	x26, x25, [sp, #32]
  412140:	ldp	x28, x27, [sp, #16]
  412144:	ldp	x29, x30, [sp], #96
  412148:	ret
  41214c:	ldp	x20, x19, [sp, #80]
  412150:	ldp	x22, x21, [sp, #64]
  412154:	ldp	x24, x23, [sp, #48]
  412158:	ldp	x26, x25, [sp, #32]
  41215c:	ldp	x28, x27, [sp, #16]
  412160:	mov	w1, #0xa                   	// #10
  412164:	ldp	x29, x30, [sp], #96
  412168:	b	402d20 <__overflow@plt>
  41216c:	sub	sp, sp, #0x80
  412170:	stp	x24, x23, [sp, #80]
  412174:	mov	x23, x0
  412178:	mov	x0, x1
  41217c:	stp	x29, x30, [sp, #32]
  412180:	stp	x28, x27, [sp, #48]
  412184:	stp	x26, x25, [sp, #64]
  412188:	stp	x22, x21, [sp, #96]
  41218c:	stp	x20, x19, [sp, #112]
  412190:	add	x29, sp, #0x20
  412194:	mov	x19, x5
  412198:	mov	x20, x4
  41219c:	mov	x21, x3
  4121a0:	mov	x22, x2
  4121a4:	mov	x24, x1
  4121a8:	bl	402920 <strlen@plt>
  4121ac:	ldr	x28, [x22]
  4121b0:	cbz	x28, 412248 <__fxstatat@plt+0xf158>
  4121b4:	mov	x26, x0
  4121b8:	stur	x23, [x29, #-8]
  4121bc:	stp	x22, x19, [sp, #8]
  4121c0:	mov	w19, wzr
  4121c4:	mov	x25, xzr
  4121c8:	add	x23, x22, #0x8
  4121cc:	mov	x22, #0xffffffffffffffff    	// #-1
  4121d0:	mov	x27, x21
  4121d4:	b	4121ec <__fxstatat@plt+0xf0fc>
  4121d8:	mov	x22, x25
  4121dc:	ldr	x28, [x23, x25, lsl #3]
  4121e0:	add	x25, x25, #0x1
  4121e4:	add	x27, x27, x20
  4121e8:	cbz	x28, 412238 <__fxstatat@plt+0xf148>
  4121ec:	mov	x0, x28
  4121f0:	mov	x1, x24
  4121f4:	mov	x2, x26
  4121f8:	bl	402b70 <strncmp@plt>
  4121fc:	cbnz	w0, 4121dc <__fxstatat@plt+0xf0ec>
  412200:	mov	x0, x28
  412204:	bl	402920 <strlen@plt>
  412208:	cmp	x0, x26
  41220c:	b.eq	412254 <__fxstatat@plt+0xf164>  // b.none
  412210:	cmn	x22, #0x1
  412214:	b.eq	4121d8 <__fxstatat@plt+0xf0e8>  // b.none
  412218:	cbz	x21, 412230 <__fxstatat@plt+0xf140>
  41221c:	madd	x0, x22, x20, x21
  412220:	mov	x1, x27
  412224:	mov	x2, x20
  412228:	bl	402c20 <bcmp@plt>
  41222c:	cbz	w0, 4121dc <__fxstatat@plt+0xf0ec>
  412230:	mov	w19, #0x1                   	// #1
  412234:	b	4121dc <__fxstatat@plt+0xf0ec>
  412238:	ldur	x23, [x29, #-8]
  41223c:	tbnz	w19, #0, 412268 <__fxstatat@plt+0xf178>
  412240:	tbz	x22, #63, 4122d4 <__fxstatat@plt+0xf1e4>
  412244:	b	412260 <__fxstatat@plt+0xf170>
  412248:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  41224c:	add	x1, x1, #0xa8c
  412250:	b	412274 <__fxstatat@plt+0xf184>
  412254:	ldur	x23, [x29, #-8]
  412258:	mov	x22, x25
  41225c:	tbz	x22, #63, 4122d4 <__fxstatat@plt+0xf1e4>
  412260:	cmn	x22, #0x1
  412264:	b.eq	4122f8 <__fxstatat@plt+0xf208>  // b.none
  412268:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  41226c:	add	x1, x1, #0xaa7
  412270:	ldp	x22, x19, [sp, #8]
  412274:	mov	w2, #0x5                   	// #5
  412278:	mov	x0, xzr
  41227c:	bl	402f90 <dcgettext@plt>
  412280:	mov	x25, x0
  412284:	mov	w1, #0x8                   	// #8
  412288:	mov	w0, wzr
  41228c:	mov	x2, x24
  412290:	bl	40cc7c <__fxstatat@plt+0x9b8c>
  412294:	mov	x24, x0
  412298:	mov	w0, #0x1                   	// #1
  41229c:	mov	x1, x23
  4122a0:	bl	40d170 <__fxstatat@plt+0xa080>
  4122a4:	mov	x4, x0
  4122a8:	mov	w0, wzr
  4122ac:	mov	w1, wzr
  4122b0:	mov	x2, x25
  4122b4:	mov	x3, x24
  4122b8:	bl	402950 <error@plt>
  4122bc:	mov	x0, x22
  4122c0:	mov	x1, x21
  4122c4:	mov	x2, x20
  4122c8:	bl	412028 <__fxstatat@plt+0xef38>
  4122cc:	blr	x19
  4122d0:	mov	x22, #0xffffffffffffffff    	// #-1
  4122d4:	mov	x0, x22
  4122d8:	ldp	x20, x19, [sp, #112]
  4122dc:	ldp	x22, x21, [sp, #96]
  4122e0:	ldp	x24, x23, [sp, #80]
  4122e4:	ldp	x26, x25, [sp, #64]
  4122e8:	ldp	x28, x27, [sp, #48]
  4122ec:	ldp	x29, x30, [sp, #32]
  4122f0:	add	sp, sp, #0x80
  4122f4:	ret
  4122f8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4122fc:	add	x1, x1, #0xa8c
  412300:	b	412270 <__fxstatat@plt+0xf180>
  412304:	stp	x29, x30, [sp, #-64]!
  412308:	stp	x22, x21, [sp, #32]
  41230c:	stp	x20, x19, [sp, #48]
  412310:	ldr	x20, [x1]
  412314:	str	x23, [sp, #16]
  412318:	mov	x29, sp
  41231c:	cbz	x20, 41236c <__fxstatat@plt+0xf27c>
  412320:	mov	x22, x2
  412324:	mov	x23, x1
  412328:	mov	x1, x2
  41232c:	mov	x2, x3
  412330:	mov	x19, x3
  412334:	mov	x21, x0
  412338:	bl	402c20 <bcmp@plt>
  41233c:	cbz	w0, 41236c <__fxstatat@plt+0xf27c>
  412340:	add	x22, x22, x19
  412344:	add	x23, x23, #0x8
  412348:	ldr	x20, [x23]
  41234c:	cbz	x20, 41236c <__fxstatat@plt+0xf27c>
  412350:	mov	x0, x21
  412354:	mov	x1, x22
  412358:	mov	x2, x19
  41235c:	bl	402c20 <bcmp@plt>
  412360:	add	x22, x22, x19
  412364:	add	x23, x23, #0x8
  412368:	cbnz	w0, 412348 <__fxstatat@plt+0xf258>
  41236c:	mov	x0, x20
  412370:	ldp	x20, x19, [sp, #48]
  412374:	ldp	x22, x21, [sp, #32]
  412378:	ldr	x23, [sp, #16]
  41237c:	ldp	x29, x30, [sp], #64
  412380:	ret
  412384:	stp	x29, x30, [sp, #-48]!
  412388:	str	x21, [sp, #16]
  41238c:	stp	x20, x19, [sp, #32]
  412390:	mov	x29, sp
  412394:	mov	x20, x0
  412398:	bl	402a80 <__fpending@plt>
  41239c:	ldr	w21, [x20]
  4123a0:	mov	x19, x0
  4123a4:	mov	x0, x20
  4123a8:	bl	41322c <__fxstatat@plt+0x1013c>
  4123ac:	mov	w8, w0
  4123b0:	tbnz	w21, #5, 4123d8 <__fxstatat@plt+0xf2e8>
  4123b4:	cmp	w8, #0x0
  4123b8:	csetm	w0, ne  // ne = any
  4123bc:	cbnz	x19, 4123e8 <__fxstatat@plt+0xf2f8>
  4123c0:	cbz	w8, 4123e8 <__fxstatat@plt+0xf2f8>
  4123c4:	bl	403040 <__errno_location@plt>
  4123c8:	ldr	w8, [x0]
  4123cc:	cmp	w8, #0x9
  4123d0:	csetm	w0, ne  // ne = any
  4123d4:	b	4123e8 <__fxstatat@plt+0xf2f8>
  4123d8:	cbnz	w8, 4123e4 <__fxstatat@plt+0xf2f4>
  4123dc:	bl	403040 <__errno_location@plt>
  4123e0:	str	wzr, [x0]
  4123e4:	mov	w0, #0xffffffff            	// #-1
  4123e8:	ldp	x20, x19, [sp, #32]
  4123ec:	ldr	x21, [sp, #16]
  4123f0:	ldp	x29, x30, [sp], #48
  4123f4:	ret
  4123f8:	mov	w8, #0xf616                	// #62998
  4123fc:	movk	w8, #0x95, lsl #16
  412400:	str	xzr, [x0, #16]
  412404:	str	w8, [x0, #24]
  412408:	ret
  41240c:	stp	x29, x30, [sp, #-16]!
  412410:	ldr	w8, [x0, #24]
  412414:	mov	w9, #0xf616                	// #62998
  412418:	movk	w9, #0x95, lsl #16
  41241c:	mov	x29, sp
  412420:	cmp	w8, w9
  412424:	b.ne	412490 <__fxstatat@plt+0xf3a0>  // b.any
  412428:	ldr	x8, [x0, #16]
  41242c:	cbz	x8, 412450 <__fxstatat@plt+0xf360>
  412430:	ldr	x9, [x1, #8]
  412434:	ldr	x10, [x0]
  412438:	cmp	x9, x10
  41243c:	b.ne	412450 <__fxstatat@plt+0xf360>  // b.any
  412440:	ldr	x9, [x1]
  412444:	ldr	x10, [x0, #8]
  412448:	cmp	x9, x10
  41244c:	b.eq	412480 <__fxstatat@plt+0xf390>  // b.none
  412450:	add	x9, x8, #0x1
  412454:	tst	x9, x8
  412458:	str	x9, [x0, #16]
  41245c:	b.ne	412478 <__fxstatat@plt+0xf388>  // b.any
  412460:	cbz	x9, 412480 <__fxstatat@plt+0xf390>
  412464:	ldr	q0, [x1]
  412468:	mov	w8, wzr
  41246c:	ext	v0.16b, v0.16b, v0.16b, #8
  412470:	str	q0, [x0]
  412474:	b	412484 <__fxstatat@plt+0xf394>
  412478:	mov	w8, wzr
  41247c:	b	412484 <__fxstatat@plt+0xf394>
  412480:	mov	w8, #0x1                   	// #1
  412484:	mov	w0, w8
  412488:	ldp	x29, x30, [sp], #16
  41248c:	ret
  412490:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  412494:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  412498:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  41249c:	add	x0, x0, #0xae1
  4124a0:	add	x1, x1, #0xaf9
  4124a4:	add	x3, x3, #0xb0b
  4124a8:	mov	w2, #0x3c                  	// #60
  4124ac:	bl	403030 <__assert_fail@plt>
  4124b0:	stp	x29, x30, [sp, #-64]!
  4124b4:	str	x23, [sp, #16]
  4124b8:	stp	x22, x21, [sp, #32]
  4124bc:	stp	x20, x19, [sp, #48]
  4124c0:	mov	x29, sp
  4124c4:	bl	4029e0 <opendir@plt>
  4124c8:	mov	x19, x0
  4124cc:	cbz	x0, 412538 <__fxstatat@plt+0xf448>
  4124d0:	mov	x0, x19
  4124d4:	bl	402f10 <dirfd@plt>
  4124d8:	cmp	w0, #0x2
  4124dc:	b.hi	412538 <__fxstatat@plt+0xf448>  // b.pmore
  4124e0:	mov	w1, #0x406                 	// #1030
  4124e4:	mov	w2, #0x3                   	// #3
  4124e8:	bl	4132c0 <__fxstatat@plt+0x101d0>
  4124ec:	tbnz	w0, #31, 412518 <__fxstatat@plt+0xf428>
  4124f0:	mov	w22, w0
  4124f4:	bl	402cd0 <fdopendir@plt>
  4124f8:	mov	x21, x0
  4124fc:	bl	403040 <__errno_location@plt>
  412500:	ldr	w23, [x0]
  412504:	mov	x20, x0
  412508:	cbnz	x21, 412528 <__fxstatat@plt+0xf438>
  41250c:	mov	w0, w22
  412510:	bl	402ca0 <close@plt>
  412514:	b	412528 <__fxstatat@plt+0xf438>
  412518:	bl	403040 <__errno_location@plt>
  41251c:	ldr	w23, [x0]
  412520:	mov	x20, x0
  412524:	mov	x21, xzr
  412528:	mov	x0, x19
  41252c:	bl	402c90 <closedir@plt>
  412530:	mov	x19, x21
  412534:	str	w23, [x20]
  412538:	mov	x0, x19
  41253c:	ldp	x20, x19, [sp, #48]
  412540:	ldp	x22, x21, [sp, #32]
  412544:	ldr	x23, [sp, #16]
  412548:	ldp	x29, x30, [sp], #64
  41254c:	ret
  412550:	mov	x1, x0
  412554:	mov	w0, wzr
  412558:	b	402a10 <clock_gettime@plt>
  41255c:	sub	sp, sp, #0x20
  412560:	mov	x1, sp
  412564:	mov	w0, wzr
  412568:	stp	x29, x30, [sp, #16]
  41256c:	add	x29, sp, #0x10
  412570:	bl	402a10 <clock_gettime@plt>
  412574:	ldp	x0, x1, [sp]
  412578:	ldp	x29, x30, [sp, #16]
  41257c:	add	sp, sp, #0x20
  412580:	ret
  412584:	stp	x29, x30, [sp, #-32]!
  412588:	mov	x1, xzr
  41258c:	str	x19, [sp, #16]
  412590:	mov	x29, sp
  412594:	bl	4030d0 <setlocale@plt>
  412598:	cbz	x0, 4125c4 <__fxstatat@plt+0xf4d4>
  41259c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4125a0:	add	x1, x1, #0xb4e
  4125a4:	mov	x19, x0
  4125a8:	bl	402da0 <strcmp@plt>
  4125ac:	cbz	w0, 4125cc <__fxstatat@plt+0xf4dc>
  4125b0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4125b4:	add	x1, x1, #0xb50
  4125b8:	mov	x0, x19
  4125bc:	bl	402da0 <strcmp@plt>
  4125c0:	cbz	w0, 4125cc <__fxstatat@plt+0xf4dc>
  4125c4:	mov	w0, #0x1                   	// #1
  4125c8:	b	4125d0 <__fxstatat@plt+0xf4e0>
  4125cc:	mov	w0, wzr
  4125d0:	ldr	x19, [sp, #16]
  4125d4:	ldp	x29, x30, [sp], #32
  4125d8:	ret
  4125dc:	ldrb	w9, [x0]
  4125e0:	cbz	w9, 412600 <__fxstatat@plt+0xf510>
  4125e4:	mov	x8, xzr
  4125e8:	add	x10, x0, #0x1
  4125ec:	ror	x8, x8, #55
  4125f0:	add	x8, x8, w9, uxtb
  4125f4:	ldrb	w9, [x10], #1
  4125f8:	cbnz	w9, 4125ec <__fxstatat@plt+0xf4fc>
  4125fc:	b	412604 <__fxstatat@plt+0xf514>
  412600:	mov	x8, xzr
  412604:	udiv	x9, x8, x1
  412608:	msub	x0, x9, x1, x8
  41260c:	ret
  412610:	mov	w8, #0x1                   	// #1
  412614:	dup	v0.4s, w1
  412618:	stp	wzr, wzr, [x0, #20]
  41261c:	strb	w8, [x0, #28]
  412620:	str	q0, [x0]
  412624:	str	w1, [x0, #16]
  412628:	ret
  41262c:	ldrb	w0, [x0, #28]
  412630:	ret
  412634:	ldrb	w8, [x0, #28]
  412638:	ldr	w10, [x0, #20]
  41263c:	eor	w9, w8, #0x1
  412640:	add	w10, w10, w9
  412644:	and	w11, w10, #0x3
  412648:	lsl	x12, x11, #2
  41264c:	ldr	w8, [x0, x12]
  412650:	str	w1, [x0, x12]
  412654:	ldr	w12, [x0, #24]
  412658:	str	w11, [x0, #20]
  41265c:	cmp	w11, w12
  412660:	b.ne	412670 <__fxstatat@plt+0xf580>  // b.any
  412664:	add	w9, w10, w9
  412668:	and	w9, w9, #0x3
  41266c:	str	w9, [x0, #24]
  412670:	strb	wzr, [x0, #28]
  412674:	mov	w0, w8
  412678:	ret
  41267c:	stp	x29, x30, [sp, #-16]!
  412680:	ldrb	w8, [x0, #28]
  412684:	mov	x29, sp
  412688:	cbnz	w8, 4126cc <__fxstatat@plt+0xf5dc>
  41268c:	ldp	w9, w8, [x0, #16]
  412690:	lsl	x10, x8, #2
  412694:	ldr	w8, [x0, x10]
  412698:	str	w9, [x0, x10]
  41269c:	ldp	w9, w10, [x0, #20]
  4126a0:	cmp	w9, w10
  4126a4:	b.ne	4126b4 <__fxstatat@plt+0xf5c4>  // b.any
  4126a8:	mov	w9, #0x1                   	// #1
  4126ac:	strb	w9, [x0, #28]
  4126b0:	b	4126c0 <__fxstatat@plt+0xf5d0>
  4126b4:	sub	w9, w9, #0x1
  4126b8:	and	w9, w9, #0x3
  4126bc:	str	w9, [x0, #20]
  4126c0:	mov	w0, w8
  4126c4:	ldp	x29, x30, [sp], #16
  4126c8:	ret
  4126cc:	bl	402cf0 <abort@plt>
  4126d0:	stp	x29, x30, [sp, #-16]!
  4126d4:	mov	w0, #0xe                   	// #14
  4126d8:	mov	x29, sp
  4126dc:	bl	402ae0 <nl_langinfo@plt>
  4126e0:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  4126e4:	add	x8, x8, #0x7cc
  4126e8:	cmp	x0, #0x0
  4126ec:	csel	x8, x8, x0, eq  // eq = none
  4126f0:	ldrb	w9, [x8]
  4126f4:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  4126f8:	add	x10, x10, #0xb56
  4126fc:	cmp	w9, #0x0
  412700:	csel	x0, x10, x8, eq  // eq = none
  412704:	ldp	x29, x30, [sp], #16
  412708:	ret
  41270c:	sub	sp, sp, #0xe0
  412710:	stp	x29, x30, [sp, #208]
  412714:	add	x29, sp, #0xd0
  412718:	stp	x3, x4, [x29, #-72]
  41271c:	stp	x5, x6, [x29, #-56]
  412720:	stur	x7, [x29, #-40]
  412724:	stp	q1, q2, [sp, #16]
  412728:	stp	q3, q4, [sp, #48]
  41272c:	str	q0, [sp]
  412730:	stp	q5, q6, [sp, #80]
  412734:	str	q7, [sp, #112]
  412738:	tbnz	w2, #6, 412744 <__fxstatat@plt+0xf654>
  41273c:	mov	w3, wzr
  412740:	b	41279c <__fxstatat@plt+0xf6ac>
  412744:	mov	x9, #0xffffffffffffffd8    	// #-40
  412748:	mov	x11, sp
  41274c:	sub	x12, x29, #0x48
  412750:	movk	x9, #0xff80, lsl #32
  412754:	add	x10, x29, #0x10
  412758:	mov	x8, #0xffffffffffffffd8    	// #-40
  41275c:	add	x11, x11, #0x80
  412760:	add	x12, x12, #0x28
  412764:	stp	x11, x9, [x29, #-16]
  412768:	stp	x10, x12, [x29, #-32]
  41276c:	tbz	w8, #31, 41278c <__fxstatat@plt+0xf69c>
  412770:	add	w9, w8, #0x8
  412774:	cmn	w8, #0x8
  412778:	stur	w9, [x29, #-8]
  41277c:	b.gt	41278c <__fxstatat@plt+0xf69c>
  412780:	ldur	x9, [x29, #-24]
  412784:	add	x8, x9, x8
  412788:	b	412798 <__fxstatat@plt+0xf6a8>
  41278c:	ldur	x8, [x29, #-32]
  412790:	add	x9, x8, #0x8
  412794:	stur	x9, [x29, #-32]
  412798:	ldr	w3, [x8]
  41279c:	bl	403020 <openat@plt>
  4127a0:	bl	40dcf8 <__fxstatat@plt+0xac08>
  4127a4:	ldp	x29, x30, [sp, #208]
  4127a8:	add	sp, sp, #0xe0
  4127ac:	ret
  4127b0:	stp	x29, x30, [sp, #-32]!
  4127b4:	str	x19, [sp, #16]
  4127b8:	mov	x19, x0
  4127bc:	mov	w0, #0x18                  	// #24
  4127c0:	mov	x29, sp
  4127c4:	bl	40f20c <__fxstatat@plt+0xc11c>
  4127c8:	str	x19, [x0]
  4127cc:	ldr	x19, [sp, #16]
  4127d0:	stp	xzr, xzr, [x0, #8]
  4127d4:	ldp	x29, x30, [sp], #32
  4127d8:	ret
  4127dc:	stp	x29, x30, [sp, #-32]!
  4127e0:	str	x19, [sp, #16]
  4127e4:	mov	x29, sp
  4127e8:	bl	412988 <__fxstatat@plt+0xf898>
  4127ec:	cbz	x0, 412804 <__fxstatat@plt+0xf714>
  4127f0:	mov	x19, x0
  4127f4:	mov	w0, #0x18                  	// #24
  4127f8:	bl	40f20c <__fxstatat@plt+0xc11c>
  4127fc:	stp	xzr, xzr, [x0, #8]
  412800:	str	x19, [x0]
  412804:	ldr	x19, [sp, #16]
  412808:	ldp	x29, x30, [sp], #32
  41280c:	ret
  412810:	ldr	x0, [x0]
  412814:	ret
  412818:	sub	sp, sp, #0x60
  41281c:	stp	x29, x30, [sp, #16]
  412820:	stp	x26, x25, [sp, #32]
  412824:	stp	x24, x23, [sp, #48]
  412828:	stp	x22, x21, [sp, #64]
  41282c:	stp	x20, x19, [sp, #80]
  412830:	mov	x22, x0
  412834:	ldr	x20, [x0]
  412838:	ldr	x25, [x22, #8]!
  41283c:	ldr	x24, [x0, #16]
  412840:	mov	x19, x0
  412844:	mov	x21, x1
  412848:	add	x23, x1, #0x1
  41284c:	add	x29, sp, #0x10
  412850:	cmp	x24, x21
  412854:	b.cs	4128a8 <__fxstatat@plt+0xf7b8>  // b.hs, b.nlast
  412858:	mov	x2, xzr
  41285c:	mov	x8, x24
  412860:	mov	w9, #0xff                  	// #255
  412864:	bfi	x9, x8, #8, #56
  412868:	cmp	x9, x21
  41286c:	add	x2, x2, #0x1
  412870:	mov	x8, x9
  412874:	b.cc	412860 <__fxstatat@plt+0xf770>  // b.lo, b.ul, b.last
  412878:	add	x1, sp, #0x8
  41287c:	mov	x0, x20
  412880:	add	x26, sp, #0x8
  412884:	bl	412bc8 <__fxstatat@plt+0xfad8>
  412888:	ldrb	w8, [x26], #1
  41288c:	mov	w9, #0xff                  	// #255
  412890:	bfi	x9, x24, #8, #56
  412894:	cmp	x9, x21
  412898:	bfi	x8, x25, #8, #56
  41289c:	mov	x25, x8
  4128a0:	mov	x24, x9
  4128a4:	b.cc	412888 <__fxstatat@plt+0xf798>  // b.lo, b.ul, b.last
  4128a8:	mov	x0, x25
  4128ac:	subs	x10, x24, x21
  4128b0:	b.eq	4128e0 <__fxstatat@plt+0xf7f0>  // b.none
  4128b4:	udiv	x8, x10, x23
  4128b8:	msub	x10, x8, x23, x10
  4128bc:	udiv	x9, x0, x23
  4128c0:	sub	x11, x24, x10
  4128c4:	msub	x25, x9, x23, x0
  4128c8:	cmp	x0, x11
  4128cc:	sub	x24, x10, #0x1
  4128d0:	b.hi	412850 <__fxstatat@plt+0xf760>  // b.pmore
  4128d4:	mov	x0, x25
  4128d8:	stp	x9, x8, [x19, #8]
  4128dc:	b	4128e4 <__fxstatat@plt+0xf7f4>
  4128e0:	stp	xzr, xzr, [x22]
  4128e4:	ldp	x20, x19, [sp, #80]
  4128e8:	ldp	x22, x21, [sp, #64]
  4128ec:	ldp	x24, x23, [sp, #48]
  4128f0:	ldp	x26, x25, [sp, #32]
  4128f4:	ldp	x29, x30, [sp, #16]
  4128f8:	add	sp, sp, #0x60
  4128fc:	ret
  412900:	stp	x29, x30, [sp, #-32]!
  412904:	mov	w1, #0x18                  	// #24
  412908:	mov	x2, #0xffffffffffffffff    	// #-1
  41290c:	str	x19, [sp, #16]
  412910:	mov	x29, sp
  412914:	mov	x19, x0
  412918:	bl	402f20 <__explicit_bzero_chk@plt>
  41291c:	mov	x0, x19
  412920:	ldr	x19, [sp, #16]
  412924:	ldp	x29, x30, [sp], #32
  412928:	b	402e10 <free@plt>
  41292c:	stp	x29, x30, [sp, #-48]!
  412930:	stp	x22, x21, [sp, #16]
  412934:	stp	x20, x19, [sp, #32]
  412938:	mov	x19, x0
  41293c:	ldr	x0, [x0]
  412940:	mov	x29, sp
  412944:	bl	412d1c <__fxstatat@plt+0xfc2c>
  412948:	mov	w20, w0
  41294c:	bl	403040 <__errno_location@plt>
  412950:	ldr	w22, [x0]
  412954:	mov	x21, x0
  412958:	mov	w1, #0x18                  	// #24
  41295c:	mov	x2, #0xffffffffffffffff    	// #-1
  412960:	mov	x0, x19
  412964:	bl	402f20 <__explicit_bzero_chk@plt>
  412968:	mov	x0, x19
  41296c:	bl	402e10 <free@plt>
  412970:	str	w22, [x21]
  412974:	mov	w0, w20
  412978:	ldp	x20, x19, [sp, #32]
  41297c:	ldp	x22, x21, [sp, #16]
  412980:	ldp	x29, x30, [sp], #48
  412984:	ret
  412988:	sub	sp, sp, #0x40
  41298c:	stp	x29, x30, [sp, #16]
  412990:	stp	x22, x21, [sp, #32]
  412994:	stp	x20, x19, [sp, #48]
  412998:	add	x29, sp, #0x10
  41299c:	cbz	x1, 4129cc <__fxstatat@plt+0xf8dc>
  4129a0:	mov	x21, x1
  4129a4:	mov	x20, x0
  4129a8:	cbz	x0, 4129ec <__fxstatat@plt+0xf8fc>
  4129ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4129b0:	add	x1, x1, #0xb5c
  4129b4:	mov	x0, x20
  4129b8:	bl	4135ac <__fxstatat@plt+0x104bc>
  4129bc:	mov	x22, x0
  4129c0:	cbnz	x0, 4129f0 <__fxstatat@plt+0xf900>
  4129c4:	mov	x19, xzr
  4129c8:	b	412ba0 <__fxstatat@plt+0xfab0>
  4129cc:	mov	w0, #0x1038                	// #4152
  4129d0:	bl	40f20c <__fxstatat@plt+0xc11c>
  4129d4:	adrp	x8, 412000 <__fxstatat@plt+0xef10>
  4129d8:	add	x8, x8, #0xd68
  4129dc:	mov	x19, x0
  4129e0:	stp	xzr, x8, [x0]
  4129e4:	str	xzr, [x0, #16]
  4129e8:	b	412ba0 <__fxstatat@plt+0xfab0>
  4129ec:	mov	x22, xzr
  4129f0:	mov	w0, #0x1038                	// #4152
  4129f4:	bl	40f20c <__fxstatat@plt+0xc11c>
  4129f8:	adrp	x8, 412000 <__fxstatat@plt+0xef10>
  4129fc:	mov	x19, x0
  412a00:	add	x8, x8, #0xd68
  412a04:	stp	x22, x8, [x0]
  412a08:	str	x20, [x0, #16]
  412a0c:	cbz	x22, 412a30 <__fxstatat@plt+0xf940>
  412a10:	cmp	x21, #0x1, lsl #12
  412a14:	mov	w8, #0x1000                	// #4096
  412a18:	add	x1, x19, #0x18
  412a1c:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  412a20:	mov	x0, x22
  412a24:	mov	w2, wzr
  412a28:	bl	402a30 <setvbuf@plt>
  412a2c:	b	412ba0 <__fxstatat@plt+0xfab0>
  412a30:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  412a34:	add	x0, x0, #0xb7e
  412a38:	mov	w1, wzr
  412a3c:	str	xzr, [x19, #24]
  412a40:	add	x20, x19, #0x20
  412a44:	bl	402b30 <open@plt>
  412a48:	tbnz	w0, #31, 412a84 <__fxstatat@plt+0xf994>
  412a4c:	cmp	x21, #0x800
  412a50:	mov	w8, #0x800                 	// #2048
  412a54:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  412a58:	mov	x1, x20
  412a5c:	mov	w22, w0
  412a60:	bl	402f40 <read@plt>
  412a64:	mov	x21, x0
  412a68:	mov	w0, w22
  412a6c:	bl	402ca0 <close@plt>
  412a70:	cmp	x21, #0x1
  412a74:	b.lt	412a84 <__fxstatat@plt+0xf994>  // b.tstop
  412a78:	cmp	x21, #0x7ff
  412a7c:	b.ls	412a88 <__fxstatat@plt+0xf998>  // b.plast
  412a80:	b	412b98 <__fxstatat@plt+0xfaa8>
  412a84:	mov	x21, xzr
  412a88:	mov	w8, #0x800                 	// #2048
  412a8c:	sub	x8, x8, x21
  412a90:	cmp	x8, #0x10
  412a94:	mov	w9, #0x10                  	// #16
  412a98:	mov	x0, sp
  412a9c:	mov	x1, xzr
  412aa0:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  412aa4:	bl	402bf0 <gettimeofday@plt>
  412aa8:	add	x0, x20, x21
  412aac:	mov	x1, sp
  412ab0:	mov	x2, x22
  412ab4:	bl	4028f0 <memcpy@plt>
  412ab8:	add	x22, x22, x21
  412abc:	cmp	x22, #0x7ff
  412ac0:	b.hi	412b98 <__fxstatat@plt+0xfaa8>  // b.pmore
  412ac4:	mov	w8, #0x800                 	// #2048
  412ac8:	sub	x8, x8, x22
  412acc:	cmp	x8, #0x4
  412ad0:	mov	w9, #0x4                   	// #4
  412ad4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  412ad8:	bl	402ad0 <getpid@plt>
  412adc:	str	w0, [sp]
  412ae0:	add	x0, x20, x22
  412ae4:	mov	x1, sp
  412ae8:	mov	x2, x21
  412aec:	bl	4028f0 <memcpy@plt>
  412af0:	add	x22, x21, x22
  412af4:	cmp	x22, #0x7ff
  412af8:	b.hi	412b98 <__fxstatat@plt+0xfaa8>  // b.pmore
  412afc:	mov	w8, #0x800                 	// #2048
  412b00:	sub	x8, x8, x22
  412b04:	cmp	x8, #0x4
  412b08:	mov	w9, #0x4                   	// #4
  412b0c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  412b10:	bl	402b50 <getppid@plt>
  412b14:	str	w0, [sp]
  412b18:	add	x0, x20, x22
  412b1c:	mov	x1, sp
  412b20:	mov	x2, x21
  412b24:	bl	4028f0 <memcpy@plt>
  412b28:	add	x22, x21, x22
  412b2c:	cmp	x22, #0x7ff
  412b30:	b.hi	412b98 <__fxstatat@plt+0xfaa8>  // b.pmore
  412b34:	mov	w8, #0x800                 	// #2048
  412b38:	sub	x8, x8, x22
  412b3c:	cmp	x8, #0x4
  412b40:	mov	w9, #0x4                   	// #4
  412b44:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  412b48:	bl	4029d0 <getuid@plt>
  412b4c:	str	w0, [sp]
  412b50:	add	x0, x20, x22
  412b54:	mov	x1, sp
  412b58:	mov	x2, x21
  412b5c:	bl	4028f0 <memcpy@plt>
  412b60:	add	x22, x21, x22
  412b64:	cmp	x22, #0x7ff
  412b68:	b.hi	412b98 <__fxstatat@plt+0xfaa8>  // b.pmore
  412b6c:	mov	w8, #0x800                 	// #2048
  412b70:	sub	x8, x8, x22
  412b74:	cmp	x8, #0x4
  412b78:	mov	w9, #0x4                   	// #4
  412b7c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  412b80:	bl	402e40 <getgid@plt>
  412b84:	str	w0, [sp]
  412b88:	add	x0, x20, x22
  412b8c:	mov	x1, sp
  412b90:	mov	x2, x21
  412b94:	bl	4028f0 <memcpy@plt>
  412b98:	mov	x0, x20
  412b9c:	bl	413020 <__fxstatat@plt+0xff30>
  412ba0:	mov	x0, x19
  412ba4:	ldp	x20, x19, [sp, #48]
  412ba8:	ldp	x22, x21, [sp, #32]
  412bac:	ldp	x29, x30, [sp, #16]
  412bb0:	add	sp, sp, #0x40
  412bb4:	ret
  412bb8:	str	x1, [x0, #8]
  412bbc:	ret
  412bc0:	str	x1, [x0, #16]
  412bc4:	ret
  412bc8:	stp	x29, x30, [sp, #-80]!
  412bcc:	stp	x24, x23, [sp, #32]
  412bd0:	stp	x22, x21, [sp, #48]
  412bd4:	stp	x20, x19, [sp, #64]
  412bd8:	ldr	x3, [x0]
  412bdc:	mov	x21, x2
  412be0:	mov	x19, x0
  412be4:	mov	x20, x1
  412be8:	str	x25, [sp, #16]
  412bec:	mov	x29, sp
  412bf0:	cbz	x3, 412c60 <__fxstatat@plt+0xfb70>
  412bf4:	mov	w1, #0x1                   	// #1
  412bf8:	mov	x0, x20
  412bfc:	mov	x2, x21
  412c00:	bl	402d40 <fread_unlocked@plt>
  412c04:	mov	x23, x0
  412c08:	bl	403040 <__errno_location@plt>
  412c0c:	subs	x21, x21, x23
  412c10:	b.eq	412d04 <__fxstatat@plt+0xfc14>  // b.none
  412c14:	mov	x22, x0
  412c18:	ldr	x8, [x19]
  412c1c:	ldr	w9, [x22]
  412c20:	add	x20, x20, x23
  412c24:	ldr	w8, [x8]
  412c28:	lsl	w8, w8, #26
  412c2c:	and	w8, w9, w8, asr #31
  412c30:	str	w8, [x22]
  412c34:	ldp	x8, x0, [x19, #8]
  412c38:	blr	x8
  412c3c:	ldr	x3, [x19]
  412c40:	mov	w1, #0x1                   	// #1
  412c44:	mov	x0, x20
  412c48:	mov	x2, x21
  412c4c:	bl	402d40 <fread_unlocked@plt>
  412c50:	mov	x23, x0
  412c54:	subs	x21, x21, x0
  412c58:	b.ne	412c18 <__fxstatat@plt+0xfb28>  // b.any
  412c5c:	b	412d04 <__fxstatat@plt+0xfc14>
  412c60:	ldr	x24, [x19, #24]
  412c64:	add	x22, x19, #0x838
  412c68:	sub	x8, x22, x24
  412c6c:	cmp	x24, x21
  412c70:	add	x1, x8, #0x800
  412c74:	b.cs	412ce4 <__fxstatat@plt+0xfbf4>  // b.hs, b.nlast
  412c78:	add	x23, x19, #0x20
  412c7c:	mov	w25, #0x800                 	// #2048
  412c80:	b	412ca0 <__fxstatat@plt+0xfbb0>
  412c84:	mov	x0, x23
  412c88:	mov	x1, x22
  412c8c:	bl	412dd8 <__fxstatat@plt+0xfce8>
  412c90:	cmp	x21, #0x800
  412c94:	mov	x1, x22
  412c98:	mov	w24, #0x800                 	// #2048
  412c9c:	b.ls	412cec <__fxstatat@plt+0xfbfc>  // b.plast
  412ca0:	mov	x0, x20
  412ca4:	mov	x2, x24
  412ca8:	bl	4028f0 <memcpy@plt>
  412cac:	add	x20, x20, x24
  412cb0:	tst	x20, #0x7
  412cb4:	sub	x21, x21, x24
  412cb8:	b.ne	412c84 <__fxstatat@plt+0xfb94>  // b.any
  412cbc:	cmp	x21, #0x800
  412cc0:	b.cc	412c84 <__fxstatat@plt+0xfb94>  // b.lo, b.ul, b.last
  412cc4:	mov	x0, x23
  412cc8:	mov	x1, x20
  412ccc:	bl	412dd8 <__fxstatat@plt+0xfce8>
  412cd0:	subs	x21, x21, #0x800
  412cd4:	add	x20, x20, #0x800
  412cd8:	b.ne	412cbc <__fxstatat@plt+0xfbcc>  // b.any
  412cdc:	mov	x8, xzr
  412ce0:	b	412d00 <__fxstatat@plt+0xfc10>
  412ce4:	mov	x25, x24
  412ce8:	mov	x22, x1
  412cec:	mov	x0, x20
  412cf0:	mov	x1, x22
  412cf4:	mov	x2, x21
  412cf8:	bl	4028f0 <memcpy@plt>
  412cfc:	sub	x8, x25, x21
  412d00:	str	x8, [x19, #24]
  412d04:	ldp	x20, x19, [sp, #64]
  412d08:	ldp	x22, x21, [sp, #48]
  412d0c:	ldp	x24, x23, [sp, #32]
  412d10:	ldr	x25, [sp, #16]
  412d14:	ldp	x29, x30, [sp], #80
  412d18:	ret
  412d1c:	stp	x29, x30, [sp, #-32]!
  412d20:	stp	x20, x19, [sp, #16]
  412d24:	ldr	x19, [x0]
  412d28:	mov	w1, #0x1038                	// #4152
  412d2c:	mov	x2, #0xffffffffffffffff    	// #-1
  412d30:	mov	x29, sp
  412d34:	mov	x20, x0
  412d38:	bl	402f20 <__explicit_bzero_chk@plt>
  412d3c:	mov	x0, x20
  412d40:	bl	402e10 <free@plt>
  412d44:	cbz	x19, 412d58 <__fxstatat@plt+0xfc68>
  412d48:	mov	x0, x19
  412d4c:	ldp	x20, x19, [sp, #16]
  412d50:	ldp	x29, x30, [sp], #32
  412d54:	b	41322c <__fxstatat@plt+0x1013c>
  412d58:	ldp	x20, x19, [sp, #16]
  412d5c:	mov	w0, wzr
  412d60:	ldp	x29, x30, [sp], #32
  412d64:	ret
  412d68:	stp	x29, x30, [sp, #-48]!
  412d6c:	stp	x22, x21, [sp, #16]
  412d70:	stp	x20, x19, [sp, #32]
  412d74:	mov	x29, sp
  412d78:	cbz	x0, 412dd4 <__fxstatat@plt+0xfce4>
  412d7c:	adrp	x8, 426000 <__fxstatat@plt+0x22f10>
  412d80:	ldr	w20, [x8, #1072]
  412d84:	mov	x19, x0
  412d88:	bl	403040 <__errno_location@plt>
  412d8c:	ldr	w21, [x0]
  412d90:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  412d94:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  412d98:	add	x8, x8, #0xb6f
  412d9c:	add	x9, x9, #0xb5f
  412da0:	cmp	w21, #0x0
  412da4:	csel	x1, x9, x8, eq  // eq = none
  412da8:	mov	w2, #0x5                   	// #5
  412dac:	mov	x0, xzr
  412db0:	bl	402f90 <dcgettext@plt>
  412db4:	mov	x22, x0
  412db8:	mov	x0, x19
  412dbc:	bl	40d180 <__fxstatat@plt+0xa090>
  412dc0:	mov	x3, x0
  412dc4:	mov	w0, w20
  412dc8:	mov	w1, w21
  412dcc:	mov	x2, x22
  412dd0:	bl	402950 <error@plt>
  412dd4:	bl	402cf0 <abort@plt>
  412dd8:	ldr	x9, [x0, #2064]
  412ddc:	ldr	x10, [x0, #2056]
  412de0:	ldr	x13, [x0, #2048]
  412de4:	mov	x8, xzr
  412de8:	add	x9, x9, #0x1
  412dec:	add	x15, x9, x10
  412df0:	add	x10, x0, #0x400
  412df4:	str	x9, [x0, #2064]
  412df8:	add	x9, x0, x8
  412dfc:	ldr	x11, [x9]
  412e00:	ldr	x12, [x9, #1024]
  412e04:	eon	x13, x13, x13, lsl #21
  412e08:	and	x14, x11, #0x7f8
  412e0c:	ldr	x14, [x0, x14]
  412e10:	add	x12, x13, x12
  412e14:	add	x13, x12, x15
  412e18:	eor	x12, x12, x12, lsr #5
  412e1c:	add	x13, x13, x14
  412e20:	str	x13, [x9]
  412e24:	lsr	x13, x13, #8
  412e28:	and	x13, x13, #0x7f8
  412e2c:	ldr	x13, [x0, x13]
  412e30:	add	x14, x1, x8
  412e34:	add	x8, x8, #0x20
  412e38:	add	x11, x13, x11
  412e3c:	str	x11, [x14]
  412e40:	ldr	x13, [x9, #8]
  412e44:	ldr	x15, [x9, #1032]
  412e48:	and	x16, x13, #0x7f8
  412e4c:	ldr	x16, [x0, x16]
  412e50:	add	x12, x15, x12
  412e54:	add	x11, x12, x11
  412e58:	eor	x12, x12, x12, lsl #12
  412e5c:	add	x11, x11, x16
  412e60:	str	x11, [x9, #8]
  412e64:	lsr	x11, x11, #8
  412e68:	and	x11, x11, #0x7f8
  412e6c:	ldr	x11, [x0, x11]
  412e70:	add	x11, x11, x13
  412e74:	str	x11, [x14, #8]
  412e78:	ldr	x13, [x9, #16]
  412e7c:	ldr	x15, [x9, #1040]
  412e80:	and	x16, x13, #0x7f8
  412e84:	ldr	x16, [x0, x16]
  412e88:	add	x12, x15, x12
  412e8c:	add	x11, x12, x11
  412e90:	eor	x12, x12, x12, lsr #33
  412e94:	add	x11, x11, x16
  412e98:	str	x11, [x9, #16]
  412e9c:	lsr	x11, x11, #8
  412ea0:	and	x11, x11, #0x7f8
  412ea4:	ldr	x11, [x0, x11]
  412ea8:	add	x11, x11, x13
  412eac:	str	x11, [x14, #16]
  412eb0:	ldr	x15, [x9, #24]
  412eb4:	ldr	x13, [x9, #1048]
  412eb8:	and	x16, x15, #0x7f8
  412ebc:	ldr	x16, [x0, x16]
  412ec0:	add	x13, x13, x12
  412ec4:	add	x11, x13, x11
  412ec8:	add	x11, x11, x16
  412ecc:	str	x11, [x9, #24]
  412ed0:	lsr	x9, x11, #8
  412ed4:	and	x9, x9, #0x7f8
  412ed8:	ldr	x11, [x0, x9]
  412edc:	add	x9, x0, x8
  412ee0:	cmp	x9, x10
  412ee4:	add	x15, x11, x15
  412ee8:	str	x15, [x14, #24]
  412eec:	b.cc	412df8 <__fxstatat@plt+0xfd08>  // b.lo, b.ul, b.last
  412ef0:	mov	x10, xzr
  412ef4:	add	x11, x0, #0x800
  412ef8:	add	x12, x1, x8
  412efc:	ldr	x16, [x9, x10]
  412f00:	add	x14, x9, x10
  412f04:	sub	x17, x14, #0x400
  412f08:	ldr	x17, [x17]
  412f0c:	and	x18, x16, #0x7f8
  412f10:	ldr	x18, [x0, x18]
  412f14:	eon	x13, x13, x13, lsl #21
  412f18:	add	x13, x13, x17
  412f1c:	add	x15, x13, x15
  412f20:	add	x15, x15, x18
  412f24:	str	x15, [x9, x10]
  412f28:	lsr	x15, x15, #8
  412f2c:	and	x15, x15, #0x7f8
  412f30:	ldr	x15, [x0, x15]
  412f34:	add	x17, x0, x10
  412f38:	add	x17, x17, x8
  412f3c:	sub	x18, x14, #0x3f8
  412f40:	add	x15, x15, x16
  412f44:	str	x15, [x12, x10]
  412f48:	ldr	x16, [x17, #8]
  412f4c:	ldr	x18, [x18]
  412f50:	eor	x13, x13, x13, lsr #5
  412f54:	and	x2, x16, #0x7f8
  412f58:	ldr	x2, [x0, x2]
  412f5c:	add	x13, x18, x13
  412f60:	add	x15, x13, x15
  412f64:	add	x18, x1, x10
  412f68:	add	x15, x15, x2
  412f6c:	str	x15, [x17, #8]
  412f70:	lsr	x15, x15, #8
  412f74:	and	x15, x15, #0x7f8
  412f78:	ldr	x15, [x0, x15]
  412f7c:	add	x18, x18, x8
  412f80:	sub	x2, x14, #0x3f0
  412f84:	eor	x13, x13, x13, lsl #12
  412f88:	add	x15, x15, x16
  412f8c:	str	x15, [x18, #8]
  412f90:	ldr	x16, [x17, #16]
  412f94:	ldr	x2, [x2]
  412f98:	and	x3, x16, #0x7f8
  412f9c:	ldr	x3, [x0, x3]
  412fa0:	add	x13, x2, x13
  412fa4:	add	x15, x13, x15
  412fa8:	eor	x13, x13, x13, lsr #33
  412fac:	add	x15, x15, x3
  412fb0:	str	x15, [x17, #16]
  412fb4:	lsr	x15, x15, #8
  412fb8:	and	x15, x15, #0x7f8
  412fbc:	ldr	x15, [x0, x15]
  412fc0:	add	x15, x15, x16
  412fc4:	str	x15, [x18, #16]
  412fc8:	ldr	x16, [x17, #24]
  412fcc:	sub	x18, x14, #0x3e8
  412fd0:	ldr	x18, [x18]
  412fd4:	add	x14, x14, #0x20
  412fd8:	and	x2, x16, #0x7f8
  412fdc:	ldr	x2, [x0, x2]
  412fe0:	add	x13, x18, x13
  412fe4:	add	x15, x13, x15
  412fe8:	cmp	x14, x11
  412fec:	add	x15, x15, x2
  412ff0:	str	x15, [x17, #24]
  412ff4:	lsr	x15, x15, #8
  412ff8:	and	x15, x15, #0x7f8
  412ffc:	ldr	x15, [x0, x15]
  413000:	add	x17, x12, x10
  413004:	add	x10, x10, #0x20
  413008:	add	x15, x15, x16
  41300c:	str	x15, [x17, #24]
  413010:	b.cc	412efc <__fxstatat@plt+0xfe0c>  // b.lo, b.ul, b.last
  413014:	str	x13, [x0, #2048]
  413018:	str	x15, [x0, #2056]
  41301c:	ret
  413020:	mov	x11, #0x4b7c                	// #19324
  413024:	mov	x12, #0xc862                	// #51298
  413028:	mov	x15, #0x12a0                	// #4768
  41302c:	mov	x13, #0x5524                	// #21796
  413030:	mov	x16, #0xe0ce                	// #57550
  413034:	mov	x14, #0x9315                	// #37653
  413038:	mov	x17, #0x89ed                	// #35309
  41303c:	mov	x8, #0xc0ab                	// #49323
  413040:	movk	x11, #0xa288, lsl #16
  413044:	movk	x12, #0xc73a, lsl #16
  413048:	movk	x15, #0x3d47, lsl #16
  41304c:	movk	x13, #0x4a59, lsl #16
  413050:	movk	x16, #0x8355, lsl #16
  413054:	movk	x14, #0xa5a0, lsl #16
  413058:	movk	x17, #0xcbfc, lsl #16
  41305c:	movk	x8, #0x6c44, lsl #16
  413060:	movk	x11, #0x4677, lsl #32
  413064:	movk	x12, #0xb322, lsl #32
  413068:	movk	x15, #0xa505, lsl #32
  41306c:	movk	x13, #0x2e82, lsl #32
  413070:	movk	x16, #0x53db, lsl #32
  413074:	movk	x14, #0x4a0f, lsl #32
  413078:	movk	x17, #0x5bf2, lsl #32
  41307c:	movk	x8, #0x704f, lsl #32
  413080:	add	x9, x0, #0x20
  413084:	movk	x11, #0x647c, lsl #48
  413088:	movk	x12, #0xb9f8, lsl #48
  41308c:	movk	x15, #0x8c0e, lsl #48
  413090:	movk	x13, #0xb29b, lsl #48
  413094:	movk	x16, #0x82f0, lsl #48
  413098:	movk	x14, #0x48fe, lsl #48
  41309c:	movk	x17, #0xae98, lsl #48
  4130a0:	movk	x8, #0x98f5, lsl #48
  4130a4:	mov	x10, #0xfffffffffffffff8    	// #-8
  4130a8:	ldp	x18, x1, [x9, #-32]
  4130ac:	add	x10, x10, #0x8
  4130b0:	cmp	x10, #0xf8
  4130b4:	add	x11, x18, x11
  4130b8:	ldp	x2, x18, [x9, #-16]
  4130bc:	add	x12, x1, x12
  4130c0:	add	x15, x2, x15
  4130c4:	ldp	x1, x2, [x9]
  4130c8:	add	x13, x18, x13
  4130cc:	add	x16, x1, x16
  4130d0:	ldp	x18, x1, [x9, #16]
  4130d4:	add	x14, x2, x14
  4130d8:	sub	x11, x11, x16
  4130dc:	add	x8, x1, x8
  4130e0:	add	x17, x18, x17
  4130e4:	eor	x14, x14, x8, lsr #9
  4130e8:	add	x8, x8, x11
  4130ec:	sub	x12, x12, x14
  4130f0:	eor	x17, x17, x11, lsl #9
  4130f4:	add	x11, x12, x11
  4130f8:	sub	x15, x15, x17
  4130fc:	eor	x8, x8, x12, lsr #23
  413100:	add	x12, x12, x15
  413104:	sub	x13, x13, x8
  413108:	eor	x11, x11, x15, lsl #15
  41310c:	sub	x16, x16, x11
  413110:	eor	x12, x12, x13, lsr #14
  413114:	add	x15, x13, x15
  413118:	add	x13, x13, x16
  41311c:	sub	x14, x14, x12
  413120:	eor	x15, x15, x16, lsl #20
  413124:	eor	x13, x13, x14, lsr #17
  413128:	add	x16, x14, x16
  41312c:	sub	x17, x17, x15
  413130:	sub	x8, x8, x13
  413134:	add	x14, x14, x17
  413138:	eor	x16, x16, x17, lsl #14
  41313c:	add	x17, x8, x17
  413140:	stp	x11, x12, [x9, #-32]
  413144:	stp	x15, x13, [x9, #-16]
  413148:	stp	x16, x14, [x9]
  41314c:	stp	x17, x8, [x9, #16]
  413150:	add	x9, x9, #0x40
  413154:	b.cc	4130a8 <__fxstatat@plt+0xffb8>  // b.lo, b.ul, b.last
  413158:	add	x9, x0, #0x20
  41315c:	mov	x10, #0xfffffffffffffff8    	// #-8
  413160:	ldp	x18, x1, [x9, #-32]
  413164:	add	x10, x10, #0x8
  413168:	cmp	x10, #0xf8
  41316c:	add	x11, x18, x11
  413170:	ldp	x2, x18, [x9, #-16]
  413174:	add	x12, x1, x12
  413178:	add	x15, x2, x15
  41317c:	ldp	x1, x2, [x9]
  413180:	add	x13, x18, x13
  413184:	add	x16, x1, x16
  413188:	ldp	x18, x1, [x9, #16]
  41318c:	add	x14, x2, x14
  413190:	sub	x11, x11, x16
  413194:	add	x8, x1, x8
  413198:	add	x17, x18, x17
  41319c:	eor	x14, x14, x8, lsr #9
  4131a0:	add	x8, x8, x11
  4131a4:	sub	x12, x12, x14
  4131a8:	eor	x17, x17, x11, lsl #9
  4131ac:	add	x11, x12, x11
  4131b0:	sub	x15, x15, x17
  4131b4:	eor	x8, x8, x12, lsr #23
  4131b8:	add	x12, x12, x15
  4131bc:	sub	x13, x13, x8
  4131c0:	eor	x11, x11, x15, lsl #15
  4131c4:	sub	x16, x16, x11
  4131c8:	eor	x12, x12, x13, lsr #14
  4131cc:	add	x15, x13, x15
  4131d0:	add	x13, x13, x16
  4131d4:	sub	x14, x14, x12
  4131d8:	eor	x15, x15, x16, lsl #20
  4131dc:	eor	x13, x13, x14, lsr #17
  4131e0:	add	x16, x14, x16
  4131e4:	sub	x17, x17, x15
  4131e8:	sub	x8, x8, x13
  4131ec:	add	x14, x14, x17
  4131f0:	eor	x16, x16, x17, lsl #14
  4131f4:	add	x17, x8, x17
  4131f8:	stp	x11, x12, [x9, #-32]
  4131fc:	stp	x15, x13, [x9, #-16]
  413200:	stp	x16, x14, [x9]
  413204:	stp	x17, x8, [x9, #16]
  413208:	add	x9, x9, #0x40
  41320c:	b.cc	413160 <__fxstatat@plt+0x10070>  // b.lo, b.ul, b.last
  413210:	movi	v0.2d, #0x0
  413214:	str	xzr, [x0, #2064]
  413218:	str	q0, [x0, #2048]
  41321c:	ret
  413220:	mov	w2, #0x3                   	// #3
  413224:	mov	w1, wzr
  413228:	b	4132c0 <__fxstatat@plt+0x101d0>
  41322c:	stp	x29, x30, [sp, #-48]!
  413230:	str	x21, [sp, #16]
  413234:	stp	x20, x19, [sp, #32]
  413238:	mov	x29, sp
  41323c:	mov	x19, x0
  413240:	bl	402aa0 <fileno@plt>
  413244:	tbnz	w0, #31, 4132ac <__fxstatat@plt+0x101bc>
  413248:	mov	x0, x19
  41324c:	bl	402fb0 <__freading@plt>
  413250:	cbz	w0, 413270 <__fxstatat@plt+0x10180>
  413254:	mov	x0, x19
  413258:	bl	402aa0 <fileno@plt>
  41325c:	mov	w2, #0x1                   	// #1
  413260:	mov	x1, xzr
  413264:	bl	402a60 <lseek@plt>
  413268:	cmn	x0, #0x1
  41326c:	b.eq	4132ac <__fxstatat@plt+0x101bc>  // b.none
  413270:	mov	x0, x19
  413274:	bl	40f87c <__fxstatat@plt+0xc78c>
  413278:	cbz	w0, 4132ac <__fxstatat@plt+0x101bc>
  41327c:	bl	403040 <__errno_location@plt>
  413280:	ldr	w21, [x0]
  413284:	mov	x20, x0
  413288:	mov	x0, x19
  41328c:	bl	402ac0 <fclose@plt>
  413290:	cbz	w21, 41329c <__fxstatat@plt+0x101ac>
  413294:	mov	w0, #0xffffffff            	// #-1
  413298:	str	w21, [x20]
  41329c:	ldp	x20, x19, [sp, #32]
  4132a0:	ldr	x21, [sp, #16]
  4132a4:	ldp	x29, x30, [sp], #48
  4132a8:	ret
  4132ac:	mov	x0, x19
  4132b0:	ldp	x20, x19, [sp, #32]
  4132b4:	ldr	x21, [sp, #16]
  4132b8:	ldp	x29, x30, [sp], #48
  4132bc:	b	402ac0 <fclose@plt>
  4132c0:	sub	sp, sp, #0x100
  4132c4:	stp	x29, x30, [sp, #208]
  4132c8:	add	x29, sp, #0xd0
  4132cc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4132d0:	mov	x9, sp
  4132d4:	sub	x10, x29, #0x50
  4132d8:	stp	x20, x19, [sp, #240]
  4132dc:	mov	w19, w0
  4132e0:	movk	x8, #0xff80, lsl #32
  4132e4:	add	x11, x29, #0x30
  4132e8:	cmp	w1, #0xb
  4132ec:	add	x9, x9, #0x80
  4132f0:	add	x10, x10, #0x30
  4132f4:	stp	x22, x21, [sp, #224]
  4132f8:	stp	x2, x3, [x29, #-80]
  4132fc:	stp	x4, x5, [x29, #-64]
  413300:	stp	x6, x7, [x29, #-48]
  413304:	stp	q1, q2, [sp, #16]
  413308:	stp	q3, q4, [sp, #48]
  41330c:	str	q0, [sp]
  413310:	stp	q5, q6, [sp, #80]
  413314:	str	q7, [sp, #112]
  413318:	stp	x9, x8, [x29, #-16]
  41331c:	stp	x11, x10, [x29, #-32]
  413320:	b.hi	41336c <__fxstatat@plt+0x1027c>  // b.pmore
  413324:	mov	w8, #0x1                   	// #1
  413328:	lsl	w8, w8, w1
  41332c:	mov	w9, #0x514                 	// #1300
  413330:	tst	w8, w9
  413334:	b.ne	4133a4 <__fxstatat@plt+0x102b4>  // b.any
  413338:	mov	w9, #0xa0a                 	// #2570
  41333c:	tst	w8, w9
  413340:	b.ne	413398 <__fxstatat@plt+0x102a8>  // b.any
  413344:	cbnz	w1, 41336c <__fxstatat@plt+0x1027c>
  413348:	ldursw	x8, [x29, #-8]
  41334c:	tbz	w8, #31, 41344c <__fxstatat@plt+0x1035c>
  413350:	add	w9, w8, #0x8
  413354:	cmn	w8, #0x8
  413358:	stur	w9, [x29, #-8]
  41335c:	b.gt	41344c <__fxstatat@plt+0x1035c>
  413360:	ldur	x9, [x29, #-24]
  413364:	add	x8, x9, x8
  413368:	b	413458 <__fxstatat@plt+0x10368>
  41336c:	sub	w8, w1, #0x400
  413370:	cmp	w8, #0xa
  413374:	b.hi	413428 <__fxstatat@plt+0x10338>  // b.pmore
  413378:	mov	w9, #0x1                   	// #1
  41337c:	lsl	w9, w9, w8
  413380:	mov	w10, #0x285                 	// #645
  413384:	tst	w9, w10
  413388:	b.ne	4133a4 <__fxstatat@plt+0x102b4>  // b.any
  41338c:	mov	w10, #0x502                 	// #1282
  413390:	tst	w9, w10
  413394:	b.eq	4133fc <__fxstatat@plt+0x1030c>  // b.none
  413398:	mov	w0, w19
  41339c:	bl	402ec0 <fcntl@plt>
  4133a0:	b	4133e0 <__fxstatat@plt+0x102f0>
  4133a4:	ldursw	x8, [x29, #-8]
  4133a8:	tbz	w8, #31, 4133c8 <__fxstatat@plt+0x102d8>
  4133ac:	add	w9, w8, #0x8
  4133b0:	cmn	w8, #0x8
  4133b4:	stur	w9, [x29, #-8]
  4133b8:	b.gt	4133c8 <__fxstatat@plt+0x102d8>
  4133bc:	ldur	x9, [x29, #-24]
  4133c0:	add	x8, x9, x8
  4133c4:	b	4133d4 <__fxstatat@plt+0x102e4>
  4133c8:	ldur	x8, [x29, #-32]
  4133cc:	add	x9, x8, #0x8
  4133d0:	stur	x9, [x29, #-32]
  4133d4:	ldr	w2, [x8]
  4133d8:	mov	w0, w19
  4133dc:	bl	402ec0 <fcntl@plt>
  4133e0:	mov	w20, w0
  4133e4:	mov	w0, w20
  4133e8:	ldp	x20, x19, [sp, #240]
  4133ec:	ldp	x22, x21, [sp, #224]
  4133f0:	ldp	x29, x30, [sp, #208]
  4133f4:	add	sp, sp, #0x100
  4133f8:	ret
  4133fc:	cmp	w8, #0x6
  413400:	b.ne	413428 <__fxstatat@plt+0x10338>  // b.any
  413404:	ldursw	x8, [x29, #-8]
  413408:	tbz	w8, #31, 413468 <__fxstatat@plt+0x10378>
  41340c:	add	w9, w8, #0x8
  413410:	cmn	w8, #0x8
  413414:	stur	w9, [x29, #-8]
  413418:	b.gt	413468 <__fxstatat@plt+0x10378>
  41341c:	ldur	x9, [x29, #-24]
  413420:	add	x8, x9, x8
  413424:	b	413474 <__fxstatat@plt+0x10384>
  413428:	ldursw	x8, [x29, #-8]
  41342c:	tbz	w8, #31, 4134d4 <__fxstatat@plt+0x103e4>
  413430:	add	w9, w8, #0x8
  413434:	cmn	w8, #0x8
  413438:	stur	w9, [x29, #-8]
  41343c:	b.gt	4134d4 <__fxstatat@plt+0x103e4>
  413440:	ldur	x9, [x29, #-24]
  413444:	add	x8, x9, x8
  413448:	b	4134e0 <__fxstatat@plt+0x103f0>
  41344c:	ldur	x8, [x29, #-32]
  413450:	add	x9, x8, #0x8
  413454:	stur	x9, [x29, #-32]
  413458:	ldr	w2, [x8]
  41345c:	mov	w0, w19
  413460:	mov	w1, wzr
  413464:	b	4133dc <__fxstatat@plt+0x102ec>
  413468:	ldur	x8, [x29, #-32]
  41346c:	add	x9, x8, #0x8
  413470:	stur	x9, [x29, #-32]
  413474:	adrp	x22, 426000 <__fxstatat@plt+0x22f10>
  413478:	ldr	w9, [x22, #2712]
  41347c:	ldr	w21, [x8]
  413480:	tbnz	w9, #31, 4134fc <__fxstatat@plt+0x1040c>
  413484:	mov	w1, #0x406                 	// #1030
  413488:	mov	w0, w19
  41348c:	mov	w2, w21
  413490:	bl	402ec0 <fcntl@plt>
  413494:	mov	w20, w0
  413498:	tbz	w0, #31, 4134f0 <__fxstatat@plt+0x10400>
  41349c:	bl	403040 <__errno_location@plt>
  4134a0:	ldr	w8, [x0]
  4134a4:	cmp	w8, #0x16
  4134a8:	b.ne	4134f0 <__fxstatat@plt+0x10400>  // b.any
  4134ac:	mov	w0, w19
  4134b0:	mov	w1, wzr
  4134b4:	mov	w2, w21
  4134b8:	bl	402ec0 <fcntl@plt>
  4134bc:	mov	w20, w0
  4134c0:	tbnz	w0, #31, 4133e4 <__fxstatat@plt+0x102f4>
  4134c4:	mov	w8, #0xffffffff            	// #-1
  4134c8:	str	w8, [x22, #2712]
  4134cc:	mov	w8, #0x1                   	// #1
  4134d0:	b	41351c <__fxstatat@plt+0x1042c>
  4134d4:	ldur	x8, [x29, #-32]
  4134d8:	add	x9, x8, #0x8
  4134dc:	stur	x9, [x29, #-32]
  4134e0:	ldr	x2, [x8]
  4134e4:	mov	w0, w19
  4134e8:	bl	402ec0 <fcntl@plt>
  4134ec:	b	4133e0 <__fxstatat@plt+0x102f0>
  4134f0:	mov	w8, #0x1                   	// #1
  4134f4:	str	w8, [x22, #2712]
  4134f8:	b	4133e4 <__fxstatat@plt+0x102f4>
  4134fc:	mov	w0, w19
  413500:	mov	w1, wzr
  413504:	mov	w2, w21
  413508:	bl	402ec0 <fcntl@plt>
  41350c:	ldr	w8, [x22, #2712]
  413510:	mov	w20, w0
  413514:	cmn	w8, #0x1
  413518:	cset	w8, eq  // eq = none
  41351c:	cbz	w8, 4133e4 <__fxstatat@plt+0x102f4>
  413520:	tbnz	w20, #31, 4133e4 <__fxstatat@plt+0x102f4>
  413524:	mov	w1, #0x1                   	// #1
  413528:	mov	w0, w20
  41352c:	bl	402ec0 <fcntl@plt>
  413530:	tbnz	w0, #31, 41354c <__fxstatat@plt+0x1045c>
  413534:	orr	w2, w0, #0x1
  413538:	mov	w1, #0x2                   	// #2
  41353c:	mov	w0, w20
  413540:	bl	402ec0 <fcntl@plt>
  413544:	cmn	w0, #0x1
  413548:	b.ne	4133e4 <__fxstatat@plt+0x102f4>  // b.any
  41354c:	bl	403040 <__errno_location@plt>
  413550:	ldr	w21, [x0]
  413554:	mov	x19, x0
  413558:	mov	w0, w20
  41355c:	bl	402ca0 <close@plt>
  413560:	str	w21, [x19]
  413564:	mov	w20, #0xffffffff            	// #-1
  413568:	b	4133e4 <__fxstatat@plt+0x102f4>
  41356c:	mov	w8, w0
  413570:	cmp	w0, #0x26
  413574:	mov	w0, wzr
  413578:	b.hi	413598 <__fxstatat@plt+0x104a8>  // b.pmore
  41357c:	mov	w9, w8
  413580:	mov	w10, #0x1                   	// #1
  413584:	lsl	x9, x10, x9
  413588:	mov	x10, #0x410000              	// #4259840
  41358c:	movk	x10, #0x40, lsl #32
  413590:	tst	x9, x10
  413594:	b.ne	4135a0 <__fxstatat@plt+0x104b0>  // b.any
  413598:	cmp	w8, #0x5f
  41359c:	b.ne	4135a4 <__fxstatat@plt+0x104b4>  // b.any
  4135a0:	ret
  4135a4:	mov	w0, #0x1                   	// #1
  4135a8:	ret
  4135ac:	stp	x29, x30, [sp, #-48]!
  4135b0:	stp	x22, x21, [sp, #16]
  4135b4:	stp	x20, x19, [sp, #32]
  4135b8:	mov	x29, sp
  4135bc:	mov	x20, x1
  4135c0:	bl	402af0 <fopen@plt>
  4135c4:	mov	x19, x0
  4135c8:	cbz	x0, 413644 <__fxstatat@plt+0x10554>
  4135cc:	mov	x0, x19
  4135d0:	bl	402aa0 <fileno@plt>
  4135d4:	cmp	w0, #0x2
  4135d8:	b.hi	413644 <__fxstatat@plt+0x10554>  // b.pmore
  4135dc:	bl	413220 <__fxstatat@plt+0x10130>
  4135e0:	tbnz	w0, #31, 413628 <__fxstatat@plt+0x10538>
  4135e4:	mov	w21, w0
  4135e8:	mov	x0, x19
  4135ec:	bl	41322c <__fxstatat@plt+0x1013c>
  4135f0:	cbnz	w0, 413608 <__fxstatat@plt+0x10518>
  4135f4:	mov	w0, w21
  4135f8:	mov	x1, x20
  4135fc:	bl	402be0 <fdopen@plt>
  413600:	mov	x19, x0
  413604:	cbnz	x0, 413644 <__fxstatat@plt+0x10554>
  413608:	bl	403040 <__errno_location@plt>
  41360c:	ldr	w22, [x0]
  413610:	mov	x20, x0
  413614:	mov	w0, w21
  413618:	bl	402ca0 <close@plt>
  41361c:	mov	x19, xzr
  413620:	str	w22, [x20]
  413624:	b	413644 <__fxstatat@plt+0x10554>
  413628:	bl	403040 <__errno_location@plt>
  41362c:	ldr	w21, [x0]
  413630:	mov	x20, x0
  413634:	mov	x0, x19
  413638:	bl	41322c <__fxstatat@plt+0x1013c>
  41363c:	mov	x19, xzr
  413640:	str	w21, [x20]
  413644:	mov	x0, x19
  413648:	ldp	x20, x19, [sp, #32]
  41364c:	ldp	x22, x21, [sp, #16]
  413650:	ldp	x29, x30, [sp], #48
  413654:	ret
  413658:	stp	x29, x30, [sp, #-64]!
  41365c:	mov	x29, sp
  413660:	stp	x19, x20, [sp, #16]
  413664:	adrp	x20, 425000 <__fxstatat@plt+0x21f10>
  413668:	add	x20, x20, #0xdd0
  41366c:	stp	x21, x22, [sp, #32]
  413670:	adrp	x21, 425000 <__fxstatat@plt+0x21f10>
  413674:	add	x21, x21, #0xdc8
  413678:	sub	x20, x20, x21
  41367c:	mov	w22, w0
  413680:	stp	x23, x24, [sp, #48]
  413684:	mov	x23, x1
  413688:	mov	x24, x2
  41368c:	bl	4028a8 <mbrtowc@plt-0x38>
  413690:	cmp	xzr, x20, asr #3
  413694:	b.eq	4136c0 <__fxstatat@plt+0x105d0>  // b.none
  413698:	asr	x20, x20, #3
  41369c:	mov	x19, #0x0                   	// #0
  4136a0:	ldr	x3, [x21, x19, lsl #3]
  4136a4:	mov	x2, x24
  4136a8:	add	x19, x19, #0x1
  4136ac:	mov	x1, x23
  4136b0:	mov	w0, w22
  4136b4:	blr	x3
  4136b8:	cmp	x20, x19
  4136bc:	b.ne	4136a0 <__fxstatat@plt+0x105b0>  // b.any
  4136c0:	ldp	x19, x20, [sp, #16]
  4136c4:	ldp	x21, x22, [sp, #32]
  4136c8:	ldp	x23, x24, [sp, #48]
  4136cc:	ldp	x29, x30, [sp], #64
  4136d0:	ret
  4136d4:	nop
  4136d8:	ret
  4136dc:	nop
  4136e0:	adrp	x2, 426000 <__fxstatat@plt+0x22f10>
  4136e4:	mov	x1, #0x0                   	// #0
  4136e8:	ldr	x2, [x2, #1048]
  4136ec:	b	4029f0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004136f0 <.fini>:
  4136f0:	stp	x29, x30, [sp, #-16]!
  4136f4:	mov	x29, sp
  4136f8:	ldp	x29, x30, [sp], #16
  4136fc:	ret
