

================================================================
== Vitis HLS Report for 'prepare_input_buf_func'
================================================================
* Date:           Fri Jul 18 13:04:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.968 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15751|    15751|  0.158 ms|  0.158 ms|  15751|  15751|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                                           |                                                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                                          Instance                                         |                                      Module                                     |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18  |prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     9602|     9602|  96.020 us|  96.020 us|  9601|  9601|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24  |prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6  |     6146|     6146|  61.460 us|  61.460 us|  6145|  6145|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     104|    479|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     110|    552|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                          Instance                                         |                                      Module                                     | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18  |prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |        0|   0|  51|  216|    0|
    |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24  |prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6  |        0|   0|  53|  263|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                      |                                                                                 |        0|   0| 104|  479|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          5|    1|          5|
    |input_buf_address0  |  13|          3|   12|         36|
    |input_buf_ce0       |  13|          3|    1|          3|
    |input_buf_d0        |  13|          3|   16|         48|
    |input_buf_we0       |  13|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  73|         17|   31|         95|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                  | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                               |  4|   0|    4|          0|
    |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                   |  6|   0|    6|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func|  return value|
|pool1_out_dout            |   in|   16|     ap_fifo|               pool1_out|       pointer|
|pool1_out_empty_n         |   in|    1|     ap_fifo|               pool1_out|       pointer|
|pool1_out_read            |  out|    1|     ap_fifo|               pool1_out|       pointer|
|pool1_out_num_data_valid  |   in|   12|     ap_fifo|               pool1_out|       pointer|
|pool1_out_fifo_cap        |   in|   12|     ap_fifo|               pool1_out|       pointer|
|input_buf_address0        |  out|   12|   ap_memory|               input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|               input_buf|         array|
|input_buf_we0             |  out|    1|   ap_memory|               input_buf|         array|
|input_buf_d0              |  out|   16|   ap_memory|               input_buf|         array|
+--------------------------+-----+-----+------------+------------------------+--------------+

