# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Assignment_3.srcs/sim_1/new/counter_8_test.vhd" \

# Do not sort compile order
nosort
