{
    "design_name": "bsg_assembler_out", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v", 
        "basejump_stl/bsg_comm_link/bsg_assembler_out.v", 
        "basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v", 
        "basejump_stl/bsg_dataflow/bsg_make_2D_array.v", 
        "basejump_stl/bsg_misc/bsg_rotate_right.v", 
        "basejump_stl/bsg_misc/bsg_circular_ptr.v", 
        "basejump_stl/bsg_misc/bsg_scan.v", 
        "basejump_stl/bsg_misc/bsg_popcount.v", 
        "basejump_stl/bsg_misc/bsg_thermometer_count.v", 
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v", 
        "basejump_stl/bsg_dataflow/bsg_two_fifo.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=1", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_1", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "4", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=4", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_4", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=7", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_7", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=10", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_10", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "13", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=13", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_13", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "16", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=16", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_16", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "19", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=19", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_19", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size small at clock period=22", 
            "design_size": "small", 
            "name": "bsg_assembler_out_small_clkperiod_22", 
            "parameters": [
                "width_p=32", 
                "num_in_p=4", 
                "num_out_p=4"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=1", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_1", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "4", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=4", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_4", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=7", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_7", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=10", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_10", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "13", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=13", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_13", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "16", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=16", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_16", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "19", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=19", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_19", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size large at clock period=22", 
            "design_size": "large", 
            "name": "bsg_assembler_out_large_clkperiod_22", 
            "parameters": [
                "width_p=128", 
                "num_in_p=10", 
                "num_out_p=5"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=1", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_1", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "4", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=4", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_4", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=7", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_7", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=10", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_10", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "13", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=13", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_13", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "16", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=16", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_16", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "19", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=19", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_19", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size very_large at clock period=22", 
            "design_size": "very_large", 
            "name": "bsg_assembler_out_very_large_clkperiod_22", 
            "parameters": [
                "width_p=256", 
                "num_in_p=10", 
                "num_out_p=15"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=1", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_1", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "4", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=4", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_4", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=7", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_7", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=10", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_10", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "13", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=13", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_13", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "16", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=16", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_16", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "19", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=19", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_19", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This design takes a single wide channel and strict round-robin distributes it across a number of input channels. with size medium at clock period=22", 
            "design_size": "medium", 
            "name": "bsg_assembler_out_medium_clkperiod_22", 
            "parameters": [
                "width_p=64", 
                "num_in_p=10", 
                "num_out_p=10"
            ]
        }
    ]
}