============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Thu Jul  7 15:01:27 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
RUN-1001 : Project manager successfully analyzed 77 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.292037s wall, 2.218750s user + 0.078125s system = 2.296875s CPU (100.2%)

RUN-1004 : used memory is 345 MB, reserved memory is 326 MB, peak memory is 352 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 482 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13468 instances
RUN-0007 : 8648 luts, 3483 seqs, 784 mslices, 411 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16130 nets
RUN-1001 : 9698 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 871 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 317 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     389     
RUN-1001 :   No   |  No   |  Yes  |     999     
RUN-1001 :   No   |  Yes  |  No   |     98      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1061     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 108
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13466 instances, 8648 luts, 3483 seqs, 1195 slices, 207 macros(1195 instances: 784 mslices 411 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1558 pins
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 66611, tnet num: 15831, tinst num: 13466, tnode num: 78696, tedge num: 110297.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.206434s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (101.0%)

RUN-1004 : used memory is 498 MB, reserved memory is 484 MB, peak memory is 498 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.834025s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.56952e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13466.
PHY-3001 : Level 1 #clusters 1872.
PHY-3001 : End clustering;  0.117181s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.33252e+06, overlap = 523.312
PHY-3002 : Step(2): len = 1.17564e+06, overlap = 538.25
PHY-3002 : Step(3): len = 827829, overlap = 674.625
PHY-3002 : Step(4): len = 735043, overlap = 711
PHY-3002 : Step(5): len = 605712, overlap = 794.281
PHY-3002 : Step(6): len = 538938, overlap = 851.125
PHY-3002 : Step(7): len = 408553, overlap = 983.5
PHY-3002 : Step(8): len = 346192, overlap = 1062
PHY-3002 : Step(9): len = 288528, overlap = 1118.34
PHY-3002 : Step(10): len = 257293, overlap = 1159.56
PHY-3002 : Step(11): len = 222471, overlap = 1207.41
PHY-3002 : Step(12): len = 199509, overlap = 1209.91
PHY-3002 : Step(13): len = 170938, overlap = 1237.88
PHY-3002 : Step(14): len = 156141, overlap = 1260.47
PHY-3002 : Step(15): len = 143115, overlap = 1283.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24069e-06
PHY-3002 : Step(16): len = 149138, overlap = 1253.97
PHY-3002 : Step(17): len = 191123, overlap = 1170.81
PHY-3002 : Step(18): len = 206061, overlap = 1116.69
PHY-3002 : Step(19): len = 215097, overlap = 1088.97
PHY-3002 : Step(20): len = 211228, overlap = 1067.28
PHY-3002 : Step(21): len = 211869, overlap = 1061
PHY-3002 : Step(22): len = 206815, overlap = 1046.34
PHY-3002 : Step(23): len = 205552, overlap = 1046.91
PHY-3002 : Step(24): len = 202574, overlap = 1057.31
PHY-3002 : Step(25): len = 201095, overlap = 1059.97
PHY-3002 : Step(26): len = 197443, overlap = 1060.75
PHY-3002 : Step(27): len = 196118, overlap = 1071.19
PHY-3002 : Step(28): len = 193888, overlap = 1058.38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48138e-06
PHY-3002 : Step(29): len = 204021, overlap = 1004.28
PHY-3002 : Step(30): len = 220078, overlap = 965.188
PHY-3002 : Step(31): len = 228242, overlap = 977.125
PHY-3002 : Step(32): len = 230446, overlap = 966.562
PHY-3002 : Step(33): len = 228891, overlap = 968.781
PHY-3002 : Step(34): len = 228256, overlap = 985.469
PHY-3002 : Step(35): len = 226750, overlap = 989.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.96276e-06
PHY-3002 : Step(36): len = 242596, overlap = 968.625
PHY-3002 : Step(37): len = 261289, overlap = 953.531
PHY-3002 : Step(38): len = 271375, overlap = 890.531
PHY-3002 : Step(39): len = 275359, overlap = 897.906
PHY-3002 : Step(40): len = 276185, overlap = 891.062
PHY-3002 : Step(41): len = 275278, overlap = 877.281
PHY-3002 : Step(42): len = 274024, overlap = 883.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.92551e-06
PHY-3002 : Step(43): len = 294452, overlap = 859.531
PHY-3002 : Step(44): len = 312726, overlap = 807.5
PHY-3002 : Step(45): len = 322914, overlap = 763.062
PHY-3002 : Step(46): len = 326867, overlap = 747.094
PHY-3002 : Step(47): len = 326844, overlap = 730.156
PHY-3002 : Step(48): len = 326021, overlap = 728.594
PHY-3002 : Step(49): len = 324704, overlap = 736.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9851e-05
PHY-3002 : Step(50): len = 353946, overlap = 691.625
PHY-3002 : Step(51): len = 383038, overlap = 615.969
PHY-3002 : Step(52): len = 403053, overlap = 568.875
PHY-3002 : Step(53): len = 406659, overlap = 548.844
PHY-3002 : Step(54): len = 403615, overlap = 538.125
PHY-3002 : Step(55): len = 399310, overlap = 522.219
PHY-3002 : Step(56): len = 396154, overlap = 522.781
PHY-3002 : Step(57): len = 395013, overlap = 524.562
PHY-3002 : Step(58): len = 394500, overlap = 536.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.9702e-05
PHY-3002 : Step(59): len = 424744, overlap = 454.625
PHY-3002 : Step(60): len = 442282, overlap = 405.188
PHY-3002 : Step(61): len = 449243, overlap = 405.406
PHY-3002 : Step(62): len = 453316, overlap = 410.656
PHY-3002 : Step(63): len = 455092, overlap = 402.031
PHY-3002 : Step(64): len = 457093, overlap = 404.344
PHY-3002 : Step(65): len = 454115, overlap = 405.781
PHY-3002 : Step(66): len = 453345, overlap = 408.906
PHY-3002 : Step(67): len = 452896, overlap = 394.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.94041e-05
PHY-3002 : Step(68): len = 477124, overlap = 345.75
PHY-3002 : Step(69): len = 490431, overlap = 310.375
PHY-3002 : Step(70): len = 495839, overlap = 308.5
PHY-3002 : Step(71): len = 498569, overlap = 306.281
PHY-3002 : Step(72): len = 501910, overlap = 293.531
PHY-3002 : Step(73): len = 504996, overlap = 279.469
PHY-3002 : Step(74): len = 503448, overlap = 281.188
PHY-3002 : Step(75): len = 503521, overlap = 294.125
PHY-3002 : Step(76): len = 504130, overlap = 293.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000158808
PHY-3002 : Step(77): len = 524357, overlap = 249.188
PHY-3002 : Step(78): len = 538019, overlap = 223.875
PHY-3002 : Step(79): len = 539822, overlap = 218.438
PHY-3002 : Step(80): len = 541389, overlap = 201.438
PHY-3002 : Step(81): len = 545801, overlap = 186.531
PHY-3002 : Step(82): len = 548452, overlap = 179.344
PHY-3002 : Step(83): len = 546468, overlap = 190.906
PHY-3002 : Step(84): len = 546902, overlap = 199.406
PHY-3002 : Step(85): len = 549384, overlap = 197.094
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000317616
PHY-3002 : Step(86): len = 560984, overlap = 183.844
PHY-3002 : Step(87): len = 569134, overlap = 185.094
PHY-3002 : Step(88): len = 570372, overlap = 188.438
PHY-3002 : Step(89): len = 571495, overlap = 188.188
PHY-3002 : Step(90): len = 575300, overlap = 187.25
PHY-3002 : Step(91): len = 578510, overlap = 186.062
PHY-3002 : Step(92): len = 577812, overlap = 201.375
PHY-3002 : Step(93): len = 578334, overlap = 207.375
PHY-3002 : Step(94): len = 580076, overlap = 204.406
PHY-3002 : Step(95): len = 579992, overlap = 199.969
PHY-3002 : Step(96): len = 577944, overlap = 202.344
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000594069
PHY-3002 : Step(97): len = 584972, overlap = 195
PHY-3002 : Step(98): len = 589342, overlap = 184.969
PHY-3002 : Step(99): len = 590905, overlap = 181.906
PHY-3002 : Step(100): len = 592528, overlap = 188.656
PHY-3002 : Step(101): len = 596020, overlap = 187.688
PHY-3002 : Step(102): len = 598196, overlap = 189.594
PHY-3002 : Step(103): len = 597651, overlap = 191.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00108637
PHY-3002 : Step(104): len = 601864, overlap = 184.344
PHY-3002 : Step(105): len = 604906, overlap = 175
PHY-3002 : Step(106): len = 605707, overlap = 179.094
PHY-3002 : Step(107): len = 607126, overlap = 183.844
PHY-3002 : Step(108): len = 610541, overlap = 176.281
PHY-3002 : Step(109): len = 612762, overlap = 170.469
PHY-3002 : Step(110): len = 612213, overlap = 168.906
PHY-3002 : Step(111): len = 611972, overlap = 174.781
PHY-3002 : Step(112): len = 612975, overlap = 174.875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00204859
PHY-3002 : Step(113): len = 615766, overlap = 168.531
PHY-3002 : Step(114): len = 619023, overlap = 170.062
PHY-3002 : Step(115): len = 620559, overlap = 171.75
PHY-3002 : Step(116): len = 621630, overlap = 174.156
PHY-3002 : Step(117): len = 623269, overlap = 167.406
PHY-3002 : Step(118): len = 624223, overlap = 169.719
PHY-3002 : Step(119): len = 623898, overlap = 168.438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023591s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (264.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16130.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887688, over cnt = 2105(5%), over = 11113, worst = 55
PHY-1001 : End global iterations;  0.836340s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 105.78, top5 = 79.06, top10 = 67.39, top15 = 59.93.
PHY-3001 : End congestion estimation;  1.071763s wall, 1.375000s user + 0.171875s system = 1.546875s CPU (144.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.754068s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211323
PHY-3002 : Step(120): len = 770656, overlap = 98.5312
PHY-3002 : Step(121): len = 764539, overlap = 77.0312
PHY-3002 : Step(122): len = 758526, overlap = 74.125
PHY-3002 : Step(123): len = 755381, overlap = 66.2812
PHY-3002 : Step(124): len = 756833, overlap = 65.625
PHY-3002 : Step(125): len = 760339, overlap = 59.75
PHY-3002 : Step(126): len = 758457, overlap = 61.6562
PHY-3002 : Step(127): len = 754310, overlap = 54.8438
PHY-3002 : Step(128): len = 751142, overlap = 56.9688
PHY-3002 : Step(129): len = 749630, overlap = 53.9062
PHY-3002 : Step(130): len = 746128, overlap = 47.3438
PHY-3002 : Step(131): len = 742502, overlap = 37.25
PHY-3002 : Step(132): len = 740868, overlap = 42.2188
PHY-3002 : Step(133): len = 738954, overlap = 41.9375
PHY-3002 : Step(134): len = 736603, overlap = 42.5312
PHY-3002 : Step(135): len = 732787, overlap = 51.2812
PHY-3002 : Step(136): len = 729461, overlap = 55.1562
PHY-3002 : Step(137): len = 727949, overlap = 55.125
PHY-3002 : Step(138): len = 725581, overlap = 57.2188
PHY-3002 : Step(139): len = 723215, overlap = 54.5
PHY-3002 : Step(140): len = 721669, overlap = 57.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000422646
PHY-3002 : Step(141): len = 728303, overlap = 52.625
PHY-3002 : Step(142): len = 730525, overlap = 54.8438
PHY-3002 : Step(143): len = 738036, overlap = 51.7188
PHY-3002 : Step(144): len = 741043, overlap = 48.3438
PHY-3002 : Step(145): len = 740784, overlap = 51.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000845293
PHY-3002 : Step(146): len = 744556, overlap = 50
PHY-3002 : Step(147): len = 746409, overlap = 49.3438
PHY-3002 : Step(148): len = 751226, overlap = 47.125
PHY-3002 : Step(149): len = 756138, overlap = 49.25
PHY-3002 : Step(150): len = 758970, overlap = 48.625
PHY-3002 : Step(151): len = 759288, overlap = 49.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/16130.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 892216, over cnt = 3040(8%), over = 13251, worst = 41
PHY-1001 : End global iterations;  1.048197s wall, 1.828125s user + 0.218750s system = 2.046875s CPU (195.3%)

PHY-1001 : Congestion index: top1 = 96.25, top5 = 75.03, top10 = 65.75, top15 = 59.90.
PHY-3001 : End congestion estimation;  1.311179s wall, 2.093750s user + 0.218750s system = 2.312500s CPU (176.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.757932s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000229951
PHY-3002 : Step(152): len = 756785, overlap = 151.5
PHY-3002 : Step(153): len = 745480, overlap = 133.406
PHY-3002 : Step(154): len = 735184, overlap = 113.5
PHY-3002 : Step(155): len = 726461, overlap = 112.094
PHY-3002 : Step(156): len = 716967, overlap = 104.625
PHY-3002 : Step(157): len = 709302, overlap = 103.594
PHY-3002 : Step(158): len = 701749, overlap = 109.688
PHY-3002 : Step(159): len = 695240, overlap = 117.625
PHY-3002 : Step(160): len = 691423, overlap = 122.031
PHY-3002 : Step(161): len = 688127, overlap = 125.938
PHY-3002 : Step(162): len = 684124, overlap = 135.562
PHY-3002 : Step(163): len = 680043, overlap = 136.969
PHY-3002 : Step(164): len = 676929, overlap = 142.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000459903
PHY-3002 : Step(165): len = 684467, overlap = 128.344
PHY-3002 : Step(166): len = 686074, overlap = 124.875
PHY-3002 : Step(167): len = 690153, overlap = 117.312
PHY-3002 : Step(168): len = 696241, overlap = 112.125
PHY-3002 : Step(169): len = 698694, overlap = 112.219
PHY-3002 : Step(170): len = 699196, overlap = 109.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000919805
PHY-3002 : Step(171): len = 703436, overlap = 100.281
PHY-3002 : Step(172): len = 706264, overlap = 98.375
PHY-3002 : Step(173): len = 710446, overlap = 91.9062
PHY-3002 : Step(174): len = 716777, overlap = 87
PHY-3002 : Step(175): len = 719629, overlap = 87
PHY-3002 : Step(176): len = 721225, overlap = 83.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 66611, tnet num: 15831, tinst num: 13466, tnode num: 78696, tedge num: 110297.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.405588s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.0%)

RUN-1004 : used memory is 547 MB, reserved memory is 539 MB, peak memory is 647 MB
OPT-1001 : Total overflow 416.09 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 608/16130.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 868672, over cnt = 3245(9%), over = 12062, worst = 33
PHY-1001 : End global iterations;  1.090275s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (177.7%)

PHY-1001 : Congestion index: top1 = 96.70, top5 = 72.24, top10 = 62.65, top15 = 57.23.
PHY-1001 : End incremental global routing;  1.337128s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (162.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.818248s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (101.2%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 83 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13345 has valid locations, 172 needs to be replaced
PHY-3001 : design contains 13614 instances, 8655 luts, 3624 seqs, 1195 slices, 207 macros(1195 instances: 784 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 734661
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13831/16278.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 875128, over cnt = 3268(9%), over = 11970, worst = 33
PHY-1001 : End global iterations;  0.212417s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (110.3%)

PHY-1001 : Congestion index: top1 = 96.57, top5 = 72.20, top10 = 62.67, top15 = 57.32.
PHY-3001 : End congestion estimation;  0.488236s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 67141, tnet num: 15979, tinst num: 13614, tnode num: 79588, tedge num: 111061.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.432380s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.4%)

RUN-1004 : used memory is 594 MB, reserved memory is 595 MB, peak memory is 656 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.240656s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(177): len = 734383, overlap = 0.25
PHY-3002 : Step(178): len = 734149, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13952/16278.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 875024, over cnt = 3269(9%), over = 12008, worst = 33
PHY-1001 : End global iterations;  0.161959s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.1%)

PHY-1001 : Congestion index: top1 = 96.59, top5 = 72.41, top10 = 62.83, top15 = 57.42.
PHY-3001 : End congestion estimation;  0.429941s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (105.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.152961s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00130907
PHY-3002 : Step(179): len = 734036, overlap = 83.75
PHY-3002 : Step(180): len = 734074, overlap = 83.8438
PHY-3001 : Final: Len = 734074, Over = 83.8438
PHY-3001 : End incremental placement;  4.909236s wall, 4.921875s user + 0.203125s system = 5.125000s CPU (104.4%)

OPT-1001 : Total overflow 418.53 peak overflow 3.44
OPT-1001 : End high-fanout net optimization;  7.573642s wall, 8.328125s user + 0.296875s system = 8.625000s CPU (113.9%)

OPT-1001 : Current memory(MB): used = 654, reserve = 649, peak = 668.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13927/16278.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 876576, over cnt = 3275(9%), over = 11554, worst = 33
PHY-1002 : len = 932984, over cnt = 2327(6%), over = 6098, worst = 31
PHY-1002 : len = 976928, over cnt = 1224(3%), over = 2866, worst = 23
PHY-1002 : len = 1.00453e+06, over cnt = 340(0%), over = 680, worst = 13
PHY-1002 : len = 1.01454e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.215028s wall, 2.984375s user + 0.046875s system = 3.031250s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 70.17, top5 = 61.90, top10 = 57.06, top15 = 53.92.
OPT-1001 : End congestion update;  2.528290s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (132.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.713824s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.7%)

OPT-0007 : Start: WNS -28685 TNS -332707 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 651, reserve = 645, peak = 668.
OPT-1001 : End physical optimization;  12.503835s wall, 14.015625s user + 0.390625s system = 14.406250s CPU (115.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8655 LUT to BLE ...
SYN-4008 : Packed 8655 LUT and 1473 SEQ to BLE.
SYN-4003 : Packing 2151 remaining SEQ's ...
SYN-4005 : Packed 1893 SEQ with LUT/SLICE
SYN-4006 : 5346 single LUT's are left
SYN-4006 : 258 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8913/10258 primitive instances ...
PHY-3001 : End packing;  1.152626s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.3%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6365 instances
RUN-1001 : 3112 mslices, 3111 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15066 nets
RUN-1001 : 7974 nets have 2 pins
RUN-1001 : 5225 nets have [3 - 5] pins
RUN-1001 : 1029 nets have [6 - 10] pins
RUN-1001 : 376 nets have [11 - 20] pins
RUN-1001 : 457 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6363 instances, 6223 slices, 207 macros(1195 instances: 784 mslices 411 lslices)
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 756329, Over = 214
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8649/15066.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 985120, over cnt = 2120(6%), over = 3237, worst = 8
PHY-1002 : len = 991056, over cnt = 1346(3%), over = 1747, worst = 5
PHY-1002 : len = 1.00455e+06, over cnt = 479(1%), over = 562, worst = 4
PHY-1002 : len = 1.0128e+06, over cnt = 139(0%), over = 159, worst = 3
PHY-1002 : len = 1.01601e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.021617s wall, 2.812500s user + 0.078125s system = 2.890625s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 71.34, top5 = 62.13, top10 = 57.12, top15 = 53.82.
PHY-3001 : End congestion estimation;  2.452454s wall, 3.234375s user + 0.093750s system = 3.328125s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65038, tnet num: 14767, tinst num: 6363, tnode num: 75181, tedge num: 111457.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.827127s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (100.1%)

RUN-1004 : used memory is 603 MB, reserved memory is 599 MB, peak memory is 668 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.724666s wall, 2.656250s user + 0.062500s system = 2.718750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.58069e-05
PHY-3002 : Step(181): len = 737388, overlap = 223.75
PHY-3002 : Step(182): len = 726338, overlap = 234.5
PHY-3002 : Step(183): len = 719383, overlap = 247
PHY-3002 : Step(184): len = 714369, overlap = 248
PHY-3002 : Step(185): len = 711120, overlap = 252
PHY-3002 : Step(186): len = 708569, overlap = 250.25
PHY-3002 : Step(187): len = 706800, overlap = 251.5
PHY-3002 : Step(188): len = 705269, overlap = 252
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131614
PHY-3002 : Step(189): len = 722443, overlap = 225.75
PHY-3002 : Step(190): len = 731905, overlap = 208.75
PHY-3002 : Step(191): len = 733289, overlap = 209.25
PHY-3002 : Step(192): len = 733510, overlap = 206
PHY-3002 : Step(193): len = 734159, overlap = 202.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000259075
PHY-3002 : Step(194): len = 748705, overlap = 188.5
PHY-3002 : Step(195): len = 755489, overlap = 172.75
PHY-3002 : Step(196): len = 764893, overlap = 167.5
PHY-3002 : Step(197): len = 766540, overlap = 167.75
PHY-3002 : Step(198): len = 765940, overlap = 165.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.037328s wall, 1.156250s user + 2.140625s system = 3.296875s CPU (317.8%)

PHY-3001 : Trial Legalized: Len = 833787
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 698/15066.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00268e+06, over cnt = 2995(8%), over = 5502, worst = 11
PHY-1002 : len = 1.02642e+06, over cnt = 1874(5%), over = 2879, worst = 10
PHY-1002 : len = 1.04849e+06, over cnt = 863(2%), over = 1285, worst = 8
PHY-1002 : len = 1.0625e+06, over cnt = 379(1%), over = 516, worst = 7
PHY-1002 : len = 1.07409e+06, over cnt = 20(0%), over = 33, worst = 4
PHY-1001 : End global iterations;  2.746136s wall, 4.093750s user + 0.140625s system = 4.234375s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 68.21, top5 = 61.80, top10 = 57.69, top15 = 54.75.
PHY-3001 : End congestion estimation;  3.185788s wall, 4.515625s user + 0.140625s system = 4.656250s CPU (146.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.873887s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202956
PHY-3002 : Step(199): len = 799073, overlap = 53.75
PHY-3002 : Step(200): len = 788069, overlap = 74
PHY-3002 : Step(201): len = 779847, overlap = 90.5
PHY-3002 : Step(202): len = 774965, overlap = 114.5
PHY-3002 : Step(203): len = 772870, overlap = 123.75
PHY-3002 : Step(204): len = 771908, overlap = 125.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000405912
PHY-3002 : Step(205): len = 783117, overlap = 114.25
PHY-3002 : Step(206): len = 787764, overlap = 110.75
PHY-3002 : Step(207): len = 792034, overlap = 104.75
PHY-3002 : Step(208): len = 794798, overlap = 100.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.2%)

PHY-3001 : Legalized: Len = 819776, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.063044s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.1%)

PHY-3001 : 61 instances has been re-located, deltaX = 19, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 820496, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65038, tnet num: 14767, tinst num: 6363, tnode num: 75181, tedge num: 111457.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.068499s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (100.5%)

RUN-1004 : used memory is 606 MB, reserved memory is 603 MB, peak memory is 695 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4645/15066.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01519e+06, over cnt = 2715(7%), over = 4439, worst = 8
PHY-1002 : len = 1.03068e+06, over cnt = 1541(4%), over = 2180, worst = 6
PHY-1002 : len = 1.04745e+06, over cnt = 733(2%), over = 934, worst = 6
PHY-1002 : len = 1.05585e+06, over cnt = 330(0%), over = 399, worst = 4
PHY-1002 : len = 1.0629e+06, over cnt = 73(0%), over = 81, worst = 3
PHY-1001 : End global iterations;  2.473301s wall, 3.765625s user + 0.078125s system = 3.843750s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 67.74, top5 = 60.51, top10 = 56.44, top15 = 53.53.
PHY-1001 : End incremental global routing;  2.865336s wall, 4.156250s user + 0.078125s system = 4.234375s CPU (147.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.928785s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (99.3%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 83 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6263 has valid locations, 15 needs to be replaced
PHY-3001 : design contains 6375 instances, 6235 slices, 207 macros(1195 instances: 784 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 824942
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13707/15076.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06799e+06, over cnt = 144(0%), over = 171, worst = 5
PHY-1002 : len = 1.06801e+06, over cnt = 100(0%), over = 110, worst = 3
PHY-1002 : len = 1.06828e+06, over cnt = 71(0%), over = 74, worst = 2
PHY-1002 : len = 1.06918e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.06945e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.999015s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 67.31, top5 = 60.60, top10 = 56.53, top15 = 53.64.
PHY-3001 : End congestion estimation;  1.412357s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (101.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65143, tnet num: 14777, tinst num: 6375, tnode num: 75297, tedge num: 111597.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.039195s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (100.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 634 MB, peak memory is 704 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.914918s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 823576, overlap = 1
PHY-3002 : Step(210): len = 823084, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13697/15076.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06674e+06, over cnt = 80(0%), over = 94, worst = 3
PHY-1002 : len = 1.06654e+06, over cnt = 54(0%), over = 58, worst = 3
PHY-1002 : len = 1.06679e+06, over cnt = 39(0%), over = 40, worst = 2
PHY-1002 : len = 1.06749e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.06751e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976472s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (104.0%)

PHY-1001 : Congestion index: top1 = 67.13, top5 = 60.46, top10 = 56.41, top15 = 53.56.
PHY-3001 : End congestion estimation;  1.364808s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.876051s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000300317
PHY-3002 : Step(211): len = 823103, overlap = 1.25
PHY-3002 : Step(212): len = 823135, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005538s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 823563, Over = 0
PHY-3001 : End spreading;  0.057125s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.1%)

PHY-3001 : Final: Len = 823563, Over = 0
PHY-3001 : End incremental placement;  7.121391s wall, 7.140625s user + 0.218750s system = 7.359375s CPU (103.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  11.478610s wall, 12.921875s user + 0.343750s system = 13.265625s CPU (115.6%)

OPT-1001 : Current memory(MB): used = 712, reserve = 715, peak = 715.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13699/15076.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06779e+06, over cnt = 42(0%), over = 49, worst = 4
PHY-1002 : len = 1.06782e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 1.06794e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.06802e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.732575s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 67.18, top5 = 60.28, top10 = 56.34, top15 = 53.49.
OPT-1001 : End congestion update;  1.116678s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.694912s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (101.2%)

OPT-0007 : Start: WNS -26121 TNS -304205 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.816285s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 712, reserve = 715, peak = 715.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.694347s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13720/15076.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06802e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.153012s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 67.18, top5 = 60.28, top10 = 56.34, top15 = 53.49.
PHY-1001 : End incremental global routing;  0.532067s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.023592s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13720/15076.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06802e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163164s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 67.18, top5 = 60.28, top10 = 56.34, top15 = 53.49.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.707134s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26121 TNS -304205 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26121ps with too many logic level 62 
RUN-1001 :       #2 path slack -26106ps with too many logic level 62 
RUN-1001 :       #3 path slack -26071ps with too many logic level 62 
RUN-1001 :       #4 path slack -26056ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 15076 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 15076 nets
OPT-1001 : End physical optimization;  19.264108s wall, 20.671875s user + 0.375000s system = 21.046875s CPU (109.3%)

RUN-1003 : finish command "place" in  59.335916s wall, 89.250000s user + 13.859375s system = 103.109375s CPU (173.8%)

RUN-1004 : used memory is 616 MB, reserved memory is 620 MB, peak memory is 715 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.908694s wall, 3.203125s user + 0.046875s system = 3.250000s CPU (170.3%)

RUN-1004 : used memory is 616 MB, reserved memory is 620 MB, peak memory is 715 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6377 instances
RUN-1001 : 3116 mslices, 3119 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15076 nets
RUN-1001 : 7971 nets have 2 pins
RUN-1001 : 5217 nets have [3 - 5] pins
RUN-1001 : 1040 nets have [6 - 10] pins
RUN-1001 : 384 nets have [11 - 20] pins
RUN-1001 : 459 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65143, tnet num: 14777, tinst num: 6375, tnode num: 75297, tedge num: 111597.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.770810s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.6%)

RUN-1004 : used memory is 614 MB, reserved memory is 610 MB, peak memory is 715 MB
PHY-1001 : 3116 mslices, 3119 lslices, 83 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 980544, over cnt = 2954(8%), over = 5470, worst = 11
PHY-1002 : len = 1.00276e+06, over cnt = 1904(5%), over = 3089, worst = 9
PHY-1002 : len = 1.02999e+06, over cnt = 601(1%), over = 916, worst = 9
PHY-1002 : len = 1.04332e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.04366e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.559350s wall, 3.890625s user + 0.093750s system = 3.984375s CPU (155.7%)

PHY-1001 : Congestion index: top1 = 66.68, top5 = 59.67, top10 = 55.76, top15 = 52.94.
PHY-1001 : End global routing;  2.947912s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (148.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 693, reserve = 697, peak = 715.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 959, reserve = 964, peak = 959.
PHY-1001 : End build detailed router design. 4.702361s wall, 4.609375s user + 0.093750s system = 4.703125s CPU (100.0%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 8.149577s wall, 8.140625s user + 0.000000s system = 8.140625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 994, reserve = 1000, peak = 994.
PHY-1001 : End phase 1; 8.159313s wall, 8.156250s user + 0.000000s system = 8.156250s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7835 net; 32.052497s wall, 32.015625s user + 0.000000s system = 32.015625s CPU (99.9%)

PHY-1022 : len = 1.98994e+06, over cnt = 616(0%), over = 618, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1008, reserve = 1013, peak = 1008.
PHY-1001 : End initial routed; 75.579119s wall, 103.437500s user + 0.250000s system = 103.687500s CPU (137.2%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2990/13765(21%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -43.142  |  -2572.166  |  670  
RUN-1001 :   Hold   |   0.124   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.228927s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 1018, reserve = 1023, peak = 1018.
PHY-1001 : End phase 2; 78.808178s wall, 106.656250s user + 0.250000s system = 106.906250s CPU (135.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1562 nets with SWNS -41.572ns STNS -2457.292ns FEP 666.
PHY-1001 : End OPT Iter 1; 0.990105s wall, 5.515625s user + 0.000000s system = 5.515625s CPU (557.1%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 802 nets with SWNS -40.299ns STNS -1012.991ns FEP 486.
PHY-1001 : End OPT Iter 2; 1.607554s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (268.3%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 81 pins with SWNS -37.771ns STNS -987.504ns FEP 486.
PHY-1001 : End OPT Iter 3; 0.515616s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.0%)

PHY-1022 : len = 2.01364e+06, over cnt = 3189(0%), over = 3226, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.363938s wall, 10.593750s user + 0.000000s system = 10.593750s CPU (314.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98182e+06, over cnt = 477(0%), over = 480, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 14.363947s wall, 15.281250s user + 0.000000s system = 15.281250s CPU (106.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9814e+06, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 8.583077s wall, 8.609375s user + 0.000000s system = 8.609375s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98143e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 6.740261s wall, 6.734375s user + 0.000000s system = 6.734375s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.98167e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 9.506929s wall, 9.515625s user + 0.000000s system = 9.515625s CPU (100.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.9816e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 13.659640s wall, 13.656250s user + 0.046875s system = 13.703125s CPU (100.3%)

PHY-1001 : Switch mode......
PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.98182e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.249542s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (106.4%)

PHY-1001 : ==== DR Iter 7 ====
PHY-1022 : len = 1.98209e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.376218s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.7%)

PHY-1001 : ==== DR Iter 8 ====
PHY-1022 : len = 1.9819e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.451708s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.98192e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.783411s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (99.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.98214e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 1.953011s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (100.0%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 1.98216e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.276824s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (112.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.98196e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.389165s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (108.4%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 1.98199e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.562281s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (111.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.98227e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.893637s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (94.4%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.98248e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 1.704968s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.9%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.98266e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 1.914683s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.6%)

PHY-1001 : ===== DR Iter 17 =====
PHY-1022 : len = 1.98271e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.252822s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (117.4%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.9828e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.243136s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (96.4%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 1.98283e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.269350s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (116.0%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 1.98279e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.235205s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.6%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.98295e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 21; 0.171025s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2094/13765(15%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -39.056  |  -1032.027  |  518  
RUN-1001 :   Hold   |   0.124   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.226530s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 1099 feed throughs used by 712 nets
PHY-1001 : End commit to database; 2.192429s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 1110, reserve = 1118, peak = 1110.
PHY-1001 : End phase 3; 72.685972s wall, 80.843750s user + 0.218750s system = 81.062500s CPU (111.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 957 nets with SWNS -38.190ns STNS -824.272ns FEP 384.
PHY-1001 : End OPT Iter 1; 1.402281s wall, 4.687500s user + 0.015625s system = 4.703125s CPU (335.4%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 52 pins with SWNS -37.887ns STNS -820.818ns FEP 384.
PHY-1001 : End OPT Iter 2; 0.434895s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.6%)

PHY-1022 : len = 1.98456e+06, over cnt = 409(0%), over = 409, worst = 1, crit = 10
PHY-1001 : End optimize timing; 2.067088s wall, 5.343750s user + 0.015625s system = 5.359375s CPU (259.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-37.887ns, -820.818ns, 384}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98254e+06, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.791359s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (109.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.98244e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.441377s wall, 2.468750s user + 0.046875s system = 2.515625s CPU (103.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98199e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.633248s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.98196e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 2.018006s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.98198e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.046048s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (98.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.98203e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 1.375464s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.98191e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 7; 0.176631s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.2%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2058/13765(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.972  |  -897.846  |  437  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.433056s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1171 feed throughs used by 779 nets
PHY-1001 : End commit to database; 2.380243s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1119, reserve = 1127, peak = 1119.
PHY-1001 : End phase 4; 18.448864s wall, 21.812500s user + 0.109375s system = 21.921875s CPU (118.8%)

PHY-1003 : Routed, final wirelength = 1.98191e+06
PHY-1001 : Current memory(MB): used = 1122, reserve = 1129, peak = 1122.
PHY-1001 : End export database. 0.068491s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.1%)

PHY-1001 : End detail routing;  183.350178s wall, 222.625000s user + 0.671875s system = 223.296875s CPU (121.8%)

RUN-1003 : finish command "route" in  189.146911s wall, 229.734375s user + 0.765625s system = 230.500000s CPU (121.9%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1126 MB, peak memory is 1122 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        83
  #input                   18
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11786   out of  19600   60.13%
#reg                     3824   out of  19600   19.51%
#le                     12044
  #lut only              8220   out of  12044   68.25%
  #reg only               258   out of  12044    2.14%
  #lut&reg               3566   out of  12044   29.61%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       83   out of    186   44.62%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                            Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                2305
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_10.q0         311
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                    76
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                65
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                16
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_13.q0              15
#7        ledwater/light_clk                         GCLK               mslice             ledwater/light_clk_reg_syn_9.q0                   12
#8        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1               8
#9        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1         7
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_txfifo/elements_b[3]_syn_130.q0    4
#11       i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             Timer/reg0_syn_112.f0                             2
#12       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0               1
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                   1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |12044  |10672   |1114    |3830    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |8      |8       |0       |4       |0       |0       |
|  APBTube                               |APBTube                         |98     |87      |10      |66      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |14     |14      |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |117    |102     |15      |76      |0       |0       |
|    KeyToCol                            |KeyToCol                        |94     |79      |15      |56      |0       |0       |
|  Buzzer                                |Buzzer                          |620    |547     |44      |316     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |81     |73      |0       |58      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |60     |52      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |66     |58      |8       |33      |0       |0       |
|    BDMA_BGM                            |BDMA                            |36     |36      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |37     |37      |0       |35      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |41     |26      |8       |27      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |54     |40      |8       |27      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |12     |12      |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |8      |8       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |98     |92      |6       |28      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |109    |103     |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |8      |8       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |122    |116     |6       |40      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |307    |276     |26      |138     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |62      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |49     |49      |0       |32      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |69     |69      |0       |28      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |53     |53      |0       |21      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |6      |6       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |4      |4       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |183    |178     |0       |92      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |29     |29      |0       |19      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |15     |15      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |15     |15      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |17     |12      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |14     |14      |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |10     |10      |0       |1       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |3      |3       |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |50     |50      |0       |17      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |48     |48      |0       |15      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |14     |14      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |14     |14      |0       |3       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |22     |22      |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |22     |22      |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |549    |363     |186     |45      |0       |0       |
|  Timer                                 |Timer                           |47     |33      |10      |26      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |165    |144     |12      |109     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |72     |72      |0       |23      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |3      |3       |0       |2       |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |6      |6       |0       |1       |0       |0       |
|  differentiator                        |differentiator                  |1146   |550     |425     |464     |0       |26      |
|    filter                              |filter                          |1112   |532     |419     |445     |0       |24      |
|  ethernet                              |ethernet                        |289    |247     |38      |88      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |269    |231     |38      |71      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |18     |14      |0       |15      |0       |0       |
|  i2c                                   |i2c                             |414    |322     |92      |90      |0       |0       |
|    DUT_APB                             |apb                             |25     |25      |0       |25      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |54     |54      |0       |16      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |335    |243     |92      |49      |0       |0       |
|  ledwater                              |ledwater                        |63     |57      |6       |36      |0       |0       |
|  pwm_dac                               |pwm                             |481    |349     |132     |37      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6069   |6001    |59      |1495    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |972    |916     |41      |584     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |117    |117     |0       |115     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |12     |12      |0       |8       |0       |0       |
|    u_spictrl                           |spi_master_controller           |519    |478     |41      |169     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |76     |71      |5       |21      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |68     |50      |18      |30      |0       |0       |
|      u_txreg                           |spi_master_tx                   |353    |335     |18      |116     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |324    |309     |0       |292     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7890  
    #2          2       3045  
    #3          3       1446  
    #4          4       723   
    #5        5-10      1103  
    #6        11-50     748   
    #7       51-100      25   
    #8       101-500     1    
  Average     3.20            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.279903s wall, 3.953125s user + 0.078125s system = 4.031250s CPU (176.8%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1126 MB, peak memory is 1158 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65143, tnet num: 14777, tinst num: 6375, tnode num: 75297, tedge num: 111597.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.858910s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (98.3%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1125 MB, peak memory is 1158 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.390110s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (100.0%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1124 MB, peak memory is 1158 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6375
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15076, pip num: 162842
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1171
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3182 valid insts, and 449706 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  14.753215s wall, 170.984375s user + 2.140625s system = 173.125000s CPU (1173.5%)

RUN-1004 : used memory is 1127 MB, reserved memory is 1137 MB, peak memory is 1322 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220707_150127.log"
