[2025-09-17 06:34:20] START suite=qualcomm_srv trace=srv202_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv202_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2798522 heartbeat IPC: 3.573 cumulative IPC: 3.573 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5363556 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5363556 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5363557 heartbeat IPC: 3.899 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14548243 heartbeat IPC: 1.089 cumulative IPC: 1.089 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23720966 heartbeat IPC: 1.09 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32868223 heartbeat IPC: 1.093 cumulative IPC: 1.091 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41963660 heartbeat IPC: 1.099 cumulative IPC: 1.093 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 51050400 heartbeat IPC: 1.101 cumulative IPC: 1.094 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60046493 heartbeat IPC: 1.112 cumulative IPC: 1.097 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv202_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 69002479 heartbeat IPC: 1.117 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 55 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 77837248 heartbeat IPC: 1.132 cumulative IPC: 1.104 (Simulation time: 00 hr 11 min 02 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86738242 heartbeat IPC: 1.123 cumulative IPC: 1.106 (Simulation time: 00 hr 12 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 90324390 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 20 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 90324390 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv202_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 100000004 cycles: 90324390
CPU 0 Branch Prediction Accuracy: 92.38% MPKI: 13.69 Average ROB Occupancy at Mispredict: 29.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05542
BRANCH_INDIRECT: 0.3443
BRANCH_CONDITIONAL: 12.06
BRANCH_DIRECT_CALL: 0.3711
BRANCH_INDIRECT_CALL: 0.4942
BRANCH_RETURN: 0.3589


====Backend Stall Breakdown====
ROB_STALL: 194241
LQ_STALL: 0
SQ_STALL: 852603


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 105.31185
REPLAY_LOAD: 58.460575
NON_REPLAY_LOAD: 16.277689

== Total ==
ADDR_TRANS: 50655
REPLAY_LOAD: 32621
NON_REPLAY_LOAD: 110965

== Counts ==
ADDR_TRANS: 481
REPLAY_LOAD: 558
NON_REPLAY_LOAD: 6817

cpu0->cpu0_STLB TOTAL        ACCESS:    2111997 HIT:    2083974 MISS:      28023 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2111997 HIT:    2083974 MISS:      28023 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9344686 HIT:    8490088 MISS:     854598 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7575525 HIT:    6872418 MISS:     703107 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     586704 HIT:     493964 MISS:      92740 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1118085 HIT:    1109050 MISS:       9035 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      64372 HIT:      14656 MISS:      49716 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15303496 HIT:    7777439 MISS:    7526057 MSHR_MERGE:    1854350
cpu0->cpu0_L1I LOAD         ACCESS:   15303496 HIT:    7777439 MISS:    7526057 MSHR_MERGE:    1854350
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29849496 HIT:   25607221 MISS:    4242275 MSHR_MERGE:    1687372
cpu0->cpu0_L1D LOAD         ACCESS:   16487662 HIT:   14074206 MISS:    2413456 MSHR_MERGE:     509637
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13292216 HIT:   11527934 MISS:    1764282 MSHR_MERGE:    1177570
cpu0->cpu0_L1D TRANSLATION  ACCESS:      69618 HIT:       5081 MISS:      64537 MSHR_MERGE:        165
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12566792 HIT:   10458922 MISS:    2107870 MSHR_MERGE:    1063745
cpu0->cpu0_ITLB LOAD         ACCESS:   12566792 HIT:   10458922 MISS:    2107870 MSHR_MERGE:    1063745
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.327 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28348707 HIT:   26909174 MISS:    1439533 MSHR_MERGE:     371660
cpu0->cpu0_DTLB LOAD         ACCESS:   28348707 HIT:   26909174 MISS:    1439533 MSHR_MERGE:     371660
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.887 cycles
cpu0->LLC TOTAL        ACCESS:     995583 HIT:     910736 MISS:      84847 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     703107 HIT:     642808 MISS:      60299 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92740 HIT:      85899 MISS:       6841 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     150020 HIT:     149613 MISS:        407 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49716 HIT:      32416 MISS:      17300 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.86 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1764
  ROW_BUFFER_MISS:      82676
  AVG DBUS CONGESTED CYCLE: 4.341
Channel 0 WQ ROW_BUFFER_HIT:        723
  ROW_BUFFER_MISS:       5588
  FULL:          0
Channel 0 REFRESHES ISSUED:       7527

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545522       550340        81215         9628
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15         2073         3694         1948
  STLB miss resolved @ L2C                0          612         4144         7074         5100
  STLB miss resolved @ LLC                0          401         6691        16051        11813
  STLB miss resolved @ MEM                0            0         2443         9144        13458

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187645        55465      1428114       107528          435
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          606          806           59
  STLB miss resolved @ L2C                0          149         2545         1371           41
  STLB miss resolved @ LLC                0          125         2228         2762          116
  STLB miss resolved @ MEM                0            0          442          562          247
[2025-09-17 06:47:41] END   suite=qualcomm_srv trace=srv202_ap (rc=0)
