From 6976e95c0ad39c3b4037c95f14db82969919892c Mon Sep 17 00:00:00 2001
From: Hu Kejun <william.hu@rock-chips.com>
Date: Tue, 22 May 2018 15:35:51 +0800
Subject: [PATCH] media: rk-isp10: fix write fmt is not correct when setting
 mi_ctrl

Change-Id: I55b4c3ced65d690a2f27755e09c3933dfc265ee7
Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
---
 drivers/media/platform/rk-isp10/cif_isp10.c | 43 +++++++++++----------
 1 file changed, 23 insertions(+), 20 deletions(-)

diff --git a/drivers/media/platform/rk-isp10/cif_isp10.c b/drivers/media/platform/rk-isp10/cif_isp10.c
index 547739556b3e..0995351ee508 100644
--- a/drivers/media/platform/rk-isp10/cif_isp10.c
+++ b/drivers/media/platform/rk-isp10/cif_isp10.c
@@ -2182,13 +2182,14 @@ static int cif_isp10_config_mi_mp(
 			dev->config.base_addr + CIF_MI_XTD_FORMAT_CTRL);
 	}
 
-	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_CTRL) |
-		CIF_MI_CTRL_MP_WRITE_FMT(writeformat) |
-		CIF_MI_CTRL_BURST_LEN_LUM_16 |
-		CIF_MI_CTRL_BURST_LEN_CHROM_16 |
-		CIF_MI_CTRL_INIT_BASE_EN |
-		CIF_MI_CTRL_INIT_OFFSET_EN |
-		CIF_MI_MP_AUTOUPDATE_ENABLE;
+	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_CTRL);
+	mi_ctrl &= ~(CIF_MI_CTRL_MP_WRITE_FMT(3));
+	mi_ctrl |= CIF_MI_CTRL_MP_WRITE_FMT(writeformat) |
+		   CIF_MI_CTRL_BURST_LEN_LUM_16 |
+		   CIF_MI_CTRL_BURST_LEN_CHROM_16 |
+		   CIF_MI_CTRL_INIT_BASE_EN |
+		   CIF_MI_CTRL_INIT_OFFSET_EN |
+		   CIF_MI_MP_AUTOUPDATE_ENABLE;
 
 	cif_iowrite32_verify(mi_ctrl,
 		dev->config.base_addr + CIF_MI_CTRL, ~0);
@@ -2423,14 +2424,15 @@ static int cif_isp10_config_mi_sp(
 			dev->config.base_addr + CIF_MI_XTD_FORMAT_CTRL);
 	}
 
-	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_CTRL) |
-		CIF_MI_CTRL_SP_WRITE_FMT(writeformat) |
-		input_format |
-		output_format |
-		burst_len |
-		CIF_MI_CTRL_INIT_BASE_EN |
-		CIF_MI_CTRL_INIT_OFFSET_EN |
-		CIF_MI_SP_AUTOUPDATE_ENABLE;
+	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_CTRL);
+	mi_ctrl &= ~(CIF_MI_CTRL_SP_WRITE_FMT(3));
+	mi_ctrl |= CIF_MI_CTRL_SP_WRITE_FMT(writeformat) |
+		   input_format |
+		   output_format |
+		   burst_len |
+		   CIF_MI_CTRL_INIT_BASE_EN |
+		   CIF_MI_CTRL_INIT_OFFSET_EN |
+		   CIF_MI_SP_AUTOUPDATE_ENABLE;
 	cif_iowrite32_verify(mi_ctrl,
 		dev->config.base_addr + CIF_MI_CTRL, ~0);
 
@@ -2562,11 +2564,12 @@ static int cif_isp10_config_mi_dma(
 	cif_iowrite32_verify(llength,
 		dev->config.base_addr + CIF_MI_DMA_Y_LLENGTH, ~0x3);
 
-	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_DMA_CTRL) |
-		CIF_MI_DMA_CTRL_READ_FMT(readformat) |
-		output_format |
-		CIF_MI_DMA_CTRL_BURST_LEN_LUM_64 |
-		CIF_MI_DMA_CTRL_BURST_LEN_CHROM_64;
+	mi_ctrl = cif_ioread32(dev->config.base_addr + CIF_MI_DMA_CTRL);
+	mi_ctrl &= ~(CIF_MI_DMA_CTRL_READ_FMT(3) & CIF_MI_DMA_CTRL_FMT_YUV444);
+	mi_ctrl |= CIF_MI_DMA_CTRL_READ_FMT(readformat) |
+		   output_format |
+		   CIF_MI_DMA_CTRL_BURST_LEN_LUM_64 |
+		   CIF_MI_DMA_CTRL_BURST_LEN_CHROM_64;
 	cif_iowrite32_verify(mi_ctrl,
 		dev->config.base_addr + CIF_MI_DMA_CTRL, ~0);
 
-- 
2.35.3

