<stg><name>los_Pipeline_VITIS_LOOP_376_16</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %err = alloca i32 1

]]></Node>
<StgValue><ssdm name="err"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %x0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %sight_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sight_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %sext_ln357_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln357

]]></Node>
<StgValue><ssdm name="sext_ln357_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %select_ln358_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln358

]]></Node>
<StgValue><ssdm name="select_ln358_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln352_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln352_1

]]></Node>
<StgValue><ssdm name="zext_ln352_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %sext_ln352_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln352

]]></Node>
<StgValue><ssdm name="sext_ln352_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %sext_ln374_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln374

]]></Node>
<StgValue><ssdm name="sext_ln374_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %zext_ln352_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln352_3

]]></Node>
<StgValue><ssdm name="zext_ln352_3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %zext_ln363_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln363

]]></Node>
<StgValue><ssdm name="zext_ln363_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="7">
<![CDATA[
newFuncRoot:11 %sext_ln357_cast = sext i7 %sext_ln357_read

]]></Node>
<StgValue><ssdm name="sext_ln357_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
newFuncRoot:12 %select_ln358_cast = sext i2 %select_ln358_read

]]></Node>
<StgValue><ssdm name="select_ln358_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:13 %zext_ln352_1_cast = zext i6 %zext_ln352_1_read

]]></Node>
<StgValue><ssdm name="zext_ln352_1_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:14 %sext_ln352_cast = sext i6 %sext_ln352_read

]]></Node>
<StgValue><ssdm name="sext_ln352_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
newFuncRoot:15 %sext_ln374_cast = sext i7 %sext_ln374_read

]]></Node>
<StgValue><ssdm name="sext_ln374_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:16 %zext_ln352_3_cast = zext i4 %zext_ln352_3_read

]]></Node>
<StgValue><ssdm name="zext_ln352_3_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:17 %zext_ln363_cast = zext i6 %zext_ln363_read

]]></Node>
<StgValue><ssdm name="zext_ln363_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln354 = store i32 1, i32 %sight_7

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln355 = store i32 %zext_ln363_cast, i32 %x0

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln356 = store i32 %zext_ln352_3_cast, i32 %y0

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln374 = store i32 %sext_ln374_cast, i32 %err

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %while.body541

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body541:0 %y0_6 = load i32 %y0

]]></Node>
<StgValue><ssdm name="y0_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body541:1 %x0_7 = load i32 %x0

]]></Node>
<StgValue><ssdm name="x0_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body541:2 %specpipeline_ln374 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln374"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body541:3 %specloopname_ln376 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln376"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body541:4 %icmp_ln377 = icmp_eq  i32 %x0_7, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body541:5 %icmp_ln377_1 = icmp_eq  i32 %y0_6, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln377_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body541:6 %and_ln377 = and i1 %icmp_ln377, i1 %icmp_ln377_1

]]></Node>
<StgValue><ssdm name="and_ln377"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body541:7 %br_ln377 = br i1 %and_ln377, void %land.lhs.true545, void %if.end552

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32">
<![CDATA[
land.lhs.true545:1 %trunc_ln377 = trunc i32 %y0_6

]]></Node>
<StgValue><ssdm name="trunc_ln377"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
land.lhs.true545:2 %shl_ln7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln377, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32">
<![CDATA[
land.lhs.true545:3 %trunc_ln374 = trunc i32 %x0_7

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
land.lhs.true545:4 %add_ln377 = add i10 %shl_ln7, i10 %trunc_ln374

]]></Node>
<StgValue><ssdm name="add_ln377"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
land.lhs.true545:5 %zext_ln377 = zext i10 %add_ln377

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true545:6 %obstacles_7_addr = getelementptr i32 %obstacles_7, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="obstacles_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
land.lhs.true545:7 %obstacles_7_load = load i10 %obstacles_7_addr

]]></Node>
<StgValue><ssdm name="obstacles_7_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
land.lhs.true545:0 %sight_7_load = load i32 %sight_7

]]></Node>
<StgValue><ssdm name="sight_7_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
land.lhs.true545:7 %obstacles_7_load = load i10 %obstacles_7_addr

]]></Node>
<StgValue><ssdm name="obstacles_7_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true545:8 %icmp_ln377_2 = icmp_eq  i32 %obstacles_7_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln377_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true545:9 %select_ln377 = select i1 %icmp_ln377_2, i32 0, i32 %sight_7_load

]]></Node>
<StgValue><ssdm name="select_ln377"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
land.lhs.true545:10 %store_ln354 = store i32 %select_ln377, i32 %sight_7

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true545:11 %br_ln377 = br void %if.end552

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end552:0 %sight_7_1 = load i32 %sight_7

]]></Node>
<StgValue><ssdm name="sight_7_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end552:1 %icmp_ln379 = icmp_eq  i32 %sight_7_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end552:2 %or_ln379 = or i1 %and_ln377, i1 %icmp_ln379

]]></Node>
<StgValue><ssdm name="or_ln379"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end552:3 %br_ln379 = br i1 %or_ln379, void %if.end559, void %while.end573.exitStub

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end559:0 %err_load = load i32 %err

]]></Node>
<StgValue><ssdm name="err_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:1 %e2 = shl i32 %err_load, i32 1

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:2 %icmp_ln382 = icmp_sgt  i32 %e2, i32 %sext_ln352_cast

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:3 %err_13 = sub i32 %err_load, i32 %zext_ln352_1_cast

]]></Node>
<StgValue><ssdm name="err_13"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:4 %x0_8 = add i32 %x0_7, i32 %select_ln358_cast

]]></Node>
<StgValue><ssdm name="x0_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end559:5 %x0_9 = select i1 %icmp_ln382, i32 %x0_8, i32 %x0_7

]]></Node>
<StgValue><ssdm name="x0_9"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end559:6 %err_14 = select i1 %icmp_ln382, i32 %err_13, i32 %err_load

]]></Node>
<StgValue><ssdm name="err_14"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:7 %icmp_ln387 = icmp_slt  i32 %e2, i32 %sext_ln357_cast

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:8 %err_15 = add i32 %err_14, i32 %sext_ln357_cast

]]></Node>
<StgValue><ssdm name="err_15"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end559:9 %y0_7 = add i32 %y0_6, i32 1

]]></Node>
<StgValue><ssdm name="y0_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end559:10 %y0_8 = select i1 %icmp_ln387, i32 %y0_7, i32 %y0_6

]]></Node>
<StgValue><ssdm name="y0_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end559:11 %err_16 = select i1 %icmp_ln387, i32 %err_15, i32 %err_14

]]></Node>
<StgValue><ssdm name="err_16"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end559:12 %store_ln355 = store i32 %x0_9, i32 %x0

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end559:13 %store_ln356 = store i32 %y0_8, i32 %y0

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end559:14 %store_ln374 = store i32 %err_16, i32 %err

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.end559:15 %br_ln376 = br void %while.body541

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end573.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_7_1_out, i32 %sight_7_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
while.end573.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
