// Seed: 1630551418
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_8;
  assign id_8 = id_5;
  assign id_7 = id_5;
  id_9(
      .id_0(1), .id_1(1'h0), .id_2(id_8[1] ? 1 : 1), .id_3(id_2++), .id_4(~1)
  );
  wire id_10;
  assign id_1 = id_4;
  logic [7:0] id_11;
  module_0(
      id_1, id_2
  );
  assign id_7 = id_8;
  assign id_7 = id_11[1];
  wire id_12;
endmodule
