<profile>

<section name = "Vitis HLS Report for 'forward_node1_Pipeline_VITIS_LOOP_67_5'" level="0">
<item name = "Date">Mon Jun 12 16:50:48 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cemit_replaced</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.895 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 39.996 ns, 39.996 ns, 12, 12, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_67_5">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 11, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_83_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln67_fu_77_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="i_7_fu_38">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_7_fu_38">4, 0, 4, 0</column>
<column name="i_9_cast_reg_109">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward_node1_Pipeline_VITIS_LOOP_67_5, return value</column>
<column name="v12_address0">out, 4, ap_memory, v12, array</column>
<column name="v12_ce0">out, 1, ap_memory, v12, array</column>
<column name="v12_we0">out, 1, ap_memory, v12, array</column>
<column name="v12_d0">out, 32, ap_memory, v12, array</column>
<column name="p_R_address0">out, 4, ap_memory, p_R, array</column>
<column name="p_R_ce0">out, 1, ap_memory, p_R, array</column>
<column name="p_R_q0">in, 32, ap_memory, p_R, array</column>
</table>
</item>
</section>
</profile>
