

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L5'
================================================================
* Date:           Tue Jul  9 14:02:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.519 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      182|      182|  1.820 us|  1.820 us|  182|  182|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |      180|      180|         2|          1|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %brightness_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln17_1"   --->   Operation 7 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i13.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_3 = load i8 %k" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 10 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp_eq  i8 %k_3, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 12 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.90ns)   --->   "%add_ln46 = add i8 %k_3, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 14 'add' 'add_ln46' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.i13.i.split, void %for.inc10.i.i.preheader.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %k_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 16 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.05ns)   --->   "%add_ln47 = add i19 %mul_ln17_1_read, i19 %zext_ln47" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i19 %add_ln47" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 18 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i16 %image_r, i64 0, i64 %zext_ln47_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 19 'getelementptr' 'image_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 20 'load' 'image_load' <Predicate = (!icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %k" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 21 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 22 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 23 'load' 'image_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i16 %image_load" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 24 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %brightness_stream, i32 %zext_ln47_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'write' 'write_ln174' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.i13.i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 26 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	'alloca' operation ('k') [4]  (0 ns)
	'load' operation ('k', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46) on local variable 'k' [10]  (0 ns)
	'add' operation ('add_ln47', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47) [18]  (1.05 ns)
	'getelementptr' operation ('image_addr', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47) [20]  (0 ns)
	'load' operation ('image_load', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47) on array 'image_r' [22]  (1.35 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	'load' operation ('image_load', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47) on array 'image_r' [22]  (1.35 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'brightness_stream' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [24]  (2.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
