# 6502 Instruction Set - ROL (rotate left) and ROR (rotate right) detailed opcodes for accumulator and memory forms. RTI (return from interrupt) and RTS (return from subroutine) semantics and opcodes. SBC (subtract with borrow) opcode table and flags behavior (A - M - CÌ… -> A). Flag set instructions SEC, SED, SEI opcodes and semantics. Notes on cycles and a footnote indicating page crossing cycle additions.

              (indirect,X)  STA (oper,X)    81      2      6
              (indirect),Y  STA (oper),Y    91      2      6
          STX Store Index X in Memory
              X -> M                               N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              zeropage      STX oper        86      2      3
              zeropage,Y    STX oper,Y      96      2      4
              absolute      STX oper        8E      3      4
          STY Sore Index Y in Memory
              Y -> M                               N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              zeropage      STY oper        84      2      3
              zeropage,X    STY oper,X      94      2      4
                                              6502 Instruction Set
              absolute      STY oper        8C      3      4
          TAX Transfer Accumulator to Index X
              A -> X                               N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       TAX             AA      1      2
          TAY Transfer Accumulator to Index Y
              A -> Y                               N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       TAY             A8      1      2
          TSX Transfer Stack Pointer to Index X
              SP -> X                              N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       TSX             BA      1      2
          TXA Transfer Index X to Accumulator
              X -> A                               N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       TXA             8A      1      2
          TXS Transfer Index X to Stack Register
              X -> SP                              N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              implied       TXS             9A      1      2
          TYA Transfer Index Y to Accumulator
              Y -> A                               N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       TYA             98      1      2
           *  add 1 to cycles if page boundary is crossed
           **
                                                                         6502 Instruction Set
               add 1 to cycles if branch occurs on same page
               add 2 to cycles if branch occurs to different page
           *** on the orginal NMOS CPU, the lookup of the effective address high-byte is
               always performed on the same memory page as the low-byte (e.g., "JMP ($11FF)"
               resolves to a lookup at $11FF for the low-byte and at $1100 for the high-byte)
               for the CMOS version, add 1 to cycle, if the address is at a page boundary
          Legend to Flags:  + .... modified
                            - .... not modified
                            1 .... set
                            0 .... cleared

---
Additional information can be found by searching:
- "pragmatics_of_comparisons_and_bit" which expands on how SBC/ADC affect flags and multi-byte arithmetic
- "interrupts_and_vectors" which expands on RTI and interrupt return sequence
