<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>test</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>94</Best-caseLatency>
            <Average-caseLatency>94</Average-caseLatency>
            <Worst-caseLatency>94</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.940 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.940 us</Worst-caseRealTimeLatency>
            <Interval-min>95</Interval-min>
            <Interval-max>95</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>1168</DSP>
            <FF>11268</FF>
            <LUT>17587</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_1_READ_fu_216</InstName>
                    <ModuleName>test_Pipeline_ARRAY_1_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>216</ID>
                    <BindInstances>add_ln22_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_2_READ_fu_232</InstName>
                    <ModuleName>test_Pipeline_ARRAY_2_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>add_ln29_fu_214_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_VITIS_LOOP_56_5_fu_248</InstName>
                    <ModuleName>test_Pipeline_VITIS_LOOP_56_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>248</ID>
                    <BindInstances>add_ln56_fu_148_p2 sub_ln62_fu_154_p2 add_ln62_fu_172_p2 add_ln62_1_fu_206_p2 mul_64ns_64ns_128_1_1_U23 add_ln62_2_fu_232_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_WRITE_fu_257</InstName>
                    <ModuleName>test_Pipeline_ARRAY_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <BindInstances>add_ln99_fu_204_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_64ns_64ns_128_1_1_U42 mul_64ns_64ns_128_1_1_U43 mul_64ns_64ns_128_1_1_U44 mul_64ns_64ns_128_1_1_U45 mul_64ns_64ns_128_1_1_U46 mul_64ns_64ns_128_1_1_U47 mul_64ns_64ns_128_1_1_U48 mul_64ns_64ns_128_1_1_U49 mul_64ns_64ns_128_1_1_U50 mul_64ns_64ns_128_1_1_U51 mul_64ns_64ns_128_1_1_U52 mul_64ns_64ns_128_1_1_U53 mul_64ns_64ns_128_1_1_U54 mul_64ns_64ns_128_1_1_U55 mul_64ns_64ns_128_1_1_U56 mul_64ns_64ns_128_1_1_U57 mul_64ns_64ns_128_1_1_U58 mul_64ns_64ns_128_1_1_U59 mul_64ns_64ns_128_1_1_U60 mul_64ns_64ns_128_1_1_U61 mul_64ns_64ns_128_1_1_U62 mul_64ns_64ns_128_1_1_U63 mul_64ns_64ns_128_1_1_U64 mul_64ns_64ns_128_1_1_U65 mul_64ns_64ns_128_1_1_U66 mul_64ns_64ns_128_1_1_U67 mul_64ns_64ns_128_1_1_U68 mul_64ns_64ns_128_1_1_U69 mul_64ns_64ns_128_1_1_U70 mul_64ns_64ns_128_1_1_U71 mul_64ns_64ns_128_1_1_U72 mul_64ns_64ns_128_1_1_U73 mul_64ns_64ns_128_1_1_U74 mul_64ns_64ns_128_1_1_U75 mul_64ns_64ns_128_1_1_U76 mul_64ns_64ns_128_1_1_U77 mul_64ns_64ns_128_1_1_U78 mul_64ns_64ns_128_1_1_U79 mul_64ns_64ns_128_1_1_U80 mul_64ns_64ns_128_1_1_U81 mul_64ns_64ns_128_1_1_U82 mul_64ns_64ns_128_1_1_U83 mul_64ns_64ns_128_1_1_U84 mul_64ns_64ns_128_1_1_U85 mul_64ns_64ns_128_1_1_U86 mul_64ns_64ns_128_1_1_U87 mul_64ns_64ns_128_1_1_U88 mul_64ns_64ns_128_1_1_U89 mul_64ns_64ns_128_1_1_U90 mul_64ns_64ns_128_1_1_U91 mul_64ns_64ns_128_1_1_U92 mul_64ns_64ns_128_1_1_U93 mul_64ns_64ns_128_1_1_U94 mul_64ns_64ns_128_1_1_U95 mul_64ns_64ns_128_1_1_U96 mul_64ns_64ns_128_1_1_U97 mul_64ns_64ns_128_1_1_U98 mul_64ns_64ns_128_1_1_U99 mul_64ns_64ns_128_1_1_U100 mul_64ns_64ns_128_1_1_U101 mul_64ns_64ns_128_1_1_U102 mul_64ns_64ns_128_1_1_U103 mul_64ns_64ns_128_1_1_U104 mul_64ns_64ns_128_1_1_U105 mul_64ns_64ns_128_1_1_U106 add_ln80_fu_959_p2 add_ln80_1_fu_965_p2 add_ln80_2_fu_1327_p2 add_ln80_3_fu_979_p2 add_ln80_6_fu_1331_p2 add_ln80_7_fu_1335_p2 add_ln80_8_fu_1339_p2 mul_64ns_64ns_128_1_1_U107 add_ln80_10_fu_1005_p2 add_ln80_11_fu_1011_p2 add_ln80_12_fu_1343_p2 add_ln80_13_fu_1025_p2 add_ln80_16_fu_1347_p2 add_ln80_17_fu_1351_p2 add_ln80_18_fu_1355_p2 mul_64ns_64ns_128_1_1_U108 add_ln80_20_fu_1051_p2 add_ln80_21_fu_1057_p2 add_ln80_22_fu_1359_p2 add_ln80_23_fu_1071_p2 add_ln80_26_fu_1363_p2 add_ln80_27_fu_1367_p2 add_ln80_28_fu_1371_p2 mul_64ns_64ns_128_1_1_U109 add_ln80_30_fu_1097_p2 add_ln80_31_fu_1103_p2 add_ln80_32_fu_1375_p2 add_ln80_33_fu_1117_p2 add_ln80_36_fu_1379_p2 add_ln80_37_fu_1383_p2 add_ln80_38_fu_1387_p2 mul_64ns_64ns_128_1_1_U110 add_ln80_40_fu_1143_p2 add_ln80_41_fu_1149_p2 add_ln80_42_fu_1397_p2 add_ln80_43_fu_1163_p2 add_ln80_46_fu_1401_p2 add_ln80_47_fu_1405_p2 add_ln80_48_fu_1409_p2 mul_64ns_64ns_128_1_1_U111 add_ln80_50_fu_1189_p2 add_ln80_51_fu_1195_p2 add_ln80_52_fu_1419_p2 add_ln80_53_fu_1209_p2 add_ln80_56_fu_1423_p2 add_ln80_57_fu_1427_p2 add_ln80_58_fu_1431_p2 mul_64ns_64ns_128_1_1_U112 add_ln80_60_fu_1235_p2 add_ln80_61_fu_1241_p2 add_ln80_62_fu_1441_p2 add_ln80_63_fu_1255_p2 add_ln80_66_fu_1445_p2 add_ln80_67_fu_1449_p2 add_ln80_68_fu_1453_p2 mul_64ns_64ns_128_1_1_U113 add_ln80_70_fu_1281_p2 add_ln80_71_fu_1287_p2 add_ln80_73_fu_1301_p2 add_ln80_76_fu_1467_p2 add_ln80_78_fu_1475_p2 add_ln87_7_fu_1757_p2 out1_w_fu_1773_p2 add_ln88_fu_1795_p2 out1_w_1_fu_1819_p2 add_ln89_fu_1827_p2 out1_w_2_fu_1932_p2 out1_w_8_fu_1906_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_Pipeline_ARRAY_1_READ</Name>
            <Loops>
                <ARRAY_1_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_1_READ>
                        <Name>ARRAY_1_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_1_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>587</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_1_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d6.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_2_READ</Name>
            <Loops>
                <ARRAY_2_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_2_READ>
                        <Name>ARRAY_2_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_2_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>589</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_2_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_214_p2" SOURCE="d6.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_VITIS_LOOP_56_5</Name>
            <Loops>
                <VITIS_LOOP_56_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_5>
                        <Name>VITIS_LOOP_56_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>657</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>553</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_148_p2" SOURCE="d6.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_154_p2" SOURCE="d6.cpp:62" URAM="0" VARIABLE="sub_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_172_p2" SOURCE="d6.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_206_p2" SOURCE="d6.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d6.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_232_p2" SOURCE="d6.cpp:62" URAM="0" VARIABLE="add_ln62_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_WRITE</Name>
            <Loops>
                <ARRAY_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_WRITE>
                        <Name>ARRAY_WRITE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_WRITE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_204_p2" SOURCE="d6.cpp:99" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94</Best-caseLatency>
                    <Average-caseLatency>94</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>95</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1168</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>46</UTIL_DSP>
                    <FF>11268</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17587</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U42" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U43" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U44" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U45" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U46" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U47" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U48" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U49" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U50" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U51" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U52" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U53" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U54" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U55" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U56" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U57" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U58" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U59" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U60" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U61" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U62" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U63" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U64" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U65" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U66" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U67" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U68" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U69" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U70" SOURCE="d6.cpp:49" URAM="0" VARIABLE="arr_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U71" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U72" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U73" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U74" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U75" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U76" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U77" SOURCE="d6.cpp:49" URAM="0" VARIABLE="mul_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U78" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U79" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U80" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U81" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U82" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U83" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U84" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U85" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U86" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U87" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U88" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U89" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U90" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U91" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U92" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U93" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U94" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U95" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U96" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U97" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U98" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U99" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U100" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U101" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U102" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U103" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U104" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U105" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U106" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_959_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_965_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_1327_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_3_fu_979_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_6_fu_1331_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_7_fu_1335_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_8_fu_1339_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U107" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_10_fu_1005_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_11_fu_1011_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_12_fu_1343_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_13_fu_1025_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_16_fu_1347_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_17_fu_1351_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_18_fu_1355_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U108" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_20_fu_1051_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_21_fu_1057_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_22_fu_1359_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_23_fu_1071_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_26_fu_1363_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_27_fu_1367_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_28_fu_1371_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U109" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_30_fu_1097_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_31_fu_1103_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_32_fu_1375_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_33_fu_1117_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_36_fu_1379_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_37_fu_1383_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_38_fu_1387_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U110" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_40_fu_1143_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_41_fu_1149_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_42_fu_1397_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_43_fu_1163_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_46_fu_1401_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_47_fu_1405_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_48_fu_1409_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U111" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_50_fu_1189_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_51_fu_1195_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_52_fu_1419_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_53_fu_1209_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_56_fu_1423_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_57_fu_1427_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_58_fu_1431_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U112" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_60_fu_1235_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_61_fu_1241_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_62_fu_1441_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_63_fu_1255_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_66_fu_1445_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_67_fu_1449_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_68_fu_1453_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U113" SOURCE="d6.cpp:80" URAM="0" VARIABLE="mul_ln80_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_70_fu_1281_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_71_fu_1287_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_73_fu_1301_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_76_fu_1467_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_78_fu_1475_p2" SOURCE="d6.cpp:80" URAM="0" VARIABLE="add_ln80_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_1757_p2" SOURCE="d6.cpp:87" URAM="0" VARIABLE="add_ln87_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_1773_p2" SOURCE="d6.cpp:87" URAM="0" VARIABLE="out1_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1795_p2" SOURCE="d6.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_1819_p2" SOURCE="d6.cpp:88" URAM="0" VARIABLE="out1_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1827_p2" SOURCE="d6.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_1932_p2" SOURCE="d6.cpp:89" URAM="0" VARIABLE="out1_w_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_1906_p2" SOURCE="d6.cpp:95" URAM="0" VARIABLE="out1_w_8"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="out1" index="0" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg1" index="1" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg2" index="2" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="out1_1" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 31 to 0 of out1"/>
                    </fields>
                </register>
                <register offset="0x14" name="out1_2" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 63 to 32 of out1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="arg1_1" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 31 to 0 of arg1"/>
                    </fields>
                </register>
                <register offset="0x20" name="arg1_2" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 63 to 32 of arg1"/>
                    </fields>
                </register>
                <register offset="0x28" name="arg2_1" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 31 to 0 of arg2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="arg2_2" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 63 to 32 of arg2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="arg2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="arg2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">64 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">out1_1, 0x10, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">out1_2, 0x14, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">arg1_1, 0x1c, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg1_2, 0x20, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg2_1, 0x28, 32, W, Data signal of arg2, </column>
                    <column name="s_axi_control">arg2_2, 0x2c, 32, W, Data signal of arg2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out1">inout, long unsigned int*</column>
                    <column name="arg1">inout, long unsigned int*</column>
                    <column name="arg2">inout, long unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="out1">m_axi_mem, interface, , </column>
                    <column name="out1">s_axi_control, register, offset, name=out1_1 offset=0x10 range=32</column>
                    <column name="out1">s_axi_control, register, offset, name=out1_2 offset=0x14 range=32</column>
                    <column name="arg1">m_axi_mem, interface, , </column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_1 offset=0x1c range=32</column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_2 offset=0x20 range=32</column>
                    <column name="arg2">m_axi_mem, interface, , </column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_1 offset=0x28 range=32</column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem">read, 9, 64, ARRAY_1_READ, d6.cpp:22:2</column>
                    <column name="m_axi_mem">read, 9, 64, ARRAY_2_READ, d6.cpp:29:2</column>
                    <column name="m_axi_mem">write, 9, 64, ARRAY_WRITE, d6.cpp:99:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem">arg1, d6.cpp:24:15, read, Widen Fail, , ARRAY_1_READ, d6.cpp:22:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d6.cpp:24:15, read, Inferred, 9, ARRAY_1_READ, d6.cpp:22:2, , </column>
                    <column name="m_axi_mem">arg2, d6.cpp:31:15, read, Widen Fail, , ARRAY_2_READ, d6.cpp:29:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg2, d6.cpp:31:15, read, Inferred, 9, ARRAY_2_READ, d6.cpp:29:2, , </column>
                    <column name="m_axi_mem">, d6.cpp:56:20, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_mem">arg2, d6.cpp:62:52, read, Widen Fail, , VITIS_LOOP_56_5, d6.cpp:56:20, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d6.cpp:62:33, read, Fail, , VITIS_LOOP_56_5, d6.cpp:56:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem">arg2, d6.cpp:62:52, read, Inferred, 9, VITIS_LOOP_56_5, d6.cpp:56:20, , </column>
                    <column name="m_axi_mem">out1, d6.cpp:101:11, write, Widen Fail, , ARRAY_WRITE, d6.cpp:99:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">out1, d6.cpp:101:11, write, Inferred, 9, ARRAY_WRITE, d6.cpp:99:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="d6.cpp:5" status="valid" parentFunction="test" variable="out1" isDirective="0" options="m_axi depth=9 port=out1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d6.cpp:6" status="valid" parentFunction="test" variable="arg1" isDirective="0" options="m_axi depth=9 port=arg1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d6.cpp:7" status="valid" parentFunction="test" variable="arg2" isDirective="0" options="m_axi depth=9 port=arg2 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d6.cpp:9" status="valid" parentFunction="test" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="d6.cpp:15" status="valid" parentFunction="test" variable="out1_w" isDirective="0" options="variable=out1_w type=complete"/>
        <Pragma type="array_partition" location="d6.cpp:16" status="valid" parentFunction="test" variable="arg1_r" isDirective="0" options="variable=arg1_r type=complete"/>
        <Pragma type="array_partition" location="d6.cpp:17" status="valid" parentFunction="test" variable="arg2_r" isDirective="0" options="variable=arg2_r type=complete"/>
        <Pragma type="array_partition" location="d6.cpp:18" status="valid" parentFunction="test" variable="arr" isDirective="0" options="variable=arr type=complete"/>
        <Pragma type="pipeline" location="d6.cpp:38" status="valid" parentFunction="test" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d6.cpp:41" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d6.cpp:45" status="valid" parentFunction="test" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d6.cpp:48" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d6.cpp:58" status="valid" parentFunction="test" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d6.cpp:61" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d6.cpp:69" status="valid" parentFunction="test" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d6.cpp:72" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d6.cpp:76" status="valid" parentFunction="test" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d6.cpp:79" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

