#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ab63824230 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000002ab6395ec10_0 .net "Adr", 31 0, L_000002ab63965690;  1 drivers
v000002ab6395ecb0_0 .net "MemWrite", 0 0, L_000002ab63814f80;  1 drivers
v000002ab6395fd90_0 .net "WriteData", 31 0, v000002ab6395a360_0;  1 drivers
v000002ab6395fe30_0 .var "clk", 0 0;
v000002ab6395fed0_0 .var "cycle", 31 0;
v000002ab6395e170_0 .var "reset", 0 0;
E_000002ab637ff8d0 .event negedge, v000002ab6381a2a0_0;
S_000002ab637cbbc0 .scope module, "dut" "arm_multi" 2 8, 3 75 0, S_000002ab63824230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002ab6395e670_0 .net "Adr", 31 0, L_000002ab63965690;  alias, 1 drivers
v000002ab6395fbb0_0 .net "MemWrite", 0 0, L_000002ab63814f80;  alias, 1 drivers
v000002ab6395eb70_0 .net "ReadData", 31 0, L_000002ab637d46d0;  1 drivers
v000002ab6395ead0_0 .net "WriteData", 31 0, v000002ab6395a360_0;  alias, 1 drivers
v000002ab6395fc50_0 .net "clk", 0 0, v000002ab6395fe30_0;  1 drivers
v000002ab6395fcf0_0 .net "reset", 0 0, v000002ab6395e170_0;  1 drivers
S_000002ab637cbd50 .scope module, "arm" "arm" 3 91, 4 5 0, S_000002ab637cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v000002ab6395f610_0 .net "ALUControl", 1 0, v000002ab63952060_0;  1 drivers
v000002ab6395f430_0 .net "ALUFlags", 3 0, L_000002ab639666d0;  1 drivers
v000002ab6395f570_0 .net "ALUSrcA", 1 0, L_000002ab63963110;  1 drivers
v000002ab6395e8f0_0 .net "ALUSrcB", 1 0, L_000002ab63964dd0;  1 drivers
v000002ab6395f4d0_0 .net "Adr", 31 0, L_000002ab63965690;  alias, 1 drivers
v000002ab6395f110_0 .net "AdrSrc", 0 0, L_000002ab63963250;  1 drivers
v000002ab6395f9d0_0 .net "IRWrite", 0 0, L_000002ab63965550;  1 drivers
v000002ab6395ed50_0 .net "ImmSrc", 1 0, L_000002ab63815b50;  1 drivers
v000002ab6395e530_0 .net "Instr", 31 0, v000002ab639591e0_0;  1 drivers
v000002ab6395f250_0 .net "MemWrite", 0 0, L_000002ab63814f80;  alias, 1 drivers
v000002ab6395f2f0_0 .net "PCWrite", 0 0, L_000002ab63815920;  1 drivers
v000002ab6395e210_0 .net "ReadData", 31 0, L_000002ab637d46d0;  alias, 1 drivers
v000002ab6395ef30_0 .net "RegSrc", 1 0, L_000002ab639650f0;  1 drivers
v000002ab6395f1b0_0 .net "RegWrite", 0 0, L_000002ab63814f10;  1 drivers
v000002ab6395e7b0_0 .net "ResultSrc", 1 0, L_000002ab639636b0;  1 drivers
v000002ab6395edf0_0 .net "WriteData", 31 0, v000002ab6395a360_0;  alias, 1 drivers
v000002ab6395f6b0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395f750_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
L_000002ab63963ed0 .part v000002ab639591e0_0, 12, 20;
S_000002ab637cbee0 .scope module, "c" "controller" 4 31, 5 4 0, S_000002ab637cbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v000002ab63952100_0 .net "ALUControl", 1 0, v000002ab63952060_0;  alias, 1 drivers
v000002ab63953dc0_0 .net "ALUFlags", 3 0, L_000002ab639666d0;  alias, 1 drivers
v000002ab63953140_0 .net "ALUSrcA", 1 0, L_000002ab63963110;  alias, 1 drivers
v000002ab63952380_0 .net "ALUSrcB", 1 0, L_000002ab63964dd0;  alias, 1 drivers
v000002ab639524c0_0 .net "AdrSrc", 0 0, L_000002ab63963250;  alias, 1 drivers
v000002ab63952560_0 .net "FlagW", 1 0, v000002ab63953780_0;  1 drivers
v000002ab63952b00_0 .net "IRWrite", 0 0, L_000002ab63965550;  alias, 1 drivers
v000002ab63952a60_0 .net "ImmSrc", 1 0, L_000002ab63815b50;  alias, 1 drivers
v000002ab63952f60_0 .net "Instr", 31 12, L_000002ab63963ed0;  1 drivers
v000002ab63952740_0 .net "MemW", 0 0, L_000002ab63964010;  1 drivers
v000002ab63953000_0 .net "MemWrite", 0 0, L_000002ab63814f80;  alias, 1 drivers
v000002ab63952920_0 .net "NextPC", 0 0, L_000002ab6395e2b0;  1 drivers
v000002ab63952ba0_0 .net "PCS", 0 0, L_000002ab63814ff0;  1 drivers
v000002ab639529c0_0 .net "PCWrite", 0 0, L_000002ab63815920;  alias, 1 drivers
v000002ab63953280_0 .net "RegSrc", 1 0, L_000002ab639650f0;  alias, 1 drivers
v000002ab637f7100_0 .net "RegW", 0 0, L_000002ab639645b0;  1 drivers
v000002ab63956260_0 .net "RegWrite", 0 0, L_000002ab63814f10;  alias, 1 drivers
v000002ab63956620_0 .net "ResultSrc", 1 0, L_000002ab639636b0;  alias, 1 drivers
v000002ab63957480_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab63957840_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
L_000002ab63964bf0 .part L_000002ab63963ed0, 14, 2;
L_000002ab639641f0 .part L_000002ab63963ed0, 8, 6;
L_000002ab639637f0 .part L_000002ab63963ed0, 0, 4;
L_000002ab63964e70 .part L_000002ab63963ed0, 16, 4;
S_000002ab637a2ea0 .scope module, "cl" "condlogic" 5 61, 6 6 0, S_000002ab637cbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_000002ab63814ce0 .functor AND 1, L_000002ab63814ff0, v000002ab6381a7a0_0, C4<1>, C4<1>;
L_000002ab63815920 .functor OR 1, L_000002ab6395e2b0, L_000002ab63814ce0, C4<0>, C4<0>;
L_000002ab63814f10 .functor AND 1, L_000002ab639645b0, v000002ab6381a7a0_0, C4<1>, C4<1>;
L_000002ab63814f80 .functor AND 1, L_000002ab63964010, v000002ab6381a7a0_0, C4<1>, C4<1>;
v000002ab6381ade0_0 .net "ALUFlags", 3 0, L_000002ab639666d0;  alias, 1 drivers
v000002ab6381aa20_0 .net "Cond", 3 0, L_000002ab63964e70;  1 drivers
v000002ab6381a340_0 .net "CondEx", 0 0, v000002ab6381b2e0_0;  1 drivers
v000002ab6381a3e0_0 .net "CondExReg", 0 0, v000002ab6381a7a0_0;  1 drivers
v000002ab63819f80_0 .net "FlagW", 1 0, v000002ab63953780_0;  alias, 1 drivers
v000002ab6381a020_0 .net "FlagWrite", 1 0, L_000002ab63963d90;  1 drivers
v000002ab6381b880_0 .net "Flags", 3 0, L_000002ab639654b0;  1 drivers
v000002ab6381aac0_0 .net "MemW", 0 0, L_000002ab63964010;  alias, 1 drivers
v000002ab6381a0c0_0 .net "MemWrite", 0 0, L_000002ab63814f80;  alias, 1 drivers
v000002ab6381b9c0_0 .net "NextPC", 0 0, L_000002ab6395e2b0;  alias, 1 drivers
v000002ab6381b060_0 .net "PCS", 0 0, L_000002ab63814ff0;  alias, 1 drivers
v000002ab6381a160_0 .net "PCWrite", 0 0, L_000002ab63815920;  alias, 1 drivers
v000002ab6381b100_0 .net "RegW", 0 0, L_000002ab639645b0;  alias, 1 drivers
v000002ab6381b920_0 .net "RegWrite", 0 0, L_000002ab63814f10;  alias, 1 drivers
v000002ab6381ac00_0 .net *"_ivl_0", 31 0, L_000002ab63965370;  1 drivers
v000002ab6381ba60_0 .net *"_ivl_25", 0 0, L_000002ab63814ce0;  1 drivers
L_000002ab639671a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab6381aca0_0 .net *"_ivl_3", 30 0, L_000002ab639671a0;  1 drivers
L_000002ab639671e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ab6381ae80_0 .net/2u *"_ivl_4", 31 0, L_000002ab639671e8;  1 drivers
v000002ab637f8be0_0 .net *"_ivl_6", 0 0, L_000002ab63964c90;  1 drivers
L_000002ab63967230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab637f7ec0_0 .net/2u *"_ivl_8", 1 0, L_000002ab63967230;  1 drivers
v000002ab637f7f60_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab637f8960_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
L_000002ab63965370 .concat [ 1 31 0 0], v000002ab6381b2e0_0, L_000002ab639671a0;
L_000002ab63964c90 .cmp/eq 32, L_000002ab63965370, L_000002ab639671e8;
L_000002ab63963d90 .functor MUXZ 2, L_000002ab63967230, v000002ab63953780_0, L_000002ab63964c90, C4<>;
L_000002ab63963430 .part L_000002ab63963d90, 0, 1;
L_000002ab63965230 .part L_000002ab639666d0, 0, 2;
L_000002ab63963930 .part L_000002ab63963d90, 1, 1;
L_000002ab63963b10 .part L_000002ab639666d0, 2, 2;
L_000002ab639654b0 .concat8 [ 2 2 0 0], v000002ab6381a980_0, v000002ab6381ab60_0;
S_000002ab637a3100 .scope module, "cc" "condcheck" 6 71, 7 4 0, S_000002ab637a2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000002ab638154c0 .functor BUFZ 4, L_000002ab639654b0, C4<0000>, C4<0000>, C4<0000>;
L_000002ab63815220 .functor XNOR 1, L_000002ab63964830, L_000002ab63964150, C4<0>, C4<0>;
v000002ab63819da0_0 .net "Cond", 3 0, L_000002ab63964e70;  alias, 1 drivers
v000002ab6381b2e0_0 .var "CondEx", 0 0;
v000002ab6381af20_0 .net "Flags", 3 0, L_000002ab639654b0;  alias, 1 drivers
v000002ab6381a200_0 .net *"_ivl_6", 3 0, L_000002ab638154c0;  1 drivers
v000002ab6381b420_0 .net "carry", 0 0, L_000002ab63964d30;  1 drivers
v000002ab6381a520_0 .net "ge", 0 0, L_000002ab63815220;  1 drivers
v000002ab6381afc0_0 .net "neg", 0 0, L_000002ab63964830;  1 drivers
v000002ab63819ee0_0 .net "overflow", 0 0, L_000002ab63964150;  1 drivers
v000002ab6381b4c0_0 .net "zero", 0 0, L_000002ab639640b0;  1 drivers
E_000002ab63800250/0 .event anyedge, v000002ab63819da0_0, v000002ab6381b4c0_0, v000002ab6381b420_0, v000002ab6381afc0_0;
E_000002ab63800250/1 .event anyedge, v000002ab63819ee0_0, v000002ab6381a520_0;
E_000002ab63800250 .event/or E_000002ab63800250/0, E_000002ab63800250/1;
L_000002ab63964830 .part L_000002ab638154c0, 3, 1;
L_000002ab639640b0 .part L_000002ab638154c0, 2, 1;
L_000002ab63964d30 .part L_000002ab638154c0, 1, 1;
L_000002ab63964150 .part L_000002ab638154c0, 0, 1;
S_000002ab6379f910 .scope module, "condexreg" "flopr" 6 64, 8 1 0, S_000002ab637a2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002ab637ffa10 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000001>;
v000002ab6381a2a0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6381b6a0_0 .net "d", 0 0, v000002ab6381b2e0_0;  alias, 1 drivers
v000002ab6381a7a0_0 .var "q", 0 0;
v000002ab6381a700_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
E_000002ab638003d0 .event posedge, v000002ab6381a700_0, v000002ab6381a2a0_0;
S_000002ab6379faa0 .scope module, "flagsreg0" "flopenr" 6 48, 9 1 0, S_000002ab637a2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002ab63800550 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v000002ab6381bba0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6381a840_0 .net "d", 1 0, L_000002ab63965230;  1 drivers
v000002ab6381a8e0_0 .net "en", 0 0, L_000002ab63963430;  1 drivers
v000002ab6381a980_0 .var "q", 1 0;
v000002ab6381b740_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6379fc30 .scope module, "flagsreg1" "flopenr" 6 56, 9 1 0, S_000002ab637a2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002ab63800290 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v000002ab6381a5c0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6381ad40_0 .net "d", 1 0, L_000002ab63963b10;  1 drivers
v000002ab6381a660_0 .net "en", 0 0, L_000002ab63963930;  1 drivers
v000002ab6381ab60_0 .var "q", 1 0;
v000002ab6381b7e0_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6379f4b0 .scope module, "dec" "decode" 5 41, 10 3 0, S_000002ab637cbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_000002ab63814d50 .functor AND 1, L_000002ab639655f0, L_000002ab639645b0, C4<1>, C4<1>;
L_000002ab63814ff0 .functor OR 1, L_000002ab63814d50, L_000002ab63964a10, C4<0>, C4<0>;
L_000002ab63815b50 .functor BUFZ 2, L_000002ab63964bf0, C4<00>, C4<00>, C4<00>;
v000002ab63952060_0 .var "ALUControl", 1 0;
v000002ab63952c40_0 .net "ALUOp", 0 0, L_000002ab63964ab0;  1 drivers
v000002ab639530a0_0 .net "ALUSrcA", 1 0, L_000002ab63963110;  alias, 1 drivers
v000002ab639526a0_0 .net "ALUSrcB", 1 0, L_000002ab63964dd0;  alias, 1 drivers
v000002ab639533c0_0 .net "AdrSrc", 0 0, L_000002ab63963250;  alias, 1 drivers
v000002ab63953820_0 .net "Branch", 0 0, L_000002ab63964a10;  1 drivers
v000002ab63953780_0 .var "FlagW", 1 0;
v000002ab639536e0_0 .net "Funct", 5 0, L_000002ab639641f0;  1 drivers
v000002ab63953be0_0 .net "IRWrite", 0 0, L_000002ab63965550;  alias, 1 drivers
v000002ab63953960_0 .net "ImmSrc", 1 0, L_000002ab63815b50;  alias, 1 drivers
v000002ab639531e0_0 .net "MemW", 0 0, L_000002ab63964010;  alias, 1 drivers
v000002ab63953e60_0 .net "NextPC", 0 0, L_000002ab6395e2b0;  alias, 1 drivers
v000002ab63953460_0 .net "Op", 1 0, L_000002ab63964bf0;  1 drivers
v000002ab63953a00_0 .net "PCS", 0 0, L_000002ab63814ff0;  alias, 1 drivers
v000002ab639522e0_0 .net "Rd", 3 0, L_000002ab639637f0;  1 drivers
v000002ab63953d20_0 .net "RegSrc", 1 0, L_000002ab639650f0;  alias, 1 drivers
v000002ab63952ce0_0 .net "RegW", 0 0, L_000002ab639645b0;  alias, 1 drivers
v000002ab63952e20_0 .net "ResultSrc", 1 0, L_000002ab639636b0;  alias, 1 drivers
L_000002ab639670c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002ab63953aa0_0 .net/2u *"_ivl_0", 3 0, L_000002ab639670c8;  1 drivers
L_000002ab63967110 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002ab63953b40_0 .net/2u *"_ivl_12", 1 0, L_000002ab63967110;  1 drivers
v000002ab639538c0_0 .net *"_ivl_14", 0 0, L_000002ab63964b50;  1 drivers
L_000002ab63967158 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002ab63952420_0 .net/2u *"_ivl_19", 1 0, L_000002ab63967158;  1 drivers
v000002ab63953640_0 .net *"_ivl_2", 0 0, L_000002ab639655f0;  1 drivers
v000002ab63952880_0 .net *"_ivl_21", 0 0, L_000002ab63963750;  1 drivers
v000002ab63953320_0 .net *"_ivl_4", 0 0, L_000002ab63814d50;  1 drivers
v000002ab63953c80_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab639535a0_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
E_000002ab63800590 .event anyedge, v000002ab637f77e0_0, v000002ab63811750_0, v000002ab63952060_0;
L_000002ab639655f0 .cmp/eq 4, L_000002ab639637f0, L_000002ab639670c8;
L_000002ab63964b50 .cmp/eq 2, L_000002ab63964bf0, L_000002ab63967110;
L_000002ab639650f0 .concat8 [ 1 1 0 0], L_000002ab63963750, L_000002ab63964b50;
L_000002ab63963750 .cmp/eq 2, L_000002ab63964bf0, L_000002ab63967158;
S_000002ab637c7d80 .scope module, "fsm" "mainfsm" 10 45, 11 1 0, S_000002ab6379f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_000002ab637c7f10 .param/l "ALUWB" 1 11 43, C4<1000>;
P_000002ab637c7f48 .param/l "BRANCH" 1 11 44, C4<1001>;
P_000002ab637c7f80 .param/l "DECODE" 1 11 36, C4<0001>;
P_000002ab637c7fb8 .param/l "EXECUTEI" 1 11 42, C4<0111>;
P_000002ab637c7ff0 .param/l "EXECUTER" 1 11 41, C4<0110>;
P_000002ab637c8028 .param/l "FETCH" 1 11 35, C4<0000>;
P_000002ab637c8060 .param/l "MEMADR" 1 11 37, C4<0010>;
P_000002ab637c8098 .param/l "MEMREAD" 1 11 38, C4<0011>;
P_000002ab637c80d0 .param/l "MEMWB" 1 11 39, C4<0100>;
P_000002ab637c8108 .param/l "MEMWRITE" 1 11 40, C4<0101>;
P_000002ab637c8140 .param/l "UNKNOWN" 1 11 45, C4<1010>;
v000002ab637f77e0_0 .net "ALUOp", 0 0, L_000002ab63964ab0;  alias, 1 drivers
v000002ab637f7920_0 .net "ALUSrcA", 1 0, L_000002ab63963110;  alias, 1 drivers
v000002ab637f7c40_0 .net "ALUSrcB", 1 0, L_000002ab63964dd0;  alias, 1 drivers
v000002ab637f7a60_0 .net "AdrSrc", 0 0, L_000002ab63963250;  alias, 1 drivers
v000002ab637f7b00_0 .net "Branch", 0 0, L_000002ab63964a10;  alias, 1 drivers
v000002ab63811750_0 .net "Funct", 5 0, L_000002ab639641f0;  alias, 1 drivers
v000002ab63810fd0_0 .net "IRWrite", 0 0, L_000002ab63965550;  alias, 1 drivers
v000002ab638119d0_0 .net "MemW", 0 0, L_000002ab63964010;  alias, 1 drivers
v000002ab63810030_0 .net "NextPC", 0 0, L_000002ab6395e2b0;  alias, 1 drivers
v000002ab637ad730_0 .net "Op", 1 0, L_000002ab63964bf0;  alias, 1 drivers
v000002ab637adaf0_0 .net "RegW", 0 0, L_000002ab639645b0;  alias, 1 drivers
v000002ab639527e0_0 .net "ResultSrc", 1 0, L_000002ab639636b0;  alias, 1 drivers
v000002ab63953f00_0 .net *"_ivl_12", 12 0, v000002ab63952240_0;  1 drivers
v000002ab639521a0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab63952240_0 .var "controls", 12 0;
v000002ab63953500_0 .var "nextstate", 3 0;
v000002ab63952600_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
v000002ab63952ec0_0 .var "state", 3 0;
E_000002ab638002d0 .event anyedge, v000002ab63952ec0_0;
E_000002ab63800450 .event anyedge, v000002ab63952ec0_0, v000002ab637ad730_0, v000002ab63811750_0;
L_000002ab6395e2b0 .part v000002ab63952240_0, 12, 1;
L_000002ab63964a10 .part v000002ab63952240_0, 11, 1;
L_000002ab63964010 .part v000002ab63952240_0, 10, 1;
L_000002ab639645b0 .part v000002ab63952240_0, 9, 1;
L_000002ab63965550 .part v000002ab63952240_0, 8, 1;
L_000002ab63963250 .part v000002ab63952240_0, 7, 1;
L_000002ab639636b0 .part v000002ab63952240_0, 5, 2;
L_000002ab63963110 .part v000002ab63952240_0, 3, 2;
L_000002ab63964dd0 .part v000002ab63952240_0, 1, 2;
L_000002ab63964ab0 .part v000002ab63952240_0, 0, 1;
S_000002ab637c2040 .scope module, "dp" "datapath" 4 48, 12 15 0, S_000002ab637cbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
v000002ab6395d240_0 .net "A", 31 0, v000002ab63959dc0_0;  1 drivers
v000002ab6395c700_0 .net "ALUControl", 1 0, v000002ab63952060_0;  alias, 1 drivers
v000002ab6395d380_0 .net "ALUFlags", 3 0, L_000002ab639666d0;  alias, 1 drivers
v000002ab6395cb60_0 .net "ALUOut", 31 0, v000002ab6395ac20_0;  1 drivers
v000002ab6395d420_0 .net "ALUResult", 31 0, v000002ab63957660_0;  1 drivers
v000002ab6395d9c0_0 .net "ALUSrcA", 1 0, L_000002ab63963110;  alias, 1 drivers
v000002ab6395d740_0 .net "ALUSrcB", 1 0, L_000002ab63964dd0;  alias, 1 drivers
v000002ab6395cc00_0 .net "Adr", 31 0, L_000002ab63965690;  alias, 1 drivers
v000002ab6395cca0_0 .net "AdrSrc", 0 0, L_000002ab63963250;  alias, 1 drivers
v000002ab6395dba0_0 .net "Data", 31 0, v000002ab63959a00_0;  1 drivers
v000002ab6395c200_0 .net "ExtImm", 31 0, v000002ab63959d20_0;  1 drivers
v000002ab6395cfc0_0 .net "IRWrite", 0 0, L_000002ab63965550;  alias, 1 drivers
v000002ab6395dec0_0 .net "ImmSrc", 1 0, L_000002ab63815b50;  alias, 1 drivers
v000002ab6395c480_0 .net "Instr", 31 0, v000002ab639591e0_0;  alias, 1 drivers
v000002ab6395c2a0_0 .net "PC", 31 0, v000002ab6395a2c0_0;  1 drivers
v000002ab6395c660_0 .net "PCWrite", 0 0, L_000002ab63815920;  alias, 1 drivers
v000002ab6395d4c0_0 .net "RA1", 3 0, L_000002ab63963a70;  1 drivers
v000002ab6395c7a0_0 .net "RA2", 3 0, L_000002ab639632f0;  1 drivers
v000002ab6395cd40_0 .net "RD1", 31 0, L_000002ab63965730;  1 drivers
v000002ab6395efd0_0 .net "RD2", 31 0, L_000002ab63965870;  1 drivers
v000002ab6395ee90_0 .net "ReadData", 31 0, L_000002ab637d46d0;  alias, 1 drivers
v000002ab6395e490_0 .net "RegSrc", 1 0, L_000002ab639650f0;  alias, 1 drivers
v000002ab6395e850_0 .net "RegWrite", 0 0, L_000002ab63814f10;  alias, 1 drivers
v000002ab6395f390_0 .net "Result", 31 0, L_000002ab63966450;  1 drivers
v000002ab6395e3f0_0 .net "ResultSrc", 1 0, L_000002ab639636b0;  alias, 1 drivers
v000002ab6395ea30_0 .net "SrcA", 31 0, L_000002ab639652d0;  1 drivers
v000002ab6395e350_0 .net "SrcB", 31 0, L_000002ab63963570;  1 drivers
v000002ab6395f7f0_0 .net "WriteData", 31 0, v000002ab6395a360_0;  alias, 1 drivers
v000002ab6395e710_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395ff70_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
L_000002ab639631b0 .part v000002ab639591e0_0, 16, 4;
L_000002ab639639d0 .part L_000002ab639650f0, 0, 1;
L_000002ab63963890 .part v000002ab639591e0_0, 0, 4;
L_000002ab63963cf0 .part v000002ab639591e0_0, 12, 4;
L_000002ab63964650 .part L_000002ab639650f0, 1, 1;
L_000002ab63963f70 .part v000002ab639591e0_0, 12, 4;
L_000002ab639634d0 .part v000002ab639591e0_0, 0, 24;
S_000002ab637bd8c0 .scope module, "alu" "alu" 12 153, 13 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000002ab638157d0 .functor NOT 33, L_000002ab63964510, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_000002ab63967590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002ab63815680 .functor XNOR 1, L_000002ab63966130, L_000002ab63967590, C4<0>, C4<0>;
L_000002ab638150d0 .functor AND 1, L_000002ab63815680, L_000002ab63966f90, C4<1>, C4<1>;
L_000002ab639675d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002ab63815300 .functor XNOR 1, L_000002ab63966270, L_000002ab639675d8, C4<0>, C4<0>;
L_000002ab63815370 .functor XOR 1, L_000002ab63966630, L_000002ab63965b90, C4<0>, C4<0>;
L_000002ab638153e0 .functor AND 1, L_000002ab63815300, L_000002ab63815370, C4<1>, C4<1>;
L_000002ab63815450 .functor XOR 1, L_000002ab63965910, L_000002ab639663b0, C4<0>, C4<0>;
L_000002ab63815530 .functor XOR 1, L_000002ab63815450, L_000002ab63966310, C4<0>, C4<0>;
L_000002ab63815610 .functor NOT 1, L_000002ab63815530, C4<0>, C4<0>, C4<0>;
L_000002ab637d3e80 .functor AND 1, L_000002ab638153e0, L_000002ab63815610, C4<1>, C4<1>;
v000002ab63956800_0 .net "ALUControl", 1 0, v000002ab63952060_0;  alias, 1 drivers
v000002ab63956ee0_0 .net "ALUFlags", 3 0, L_000002ab639666d0;  alias, 1 drivers
v000002ab63957660_0 .var "Result", 31 0;
v000002ab639577a0_0 .net *"_ivl_0", 32 0, L_000002ab63963c50;  1 drivers
v000002ab639566c0_0 .net *"_ivl_10", 32 0, L_000002ab638157d0;  1 drivers
v000002ab63956c60_0 .net *"_ivl_12", 32 0, L_000002ab639657d0;  1 drivers
L_000002ab639674b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ab63957700_0 .net *"_ivl_15", 0 0, L_000002ab639674b8;  1 drivers
v000002ab63956580_0 .net *"_ivl_16", 32 0, L_000002ab63963610;  1 drivers
v000002ab63957340_0 .net *"_ivl_18", 32 0, L_000002ab63964790;  1 drivers
v000002ab63956120_0 .net *"_ivl_21", 0 0, L_000002ab639648d0;  1 drivers
v000002ab63957020_0 .net *"_ivl_22", 32 0, L_000002ab63964970;  1 drivers
L_000002ab63967500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab639568a0_0 .net *"_ivl_25", 31 0, L_000002ab63967500;  1 drivers
L_000002ab63967428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ab63957d40_0 .net *"_ivl_3", 0 0, L_000002ab63967428;  1 drivers
L_000002ab63967548 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab63957200_0 .net/2u *"_ivl_30", 31 0, L_000002ab63967548;  1 drivers
v000002ab63956bc0_0 .net *"_ivl_35", 0 0, L_000002ab63966130;  1 drivers
v000002ab63956760_0 .net/2u *"_ivl_36", 0 0, L_000002ab63967590;  1 drivers
v000002ab63957980_0 .net *"_ivl_38", 0 0, L_000002ab63815680;  1 drivers
v000002ab639572a0_0 .net *"_ivl_41", 0 0, L_000002ab63966f90;  1 drivers
v000002ab63956d00_0 .net *"_ivl_45", 0 0, L_000002ab63966270;  1 drivers
v000002ab63957160_0 .net/2u *"_ivl_46", 0 0, L_000002ab639675d8;  1 drivers
v000002ab639561c0_0 .net *"_ivl_48", 0 0, L_000002ab63815300;  1 drivers
v000002ab63956e40_0 .net *"_ivl_5", 0 0, L_000002ab63964470;  1 drivers
v000002ab63957520_0 .net *"_ivl_51", 0 0, L_000002ab63966630;  1 drivers
v000002ab63956da0_0 .net *"_ivl_53", 0 0, L_000002ab63965b90;  1 drivers
v000002ab63956f80_0 .net *"_ivl_54", 0 0, L_000002ab63815370;  1 drivers
v000002ab63957ca0_0 .net *"_ivl_56", 0 0, L_000002ab638153e0;  1 drivers
v000002ab639578e0_0 .net *"_ivl_59", 0 0, L_000002ab63965910;  1 drivers
v000002ab63956300_0 .net *"_ivl_6", 32 0, L_000002ab63964510;  1 drivers
v000002ab63956080_0 .net *"_ivl_61", 0 0, L_000002ab639663b0;  1 drivers
v000002ab63957f20_0 .net *"_ivl_62", 0 0, L_000002ab63815450;  1 drivers
v000002ab63956940_0 .net *"_ivl_65", 0 0, L_000002ab63966310;  1 drivers
v000002ab639569e0_0 .net *"_ivl_66", 0 0, L_000002ab63815530;  1 drivers
v000002ab63957a20_0 .net *"_ivl_68", 0 0, L_000002ab63815610;  1 drivers
L_000002ab63967470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ab639563a0_0 .net *"_ivl_9", 0 0, L_000002ab63967470;  1 drivers
v000002ab63957b60_0 .net "a", 31 0, L_000002ab639652d0;  alias, 1 drivers
v000002ab63957ac0_0 .net "b", 31 0, L_000002ab63963570;  alias, 1 drivers
v000002ab63956440_0 .net "carry", 0 0, L_000002ab638150d0;  1 drivers
v000002ab639570c0_0 .net "neg", 0 0, L_000002ab63965cd0;  1 drivers
v000002ab639564e0_0 .net "overflow", 0 0, L_000002ab637d3e80;  1 drivers
v000002ab63956a80_0 .net "sum", 32 0, L_000002ab639668b0;  1 drivers
v000002ab639573e0_0 .net "zero", 0 0, L_000002ab63966770;  1 drivers
E_000002ab637ffbd0 .event anyedge, v000002ab63952060_0, v000002ab63956a80_0, v000002ab63957b60_0, v000002ab63957ac0_0;
L_000002ab63963c50 .concat [ 32 1 0 0], L_000002ab639652d0, L_000002ab63967428;
L_000002ab63964470 .part v000002ab63952060_0, 0, 1;
L_000002ab63964510 .concat [ 32 1 0 0], L_000002ab63963570, L_000002ab63967470;
L_000002ab639657d0 .concat [ 32 1 0 0], L_000002ab63963570, L_000002ab639674b8;
L_000002ab63963610 .functor MUXZ 33, L_000002ab639657d0, L_000002ab638157d0, L_000002ab63964470, C4<>;
L_000002ab63964790 .arith/sum 33, L_000002ab63963c50, L_000002ab63963610;
L_000002ab639648d0 .part v000002ab63952060_0, 0, 1;
L_000002ab63964970 .concat [ 1 32 0 0], L_000002ab639648d0, L_000002ab63967500;
L_000002ab639668b0 .arith/sum 33, L_000002ab63964790, L_000002ab63964970;
L_000002ab63965cd0 .part v000002ab63957660_0, 31, 1;
L_000002ab63966770 .cmp/eq 32, v000002ab63957660_0, L_000002ab63967548;
L_000002ab63966130 .part v000002ab63952060_0, 1, 1;
L_000002ab63966f90 .part L_000002ab639668b0, 32, 1;
L_000002ab63966270 .part v000002ab63952060_0, 1, 1;
L_000002ab63966630 .part L_000002ab639668b0, 31, 1;
L_000002ab63965b90 .part L_000002ab639652d0, 31, 1;
L_000002ab63965910 .part v000002ab63952060_0, 0, 1;
L_000002ab639663b0 .part L_000002ab639652d0, 31, 1;
L_000002ab63966310 .part L_000002ab63963570, 31, 1;
L_000002ab639666d0 .concat [ 1 1 1 1], L_000002ab637d3e80, L_000002ab638150d0, L_000002ab63966770, L_000002ab63965cd0;
S_000002ab637a5160 .scope module, "aluoutmux" "mux3" 12 166, 14 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002ab63800410 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v000002ab63957c00_0 .net *"_ivl_1", 0 0, L_000002ab63966a90;  1 drivers
v000002ab63957de0_0 .net *"_ivl_3", 0 0, L_000002ab63966810;  1 drivers
v000002ab63957e80_0 .net *"_ivl_4", 31 0, L_000002ab63965c30;  1 drivers
v000002ab639575c0_0 .net "d0", 31 0, v000002ab6395ac20_0;  alias, 1 drivers
v000002ab63956b20_0 .net "d1", 31 0, v000002ab63959a00_0;  alias, 1 drivers
v000002ab63959820_0 .net "d2", 31 0, v000002ab63957660_0;  alias, 1 drivers
v000002ab639590a0_0 .net "s", 1 0, L_000002ab639636b0;  alias, 1 drivers
v000002ab63959140_0 .net "y", 31 0, L_000002ab63966450;  alias, 1 drivers
L_000002ab63966a90 .part L_000002ab639636b0, 1, 1;
L_000002ab63966810 .part L_000002ab639636b0, 0, 1;
L_000002ab63965c30 .functor MUXZ 32, v000002ab6395ac20_0, v000002ab63959a00_0, L_000002ab63966810, C4<>;
L_000002ab63966450 .functor MUXZ 32, L_000002ab63965c30, v000002ab63957660_0, L_000002ab63966a90, C4<>;
S_000002ab637a52f0 .scope module, "aluoutreg" "flopr" 12 160, 8 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002ab637ffc10 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000002ab63959aa0_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395a9a0_0 .net "d", 31 0, v000002ab63957660_0;  alias, 1 drivers
v000002ab6395ac20_0 .var "q", 31 0;
v000002ab63959960_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab637a5480 .scope module, "datareg" "flopr" 12 93, 8 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002ab638005d0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000002ab6395a180_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395a040_0 .net "d", 31 0, L_000002ab637d46d0;  alias, 1 drivers
v000002ab63959a00_0 .var "q", 31 0;
v000002ab6395a0e0_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6377f310 .scope module, "ext" "extend" 12 122, 15 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000002ab63959d20_0 .var "ExtImm", 31 0;
v000002ab6395a860_0 .net "ImmSrc", 1 0, L_000002ab63815b50;  alias, 1 drivers
v000002ab6395aa40_0 .net "Instr", 23 0, L_000002ab639634d0;  1 drivers
E_000002ab637ffd90 .event anyedge, v000002ab63953960_0, v000002ab6395aa40_0;
S_000002ab6395ba10 .scope module, "instrreg" "flopenr" 12 86, 9 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002ab637fff50 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v000002ab6395a680_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab63959be0_0 .net "d", 31 0, L_000002ab637d46d0;  alias, 1 drivers
v000002ab6395ad60_0 .net "en", 0 0, L_000002ab63965550;  alias, 1 drivers
v000002ab639591e0_0 .var "q", 31 0;
v000002ab63959f00_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6395b880 .scope module, "pcmux" "mux2" 12 80, 16 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002ab637ffdd0 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v000002ab6395a720_0 .net "d0", 31 0, v000002ab6395a2c0_0;  alias, 1 drivers
v000002ab63959e60_0 .net "d1", 31 0, L_000002ab63966450;  alias, 1 drivers
v000002ab639598c0_0 .net "s", 0 0, L_000002ab63963250;  alias, 1 drivers
v000002ab6395a540_0 .net "y", 31 0, L_000002ab63965690;  alias, 1 drivers
L_000002ab63965690 .functor MUXZ 32, v000002ab6395a2c0_0, L_000002ab63966450, L_000002ab63963250, C4<>;
S_000002ab6395b0b0 .scope module, "pcreg" "flopenr" 12 73, 9 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002ab637ffe90 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v000002ab63959460_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab63959b40_0 .net "d", 31 0, L_000002ab63966450;  alias, 1 drivers
v000002ab6395a5e0_0 .net "en", 0 0, L_000002ab63815920;  alias, 1 drivers
v000002ab6395a2c0_0 .var "q", 31 0;
v000002ab639596e0_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6395bba0 .scope module, "ra1mux" "mux2" 12 99, 16 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002ab637fffd0 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000000100>;
v000002ab63959280_0 .net "d0", 3 0, L_000002ab639631b0;  1 drivers
L_000002ab63967278 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002ab6395af40_0 .net "d1", 3 0, L_000002ab63967278;  1 drivers
v000002ab63959500_0 .net "s", 0 0, L_000002ab639639d0;  1 drivers
v000002ab6395acc0_0 .net "y", 3 0, L_000002ab63963a70;  alias, 1 drivers
L_000002ab63963a70 .functor MUXZ 4, L_000002ab639631b0, L_000002ab63967278, L_000002ab639639d0, C4<>;
S_000002ab6395bd30 .scope module, "ra2mux" "mux2" 12 105, 16 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002ab63800010 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000000100>;
v000002ab6395a7c0_0 .net "d0", 3 0, L_000002ab63963890;  1 drivers
v000002ab6395a900_0 .net "d1", 3 0, L_000002ab63963cf0;  1 drivers
v000002ab63959fa0_0 .net "s", 0 0, L_000002ab63964650;  1 drivers
v000002ab6395a400_0 .net "y", 3 0, L_000002ab639632f0;  alias, 1 drivers
L_000002ab639632f0 .functor MUXZ 4, L_000002ab63963890, L_000002ab63963cf0, L_000002ab63964650, C4<>;
S_000002ab6395bec0 .scope module, "rd1reg" "flopr" 12 127, 8 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002ab63800d10 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000002ab63959c80_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395aae0_0 .net "d", 31 0, L_000002ab63965730;  alias, 1 drivers
v000002ab63959dc0_0 .var "q", 31 0;
v000002ab63959320_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6395b3d0 .scope module, "rd2reg" "flopr" 12 133, 8 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002ab63800710 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000002ab6395ab80_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395a220_0 .net "d", 31 0, L_000002ab63965870;  alias, 1 drivers
v000002ab6395a360_0 .var "q", 31 0;
v000002ab6395ae00_0 .net "reset", 0 0, v000002ab6395e170_0;  alias, 1 drivers
S_000002ab6395b240 .scope module, "rf" "regfile" 12 111, 17 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000002ab639672c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002ab639593c0_0 .net/2u *"_ivl_0", 3 0, L_000002ab639672c0;  1 drivers
L_000002ab63967350 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002ab639595a0_0 .net/2u *"_ivl_12", 3 0, L_000002ab63967350;  1 drivers
v000002ab6395a4a0_0 .net *"_ivl_14", 0 0, L_000002ab63964fb0;  1 drivers
v000002ab63959640_0 .net *"_ivl_16", 31 0, L_000002ab639643d0;  1 drivers
v000002ab63959780_0 .net *"_ivl_18", 5 0, L_000002ab63965050;  1 drivers
v000002ab6395c520_0 .net *"_ivl_2", 0 0, L_000002ab63964f10;  1 drivers
L_000002ab63967398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab6395dc40_0 .net *"_ivl_21", 1 0, L_000002ab63967398;  1 drivers
v000002ab6395cac0_0 .net *"_ivl_4", 31 0, L_000002ab63964290;  1 drivers
v000002ab6395d2e0_0 .net *"_ivl_6", 5 0, L_000002ab63963390;  1 drivers
L_000002ab63967308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab6395d560_0 .net *"_ivl_9", 1 0, L_000002ab63967308;  1 drivers
v000002ab6395dd80_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395db00_0 .net "r15", 31 0, L_000002ab63966450;  alias, 1 drivers
v000002ab6395c3e0_0 .net "ra1", 3 0, L_000002ab63963a70;  alias, 1 drivers
v000002ab6395dce0_0 .net "ra2", 3 0, L_000002ab639632f0;  alias, 1 drivers
v000002ab6395c840_0 .net "rd1", 31 0, L_000002ab63965730;  alias, 1 drivers
v000002ab6395de20_0 .net "rd2", 31 0, L_000002ab63965870;  alias, 1 drivers
v000002ab6395df60 .array "rf", 0 14, 31 0;
v000002ab6395c0c0_0 .net "wa3", 3 0, L_000002ab63963f70;  1 drivers
v000002ab6395d7e0_0 .net "wd3", 31 0, L_000002ab63966450;  alias, 1 drivers
v000002ab6395ce80_0 .net "we3", 0 0, L_000002ab63814f10;  alias, 1 drivers
E_000002ab63800910 .event posedge, v000002ab6381a2a0_0;
L_000002ab63964f10 .cmp/eq 4, L_000002ab63963a70, L_000002ab639672c0;
L_000002ab63964290 .array/port v000002ab6395df60, L_000002ab63963390;
L_000002ab63963390 .concat [ 4 2 0 0], L_000002ab63963a70, L_000002ab63967308;
L_000002ab63965730 .functor MUXZ 32, L_000002ab63964290, L_000002ab63966450, L_000002ab63964f10, C4<>;
L_000002ab63964fb0 .cmp/eq 4, L_000002ab639632f0, L_000002ab63967350;
L_000002ab639643d0 .array/port v000002ab6395df60, L_000002ab63965050;
L_000002ab63965050 .concat [ 4 2 0 0], L_000002ab639632f0, L_000002ab63967398;
L_000002ab63965870 .functor MUXZ 32, L_000002ab639643d0, L_000002ab63966450, L_000002ab63964fb0, C4<>;
S_000002ab6395b560 .scope module, "srcAmux" "mux3" 12 139, 14 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002ab63800b90 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v000002ab6395c8e0_0 .net *"_ivl_1", 0 0, L_000002ab63963e30;  1 drivers
v000002ab6395c160_0 .net *"_ivl_3", 0 0, L_000002ab63963bb0;  1 drivers
v000002ab6395d600_0 .net *"_ivl_4", 31 0, L_000002ab63965190;  1 drivers
v000002ab6395da60_0 .net "d0", 31 0, v000002ab63959dc0_0;  alias, 1 drivers
v000002ab6395d880_0 .net "d1", 31 0, v000002ab6395a2c0_0;  alias, 1 drivers
v000002ab6395ca20_0 .net "d2", 31 0, v000002ab6395ac20_0;  alias, 1 drivers
v000002ab6395cde0_0 .net "s", 1 0, L_000002ab63963110;  alias, 1 drivers
v000002ab6395d6a0_0 .net "y", 31 0, L_000002ab639652d0;  alias, 1 drivers
L_000002ab63963e30 .part L_000002ab63963110, 1, 1;
L_000002ab63963bb0 .part L_000002ab63963110, 0, 1;
L_000002ab63965190 .functor MUXZ 32, v000002ab63959dc0_0, v000002ab6395a2c0_0, L_000002ab63963bb0, C4<>;
L_000002ab639652d0 .functor MUXZ 32, L_000002ab63965190, v000002ab6395ac20_0, L_000002ab63963e30, C4<>;
S_000002ab6395b6f0 .scope module, "srcBmux" "mux3" 12 146, 14 1 0, S_000002ab637c2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002ab63800c90 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v000002ab6395c340_0 .net *"_ivl_1", 0 0, L_000002ab63964330;  1 drivers
v000002ab6395cf20_0 .net *"_ivl_3", 0 0, L_000002ab63965410;  1 drivers
v000002ab6395d060_0 .net *"_ivl_4", 31 0, L_000002ab639646f0;  1 drivers
v000002ab6395c980_0 .net "d0", 31 0, v000002ab6395a360_0;  alias, 1 drivers
v000002ab6395c5c0_0 .net "d1", 31 0, v000002ab63959d20_0;  alias, 1 drivers
L_000002ab639673e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002ab6395d100_0 .net "d2", 31 0, L_000002ab639673e0;  1 drivers
v000002ab6395d1a0_0 .net "s", 1 0, L_000002ab63964dd0;  alias, 1 drivers
v000002ab6395d920_0 .net "y", 31 0, L_000002ab63963570;  alias, 1 drivers
L_000002ab63964330 .part L_000002ab63964dd0, 1, 1;
L_000002ab63965410 .part L_000002ab63964dd0, 0, 1;
L_000002ab639646f0 .functor MUXZ 32, v000002ab6395a360_0, v000002ab63959d20_0, L_000002ab63965410, C4<>;
L_000002ab63963570 .functor MUXZ 32, L_000002ab639646f0, L_000002ab639673e0, L_000002ab63964330, C4<>;
S_000002ab63961e90 .scope module, "mem" "mem" 3 99, 18 1 0, S_000002ab637cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002ab637d46d0 .functor BUFZ 32, L_000002ab63966b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab6395f070 .array "RAM", 0 63, 31 0;
v000002ab6395e5d0_0 .net *"_ivl_0", 31 0, L_000002ab63966b30;  1 drivers
v000002ab6395e990_0 .net *"_ivl_3", 29 0, L_000002ab639659b0;  1 drivers
v000002ab6395f890_0 .net "a", 31 0, L_000002ab63965690;  alias, 1 drivers
v000002ab6395f930_0 .net "clk", 0 0, v000002ab6395fe30_0;  alias, 1 drivers
v000002ab6395e0d0_0 .net "rd", 31 0, L_000002ab637d46d0;  alias, 1 drivers
v000002ab6395fa70_0 .net "wd", 31 0, v000002ab6395a360_0;  alias, 1 drivers
v000002ab6395fb10_0 .net "we", 0 0, L_000002ab63814f80;  alias, 1 drivers
L_000002ab63966b30 .array/port v000002ab6395f070, L_000002ab639659b0;
L_000002ab639659b0 .part L_000002ab63965690, 2, 30;
    .scope S_000002ab637c7d80;
T_0 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab63952600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ab63952ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ab63953500_0;
    %assign/vec4 v000002ab63952ec0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ab637c7d80;
T_1 ;
    %wait E_000002ab63800450;
    %load/vec4 v000002ab63952ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000002ab637ad730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v000002ab63811750_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
T_1.18 ;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000002ab63811750_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ab63953500_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002ab637c7d80;
T_2 ;
    %wait E_000002ab638002d0;
    %load/vec4 v000002ab63952ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 67, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 514, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 66, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 130, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1154, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 674, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v000002ab63952240_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002ab6379f4b0;
T_3 ;
    %wait E_000002ab63800590;
    %load/vec4 v000002ab63952c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002ab639536e0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v000002ab639536e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002ab63953780_0, 4, 1;
    %load/vec4 v000002ab639536e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ab63952060_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002ab63952060_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002ab63953780_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab63952060_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab63953780_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ab6379faa0;
T_4 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab6381b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab6381a980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ab6381a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002ab6381a840_0;
    %assign/vec4 v000002ab6381a980_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ab6379fc30;
T_5 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab6381b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab6381ab60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002ab6381a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002ab6381ad40_0;
    %assign/vec4 v000002ab6381ab60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002ab6379f910;
T_6 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab6381a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab6381a7a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002ab6381b6a0_0;
    %assign/vec4 v000002ab6381a7a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002ab637a3100;
T_7 ;
    %wait E_000002ab63800250;
    %load/vec4 v000002ab63819da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v000002ab6381b4c0_0;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v000002ab6381b4c0_0;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v000002ab6381b420_0;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v000002ab6381b420_0;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v000002ab6381afc0_0;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v000002ab6381afc0_0;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v000002ab63819ee0_0;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v000002ab63819ee0_0;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v000002ab6381b420_0;
    %load/vec4 v000002ab6381b4c0_0;
    %inv;
    %and;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v000002ab6381b420_0;
    %load/vec4 v000002ab6381b4c0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v000002ab6381a520_0;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v000002ab6381a520_0;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000002ab6381b4c0_0;
    %inv;
    %load/vec4 v000002ab6381a520_0;
    %and;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v000002ab6381b4c0_0;
    %inv;
    %load/vec4 v000002ab6381a520_0;
    %and;
    %inv;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab6381b2e0_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002ab6395b0b0;
T_8 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab639596e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab6395a2c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002ab6395a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002ab63959b40_0;
    %assign/vec4 v000002ab6395a2c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002ab6395ba10;
T_9 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab63959f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab639591e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002ab6395ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002ab63959be0_0;
    %assign/vec4 v000002ab639591e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002ab637a5480;
T_10 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab6395a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab63959a00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ab6395a040_0;
    %assign/vec4 v000002ab63959a00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ab6395b240;
T_11 ;
    %wait E_000002ab63800910;
    %load/vec4 v000002ab6395ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002ab6395d7e0_0;
    %load/vec4 v000002ab6395c0c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab6395df60, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002ab6377f310;
T_12 ;
    %wait E_000002ab637ffd90;
    %load/vec4 v000002ab6395a860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002ab63959d20_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002ab6395aa40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ab63959d20_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002ab6395aa40_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ab63959d20_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000002ab6395aa40_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000002ab6395aa40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002ab63959d20_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002ab6395bec0;
T_13 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab63959320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab63959dc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002ab6395aae0_0;
    %assign/vec4 v000002ab63959dc0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002ab6395b3d0;
T_14 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab6395ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab6395a360_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002ab6395a220_0;
    %assign/vec4 v000002ab6395a360_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002ab637bd8c0;
T_15 ;
    %wait E_000002ab637ffbd0;
    %load/vec4 v000002ab63956800_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v000002ab63956a80_0;
    %pad/u 32;
    %store/vec4 v000002ab63957660_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v000002ab63957b60_0;
    %load/vec4 v000002ab63957ac0_0;
    %and;
    %store/vec4 v000002ab63957660_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000002ab63957b60_0;
    %load/vec4 v000002ab63957ac0_0;
    %or;
    %store/vec4 v000002ab63957660_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002ab637a52f0;
T_16 ;
    %wait E_000002ab638003d0;
    %load/vec4 v000002ab63959960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab6395ac20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002ab6395a9a0_0;
    %assign/vec4 v000002ab6395ac20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002ab63961e90;
T_17 ;
    %vpi_call 18 14 "$readmemh", "memfile.dat", v000002ab6395f070 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000002ab63961e90;
T_18 ;
    %wait E_000002ab63800910;
    %load/vec4 v000002ab6395fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002ab6395fa70_0;
    %load/vec4 v000002ab6395f890_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab6395f070, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002ab63824230;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ab6395e170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ab6395fed0_0, 0, 32;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab6395e170_0, 0;
    %end;
    .thread T_19;
    .scope S_000002ab63824230;
T_20 ;
    %load/vec4 v000002ab6395e170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002ab6395fed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ab6395fed0_0, 0, 32;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ab6395fe30_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab6395fe30_0, 0;
    %delay 5, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000002ab63824230;
T_21 ;
    %wait E_000002ab637ff8d0;
    %load/vec4 v000002ab6395ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002ab6395ec10_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000002ab6395fd90_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 2 35 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000002ab6395ec10_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_21.4, 6;
    %vpi_call 2 40 "$display", "Simulation failed" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
T_21.4 ;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002ab63824230;
T_22 ;
    %vpi_call 2 45 "$dumpfile", "arm_multi.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\arm_multi.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopr.v";
    "./flopenr.v";
    "./decode.v";
    "./mainfsm.v";
    "./datapath.v";
    "./alu.v";
    "./mux3.v";
    "./extend.v";
    "./mux2.v";
    "./regfile.v";
    "./mem.v";
