{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591346299747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346299754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:38:19 2020 " "Processing started: Fri Jun 05 01:38:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346299754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346299754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectB -c ProjectB " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346299754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591346300201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591346300201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308260 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 2 2 " "Found 2 design units, including 2 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/StateMachine.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308264 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachine_tb " "Found entity 2: StateMachine_tb" {  } { { "StateMachine.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/StateMachine.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308265 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile_tb " "Found entity 2: RegisterFile_tb" {  } { { "RegisterFile.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectb.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjectB " "Found entity 1: ProjectB" {  } { { "ProjectB.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308277 ""} { "Info" "ISGN_ENTITY_NAME" "2 Processor_tb " "Found entity 2: Processor_tb" {  } { { "Processor.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Counter " "Found entity 1: PC_Counter" {  } { { "PC_Counter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/PC_Counter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308279 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Counter_tb " "Found entity 2: PC_Counter_tb" {  } { { "PC_Counter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/PC_Counter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8_to_1 " "Found entity 1: Mux_8_to_1" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308280 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_8_to_1_tb " "Found entity 2: Mux_8_to_1_tb" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_2_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_2 " "Found entity 1: Mux_16_2" {  } { { "Mux_16_2.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16_2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308283 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16_2_tb " "Found entity 2: Mux_16_2_tb" {  } { { "Mux_16_2.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/KeyFilter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruc_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruc_Reg " "Found entity 1: Instruc_Reg" {  } { { "Instruc_Reg.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Reg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308286 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruc_Reg_tb " "Found entity 2: Instruc_Reg_tb" {  } { { "Instruc_Reg.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Reg.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruc_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruc_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruc_Mem " "Found entity 1: Instruc_Mem" {  } { { "Instruc_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Mem.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308287 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruc_Mem_tb " "Found entity 2: Instruc_Mem_tb" {  } { { "Instruc_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Mem.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Decoder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Data_Mem.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308291 ""} { "Info" "ISGN_ENTITY_NAME" "2 Data_Mem_tb " "Found entity 2: Data_Mem_tb" {  } { { "Data_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Data_Mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308293 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataPath_tb " "Found entity 2: DataPath_tb" {  } { { "DataPath.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308294 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.sv 2 2 " "Found 2 design units, including 2 entities, in source file buttonsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ButtonSync.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308296 ""} { "Info" "ISGN_ENTITY_NAME" "2 ButtonSync_tb " "Found entity 2: ButtonSync_tb" {  } { { "ButtonSync.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ButtonSync.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308297 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ALU.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjectB " "Elaborating entity \"ProjectB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591346308365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:U1 " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:U1\"" {  } { { "ProjectB.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:U2 " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:U2\"" {  } { { "ProjectB.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:U3 " "Elaborating entity \"Processor\" for hierarchy \"Processor:U3\"" {  } { { "ProjectB.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:U3\|ControlUnit:U1 " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:U3\|ControlUnit:U1\"" {  } { { "Processor.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem Processor:U3\|ControlUnit:U1\|InstructionMem:U1 " "Elaborating entity \"InstructionMem\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\"" {  } { { "ControlUnit.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\"" {  } { { "InstructionMem.v" "altsyncram_component" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\"" {  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file A.mif " "Parameter \"init_file\" = \"A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308479 ""}  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591346308479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f91 " "Found entity 1: altsyncram_2f91" {  } { { "db/altsyncram_2f91.tdf" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/db/altsyncram_2f91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f91 Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated " "Elaborating entity \"altsyncram_2f91\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruc_Reg Processor:U3\|ControlUnit:U1\|Instruc_Reg:U4 " "Elaborating entity \"Instruc_Reg\" for hierarchy \"Processor:U3\|ControlUnit:U1\|Instruc_Reg:U4\"" {  } { { "ControlUnit.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine Processor:U3\|ControlUnit:U1\|StateMachine:U2 " "Elaborating entity \"StateMachine\" for hierarchy \"Processor:U3\|ControlUnit:U1\|StateMachine:U2\"" {  } { { "ControlUnit.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Counter Processor:U3\|ControlUnit:U1\|PC_Counter:U3 " "Elaborating entity \"PC_Counter\" for hierarchy \"Processor:U3\|ControlUnit:U1\|PC_Counter:U3\"" {  } { { "ControlUnit.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 PC_Counter.sv(14) " "Verilog HDL assignment warning at PC_Counter.sv(14): truncated value with size 8 to match size of target (7)" {  } { { "PC_Counter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/PC_Counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591346308531 "|ProjectB|Processor:U3|ControlUnit:U1|PC_Counter:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath Processor:U3\|DataPath:U2 " "Elaborating entity \"DataPath\" for hierarchy \"Processor:U3\|DataPath:U2\"" {  } { { "Processor.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem Processor:U3\|DataPath:U2\|DataMem:U1 " "Elaborating entity \"DataMem\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\"" {  } { { "DataPath.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "altsyncram_component" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591346308542 ""}  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591346308542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onh1 " "Found entity 1: altsyncram_onh1" {  } { { "db/altsyncram_onh1.tdf" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/db/altsyncram_onh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591346308590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346308590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onh1 Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\|altsyncram_onh1:auto_generated " "Elaborating entity \"altsyncram_onh1\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\|altsyncram_onh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_2 Processor:U3\|DataPath:U2\|Mux_16_2:U2 " "Elaborating entity \"Mux_16_2\" for hierarchy \"Processor:U3\|DataPath:U2\|Mux_16_2:U2\"" {  } { { "DataPath.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:U3\|DataPath:U2\|RegisterFile:U3 " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:U3\|DataPath:U2\|RegisterFile:U3\"" {  } { { "DataPath.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:U3\|DataPath:U2\|ALU:U4 " "Elaborating entity \"ALU\" for hierarchy \"Processor:U3\|DataPath:U2\|ALU:U4\"" {  } { { "DataPath.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:U4 " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\"" {  } { { "ProjectB.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8_to_1 Mux_16w_8_to_1:U4\|Mux_8_to_1:U1 " "Elaborating entity \"Mux_8_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\"" {  } { { "Mux_16w_8_to_1.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\|Mux_2_to_1:U1 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\|Mux_2_to_1:U1\"" {  } { { "Mux_8_to_1.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:U5 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:U5\"" {  } { { "ProjectB.sv" "U5" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346308626 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:U3\|DataPath:U2\|RegisterFile:U3\|regfile " "RAM logic \"Processor:U3\|DataPath:U2\|RegisterFile:U3\|regfile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.sv" "regfile" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1591346309012 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591346309012 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591346309462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591346309793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591346311244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591346311244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1000 " "Implemented 1000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591346311382 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591346311382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "867 " "Implemented 867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591346311382 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591346311382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591346311382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346311451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:38:31 2020 " "Processing ended: Fri Jun 05 01:38:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346311451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346311451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346311451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591346311451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1591346312786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346312792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:38:32 2020 " "Processing started: Fri Jun 05 01:38:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346312792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591346312792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591346312792 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591346312913 ""}
{ "Info" "0" "" "Project  = ProjectB" {  } {  } 0 0 "Project  = ProjectB" 0 0 "Fitter" 0 0 1591346312913 ""}
{ "Info" "0" "" "Revision = ProjectB" {  } {  } 0 0 "Revision = ProjectB" 0 0 "Fitter" 0 0 1591346312914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591346313022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591346313023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjectB EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProjectB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591346313037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591346313093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591346313093 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591346313438 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591346313444 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591346313592 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591346313592 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591346313596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591346313596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591346313596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591346313596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591346313596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591346313596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591346313598 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591346313726 ""}
{ "Info" "ISTA_SDC_FOUND" "ProjectB.out.sdc " "Reading SDC File: 'ProjectB.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591346314751 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1591346314774 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591346314774 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591346314774 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     50MHzClk " "  20.000     50MHzClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591346314774 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 processorClock " " 500.000 processorClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591346314774 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1591346314774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591346314847 ""}  } { { "ProjectB.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 2357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591346314847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KeyFilter:U2\|Out  " "Automatically promoted node KeyFilter:U2\|Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591346314847 ""}  } { { "KeyFilter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/KeyFilter.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591346314847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591346315161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591346315162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591346315162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591346315164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591346315166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591346315169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591346315169 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591346315171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591346315214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591346315216 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591346315216 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591346315425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591346315437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591346318546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591346318841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591346318892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591346320110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591346320110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591346320514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591346323805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591346323805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591346324205 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1591346324205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591346324205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591346324208 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591346324397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591346324420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591346324797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591346324798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591346325131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591346325644 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591346326077 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "ProjectB.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/taras/Documents/GitHub/ProjectB/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591346326094 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1591346326094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/taras/Documents/GitHub/ProjectB/output_files/ProjectB.fit.smsg " "Generated suppressed messages file C:/Users/taras/Documents/GitHub/ProjectB/output_files/ProjectB.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591346326195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5725 " "Peak virtual memory: 5725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346326743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:38:46 2020 " "Processing ended: Fri Jun 05 01:38:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346326743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346326743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346326743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591346326743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591346327861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346327867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:38:47 2020 " "Processing started: Fri Jun 05 01:38:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346327867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591346327867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591346327867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1591346328209 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591346330701 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591346330806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346331184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:38:51 2020 " "Processing ended: Fri Jun 05 01:38:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346331184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346331184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346331184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591346331184 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591346331849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591346332435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346332440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:38:52 2020 " "Processing started: Fri Jun 05 01:38:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346332440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591346332440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjectB -c ProjectB " "Command: quartus_sta ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591346332440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591346332563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591346332766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591346332766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346332819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346332819 ""}
{ "Info" "ISTA_SDC_FOUND" "ProjectB.out.sdc " "Reading SDC File: 'ProjectB.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591346333290 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591346333309 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591346333326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.857 " "Worst-case setup slack is 13.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.857               0.000 50MHzClk  " "   13.857               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  481.584               0.000 processorClock  " "  481.584               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346333370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 50MHzClk  " "    0.402               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 processorClock  " "    0.443               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346333381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346333391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346333400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.680 " "Worst-case minimum pulse width slack is 9.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680               0.000 50MHzClk  " "    9.680               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.721               0.000 processorClock  " "  249.721               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346333410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346333410 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591346333506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591346333537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591346333890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.290 " "Worst-case setup slack is 14.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.290               0.000 50MHzClk  " "   14.290               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  482.897               0.000 processorClock  " "  482.897               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 50MHzClk  " "    0.354               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 processorClock  " "    0.400               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346334038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346334051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.689 " "Worst-case minimum pulse width slack is 9.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 50MHzClk  " "    9.689               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.707               0.000 processorClock  " "  249.707               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334063 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591346334165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.480 " "Worst-case setup slack is 16.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.480               0.000 50MHzClk  " "   16.480               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  489.932               0.000 processorClock  " "  489.932               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 50MHzClk  " "    0.181               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 processorClock  " "    0.199               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346334311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591346334323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.264 " "Worst-case minimum pulse width slack is 9.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 50MHzClk  " "    9.264               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.696               0.000 processorClock  " "  249.696               0.000 processorClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591346334335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591346334335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591346334920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591346334936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346335087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:38:55 2020 " "Processing ended: Fri Jun 05 01:38:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346335087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346335087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346335087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591346335087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1591346336211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346336216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:38:56 2020 " "Processing started: Fri Jun 05 01:38:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346336216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1591346336216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1591346336217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1591346336712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectB.svo C:/Users/taras/Documents/GitHub/ProjectB/simulation/modelsim/ simulation " "Generated file ProjectB.svo in folder \"C:/Users/taras/Documents/GitHub/ProjectB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1591346336965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346337032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:38:57 2020 " "Processing ended: Fri Jun 05 01:38:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346337032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346337032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346337032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1591346337032 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1591346337708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591346360166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591346360172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 01:39:20 2020 " "Processing started: Fri Jun 05 01:39:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591346360172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1591346360172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ProjectB -c ProjectB --netlist_type=sgate " "Command: quartus_npp ProjectB -c ProjectB --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1591346360172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1591346360384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591346360474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 01:39:20 2020 " "Processing ended: Fri Jun 05 01:39:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591346360474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591346360474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591346360474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1591346360474 ""}
