# Image-Edge-Detection-Using-FPGA

This project implements edge detection on a pre-processed grayscale image using a **3x3 Median Filter** followed by a **Sobel Operator**, entirely designed in **Verilog** and deployed on a **Nexys A7 FPGA**.

## ğŸ§© Design Flow & Key Features

### ğŸ§  Preprocessing (MATLAB)
- Converted RGB images to **grayscale**
- Exported pixel data as **hex values** to be read by the FPGA

### ğŸ”§ Median Filtering
- Designed a **3x3 median filter** to eliminate salt-and-pepper noise
- Implemented with a **pipelined architecture** for optimized hardware performance

### ğŸŒ€ Sobel Edge Detection
- Applied **3x3 Sobel kernels** (horizontal and vertical)
- Enhanced edge contrast using **absolute magnitude** calculation

### ğŸ’¾ Memory Architecture
- Utilized **Block RAM (BRAM)** to store input/output image data
- Enabled **single-cycle read/write** operations for high throughput

### ğŸ–¥ï¸ FPGA Implementation
- Simulated and synthesized using **Xilinx Vivado**
- Targeted hardware: **Nexys A7 FPGA**
- Functional verification done via **testbenches and waveform analysis**

### ğŸ“ **Repository Structure**

```
Image-Edge-Detection-Using-FPGA/
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ .gitignore
â”œâ”€â”€ src/                # Verilog source files
â”‚   â”œâ”€â”€ sobel_operator.v
â”‚   â”œâ”€â”€ median_filter.v
â”‚   â”œâ”€â”€ top_module.v
â”‚   â””â”€â”€ vga_controller.v
â”œâ”€â”€ sim/                # Simulation testbenches
â”‚   â””â”€â”€ tb_top_module.v
â”œâ”€â”€ images/             # Image data and outputs
â”‚   â”œâ”€â”€ input/
â”‚   â”œâ”€â”€ median_output/
â”‚   â”œâ”€â”€ sobel_output/
â”‚   â””â”€â”€ vga_output/
```



## ğŸš€ Future Work

Although input data was preloaded and not captured in real time, this project showcases how low-latency FPGA-based systems can efficiently perform image processing. This paves the way for:
- Real-time image capture and processing
- Edge-based feature extraction for computer vision
- Fully pipelined video processing pipelines

## ğŸ‘¨â€ğŸ’» Author

Gara Kalyan â€” FPGA & Image Processing Enthusiast


