
---------- Begin Simulation Statistics ----------
final_tick                               98158932233500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93536                       # Simulator instruction rate (inst/s)
host_mem_usage                                1003896                       # Number of bytes of host memory used
host_op_rate                                   220444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.43                       # Real time elapsed on the host
host_tick_rate                            21599811123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9019617                       # Number of instructions simulated
sim_ops                                      21257240                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.082850                       # Number of seconds simulated
sim_ticks                                2082849943000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            19                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    1                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           3                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     73.68%     73.68% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     73.68% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.53%     84.21% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     15.79%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         19                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests          319                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47730                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       811008                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          198                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          198                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        28470                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       631130                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3711129                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1530800                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4161220                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2630420                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5927383                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          913815                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       524141                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12684989                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6277416                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       634725                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2587465                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        900931                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls       106266                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     11895054                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      9019609                       # Number of instructions committed
system.switch_cpus.commit.committedOps       21257221                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19783152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.074511                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.108099                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13620059     68.85%     68.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1869308      9.45%     78.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       963880      4.87%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1003697      5.07%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       521500      2.64%     90.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       466532      2.36%     93.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       237761      1.20%     94.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       199484      1.01%     95.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       900931      4.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19783152                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              12756                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       468273                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20681010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2983503                       # Number of loads committed
system.switch_cpus.commit.membars               10790                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       463286      2.18%      2.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15681593     73.77%     75.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        21584      0.10%     76.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         6099      0.03%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          345      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          640      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     76.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         1184      0.01%     76.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2160      0.01%     76.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         3610      0.02%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           27      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2981491     14.03%     90.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2091694      9.84%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2012      0.01%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         1280      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     21257221                       # Class of committed instruction
system.switch_cpus.commit.refs                5076477                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             9019609                       # Number of Instructions Simulated
system.switch_cpus.committedOps              21257221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.576650                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.576650                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8569962                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       41037185                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          6406543                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           5497968                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         651291                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        660873                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3778522                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 73302                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2506260                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25234                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5927383                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3162329                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13684725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        218451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          361                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               20398215                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes            2133                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        43486                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles        68160                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       113847                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1302582                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             322432                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.255047                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6902346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2444615                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.877706                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     21786648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.167052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.305897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14249575     65.41%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611659      2.81%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           342338      1.57%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           478509      2.20%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           430024      1.97%     73.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           464319      2.13%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           412894      1.90%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           416755      1.91%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4380575     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     21786648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             26125                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            12361                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1453724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       849639                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3209112                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.194287                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6187961                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2481750                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1856326                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4602871                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       154626                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       112520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3135608                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     33264036                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3706211                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1312736                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      27755670                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4283                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        340100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         651291                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        346407                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          671                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       477082                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7798                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2932                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1619361                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1042625                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7798                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       795524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        54115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28421838                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              27342875                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.618565                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17580753                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.176525                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               27509878                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39700774                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        21401988                       # number of integer regfile writes
system.switch_cpus.ipc                       0.388101                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.388101                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       623854      2.14%      2.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      21798176     74.74%     76.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        23212      0.08%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          6397      0.02%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          483      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1141      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          294      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         1807      0.01%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         3275      0.01%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         4408      0.02%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           66      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4042085     13.86%     90.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2653895      9.10%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         4531      0.02%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         2175      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       29165799                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           20026                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        40235                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        17663                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        33996                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              332001                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011383                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          275000     82.83%     82.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            16      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              2      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             2      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          39905     12.02%     94.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16845      5.07%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           65      0.02%     99.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          165      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28853920                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     80641905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     27325212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45244274                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           33079183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          29165799                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       184853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     12006764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       231900                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        78587                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17037989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21786648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.338701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.091126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13250313     60.82%     60.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1957367      8.98%     69.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1482433      6.80%     76.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1309403      6.01%     82.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1165112      5.35%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1056550      4.85%     92.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       834860      3.83%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       481881      2.21%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       248729      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21786648                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.254963                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3177538                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  8634                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       610560                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       529861                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4602871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3135608                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12594269                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         108662                       # number of misc regfile writes
system.switch_cpus.numCycles                 23240372                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles           4142459493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles         2716705                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21885529                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         203301                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          6921893                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           9425                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         28045                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      92654371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       37909302                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     38670824                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5571336                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         818859                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         651291                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1277920                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         16785234                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        36291                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56565793                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      4647492                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       204119                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2595371                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts       181296                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             51991934                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            68334368                       # The number of ROB writes
system.switch_cpus.timesIdled                   90337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        89277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       392404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           94                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       821428                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             94                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.demand_misses::.pc.south_bridge.ide        12790                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12790                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide        12790                       # number of overall misses
system.iocache.overall_misses::total            12790                       # number of overall misses
system.iocache.demand_miss_latency::.pc.south_bridge.ide   1510463227                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1510463227                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pc.south_bridge.ide   1510463227                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1510463227                       # number of overall miss cycles
system.iocache.demand_accesses::.pc.south_bridge.ide        12790                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12790                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide        12790                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12790                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pc.south_bridge.ide 118097.203049                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118097.203049                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pc.south_bridge.ide 118097.203049                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118097.203049                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12656                       # number of writebacks
system.iocache.writebacks::total                12656                       # number of writebacks
system.iocache.demand_mshr_misses::.pc.south_bridge.ide        12790                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12790                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pc.south_bridge.ide        12790                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12790                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pc.south_bridge.ide    870131462                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    870131462                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pc.south_bridge.ide    870131462                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    870131462                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pc.south_bridge.ide 68032.170602                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68032.170602                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pc.south_bridge.ide 68032.170602                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68032.170602                       # average overall mshr miss latency
system.iocache.replacements                     12774                       # number of replacements
system.iocache.ReadReq_misses::.pc.south_bridge.ide          118                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              118                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pc.south_bridge.ide     14033988                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     14033988                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pc.south_bridge.ide          118                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            118                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pc.south_bridge.ide 118932.101695                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118932.101695                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pc.south_bridge.ide          118                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pc.south_bridge.ide      8133988                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      8133988                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pc.south_bridge.ide 68932.101695                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68932.101695                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide        12672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pc.south_bridge.ide   1496429239                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1496429239                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide        12672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pc.south_bridge.ide 118089.428583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118089.428583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pc.south_bridge.ide        12672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pc.south_bridge.ide    861997474                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    861997474                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pc.south_bridge.ide 68023.790562                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68023.790562                       # average WriteLineReq mshr miss latency
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               13.913695                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12790                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12790                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         96347672452000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide    13.913695                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide     0.869606                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.869606                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               115110                       # Number of tag accesses
system.iocache.tags.data_accesses              115110                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2622                       # Transaction distribution
system.membus.trans_dist::ReadResp              18161                       # Transaction distribution
system.membus.trans_dist::WriteReq               4183                       # Transaction distribution
system.membus.trans_dist::WriteResp              4183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12813                       # Transaction distribution
system.membus.trans_dist::CleanEvict              462                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6152                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15539                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12672                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1130                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave         1640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total         1640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        25564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        25564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu.interrupts.pio         4574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        43738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         3280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         3280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       809984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       809984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu.interrupts.pio         9148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1390656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1403538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2216802                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1323                       # Total snoops (count)
system.membus.snoopTraffic                       7552                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41260                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.035482                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.184998                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39796     96.45%     96.45% # Request fanout histogram
system.membus.snoop_fanout::1                    1464      3.55%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               41260                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5642000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1925750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           103229868                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1105750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          123641750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1811336                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer1.occupancy             5154000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2622                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            399650                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3363                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       227750                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          129362                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228262                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       168801                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1346                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       684274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        57727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       342081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1236086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     29184768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5095506                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side      1273664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side      8182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43736530                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11177                       # Total snoops (count)
system.tol2bus.snoopTraffic                    594816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           419684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.213275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.501094                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 347657     82.84%     82.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54546     13.00%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  17481      4.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             419684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          696087950                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           130488                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74790908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         342714837                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         174255409                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30364855                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.dtb.walker       109762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.itb.walker        17408                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst       219624                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        34039                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380833                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.dtb.walker       109762                       # number of overall hits
system.l2.overall_hits::.switch_cpus.itb.walker        17408                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst       219624                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        34039                       # number of overall hits
system.l2.overall_hits::total                  380833                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.dtb.walker          155                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.itb.walker           57                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         8634                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12736                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21588                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.dtb.walker          155                       # number of overall misses
system.l2.overall_misses::.switch_cpus.itb.walker           57                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         8634                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12736                       # number of overall misses
system.l2.overall_misses::total                 21588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.dtb.walker     14020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.itb.walker      5018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    689486500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1004188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1712713000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.dtb.walker     14020500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.itb.walker      5018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    689486500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1004188000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1712713000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.dtb.walker       109917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.itb.walker        17465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       228258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        46775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               402421                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.dtb.walker       109917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker        17465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       228258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        46775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              402421                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.dtb.walker     0.001410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.itb.walker     0.003264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.037826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.272282                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053645                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.dtb.walker     0.001410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.itb.walker     0.003264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.037826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.272282                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053645                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.dtb.walker 90454.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.itb.walker 88035.087719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79857.134584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78846.419598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79336.344265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.dtb.walker 90454.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.itb.walker 88035.087719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79857.134584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78846.419598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79336.344265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 157                       # number of writebacks
system.l2.writebacks::total                       157                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.dtb.walker          155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.itb.walker           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         8634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21582                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.dtb.walker          155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.itb.walker           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         8634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21582                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus.data         5985                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5985                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus.dtb.walker     12470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.itb.walker      4448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    603146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    876828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1496893000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.dtb.walker     12470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.itb.walker      4448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    603146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    876828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1496893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus.data    588672500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    588672500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.001410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.003264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.037826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.272282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.001410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.003264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.037826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.272282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053630                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 80454.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 78035.087719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69857.134584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68846.419598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69358.400519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 80454.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 78035.087719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69857.134584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68846.419598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69358.400519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus.data 98357.978279                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 98357.978279                       # average overall mshr uncacheable latency
system.l2.replacements                            502                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus.data         2622                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2622                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus.data    588672500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    588672500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus.data 224512.776506                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 224512.776506                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus.data         3363                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3363                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        52928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       227062                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           227062                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       227062                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       227062                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data          182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  182                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        57000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        57000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.010870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        37000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        37000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.010870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         8362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8362                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6167                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    459993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     459993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.424461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74589.427599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74589.427599                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    398323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    398323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.424461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64589.427599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64589.427599                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       219624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             219624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         8634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    689486500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    689486500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       228258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.037826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79857.134584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79820.155129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         8634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    603146500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    603146500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.037826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69857.134584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69857.134584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.dtb.walker       109762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker        17408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data        25677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            152847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.dtb.walker          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.itb.walker           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     14020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      5018000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    544195000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    563233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.dtb.walker       109917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker        17465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        159630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.001410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.003264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.203715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 90454.838710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 88035.087719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82842.898462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83036.045997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     12470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    478505000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    495423500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.001410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.003264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.203715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 80454.838710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 78035.087719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72842.898462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73060.536794                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16532.625958                       # Cycle average of tags in use
system.l2.tags.total_refs                      742347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.410930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              96076082291000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.869724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.dtb.walker   133.808168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.itb.walker    51.359046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  7619.812396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8720.776625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker     0.004084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker     0.001567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.232538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.266137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.504536                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19725                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.601959                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5960349                       # Number of tag accesses
system.l2.tags.data_accesses                  5960349                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker         9920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       552576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       814080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1380608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       552576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        552832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       820032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          820032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker          155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         8634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        12720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                61                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         4763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker         1751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       265298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data       390849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                662846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       265298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           265421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         393707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               393707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         393707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data               61                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         4763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker         1751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       265298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data       390849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1056552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples       155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        57.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      8634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.854067638500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              583087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12661                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12813                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    207126250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  107655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               610832500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9619.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28369.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15642                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21566                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.439340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.417753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.844582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2848     41.93%     41.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1533     22.57%     64.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          514      7.57%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          252      3.71%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          161      2.37%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          122      1.80%     79.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      1.31%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      1.47%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1173     17.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.424528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    929.530467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          317     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      40.232704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     36.895252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     18.986196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            17      5.35%      5.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            13      4.09%      9.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            15      4.72%     14.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            35     11.01%     25.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           131     41.19%     66.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            11      3.46%     69.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      4.40%     74.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.94%     75.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      1.57%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.31%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.94%     77.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            61     19.18%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.31%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.31%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.63%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.31%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.31%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.63%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1377984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  818816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1380224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               820032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2067850993000                       # Total gap between requests
system.mem_ctrls.avgGap                   60148666.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker         9920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker         3648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       552576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       811840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       818816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 4762.705077885681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 1751.446383480541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 265298.036402999773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 389773.638148257160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 393122.895267544547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker          155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           57                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         8634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        12720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      6079500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      2099500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    247882000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    354771500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27307846026000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     39222.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     36833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28709.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27890.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2131260908.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             24168900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12846075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            77154840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35563860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     164418043920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31661825910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     773151745440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       969381348945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.411036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2009725532000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  69550780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3573620500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             24325980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12929565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            76576500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           31220820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     164418043920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31467764280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     773315199360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       969346060425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.394093                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2010151346250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  69550780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3147806250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2740                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2740                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14568                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         6844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        25580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        25580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         3422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3734                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       811952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       811952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         3280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         3280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   818966                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1926250                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               530000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer13.occupancy             5112000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            65961227                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12908000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6320000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy              820000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            6                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2885968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2885974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            6                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2885968                       # number of overall hits
system.cpu.icache.overall_hits::total         2885974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       276356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         276360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       276356                       # number of overall misses
system.cpu.icache.overall_misses::total        276360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4111585496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4111585496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4111585496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4111585496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3162324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3162334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3162324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3162334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.400000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.087390                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.087391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.400000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.087390                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.087391                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14877.858617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14877.643277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14877.858617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14877.643277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4049                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.742268                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       227750                       # number of writebacks
system.cpu.icache.writebacks::total            227750                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        48098                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        48098                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        48098                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        48098                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       228258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       228258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3357802998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3357802998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3357802998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3357802998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.072180                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072180                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.072180                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072180                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14710.559972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14710.559972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14710.559972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14710.559972                       # average overall mshr miss latency
system.cpu.icache.replacements                 227750                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            6                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2885968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2885974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       276356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        276360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4111585496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4111585496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3162324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3162334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.400000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.087390                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.087391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14877.858617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14877.643277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        48098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        48098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       228258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3357802998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3357802998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.072180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14710.559972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14710.559972                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            10.864001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3114236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            228262                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.643252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      96076082291000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.864000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.021219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6552930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6552930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker        13083                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total        13083                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker        13083                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total        13083                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker        20195                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total        20195                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker        20195                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total        20195                       # number of overall misses
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker    275935500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total    275935500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker    275935500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total    275935500                       # number of overall miss cycles
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker        33278                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total        33278                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker        33278                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total        33278                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.606857                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.606857                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.606857                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.606857                       # miss rate for overall accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 13663.555335                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 13663.555335                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 13663.555335                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 13663.555335                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks         2436                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total         2436                       # number of writebacks
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker        20195                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total        20195                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker        20195                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total        20195                       # number of overall MSHR misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker    255740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total    255740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker    255740500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total    255740500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.606857                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.606857                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.606857                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.606857                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 12663.555335                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 12663.555335                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 12663.555335                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 12663.555335                       # average overall mshr miss latency
system.cpu.itb_walker_cache.replacements        20067                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker        13083                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total        13083                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker        20195                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total        20195                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker    275935500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total    275935500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker        33278                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total        33278                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.606857                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.606857                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 13663.555335                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 13663.555335                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker        20195                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total        20195                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker    255740500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    255740500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.606857                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.606857                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 12663.555335                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12663.555335                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     0.336763                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs        33278                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs        20195                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.647834                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 96076082388500                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.336763                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.021048                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.021048                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        86751                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        86751                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker       118196                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total       118196                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker       118196                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total       118196                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker       116140                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total       116140                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker       116140                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total       116140                       # number of overall misses
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker   1632066500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total   1632066500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker   1632066500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total   1632066500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker       234336                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total       234336                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker       234336                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total       234336                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.495613                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.495613                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.495613                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.495613                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 14052.578784                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 14052.578784                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 14052.578784                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 14052.578784                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks        17936                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total        17936                       # number of writebacks
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker       116140                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total       116140                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker       116140                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total       116140                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker   1515926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total   1515926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker   1515926500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total   1515926500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.495613                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.495613                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.495613                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.495613                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 13052.578784                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13052.578784                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 13052.578784                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13052.578784                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.replacements       116024                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker       118196                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total       118196                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker       116140                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total       116140                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker   1632066500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total   1632066500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker       234336                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total       234336                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.495613                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.495613                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 14052.578784                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 14052.578784                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker       116140                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       116140                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker   1515926500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1515926500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.495613                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.495613                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 13052.578784                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13052.578784                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     0.339501                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs       234336                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs       116140                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     2.017703                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 96076082663500                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.339501                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.021219                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.021219                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       584812                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       584812                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5232692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5232695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5233120                       # number of overall hits
system.cpu.dcache.overall_hits::total         5233123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        71685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        75127                       # number of overall misses
system.cpu.dcache.overall_misses::total         75129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1942176976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1942176976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1942176976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1942176976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5304377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5304382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5308247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5308252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.013514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013515                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014153                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014153                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27093.213029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27092.457154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25851.917100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25851.228900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20428                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2072                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               807                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              41                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.313507                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.536585                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32556                       # number of writebacks
system.cpu.dcache.writebacks::total             32556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        27993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        27993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27993                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        47134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data         5985                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5985                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1288087976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1288087976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1438208976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1438208976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.switch_cpus.data    621461500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    621461500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008879                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008879                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29481.094388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29481.094388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30513.195910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30513.195910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus.data 103836.507937                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103836.507937                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  45854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3158125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3158125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        56550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         56552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1337012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1337012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3214675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3214677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23643.006189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23642.170038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        27645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        28905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.switch_cpus.data         2622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    715361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    715361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus.data    621461500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    621461500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24748.693998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24748.693998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus.data 237018.115942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 237018.115942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2074567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2074570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    605164976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    605164976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2089702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2089705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39984.471490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39984.471490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data         3363                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3363                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    572726976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    572726976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38731.789815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38731.789815                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3442                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3442                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3870                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3870                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.889406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.889406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         3442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    150121000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    150121000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.889406                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.889406                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 43614.468332                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43614.468332                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            21.405079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5280273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.638615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      96076082291000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.405073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.020903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.020903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10663382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10663382                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   1018061000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 2082849932500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98158932233500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions         4172                       # Number of power state transitions
system.switch_cpus.power_state.ticksClkGated::samples         2086                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::mean 992919841.442953                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::stdev 59230019.187527                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::1000-5e+10         2086    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::min_value     17468000                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::max_value    998296000                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::total         2086                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.pwrStateResidencyTicks::ON  11196006250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 2071230789250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    423147500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
