# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../polar_0_ex.ip_user_files/ipstatic/ipshared/a023/hdl" --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../polar_0_ex.srcs/sources_1/ip/polar_0/sim/polar_0.sv" \
"../../../../imports/example_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
