ENTITY=OR_verilogPrim_2 {

Static {
	REQ {  PIN "A1"=1 PIN "A2"=1 }
	PROP { PIN "01"=1/0 }
}

Static {
	REQ {  PIN "A1"=1 PIN "A2"=0 }
	PROP { PIN "01"=1/0 }
}

Static {
	REQ {  PIN "A1"=0 PIN "A2"=1 }
	PROP { PIN "01"=1/0 }
}

Static {
	REQ {  PIN "A1"=0 PIN "A2"=0 }
	PROP { PIN "01"=0/1 }
}

}

