  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-1998] cannot find relative file path './host' in directory(s): /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.top=kernel_cholesky_0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'clock=7.0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(3)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg484-1' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline(1)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/wrapc'
   Build using "/tools/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_kernel_cholesky_0.cpp
   Compiling apatb_kernel_cholesky_0_util.cpp
   Compiling kernel_cholesky_0.cpp_pre.cpp.tb.cpp
   Compiling test_cholesky.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_cholesky_0_ir.ll
   Generating cosim.tv.exe
make[1]: Leaving directory '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.747014,0.382765,36.4248
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.495681,0.491726,0.395533
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.38559,0.192952,19.2638
RESULTS_TABLE,0,7,0,0.341859,0.258333,8.35268
RESULTS_TABLE,0,9,0,0.481557,0.441006,4.05514
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.747014,0.747014,0,36.4248,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.495681,0.495681,0,0.395533,0,0,1
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.38559,0.38559,0,19.2638,0,0,1
SUMMARY_TABLE,7,0.341859,0.341859,0,8.35268,0,0,1
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.481557,0.481557,0,4.05514,0,0,1
SUMMARY_TABLE,all,0.333333,0.747014,0,36.4248,1,0,7
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 13:23:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 13:23:36 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_cholesky_0_top glbl -Oenable_linking_all_libraries -prj kernel_cholesky_0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s kernel_cholesky_0 
Multi-threading is on. Using 18 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/ip/xil_defaultlib/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/ip/xil_defaultlib/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ctlz_17_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_mul_34s_33s_67_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_34s_33s_67_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_mul_2s_2s_3_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_2s_2s_3_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_L_re_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_2s_2s_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/AESL_autofifo_matrixAStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixAStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/AESL_autofifo_matrixLStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixLStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_cholesky_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1_divseq
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_cholesky_0_A_re_RAM_AUTO_...
Compiling module xil_defaultlib.kernel_cholesky_0_L_re_RAM_AUTO_...
Compiling module xil_defaultlib.kernel_cholesky_0_flow_control_l...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_16s_16s_32...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.kernel_cholesky_0_fpext_32ns_64_...
Compiling module xil_defaultlib.kernel_cholesky_0_fpext_32ns_64_...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=13,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=13,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=13,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.kernel_cholesky_0_fsqrt_32ns_32n...
Compiling module xil_defaultlib.kernel_cholesky_0_fsqrt_32ns_32n...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_34s_33s_67...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_2s_2s_3_1_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_2s_2s_2_1_...
Compiling module xil_defaultlib.kernel_cholesky_0_ctlz_17_17_1_1...
Compiling module xil_defaultlib.kernel_cholesky_0_bitselect_1ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_17s_...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_17s_...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0
Compiling module xil_defaultlib.AESL_autofifo_matrixAStrm
Compiling module xil_defaultlib.AESL_autofifo_matrixLStrm
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=86)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_cholesky_0_top
Compiling module work.glbl
Built simulation snapshot kernel_cholesky_0

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 13:23:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/kernel_cholesky_0/xsim_script.tcl
# xsim {kernel_cholesky_0} -autoloadwcfg -tclbatch {kernel_cholesky_0.tcl}
Time resolution is 1 ps
source kernel_cholesky_0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "116000"
// RTL Simulation : 1 / 8 [100.00%] @ "2216000"
// RTL Simulation : 2 / 8 [100.00%] @ "4309000"
// RTL Simulation : 3 / 8 [100.00%] @ "6402000"
// RTL Simulation : 4 / 8 [100.00%] @ "8495000"
// RTL Simulation : 5 / 8 [100.00%] @ "10588000"
// RTL Simulation : 6 / 8 [100.00%] @ "12681000"
// RTL Simulation : 7 / 8 [100.00%] @ "14774000"
// RTL Simulation : 8 / 8 [100.00%] @ "16867000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 16908500 ps : File "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0.autotb.v" Line 311
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  1 13:23:45 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.747014,0.382765,36.4248
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.495681,0.491726,0.395533
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.38559,0.192952,19.2638
RESULTS_TABLE,0,7,0,0.341859,0.258333,8.35268
RESULTS_TABLE,0,9,0,0.481557,0.441006,4.05514
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.747014,0.747014,0,36.4248,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.495681,0.495681,0,0.395533,0,0,1
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.38559,0.38559,0,19.2638,0,0,1
SUMMARY_TABLE,7,0.341859,0.341859,0,8.35268,0,0,1
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.481557,0.481557,0,4.05514,0,0,1
SUMMARY_TABLE,all,0.333333,0.747014,0,36.4248,1,0,7
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 46.25 seconds. Total CPU system time: 2.66 seconds. Total elapsed time: 42.76 seconds; peak allocated memory: 728.602 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 46s
