<stg><name>CMFtestefixed</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i18 0), !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i18 %Entrada1_V), !map !29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i18 %Entrada2_V), !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @CMFtestefixed_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %Entrada2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Entrada2_V)

]]></Node>
<StgValue><ssdm name="Entrada2_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %Entrada1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Entrada1_V)

]]></Node>
<StgValue><ssdm name="Entrada1_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %agg_result_V = add i18 %Entrada2_V_read, %Entrada1_V_read

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  ret i18 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="10" name="Entrada1_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Entrada1_V"/></StgValue>
</port>
<port id="11" name="Entrada2_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Entrada2_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="13" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="15" from="StgValue_14" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="17" from="Entrada1_V" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="12" toId="4">
</dataflow>
<dataflow id="19" from="Entrada2_V" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="CMFtestefixed_str" to="StgValue_5" fromId="22" toId="5">
</dataflow>
<dataflow id="25" from="_ssdm_op_Read.ap_auto.i18" to="Entrada2_V_read" fromId="24" toId="6">
</dataflow>
<dataflow id="26" from="Entrada2_V" to="Entrada2_V_read" fromId="11" toId="6">
</dataflow>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i18" to="Entrada1_V_read" fromId="24" toId="7">
</dataflow>
<dataflow id="28" from="Entrada1_V" to="Entrada1_V_read" fromId="10" toId="7">
</dataflow>
<dataflow id="29" from="Entrada2_V_read" to="agg_result_V" fromId="6" toId="8">
</dataflow>
<dataflow id="30" from="Entrada1_V_read" to="agg_result_V" fromId="7" toId="8">
</dataflow>
<dataflow id="31" from="agg_result_V" to="StgValue_9" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
