#ifndef __EXYNOS7880_CMU_H__
#define __EXYNOS7880_CMU_H__

#include "../pwrcal-clk.h"

enum clk_id {
	OSCCLK = fixed_rate_type,
	CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0,
	CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0,
	CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1,
	CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1,
	CLKIO_DISPAUD_AUDIOCDCLK0,
	CLKIO_DISPAUD_MIXER_SCLK_AP,
	CLKIO_DISPAUD_MIXER_BCLK_BT,
	CLKIO_DISPAUD_MIXER_BCLK_CP,
	CLKIO_DISPAUD_MIXER_BCLK_FM,
	CLKPHY_FSYS_USB20DRD_PHYCLOCK,
	CLKPHY_FSYS_UFS_TX0_SYMBOL,
	CLKPHY_FSYS_UFS_RX0_SYMBOL,
	CLKPHY_ISP_S_RXBYTECLKHS0_S4,
	CLKPHY_ISP_S_RXBYTECLKHS1_S4,
	CLKPHY_ISP_S_RXBYTECLKHS2_S4,
	CLKPHY_ISP_S_RXBYTECLKHS3_S4,
	CLKPHY_ISP_S_RXBYTECLKHS0_S4S,
	CLKPHY_ISP_S_RXBYTECLKHS1_S4S,
	CLKPHY_ISP_S_RXBYTECLKHS2_S4S,
	CLKPHY_ISP_S_RXBYTECLKHS3_S4S,
	NUM_OF_FIXED_RATE_TYPE = CLKPHY_ISP_S_RXBYTECLKHS3_S4S - fixed_rate_type + 1,


	CCORE_FF_MUX_MEDIA_PLL_DIV2 = fixed_factor_type,
	CCORE_FF_MUX_BUS_PLL_DIV2,
	MIF0_FF_MUX_ACLK_MIF_PLL_DIV2,
	MIF0_FF_MUX_ACLK_MIF_PLL_DIV4,
	MIF0_FF_ACLK_MIF_PHY,
	MIF1_FF_MUX_ACLK_MIF_PLL_DIV2,
	MIF1_FF_MUX_ACLK_MIF_PLL_DIV4,
	MIF1_FF_ACLK_MIF_PHY,
	NUM_OF_FIXED_FACTOR_TYPE = MIF1_FF_ACLK_MIF_PHY - fixed_factor_type + 1,

	CPUCL0_PLL = pll_type,
	CPUCL1_PLL,
	MIF_PLL,
	BUS_PLL,
	MEDIA_PLL,
	G3D_PLL,
	USB_PLL,
	ISP_PLL,
	DISP_PLL,
	AUD_PLL,
	NUM_OF_PLL_TYPE = AUD_PLL - pll_type + 1,

	CCORE_MUX_MEDIA_PLL = mux_type,
	CCORE_MUX_BUS_PLL,
	CCORE_MUX_CLKCMU_MIF_SWITCH,
	CCORE_MUX_CLK_CCORE_BUSD,
	CCORE_MUX_CLK_CCORE_CCI,
	CCORE_MUX_CLKCMU_ISP_VRA,
	CCORE_MUX_CLKCMU_ISP_CAM,
	CCORE_MUX_CLKCMU_ISP_ISP,
	CCORE_MUX_CLKCMU_DISPAUD_BUS,
	CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK,
	CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK,
	CCORE_MUX_CLKCMU_MFCMSCL_MSCL,
	CCORE_MUX_CLKCMU_MFCMSCL_MFC,
	CCORE_MUX_CLKCMU_FSYS_BUS,
	CCORE_MUX_CLKCMU_FSYS_MMC0,
	CCORE_MUX_CLKCMU_FSYS_MMC1,
	CCORE_MUX_CLKCMU_FSYS_MMC2,
	CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO,
	CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG,
	CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK,
	CCORE_MUX_CLKCMU_PERI_BUS,
	CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM,
	CCORE_MUX_CLKCMU_PERI_UART_DEBUG,
	CCORE_MUX_CLKCMU_PERI_UART_SENSOR,
	CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM,
	CCORE_MUX_CLKCMU_PERI_SPI_REARFROM,
	CCORE_MUX_CLKCMU_PERI_SPI_ESE,
	CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR,
	CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB,
	CCORE_MUX_CLKCMU_ISP_SENSOR0,
	CCORE_MUX_CLKCMU_ISP_SENSOR1,
	CCORE_MUX_CLKCMU_ISP_SENSOR2,
	CPUCL0_MUX_CPUCL0_PLL,
	CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	CPUCL0_MUX_CLK_CPUCL0,
	CPUCL1_MUX_CPUCL1_PLL,
	CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	CPUCL1_MUX_CLK_CPUCL1,
	DISPAUD_MUX_DISP_PLL,
	DISPAUD_MUX_AUD_PLL,
	DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK,
	DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK,
	DISPAUD_MUX_CLK_DISPAUD_MI2S,
	FSYS_MUX_USB_PLL,
	G3D_MUX_G3D_PLL,
	G3D_MUX_CLKCMU_G3D_SWITCH_USER,
	G3D_MUX_CLK_G3D,
	ISP_MUX_ISP_PLL,
	ISP_MUX_CLKCMU_ISP_VRA_USER,
	ISP_MUX_CLKCMU_ISP_CAM_USER,
	ISP_MUX_CLKCMU_ISP_ISP_USER,
	ISP_MUX_CLK_ISP_VRA,
	ISP_MUX_CLK_ISP_CAM,
	ISP_MUX_CLK_ISP_ISP,
	ISP_MUX_CLK_ISP_ISPD,
	MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER,
	MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER,
	MIF0_MUX_MIF_PLL,
	MIF0_MUX_BUS_PLL_USER,
	MIF0_MUX_ACLK_MIF_PLL,
	MIF0_MUX_PCLK_MIF,
	MIF1_MUX_MIF_PLL,
	MIF1_MUX_BUS_PLL_USER,
	MIF1_MUX_ACLK_MIF_PLL,
	MIF1_MUX_PCLK_MIF,
	CCORE_MUX_MIF_PLL,
	CCORE_MUX_BUS_PLL_MIF, //MUX_BUS_PLL_USER
	CCORE_MUX_ACLK_MIF_PLL,

	/* user_mux_type */
	DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER  = CCORE_MUX_ACLK_MIF_PLL + 0x1001,
	DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER,
	DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER,
	DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER,
	DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER,
	DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER,
	DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER,
	FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER,
	FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER,
	FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER,
	ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER,
	NUM_OF_MUX_TYPE = ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER - 0x1000 - mux_type + 1,

	CCORE_DIV_CLKCMU_MIF_SWITCH = div_type,
	CCORE_DIV_CLK_CCORE_BUSD,
	CCORE_DIV_CLK_CCORE_APB,
	CCORE_DIV_CLK_CCORE_CCI,
	CCORE_DIV_CLK_CCORE_BUSP,
	CCORE_DIV_CLK_CCORE_HSI2C,
	CCORE_DIV_CLKCMU_CP_MEDIA_PLL,
	CCORE_DIV_CLKCMU_CPUCL0_SWITCH,
	CCORE_DIV_CLKCMU_CPUCL1_SWITCH,
	CCORE_DIV_CLKCMU_G3D_SWITCH,
	CCORE_DIV_CLKCMU_ISP_VRA,
	CCORE_DIV_CLKCMU_ISP_CAM,
	CCORE_DIV_CLKCMU_ISP_ISP,
	CCORE_DIV_CLKCMU_DISPAUD_BUS,
	CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK,
	CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK,
	CCORE_DIV_CLKCMU_MFCMSCL_MSCL,
	CCORE_DIV_CLKCMU_MFCMSCL_MFC,
	CCORE_DIV_CLKCMU_FSYS_BUS,
	CCORE_DIV_CLKCMU_FSYS_MMC0,
	CCORE_DIV_CLKCMU_FSYS_MMC1,
	CCORE_DIV_CLKCMU_FSYS_MMC2,
	CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO,
	CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG,
	CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK,
	CCORE_DIV_CLKCMU_PERI_BUS,
	CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM,
	CCORE_DIV_CLKCMU_PERI_UART_DEBUG,
	CCORE_DIV_CLKCMU_PERI_UART_SENSOR,
	CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM,
	CCORE_DIV_CLKCMU_PERI_SPI_REARFROM,
	CCORE_DIV_CLKCMU_PERI_SPI_ESE,
	CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR,
	CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB,
	CCORE_DIV_CLKCMU_ISP_SENSOR0,
	CCORE_DIV_CLKCMU_ISP_SENSOR1,
	CCORE_DIV_CLKCMU_ISP_SENSOR2,
	CPUCL0_DIV_CLK_CPUCL0_1,
	CPUCL0_DIV_CLK_CPUCL0_2,
	CPUCL0_DIV_CLK_CPUCL0_ACLK,
	CPUCL0_DIV_CLK_CPUCL0_PCLK,
	CPUCL0_DIV_CLK_CPUCL0_ATCLK,
	CPUCL0_DIV_CLK_CPUCL0_PCLKDBG,
	CPUCL0_DIV_CLK_CPUCL0_CNTCLK,
	CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR,
	CPUCL0_DIV_CLK_CPUCL0_HPM,
	CPUCL0_DIV_CLK_CPUCL0_PLL,
	CPUCL1_DIV_CLK_CPUCL1_1,
	CPUCL1_DIV_CLK_CPUCL1_2,
	CPUCL1_DIV_CLK_CPUCL1_ACLK,
	CPUCL1_DIV_CLK_CPUCL1_PCLK,
	CPUCL1_DIV_CLK_CPUCL1_ATCLK,
	CPUCL1_DIV_CLK_CPUCL1_PCLKDBG,
	CPUCL1_DIV_CLK_CPUCL1_CNTCLK,
	CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR,
	CPUCL1_DIV_CLK_CPUCL1_HPM,
	CPUCL1_DIV_CLK_CPUCL1_PLL,
	DISPAUD_DIV_CLK_DISPAUD_APB,
	DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK,
	DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK,
	DISPAUD_DIV_CLK_DISPAUD_MI2S,
	DISPAUD_DIV_CLK_DISPAUD_MIXER,
	G3D_DIV_CLK_G3D_BUS,
	G3D_DIV_CLK_G3D_APB,
	ISP_DIV_CLK_ISP_APB,
	ISP_DIV_CLK_ISP_CAM_HALF,
	MFCMSCL_DIV_CLK_MFCMSCL_APB,
	MIF0_DIV_PCLK_MIF0,
	MIF1_DIV_PCLK_MIF1,
	NUM_OF_DIV_TYPE = MIF1_DIV_PCLK_MIF1 - div_type + 1,



	CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK = gate_type,
	CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS,
	CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK,
	CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE,
	CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP,
	CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK,
	CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV,
	CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV,
	CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV,
	CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox,
	CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1,
	CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0,
	CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS,
	CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS,
	CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS,
	CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK,
	CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK,
	CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK,
	CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK,
	CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S,
	CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE,
	CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK,
	CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK,
	CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV,
	CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK,
	CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1,
	CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0,
	CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK,
	CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK,
	CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM,
	CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM,
	CCORE_GATE_CLKCMU_CP_MEDIA_PLL,
	CCORE_GATE_CLKCMU_MIF_SWITCH,
	CCORE_GATE_CLKCMU_CPUCL0_SWITCH,
	CCORE_GATE_CLKCMU_CPUCL1_SWITCH,
	CCORE_GATE_CLKCMU_G3D_SWITCH,
	CCORE_GATE_CLKCMU_ISP_VRA,
	CCORE_GATE_CLKCMU_ISP_CAM,
	CCORE_GATE_CLKCMU_ISP_ISP,
	CCORE_GATE_CLKCMU_DISPAUD_BUS,
	CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK,
	CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK,
	CCORE_GATE_CLKCMU_MFCMSCL_MSCL,
	CCORE_GATE_CLKCMU_MFCMSCL_MFC,
	CCORE_GATE_CLKCMU_FSYS_BUS,
	CCORE_GATE_CLKCMU_FSYS_MMC0,
	CCORE_GATE_CLKCMU_FSYS_MMC1,
	CCORE_GATE_CLKCMU_FSYS_MMC2,
	CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO,
	CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG,
	CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK,
	CCORE_GATE_CLKCMU_PERI_BUS,
	CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM,
	CCORE_GATE_CLKCMU_PERI_UART_DEBUG,
	CCORE_GATE_CLKCMU_PERI_UART_SENSOR,
	CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM,
	CCORE_GATE_CLKCMU_PERI_SPI_REARFROM,
	CCORE_GATE_CLKCMU_PERI_SPI_ESE,
	CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR,
	CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB,
	CCORE_GATE_CLKCMU_ISP_SENSOR0,
	CCORE_GATE_CLKCMU_ISP_SENSOR1,
	CCORE_GATE_CLKCMU_ISP_SENSOR2,
	CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0,
	CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk,
	CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG,
	CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS,
	CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK,
	CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM,
	CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C,
	CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1,
	CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG,
	CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK,
	CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM,
	CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB,
	DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW,
	DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK,
	DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK,
	DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS,
	DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS,
	DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0,
	DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0,
	DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI,
	DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI,
	DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK,
	DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S,
	DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN,
	DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK,
	DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN,
	FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK,
	FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK,
	FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK,
	FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK,
	FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS,
	FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk,
	FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk,
	FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK,
	FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK,
	FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK,
	FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL,
	FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD,
	FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK,
	FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK,
	FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK,
	FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk,
	FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK,
	FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK,
	FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK,
	FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK,
	FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0,
	FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK,
	FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk,
	FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk,
	FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK,
	FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK,
	FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK,
	FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK,
	FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK,
	FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK,
	FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK,
	FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK,
	FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1,
	FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN,
	FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN,
	FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN,
	FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO,
	FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG,
	FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk,
	FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK,
	FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0,
	FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0,
	FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK,
	G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D,
	G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK,
	G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk,
	G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk,
	G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK,
	G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK,
	G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM,
	G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK,
	G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK,
	G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK,
	G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK,
	G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS,
	G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK,
	G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_APB,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF,
	ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S,
	ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB,
	MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW,
	PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK,
	PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK,
	PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK,
	PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK,
	PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK,
	PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK,
	PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI,
	PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK,
	PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0,
	PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0,
	PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK,
	PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK,
	PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK,
	PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK,
	PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK,
	PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK,
	PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK,
	PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk,
	PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK,
	PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK,
	PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK,
	PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK,
	PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK,
	PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK,
	PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK,
	PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK,
	PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK,
	PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK,
	CCORE_MUXGATE_CLKCMU_ISP_VRA,
	CCORE_MUXGATE_CLKCMU_ISP_CAM,
	CCORE_MUXGATE_CLKCMU_ISP_ISP,
	CCORE_MUXGATE_CLKCMU_DISPAUD_BUS,
	CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK,
	CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK,
	CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL,
	CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC,
	CCORE_MUXGATE_CLKCMU_FSYS_BUS,
	CCORE_MUXGATE_CLKCMU_FSYS_MMC0,
	CCORE_MUXGATE_CLKCMU_FSYS_MMC1,
	CCORE_MUXGATE_CLKCMU_FSYS_MMC2,
	CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO,
	CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG,
	CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK,
	CCORE_MUXGATE_CLKCMU_PERI_BUS,
	CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM,
	CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG,
	CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR,
	CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM,
	CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM,
	CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE,
	CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR,
	CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB,
	CCORE_MUXGATE_CLKCMU_ISP_SENSOR0,
	CCORE_MUXGATE_CLKCMU_ISP_SENSOR1,
	CCORE_MUXGATE_CLKCMU_ISP_SENSOR2,
	NUM_OF_GATE_TYPE = CCORE_MUXGATE_CLKCMU_ISP_SENSOR2 - gate_type + 1,

};


PLL_EXTERN(MEDIA_PLL)
PLL_EXTERN(BUS_PLL)
PLL_EXTERN(MIF_PLL)
PLL_EXTERN(CPUCL0_PLL)
PLL_EXTERN(CPUCL1_PLL)
PLL_EXTERN(DISP_PLL)
PLL_EXTERN(AUD_PLL)
PLL_EXTERN(USB_PLL)
PLL_EXTERN(G3D_PLL)
PLL_EXTERN(ISP_PLL)


FIXEDRATE_EXTERN(OSCCLK)
FIXEDRATE_EXTERN(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0)
FIXEDRATE_EXTERN(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0)
FIXEDRATE_EXTERN(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1)
FIXEDRATE_EXTERN(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1)
FIXEDRATE_EXTERN(CLKIO_DISPAUD_AUDIOCDCLK0)
FIXEDRATE_EXTERN(CLKIO_DISPAUD_MIXER_SCLK_AP)
FIXEDRATE_EXTERN(CLKIO_DISPAUD_MIXER_BCLK_BT)
FIXEDRATE_EXTERN(CLKIO_DISPAUD_MIXER_BCLK_CP)
FIXEDRATE_EXTERN(CLKIO_DISPAUD_MIXER_BCLK_FM)
FIXEDRATE_EXTERN(CLKPHY_FSYS_USB20DRD_PHYCLOCK)
FIXEDRATE_EXTERN(CLKPHY_FSYS_UFS_TX0_SYMBOL)
FIXEDRATE_EXTERN(CLKPHY_FSYS_UFS_RX0_SYMBOL)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS0_S4)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS1_S4)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS2_S4)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS3_S4)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS0_S4S)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS1_S4S)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS2_S4S)
FIXEDRATE_EXTERN(CLKPHY_ISP_S_RXBYTECLKHS3_S4S)


FIXEDFACTOR_EXTERN(CCORE_FF_MUX_MEDIA_PLL_DIV2)
FIXEDFACTOR_EXTERN(CCORE_FF_MUX_BUS_PLL_DIV2)
FIXEDFACTOR_EXTERN(MIF0_FF_MUX_ACLK_MIF_PLL_DIV2)
FIXEDFACTOR_EXTERN(MIF0_FF_MUX_ACLK_MIF_PLL_DIV4)
FIXEDFACTOR_EXTERN(MIF0_FF_ACLK_MIF_PHY)
FIXEDFACTOR_EXTERN(MIF1_FF_MUX_ACLK_MIF_PLL_DIV2)
FIXEDFACTOR_EXTERN(MIF1_FF_MUX_ACLK_MIF_PLL_DIV4)
FIXEDFACTOR_EXTERN(MIF1_FF_ACLK_MIF_PHY)


MUX_EXTERN(CCORE_MUX_MEDIA_PLL)
MUX_EXTERN(CCORE_MUX_BUS_PLL)
MUX_EXTERN(CCORE_MUX_CLKCMU_MIF_SWITCH)
MUX_EXTERN(CCORE_MUX_CLK_CCORE_BUSD)
MUX_EXTERN(CCORE_MUX_CLK_CCORE_CCI)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_VRA)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_CAM)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_ISP)
MUX_EXTERN(CCORE_MUX_CLKCMU_DISPAUD_BUS)
MUX_EXTERN(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK)
MUX_EXTERN(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK)
MUX_EXTERN(CCORE_MUX_CLKCMU_MFCMSCL_MSCL)
MUX_EXTERN(CCORE_MUX_CLKCMU_MFCMSCL_MFC)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_BUS)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_MMC0)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_MMC1)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_MMC2)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG)
MUX_EXTERN(CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_BUS)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_UART_DEBUG)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_UART_SENSOR)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_SPI_REARFROM)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_SPI_ESE)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR)
MUX_EXTERN(CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_SENSOR0)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_SENSOR1)
MUX_EXTERN(CCORE_MUX_CLKCMU_ISP_SENSOR2)
MUX_EXTERN(CPUCL0_MUX_CPUCL0_PLL)
MUX_EXTERN(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER)
MUX_EXTERN(CPUCL0_MUX_CLK_CPUCL0)
MUX_EXTERN(CPUCL1_MUX_CPUCL1_PLL)
MUX_EXTERN(CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER)
MUX_EXTERN(CPUCL1_MUX_CLK_CPUCL1)
MUX_EXTERN(DISPAUD_MUX_DISP_PLL)
MUX_EXTERN(DISPAUD_MUX_AUD_PLL)
MUX_EXTERN(DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER)
MUX_EXTERN(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER)
MUX_EXTERN(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER)
MUX_EXTERN(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK)
MUX_EXTERN(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK)
MUX_EXTERN(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER)
MUX_EXTERN(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER)
MUX_EXTERN(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER)
MUX_EXTERN(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER)
MUX_EXTERN(DISPAUD_MUX_CLK_DISPAUD_MI2S)
MUX_EXTERN(FSYS_MUX_USB_PLL)
MUX_EXTERN(FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER)
MUX_EXTERN(FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER)
MUX_EXTERN(FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER)
MUX_EXTERN(G3D_MUX_G3D_PLL)
MUX_EXTERN(G3D_MUX_CLKCMU_G3D_SWITCH_USER)
MUX_EXTERN(G3D_MUX_CLK_G3D)
MUX_EXTERN(ISP_MUX_ISP_PLL)
MUX_EXTERN(ISP_MUX_CLKCMU_ISP_VRA_USER)
MUX_EXTERN(ISP_MUX_CLKCMU_ISP_CAM_USER)
MUX_EXTERN(ISP_MUX_CLKCMU_ISP_ISP_USER)
MUX_EXTERN(ISP_MUX_CLK_ISP_VRA)
MUX_EXTERN(ISP_MUX_CLK_ISP_CAM)
MUX_EXTERN(ISP_MUX_CLK_ISP_ISP)
MUX_EXTERN(ISP_MUX_CLK_ISP_ISPD)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER)
MUX_EXTERN(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER)
MUX_EXTERN(MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER)
MUX_EXTERN(MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER)
MUX_EXTERN(MIF0_MUX_MIF_PLL)
MUX_EXTERN(MIF0_MUX_BUS_PLL_USER)
MUX_EXTERN(MIF0_MUX_ACLK_MIF_PLL)
MUX_EXTERN(MIF0_MUX_PCLK_MIF)
MUX_EXTERN(MIF1_MUX_MIF_PLL)
MUX_EXTERN(MIF1_MUX_BUS_PLL_USER)
MUX_EXTERN(MIF1_MUX_ACLK_MIF_PLL)
MUX_EXTERN(MIF1_MUX_PCLK_MIF)
MUX_EXTERN(CCORE_MUX_MIF_PLL)
MUX_EXTERN(CCORE_MUX_BUS_PLL_MIF)
MUX_EXTERN(CCORE_MUX_ACLK_MIF_PLL)

DIV_EXTERN(CCORE_DIV_CLKCMU_MIF_SWITCH)
DIV_EXTERN(CCORE_DIV_CLK_CCORE_BUSD)
DIV_EXTERN(CCORE_DIV_CLK_CCORE_APB)
DIV_EXTERN(CCORE_DIV_CLK_CCORE_CCI)
DIV_EXTERN(CCORE_DIV_CLK_CCORE_BUSP)
DIV_EXTERN(CCORE_DIV_CLK_CCORE_HSI2C)
DIV_EXTERN(CCORE_DIV_CLKCMU_CP_MEDIA_PLL)
DIV_EXTERN(CCORE_DIV_CLKCMU_CPUCL0_SWITCH)
DIV_EXTERN(CCORE_DIV_CLKCMU_CPUCL1_SWITCH)
DIV_EXTERN(CCORE_DIV_CLKCMU_G3D_SWITCH)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_VRA)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_CAM)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_ISP)
DIV_EXTERN(CCORE_DIV_CLKCMU_DISPAUD_BUS)
DIV_EXTERN(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK)
DIV_EXTERN(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK)
DIV_EXTERN(CCORE_DIV_CLKCMU_MFCMSCL_MSCL)
DIV_EXTERN(CCORE_DIV_CLKCMU_MFCMSCL_MFC)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_BUS)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_MMC0)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_MMC1)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_MMC2)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG)
DIV_EXTERN(CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_BUS)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_UART_DEBUG)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_UART_SENSOR)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_SPI_REARFROM)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_SPI_ESE)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR)
DIV_EXTERN(CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_SENSOR0)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_SENSOR1)
DIV_EXTERN(CCORE_DIV_CLKCMU_ISP_SENSOR2)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_1)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_2)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_ACLK)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_PCLK)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_ATCLK)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_PCLKDBG)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_CNTCLK)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_HPM)
DIV_EXTERN(CPUCL0_DIV_CLK_CPUCL0_PLL)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_1)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_2)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_ACLK)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_PCLK)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_ATCLK)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_PCLKDBG)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_CNTCLK)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_HPM)
DIV_EXTERN(CPUCL1_DIV_CLK_CPUCL1_PLL)
DIV_EXTERN(DISPAUD_DIV_CLK_DISPAUD_APB)
DIV_EXTERN(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK)
DIV_EXTERN(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK)
DIV_EXTERN(DISPAUD_DIV_CLK_DISPAUD_MI2S)
DIV_EXTERN(DISPAUD_DIV_CLK_DISPAUD_MIXER)
DIV_EXTERN(G3D_DIV_CLK_G3D_BUS)
DIV_EXTERN(G3D_DIV_CLK_G3D_APB)
DIV_EXTERN(ISP_DIV_CLK_ISP_APB)
DIV_EXTERN(ISP_DIV_CLK_ISP_CAM_HALF)
DIV_EXTERN(MFCMSCL_DIV_CLK_MFCMSCL_APB)
DIV_EXTERN(MIF0_DIV_PCLK_MIF0)
DIV_EXTERN(MIF1_DIV_PCLK_MIF1)


GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM)
GATE_EXTERN(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM)
GATE_EXTERN(CCORE_GATE_CLKCMU_CP_MEDIA_PLL)
GATE_EXTERN(CCORE_GATE_CLKCMU_MIF_SWITCH)
GATE_EXTERN(CCORE_GATE_CLKCMU_CPUCL0_SWITCH)
GATE_EXTERN(CCORE_GATE_CLKCMU_CPUCL1_SWITCH)
GATE_EXTERN(CCORE_GATE_CLKCMU_G3D_SWITCH)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_VRA)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_CAM)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_ISP)
GATE_EXTERN(CCORE_GATE_CLKCMU_DISPAUD_BUS)
GATE_EXTERN(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK)
GATE_EXTERN(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK)
GATE_EXTERN(CCORE_GATE_CLKCMU_MFCMSCL_MSCL)
GATE_EXTERN(CCORE_GATE_CLKCMU_MFCMSCL_MFC)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_BUS)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_MMC0)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_MMC1)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_MMC2)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG)
GATE_EXTERN(CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_BUS)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_UART_DEBUG)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_UART_SENSOR)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_SPI_REARFROM)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_SPI_ESE)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR)
GATE_EXTERN(CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_SENSOR0)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_SENSOR1)
GATE_EXTERN(CCORE_GATE_CLKCMU_ISP_SENSOR2)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM)
GATE_EXTERN(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM)
GATE_EXTERN(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK)
GATE_EXTERN(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0)
GATE_EXTERN(FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK)
GATE_EXTERN(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_APB)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S)
GATE_EXTERN(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB)
GATE_EXTERN(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK)
GATE_EXTERN(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_VRA)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_CAM)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_ISP)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_DISPAUD_BUS)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_BUS)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_MMC0)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_MMC1)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_MMC2)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_BUS)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_SENSOR0)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_SENSOR1)
GATE_EXTERN(CCORE_MUXGATE_CLKCMU_ISP_SENSOR2)

#endif
